-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition"

-- DATE "01/24/2024 09:55:11"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	counter IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk : IN std_logic;
	reset : IN std_logic;
	segment : OUT std_logic_vector(23 DOWNTO 0)
	);
END counter;

-- Design Ports Information
-- segment[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[8]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[9]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[10]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[11]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[12]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[13]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[14]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[15]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[16]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[17]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[18]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[19]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[20]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[21]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[22]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- segment[23]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- clk	=>  Location: PIN_P11,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- reset	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF counter IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_segment : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|rst_controller_001|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_iw[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_iw[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_br_cond~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_st_cache~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_hit~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal249~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal249~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_en_d1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_en_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_cache~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_st_cache~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_st_cache~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv25~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_older_non_sequential~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller_001|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_sel~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_late_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal215~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal314~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_ld~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[18]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_illegal~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_exc_any~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal212~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[31]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[7]~146_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal222~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~0_combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~q\ : std_logic;
SIGNAL \u0|timer_0|always0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~1_combout\ : std_logic;
SIGNAL \u0|timer_0|control_wr_strobe~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[2]~141_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_st_data[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_has_started~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_line_field[2]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_line[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_line_field[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dst_regnum~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[5]~144_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2[16]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_alu_result[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[0]~95_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[27]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_alu_result[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal212~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld8~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[6]~145_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_st_data[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_st~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_st~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_st~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_st~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~3_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[1]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~43_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~45_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[17]~16_combout\ : std_logic;
SIGNAL \u0|timer_0|snap_strobe~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[1]~17_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~5_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~44_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~83_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[9]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[9]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[9]~117_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[9]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[9]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[2]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[2]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[16]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_st_data[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[5]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[5]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[5]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~33_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[21]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[5]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~34_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~35_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[5]~28_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[5]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[5]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[5]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[6]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[6]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[6]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~30_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[22]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[6]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~31_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~32_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~1_cout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_pc[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_br~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_older_non_sequential~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_older_non_sequential~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_older_non_sequential~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_issue~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_issue~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_raw_refetch~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_kill~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_kill~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_raw_refetch~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_iw[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_iw[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_iw[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal249~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_op_rdctl~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_op_rdctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_pc[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~35\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~4\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~8\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[4]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_pc[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[7]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[7]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[23]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~10_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[7]~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[7]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[7]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[8]~147_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[8]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[9]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[8]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[10]~97_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ld_align_sh8~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[6]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[6]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[13]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_pass1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_rot~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_pass1~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_pass1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_mask[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~86_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[24]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[23]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[23]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[15]~122_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[31]~148_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[31]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[31]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[10]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[13]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[13]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[11]~119_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[11]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[11]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[12]~128_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[12]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[12]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[12]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[12]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[13]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[14]~89_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[18]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~55_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[17]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[15]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[15]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[20]~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[9]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[9]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[21]~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[16]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[16]~139_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[19]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~39\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~41\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~43\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~45\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~47\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~49\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~51\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~53\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~55\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~57\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~59\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~61\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~63\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~65\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~67\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~69\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~71\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[22]~23_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[23]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[16]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[14]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_pc[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_pc[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~39\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[14]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[16]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[21]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[20]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[26]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[27]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[28]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[24]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[29]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[30]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[31]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[14]~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[22]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[25]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~83\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~84_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[25]~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[25]~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[25]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_pass3~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_pass3~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_mask[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[23]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[25]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[19]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[21]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[21]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[17]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[15]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[17]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[13]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[11]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[13]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[7]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[9]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[9]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[5]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[3]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[5]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[1]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[30]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[29]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[19]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[15]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[11]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[7]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[3]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[29]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[31]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[22]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_mask[6]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[28]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[30]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[30]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[24]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[26]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[26]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[22]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[20]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[22]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[16]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[18]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[14]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[12]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[14]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[10]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[10]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[26]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[26]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[26]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~85\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~86_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[26]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[28]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[28]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[0]~17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[1]~19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[2]~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[3]~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[4]~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[5]~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[6]~29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[7]~31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[8]~33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[9]~35\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[10]~37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[11]~39\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[12]~41\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[13]~43\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[14]~45\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[15]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[13]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[12]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[9]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[8]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[7]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[6]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[5]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[4]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[3]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[2]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[0]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[23]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_mask[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[31]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[28]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[28]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[28]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[28]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[28]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[14]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[30]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[22]~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[22]~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[22]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[22]~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[22]~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[11]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[27]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[29]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[29]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[29]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~87\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~89\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~91\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~92_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[29]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[29]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_alu_result[29]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[29]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[27]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[29]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_mask[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[29]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[29]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[29]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~93\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~94_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[30]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[30]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[30]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[30]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[30]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[30]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[31]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[26]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[26]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[26]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[8]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[2]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[4]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[28]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_mask[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[16]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[12]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[24]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[25]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[25]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[25]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_pass2~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_pass2~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_pass2~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[25]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[25]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[25]~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[25]~132_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[25]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[25]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[25]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[21]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[20]~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[20]~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[20]~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[20]~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~73\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~75\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[21]~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[21]~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[21]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[21]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[21]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_alu_result[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[24]~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[24]~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[24]~121_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[24]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[24]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[19]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[19]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[19]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[19]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[19]~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[19]~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[19]~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[19]~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[1]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[17]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[17]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[17]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[18]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[20]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~81_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_mask[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~83_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[28]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[12]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[12]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[12]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[23]~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[23]~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[23]~123_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[23]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[23]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[25]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[9]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[9]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~92_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~93_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~94_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~95_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~79_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[21]~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[21]~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[21]~134_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[21]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[21]~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~51_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[15]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~7_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~81\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[9]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~83\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~85\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~87\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~89\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~91\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~93\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[15]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[15]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[15]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[19]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[24]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[8]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[6]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[8]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[8]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[8]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[8]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~98_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~97_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~96_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~99_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~81_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[14]~90_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[14]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[12]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[14]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[14]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[14]~124_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[14]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[14]~29_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[14]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~12_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[14]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~13_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[14]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~59_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[12]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~18_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[12]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~21_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~22_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[11]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[11]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[10]~19_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~25_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~24_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[26]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[10]~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[10]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_ld16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[23]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[23]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[23]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[23]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~77\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~79\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[23]~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[23]~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~81\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[24]~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[24]~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[24]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[24]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[24]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[25]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[27]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~84_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~85_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~87_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[11]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[11]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[11]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[11]~95_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[11]~96_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[11]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[15]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[15]~87_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[15]~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[15]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[15]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[15]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[15]~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[15]~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[15]~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~87_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[14]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[14]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[14]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~105_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_pass0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_pass0~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~106_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~104_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~107_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[14]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~89_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~90_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[10]~98_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[10]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[10]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[10]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[10]~118_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[10]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[10]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~22_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~28_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[25]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~27_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~19_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[15]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[15]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[15]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[7]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[7]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~83_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~84_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~101_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~100_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~102_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~103_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~85_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~86_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[7]~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[7]~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[7]~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1[10]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[26]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[26]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[26]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[26]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[26]~131_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[26]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[26]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[10]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~122_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~120_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~121_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~123_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~105_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[10]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[10]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[10]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_inst_result[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_active_no_break~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_iw[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal348~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal348~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[2]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[2]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~103_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~104_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~106_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[6]~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[6]~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[6]~79_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_prestep1[6]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2[6]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[14]~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[14]~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[14]~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_pc[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_tag_field[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_baddr[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[6]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[7]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[17]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[17]~83_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[17]~84_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[17]~81_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[17]~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[17]~138_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[17]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[17]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[17]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[1]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_op_wrctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wrctl_status~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg_irq1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[1]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~107_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~108_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~125_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~124_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~126_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~127_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~109_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~110_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[13]~91_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[13]~92_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[13]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_tag_field[2]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[6]~25_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[6]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[6]~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[6]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[30]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[30]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[30]~125_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[30]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[30]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[22]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[22]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[22]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[22]~133_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[22]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[22]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[12]~93_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[12]~94_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[12]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[12]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[12]~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[12]~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[12]~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_baddr[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_tag_field[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~1_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~38_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[2]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~41_combout\ : std_logic;
SIGNAL \u0|timer_0|control_register[2]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[2]~15_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~42_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~37_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[15]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~40_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[1]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~41_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[13]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~16_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[13]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~15_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[13]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[13]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[13]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[13]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[13]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[13]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~79_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[13]~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[13]~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[13]~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[11]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[13]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[13]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[13]~126_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[29]~127_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[29]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[29]~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[0]~96_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[0]~97_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~33_cout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_byte_en[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[4]~11_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~37_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[4]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[4]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~36_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[20]~12_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~38_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[4]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~114_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~113_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~112_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~115_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~97_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[2]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[4]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_alu_result[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[4]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[4]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~95_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[20]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~96_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~98_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[4]~83_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[4]~84_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[4]~85_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[9]~99_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[9]~100_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[9]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_line_field[4]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[4]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[6]~105_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[6]~106_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[6]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_line_field[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_line[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[3]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[3]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~39_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[19]~13_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[3]~14_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~40_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[3]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~35_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~118_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~117_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~116_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~119_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~101_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[1]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[3]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[3]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[3]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~99_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~100_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~102_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[3]~86_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[3]~87_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[3]~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_baddr[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~1_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~q\ : std_logic;
SIGNAL \u0|timer_0|always0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~33\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~35\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~37\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~39\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~41\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~43\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~45\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~47\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~49\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~51\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~53\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~55\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~57\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~59\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~61\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~63\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~65\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~67\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~69\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~71\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~73\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~75\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~77\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~79\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~8_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~3_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~4_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~5_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~6_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~7_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~9_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~10_combout\ : std_logic;
SIGNAL \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~0_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~1_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~q\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add10~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[28]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[28]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[28]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~90_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[28]~129_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[28]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[28]~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dst_regnum~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[16]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[16]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[16]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[16]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[16]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[16]~85_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[16]~86_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[16]~120_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_st_data[16]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[27]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[27]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[27]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[27]~130_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[27]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[27]~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal307~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[31]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[31]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[31]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[20]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[20]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[20]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[20]~135_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[20]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[20]~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dst_regnum~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[0]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[0]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[0]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_st_data[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[0]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_iw[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_iw[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_op_eret~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_iw[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_iw[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_iw[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_op_eret~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_op_eret~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wrctl_status~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_pie~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_break_active~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|norm_intr_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dst_regnum~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal310~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[3]~111_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[3]~112_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[3]~142_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[19]~136_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[19]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[19]~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal306~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[18]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[18]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[18]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[18]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[18]~79_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[18]~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[18]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add12~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[18]~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[18]~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[18]~137_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[18]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[18]~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[27]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[27]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[27]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[27]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[27]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[27]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[27]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[5]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[11]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal337~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_br_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_cmplt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~95\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~97\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~98_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_br_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_cmp~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_cmp~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_cmp~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~35\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ld_align_sh16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[5]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[5]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_inst_result[5]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~91_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~92_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~109_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~110_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~108_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~111_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~93_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~94_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[5]~107_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[5]~108_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[5]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_line_field[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal314~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[1]~140_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_st_data[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dst_regnum~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[4]~109_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[4]~110_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[4]~143_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_st_data[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[4]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal312~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[1]~92_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[1]~93_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[1]~94_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[1]~115_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[1]~116_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_rot_mask[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~90_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~89_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~91_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[10]~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[10]~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[10]~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[8]~101_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[8]~102_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[8]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal332~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal332~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal329~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal330~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal330~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[9]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[11]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[11]~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[11]~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[11]~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_tag_field[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal313~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[9]~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[9]~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[9]~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal149~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_cmpge~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[7]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[7]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[7]~103_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[7]~104_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[7]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_dirty~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_dirty~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_hit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_hit~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_hit~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_hit~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_dc_want_fill~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_bus~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_exc_any~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_any~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[8]~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[8]~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[8]~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_br_result~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_br_mispredict~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_br_mispredict~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_br_mispredict~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_bht_ptr[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_ptr[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_ptr[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_data[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_data[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[5]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_late_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_late_result~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_late_result~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_late_result~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_data_depend~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_late_result~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_data_depend~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_data_depend~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_valid~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_D~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_D~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_valid_from_E~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_exc_allowed~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_exc_allowed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[5]~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[5]~81_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[5]~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_baddr[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_line_field[5]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_line[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_op_break~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_pc[13]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add5~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[2]~113_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src2_reg[2]~114_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[2]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[2]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_extra_pc[0]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result[2]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[2]~89_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[2]~90_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_src1_reg[2]~91_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pc[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_valid_from_M~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wren~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal276~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_valid~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_valid~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_valid~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_hit~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_hit~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal272~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_hit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_hit~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_active~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ic_fill_starting~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add6~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_illegal~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pipe_flush_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_pipe_flush~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_iw[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_iw[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_iw[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_op_eret~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_op_bret~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_debug_mode~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_debug_mode~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \u0|rst_controller_001|merged_reset~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst~q\ : std_logic;
SIGNAL \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal95~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[31]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[31]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[31]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[31]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add8~96_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_bus~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_bus~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add20~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add20~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add18~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_tag_field[5]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_tag_field[4]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|src_data[78]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|src_data[77]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_addr_accepted~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add19~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add17~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ld_bypass_done~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_st_bypass~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_stall_stop_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_stall~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_st_bus~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_ld_st_bus~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[3]~3_combout\ : std_logic;
SIGNAL \u1|Mux6~0_combout\ : std_logic;
SIGNAL \u1|Mux5~0_combout\ : std_logic;
SIGNAL \u1|Mux4~0_combout\ : std_logic;
SIGNAL \u1|Mux3~0_combout\ : std_logic;
SIGNAL \u1|Mux2~0_combout\ : std_logic;
SIGNAL \u1|Mux1~0_combout\ : std_logic;
SIGNAL \u1|Mux0~0_combout\ : std_logic;
SIGNAL \u2|Mux6~0_combout\ : std_logic;
SIGNAL \u2|Mux5~0_combout\ : std_logic;
SIGNAL \u2|Mux4~0_combout\ : std_logic;
SIGNAL \u2|Mux3~0_combout\ : std_logic;
SIGNAL \u2|Mux2~0_combout\ : std_logic;
SIGNAL \u2|Mux1~0_combout\ : std_logic;
SIGNAL \u2|Mux0~0_combout\ : std_logic;
SIGNAL \u3|Mux6~0_combout\ : std_logic;
SIGNAL \u3|Mux5~0_combout\ : std_logic;
SIGNAL \u3|Mux4~0_combout\ : std_logic;
SIGNAL \u3|Mux3~0_combout\ : std_logic;
SIGNAL \u3|Mux2~0_combout\ : std_logic;
SIGNAL \u3|Mux1~0_combout\ : std_logic;
SIGNAL \u3|Mux0~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_address_line_field\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pio_0|data_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_address_tag_field\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_slow_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller_001|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_s1\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_pc_plus_one\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_prestep2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_address_offset_field\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|timer_0|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_mem_baddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_baddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_mem_baddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_wb_tag\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src2_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|rst_controller_001|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_tag\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_actual_tag\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_mul_cell_p3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_extra_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_rn\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|A_dc_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|F_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_pc_plus_one\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_exception_reg_cause\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|timer_0|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_target_pcb\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u0|pio_0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|timer_0|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|F_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|ALT_INV_wren~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_hold_waitrequest~q\ : std_logic;
SIGNAL \u3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk <= clk;
ww_reset <= reset;
segment <= ww_segment;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(31) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(30) & 
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(29) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(28) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(27) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(26) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(25) & 
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(24) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(23) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(22) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(21) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(20) & 
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(19) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(18) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(17) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(16) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(15) & 
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(14) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(13) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(12) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(11) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(10) & 
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(9) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(8) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(7) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(6) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(5) & 
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(4) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(3) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(2) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(1) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(2) & \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(1) & 
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(2) & \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(1) & 
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[7]~2_combout\ & \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[6]~0_combout\ & \u0|nios2_gen2_0|cpu|A_mem_baddr\(16) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(15) & 
\u0|nios2_gen2_0|cpu|A_mem_baddr\(14) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(13) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(12) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(11));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|A_mem_baddr\(10) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(9) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(8) & 
\u0|nios2_gen2_0|cpu|A_mem_baddr\(7) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(6) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(5));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5_combout\ & \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3_combout\ & \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2_combout\ & \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1_combout\ & \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~21_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~23_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~9_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~6_combout\
& gnd & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~22_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~31_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~12_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~15_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~18_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~21_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~24_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~27_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~30_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~33_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~36_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~39_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~42_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~45_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~48_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~51_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~54_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~57_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~61_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~67_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~70_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~73_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~76_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~79_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~82_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~86_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~90_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~94_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~98_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~102_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~106_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~110_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~7_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|A_dst_regnum~4_combout\ & \u0|nios2_gen2_0|cpu|A_dst_regnum~2_combout\ & 
\u0|nios2_gen2_0|cpu|A_dst_regnum~3_combout\ & \u0|nios2_gen2_0|cpu|A_dst_regnum~0_combout\ & \u0|nios2_gen2_0|cpu|A_dst_regnum~1_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4_combout\ & \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2_combout\ & \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1_combout\ & \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~29_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~59_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~61_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~63_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~23_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~21_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~19_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~17_combout\ & gnd & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~15_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~13_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~11_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~9_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~7_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~5_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~3_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~1_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|A_mem_baddr\(10) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(9) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(8) & 
\u0|nios2_gen2_0|cpu|A_mem_baddr\(7) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(6) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(5) & \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~17_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~15_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~13_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~11_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~9_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~7_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~5_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~3_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~1_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~1_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~0_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~12_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~15_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~18_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~21_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~24_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~27_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~30_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~33_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~36_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~39_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~42_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~45_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~48_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~51_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~54_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~57_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~61_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~67_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~70_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~73_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~76_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~79_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~82_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~86_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~90_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~94_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~98_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~102_combout\ & 
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~106_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~110_combout\ & \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~7_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|A_dst_regnum~4_combout\ & \u0|nios2_gen2_0|cpu|A_dst_regnum~2_combout\ & 
\u0|nios2_gen2_0|cpu|A_dst_regnum~3_combout\ & \u0|nios2_gen2_0|cpu|A_dst_regnum~0_combout\ & \u0|nios2_gen2_0|cpu|A_dst_regnum~1_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4_combout\ & \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2_combout\ & \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1_combout\ & \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u0|nios2_gen2_0|cpu|i_readdata_d1\(26) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(25) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(24) & 
\u0|nios2_gen2_0|cpu|i_readdata_d1\(23) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(22) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(5) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(2) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(1) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(0)
);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|ic_fill_line\(6) & \u0|nios2_gen2_0|cpu|ic_fill_line\(5) & \u0|nios2_gen2_0|cpu|ic_fill_line\(4) & 
\u0|nios2_gen2_0|cpu|ic_fill_line\(3) & \u0|nios2_gen2_0|cpu|ic_fill_line\(2) & \u0|nios2_gen2_0|cpu|ic_fill_line\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(0) & \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(2) & 
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(1) & \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~33_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~35_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~37_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~39_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~41_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~43_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~45_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~27_combout\ & gnd & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~31_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~47_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~49_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~51_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~53_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~55_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~57_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~25_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|A_mem_baddr\(10) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(9) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(8) & 
\u0|nios2_gen2_0|cpu|A_mem_baddr\(7) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(6) & \u0|nios2_gen2_0|cpu|A_mem_baddr\(5) & \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~17_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~15_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~13_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~11_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~9_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~7_combout\ & 
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~5_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~3_combout\ & \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~1_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (\u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~3_combout\ & \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~2_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(16);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(7) & \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(6) & \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(5) & \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(4) & \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(3) & 
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(2) & \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(1) & \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(0) & \u0|nios2_gen2_0|cpu|ic_fill_tag\(4) & \u0|nios2_gen2_0|cpu|ic_fill_tag\(3) & 
\u0|nios2_gen2_0|cpu|ic_fill_tag\(2) & \u0|nios2_gen2_0|cpu|ic_fill_tag\(1) & \u0|nios2_gen2_0|cpu|ic_fill_tag\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|ic_tag_wraddress\(6) & \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(5) & \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(4) & 
\u0|nios2_gen2_0|cpu|ic_tag_wraddress\(3) & \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(2) & \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(1) & \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\u0|nios2_gen2_0|cpu|i_readdata_d1\(21) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(16) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(15) & 
\u0|nios2_gen2_0|cpu|i_readdata_d1\(14) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(13) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(12) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(11) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(4) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(3)
);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|ic_fill_line\(6) & \u0|nios2_gen2_0|cpu|ic_fill_line\(5) & \u0|nios2_gen2_0|cpu|ic_fill_line\(4) & 
\u0|nios2_gen2_0|cpu|ic_fill_line\(3) & \u0|nios2_gen2_0|cpu|ic_fill_line\(2) & \u0|nios2_gen2_0|cpu|ic_fill_line\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(0) & \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(2) & 
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(1) & \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\u0|nios2_gen2_0|cpu|i_readdata_d1\(31) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(30) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(29) & 
\u0|nios2_gen2_0|cpu|i_readdata_d1\(28) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(27) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(20) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(19) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(18) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(17)
);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|ic_fill_line\(6) & \u0|nios2_gen2_0|cpu|ic_fill_line\(5) & \u0|nios2_gen2_0|cpu|ic_fill_line\(4) & 
\u0|nios2_gen2_0|cpu|ic_fill_line\(3) & \u0|nios2_gen2_0|cpu|ic_fill_line\(2) & \u0|nios2_gen2_0|cpu|ic_fill_line\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(0) & \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(2) & 
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(1) & \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(8);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|i_readdata_d1\(10) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(9) & 
\u0|nios2_gen2_0|cpu|i_readdata_d1\(8) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(7) & \u0|nios2_gen2_0|cpu|i_readdata_d1\(6));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|ic_fill_line\(6) & \u0|nios2_gen2_0|cpu|ic_fill_line\(5) & \u0|nios2_gen2_0|cpu|ic_fill_line\(4) & 
\u0|nios2_gen2_0|cpu|ic_fill_line\(3) & \u0|nios2_gen2_0|cpu|ic_fill_line\(2) & \u0|nios2_gen2_0|cpu|ic_fill_line\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(0) & \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(2) & 
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(1) & \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\ & \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\ & 
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);

\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|nios2_gen2_0|cpu|d_writedata\(5) & \u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|nios2_gen2_0|cpu|d_writedata\(3) & 
\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|nios2_gen2_0|cpu|d_writedata\(0));

\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \u0|nios2_gen2_0|cpu|D_src1_reg[15]~52_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[14]~55_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[13]~58_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[12]~61_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[11]~64_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[10]~67_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[9]~70_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[8]~73_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[7]~76_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[6]~79_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[5]~82_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[4]~85_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[3]~88_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[2]~91_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[1]~94_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[0]~97_combout\ & gnd);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & \u0|nios2_gen2_0|cpu|E_src2\(15) & \u0|nios2_gen2_0|cpu|E_src2\(14) & 
\u0|nios2_gen2_0|cpu|E_src2\(13) & \u0|nios2_gen2_0|cpu|E_src2\(12) & \u0|nios2_gen2_0|cpu|E_src2\(11) & \u0|nios2_gen2_0|cpu|E_src2\(10) & \u0|nios2_gen2_0|cpu|E_src2\(9) & \u0|nios2_gen2_0|cpu|E_src2\(8) & \u0|nios2_gen2_0|cpu|E_src2\(7) & 
\u0|nios2_gen2_0|cpu|E_src2\(6) & \u0|nios2_gen2_0|cpu|E_src2\(5) & \u0|nios2_gen2_0|cpu|E_src2\(4) & \u0|nios2_gen2_0|cpu|E_src2\(3) & \u0|nios2_gen2_0|cpu|E_src2\(2) & \u0|nios2_gen2_0|cpu|E_src2\(1) & \u0|nios2_gen2_0|cpu|E_src2\(0) & gnd
);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & 
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & 
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) <= \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\u0|nios2_gen2_0|cpu|D_src1_reg[15]~52_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[14]~55_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[13]~58_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[12]~61_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[11]~64_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[10]~67_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[9]~70_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[8]~73_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[7]~76_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[6]~79_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[5]~82_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[4]~85_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[3]~88_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[2]~91_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[1]~94_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[0]~97_combout\ & gnd & gnd
);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\u0|nios2_gen2_0|cpu|E_src2\(31) & \u0|nios2_gen2_0|cpu|E_src2\(30) & 
\u0|nios2_gen2_0|cpu|E_src2\(29) & \u0|nios2_gen2_0|cpu|E_src2\(28) & \u0|nios2_gen2_0|cpu|E_src2\(27) & \u0|nios2_gen2_0|cpu|E_src2\(26) & \u0|nios2_gen2_0|cpu|E_src2\(25) & \u0|nios2_gen2_0|cpu|E_src2\(24) & \u0|nios2_gen2_0|cpu|E_src2\(23) & 
\u0|nios2_gen2_0|cpu|E_src2\(22) & \u0|nios2_gen2_0|cpu|E_src2\(21) & \u0|nios2_gen2_0|cpu|E_src2\(20) & \u0|nios2_gen2_0|cpu|E_src2\(19) & \u0|nios2_gen2_0|cpu|E_src2\(18) & \u0|nios2_gen2_0|cpu|E_src2\(17) & \u0|nios2_gen2_0|cpu|E_src2\(16) & gnd
& gnd);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\u0|nios2_gen2_0|cpu|D_src1_reg[31]~4_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[30]~7_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[29]~10_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[28]~13_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[27]~16_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[26]~19_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[25]~22_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[24]~25_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[23]~28_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[22]~31_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[21]~34_combout\ & 
\u0|nios2_gen2_0|cpu|D_src1_reg[20]~37_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[19]~40_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[18]~43_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[17]~46_combout\ & \u0|nios2_gen2_0|cpu|D_src1_reg[16]~49_combout\ & gnd
& gnd);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\u0|nios2_gen2_0|cpu|E_src2\(15) & \u0|nios2_gen2_0|cpu|E_src2\(14) & 
\u0|nios2_gen2_0|cpu|E_src2\(13) & \u0|nios2_gen2_0|cpu|E_src2\(12) & \u0|nios2_gen2_0|cpu|E_src2\(11) & \u0|nios2_gen2_0|cpu|E_src2\(10) & \u0|nios2_gen2_0|cpu|E_src2\(9) & \u0|nios2_gen2_0|cpu|E_src2\(8) & \u0|nios2_gen2_0|cpu|E_src2\(7) & 
\u0|nios2_gen2_0|cpu|E_src2\(6) & \u0|nios2_gen2_0|cpu|E_src2\(5) & \u0|nios2_gen2_0|cpu|E_src2\(4) & \u0|nios2_gen2_0|cpu|E_src2\(3) & \u0|nios2_gen2_0|cpu|E_src2\(2) & \u0|nios2_gen2_0|cpu|E_src2\(1) & \u0|nios2_gen2_0|cpu|E_src2\(0) & gnd
& gnd);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~16_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~17_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~18_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~19_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~12_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~13_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~11_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout\
& gnd & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~20_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~24_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~25_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~26_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~27_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~28_combout\
& \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~29_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15_combout\
);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0_combout\ & \u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell_combout\);

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(7) & \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(6) & 
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(5) & \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(4) & \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(3) & \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(2) & \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(1) & 
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(0));

\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(7) & \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(6) & \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(5) & 
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(4) & \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(3) & \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(2) & \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(1) & \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(0));

\u0|nios2_gen2_0|cpu|D_bht_data\(0) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|D_bht_data\(1) <= \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & 
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & 
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & 
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ & 
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

\u0|rst_controller_001|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller_001|merged_reset~0_combout\);

\u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller|r_sync_rst~q\);

\u0|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller_001|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\u0|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \u0|rst_controller|r_early_rst~q\;
\u0|onchip_memory2_0|ALT_INV_wren~0_combout\ <= NOT \u0|onchip_memory2_0|wren~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\ <= NOT \u0|nios2_gen2_0|cpu|A_mem_stall~q\;
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_hold_waitrequest~q\ <= NOT \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\;
\u3|ALT_INV_Mux0~0_combout\ <= NOT \u3|Mux0~0_combout\;
\u2|ALT_INV_Mux0~0_combout\ <= NOT \u2|Mux0~0_combout\;
\u1|ALT_INV_Mux0~0_combout\ <= NOT \u1|Mux0~0_combout\;
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\ <= NOT \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\;
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|F_stall~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\ <= NOT \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\;
\u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \u0|rst_controller|r_sync_rst~clkctrl_outclk\;
\u0|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \u0|rst_controller_001|merged_reset~0clkctrl_outclk\;

-- Location: IOOBUF_X58_Y54_N16
\segment[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(0));

-- Location: IOOBUF_X74_Y54_N9
\segment[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(1));

-- Location: IOOBUF_X60_Y54_N2
\segment[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(2));

-- Location: IOOBUF_X62_Y54_N30
\segment[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(3));

-- Location: IOOBUF_X74_Y54_N2
\segment[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(4));

-- Location: IOOBUF_X74_Y54_N16
\segment[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(5));

-- Location: IOOBUF_X74_Y54_N23
\segment[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(6));

-- Location: IOOBUF_X66_Y54_N16
\segment[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segment(7));

-- Location: IOOBUF_X69_Y54_N23
\segment[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(8));

-- Location: IOOBUF_X78_Y49_N9
\segment[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(9));

-- Location: IOOBUF_X78_Y49_N2
\segment[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(10));

-- Location: IOOBUF_X60_Y54_N9
\segment[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(11));

-- Location: IOOBUF_X64_Y54_N2
\segment[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(12));

-- Location: IOOBUF_X66_Y54_N30
\segment[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(13));

-- Location: IOOBUF_X69_Y54_N30
\segment[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(14));

-- Location: IOOBUF_X60_Y54_N16
\segment[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segment(15));

-- Location: IOOBUF_X78_Y44_N9
\segment[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(16));

-- Location: IOOBUF_X66_Y54_N2
\segment[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(17));

-- Location: IOOBUF_X69_Y54_N16
\segment[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(18));

-- Location: IOOBUF_X78_Y44_N2
\segment[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(19));

-- Location: IOOBUF_X78_Y43_N2
\segment[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(20));

-- Location: IOOBUF_X78_Y35_N2
\segment[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(21));

-- Location: IOOBUF_X78_Y43_N9
\segment[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_segment(22));

-- Location: IOOBUF_X66_Y54_N9
\segment[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segment(23));

-- Location: IOOBUF_X0_Y28_N23
\altera_reserved_tdo~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X34_Y0_N29
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G19
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X42_Y33_N28
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X42_Y36_N28
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X49_Y54_N29
\reset~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: IOIBUF_X0_Y29_N15
\altera_reserved_tms~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\altera_reserved_tck~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\altera_reserved_tdi~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X43_Y40_N0
altera_internal_jtag : fiftyfivenm_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X45_Y43_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: LCCOMB_X45_Y40_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X45_Y40_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X44_Y44_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X44_Y44_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X44_Y44_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X44_Y44_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X44_Y44_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X44_Y44_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X44_Y44_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X44_Y44_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X44_Y44_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X44_Y44_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X45_Y42_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X45_Y42_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X45_Y42_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X45_Y42_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X45_Y42_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X45_Y42_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X45_Y42_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X45_Y42_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X45_Y42_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X45_Y42_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X45_Y42_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X45_Y42_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X45_Y42_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X45_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X45_Y40_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X45_Y40_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X45_Y40_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X45_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X45_Y40_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X46_Y40_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X46_Y40_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X46_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X46_Y40_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X46_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X46_Y40_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X45_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X45_Y40_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: FF_X45_Y43_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X45_Y43_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X45_Y43_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X45_Y43_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X45_Y43_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X45_Y43_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X45_Y43_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X45_Y43_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X45_Y43_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X45_Y43_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X45_Y43_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X45_Y43_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X45_Y43_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X45_Y43_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X45_Y43_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X45_Y43_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X45_Y43_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X45_Y43_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X45_Y43_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X44_Y44_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X44_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X42_Y36_N2
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X44_Y40_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout\);

-- Location: LCCOMB_X44_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout\);

-- Location: LCCOMB_X44_Y40_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout\);

-- Location: LCCOMB_X45_Y40_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout\);

-- Location: FF_X45_Y40_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X44_Y40_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: LCCOMB_X44_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout\);

-- Location: LCCOMB_X44_Y40_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\);

-- Location: FF_X44_Y40_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X44_Y40_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: FF_X44_Y40_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X44_Y40_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

-- Location: FF_X44_Y40_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X44_Y41_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\);

-- Location: LCCOMB_X45_Y41_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X45_Y41_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X45_Y41_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X45_Y41_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X45_Y41_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\);

-- Location: FF_X45_Y41_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X44_Y41_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\);

-- Location: LCCOMB_X44_Y41_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X44_Y41_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\);

-- Location: FF_X44_Y41_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X44_Y41_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\);

-- Location: LCCOMB_X44_Y41_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\);

-- Location: LCCOMB_X45_Y41_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X44_Y41_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\);

-- Location: FF_X44_Y41_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X44_Y41_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: FF_X44_Y41_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X44_Y41_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: FF_X44_Y41_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X39_Y38_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: LCCOMB_X45_Y40_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X45_Y40_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X45_Y40_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\);

-- Location: LCCOMB_X45_Y40_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\);

-- Location: LCCOMB_X45_Y43_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X45_Y43_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X45_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LCCOMB_X45_Y40_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\);

-- Location: FF_X45_Y40_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X46_Y40_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\);

-- Location: FF_X39_Y38_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LCCOMB_X37_Y38_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\);

-- Location: LCCOMB_X39_Y38_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X39_Y38_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X38_Y38_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~31_combout\);

-- Location: FF_X37_Y38_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(37));

-- Location: LCCOMB_X37_Y38_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\);

-- Location: FF_X37_Y38_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(36));

-- Location: LCCOMB_X38_Y38_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X38_Y38_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\);

-- Location: LCCOMB_X40_Y24_N2
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\);

-- Location: FF_X40_Y24_N3
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X52_Y25_N12
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\,
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\);

-- Location: LCCOMB_X44_Y34_N26
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout\);

-- Location: FF_X44_Y34_N27
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\);

-- Location: LCCOMB_X45_Y29_N30
\u0|nios2_gen2_0|cpu|E_iw[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|E_iw[0]~feeder_combout\);

-- Location: FF_X45_Y29_N31
\u0|nios2_gen2_0|cpu|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_iw[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(0));

-- Location: LCCOMB_X47_Y25_N28
\u0|nios2_gen2_0|cpu|E_iw[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|E_iw[1]~feeder_combout\);

-- Location: FF_X47_Y25_N29
\u0|nios2_gen2_0|cpu|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_iw[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(1));

-- Location: FF_X44_Y23_N11
\u0|nios2_gen2_0|cpu|A_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush~q\);

-- Location: LCCOMB_X44_Y23_N14
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datad => \u0|nios2_gen2_0|cpu|A_pipe_flush~q\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\);

-- Location: LCCOMB_X42_Y35_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LCCOMB_X51_Y24_N0
\u0|nios2_gen2_0|cpu|E_pc[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_pc\(4),
	combout => \u0|nios2_gen2_0|cpu|E_pc[4]~feeder_combout\);

-- Location: FF_X51_Y24_N1
\u0|nios2_gen2_0|cpu|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_pc[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(4));

-- Location: LCCOMB_X49_Y27_N0
\u0|nios2_gen2_0|cpu|E_pc[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_pc\(3),
	combout => \u0|nios2_gen2_0|cpu|E_pc[3]~feeder_combout\);

-- Location: FF_X49_Y27_N1
\u0|nios2_gen2_0|cpu|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_pc[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(3));

-- Location: LCCOMB_X51_Y24_N2
\u0|nios2_gen2_0|cpu|E_pc[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_pc\(2),
	combout => \u0|nios2_gen2_0|cpu|E_pc[2]~feeder_combout\);

-- Location: FF_X51_Y24_N3
\u0|nios2_gen2_0|cpu|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_pc[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(2));

-- Location: FF_X47_Y28_N11
\u0|nios2_gen2_0|cpu|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(0));

-- Location: FF_X47_Y26_N29
\u0|nios2_gen2_0|cpu|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(1));

-- Location: LCCOMB_X47_Y26_N0
\u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_pc\(0),
	datab => \u0|nios2_gen2_0|cpu|E_pc\(1),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~15\);

-- Location: LCCOMB_X47_Y26_N2
\u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_pc\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~15\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~16_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~17\);

-- Location: LCCOMB_X47_Y26_N4
\u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_pc\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~17\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~18_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~19\);

-- Location: LCCOMB_X47_Y26_N6
\u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_pc\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~19\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~21\);

-- Location: FF_X47_Y26_N7
\u0|nios2_gen2_0|cpu|M_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(4));

-- Location: LCCOMB_X50_Y25_N2
\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X50_Y25_N4
\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X50_Y25_N6
\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X50_Y25_N8
\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X50_Y25_N10
\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X50_Y25_N12
\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\);

-- Location: FF_X50_Y25_N13
\u0|nios2_gen2_0|cpu|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(5));

-- Location: FF_X42_Y21_N23
\u0|nios2_gen2_0|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(2));

-- Location: LCCOMB_X42_Y21_N28
\u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X42_Y21_N18
\u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\);

-- Location: FF_X42_Y21_N19
\u0|nios2_gen2_0|cpu|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond~q\);

-- Location: FF_X44_Y23_N1
\u0|nios2_gen2_0|cpu|M_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_br_cond~q\);

-- Location: LCCOMB_X44_Y23_N0
\u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_br_cond~q\,
	datad => \u0|nios2_gen2_0|cpu|M_valid_from_E~q\,
	combout => \u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered~combout\);

-- Location: FF_X49_Y25_N25
\u0|nios2_gen2_0|cpu|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(6));

-- Location: FF_X51_Y24_N23
\u0|nios2_gen2_0|cpu|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(5));

-- Location: LCCOMB_X47_Y26_N8
\u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_pc\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~21\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~23\);

-- Location: LCCOMB_X47_Y26_N10
\u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_pc\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~23\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~25\);

-- Location: FF_X47_Y26_N11
\u0|nios2_gen2_0|cpu|M_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(6));

-- Location: LCCOMB_X39_Y37_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\);

-- Location: FF_X39_Y37_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X39_Y37_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X39_Y37_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X39_Y37_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X39_Y37_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X39_Y37_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X39_Y37_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X39_Y37_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1));

-- Location: FF_X39_Y37_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0));

-- Location: LCCOMB_X47_Y41_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X47_Y41_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X47_Y41_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X47_Y41_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X47_Y41_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X47_Y41_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X47_Y41_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X47_Y41_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: FF_X39_Y36_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35));

-- Location: FF_X39_Y37_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X40_Y37_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: FF_X36_Y35_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37));

-- Location: LCCOMB_X38_Y38_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X38_Y38_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LCCOMB_X39_Y37_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\);

-- Location: LCCOMB_X36_Y34_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X36_Y34_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X40_Y37_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X38_Y34_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X38_Y34_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X39_Y37_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X38_Y34_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X38_Y34_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X45_Y33_N22
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) 
-- # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X45_Y33_N2
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X45_Y33_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X45_Y33_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X45_Y33_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X45_Y33_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X45_Y33_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X45_Y33_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X45_Y33_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|read~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X45_Y33_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X45_Y33_N30
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X45_Y33_N14
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X45_Y33_N15
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X45_Y33_N4
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X45_Y33_N8
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0)) 
-- # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X45_Y33_N18
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X45_Y33_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X51_Y40_N24
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCCOMB_X50_Y39_N18
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X50_Y39_N19
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X50_Y39_N22
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X50_Y39_N23
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X50_Y39_N3
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X50_Y39_N16
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X50_Y39_N17
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X50_Y39_N20
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X50_Y39_N21
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X50_Y39_N0
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X50_Y39_N1
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X50_Y39_N14
\u0|rst_controller|r_sync_rst_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X50_Y39_N15
\u0|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X50_Y39_N26
\u0|rst_controller|r_sync_rst_chain~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~1_combout\ = (\u0|rst_controller|r_sync_rst_chain\(3) & \u0|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_sync_rst_chain\(3),
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X50_Y39_N27
\u0|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X50_Y39_N12
\u0|rst_controller|r_sync_rst_chain~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~0_combout\ = (\u0|rst_controller|r_sync_rst_chain\(2) & \u0|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_sync_rst_chain\(2),
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X50_Y39_N13
\u0|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X50_Y39_N6
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X50_Y39_N7
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X50_Y39_N10
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u0|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X50_Y39_N11
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X50_Y39_N8
\u0|rst_controller|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|WideOr0~0_combout\ = (\u0|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\u0|rst_controller|r_sync_rst_chain\(1) & \u0|rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|r_sync_rst_chain\(1),
	datac => \u0|rst_controller|r_sync_rst~q\,
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \u0|rst_controller|WideOr0~0_combout\);

-- Location: FF_X50_Y39_N9
\u0|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G6
\u0|rst_controller|r_sync_rst~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X51_Y40_N25
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X43_Y35_N22
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\ & (\u0|nios2_gen2_0|cpu|d_read~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & !\u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\);

-- Location: FF_X44_Y37_N7
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|router|Equal3~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(3));

-- Location: LCCOMB_X44_Y34_N2
\u0|mm_interconnect_0|cmd_demux|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & ((\u0|nios2_gen2_0|cpu|d_read~q\) # (\u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X43_Y35_N30
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (!\u0|nios2_gen2_0|cpu|d_write~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\ & \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted~0_combout\);

-- Location: FF_X44_Y37_N23
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(4));

-- Location: LCCOMB_X47_Y37_N4
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X44_Y37_N18
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\ = (!\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\);

-- Location: LCCOMB_X44_Y37_N14
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\ = (\u0|mm_interconnect_0|router|Equal2~2_combout\ & (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(4)) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(4),
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\);

-- Location: LCCOMB_X46_Y37_N24
\u0|jtag_uart_0|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~0_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\) # (\u0|nios2_gen2_0|cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: LCCOMB_X46_Y33_N24
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|av_waitrequest~0_combout\ & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\);

-- Location: LCCOMB_X46_Y33_N6
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X46_Y33_N7
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X46_Y33_N4
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\ & (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) $ 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X46_Y33_N5
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X46_Y36_N0
\u0|timer_0|period_l_wr_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~0_combout\ = (\u0|mm_interconnect_0|router|Equal2~2_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- \u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|timer_0|period_l_wr_strobe~0_combout\);

-- Location: LCCOMB_X46_Y36_N26
\u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1)) # (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) $ 
-- (!\u0|timer_0|period_l_wr_strobe~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|period_l_wr_strobe~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X46_Y33_N12
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~2_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\ & !\u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X46_Y33_N14
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1) & (((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0))))) # 
-- (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~2_combout\) # ((!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~2_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X46_Y33_N15
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X46_Y33_N2
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~2_combout\) # (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~2_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X46_Y33_N3
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X46_Y33_N0
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~3_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\ & 
-- !\u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~3_combout\);

-- Location: FF_X46_Y33_N1
\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X46_Y33_N11
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X46_Y33_N10
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][94]~q\) # (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X46_Y33_N18
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~1_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout\)) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~q\))))) # 
-- (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~1_combout\);

-- Location: FF_X46_Y33_N19
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X46_Y35_N6
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][61]~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1_combout\);

-- Location: FF_X46_Y34_N11
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X46_Y34_N2
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & (((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0))))) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\) # ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X46_Y34_N3
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X46_Y34_N16
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X46_Y34_N17
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X46_Y34_N10
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q\) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X46_Y34_N6
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~1_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout\)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~q\))))) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~1_combout\);

-- Location: FF_X46_Y34_N7
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~q\);

-- Location: FF_X41_Y26_N19
\u0|nios2_gen2_0|cpu|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(4));

-- Location: FF_X41_Y26_N25
\u0|nios2_gen2_0|cpu|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(2));

-- Location: LCCOMB_X41_Y26_N0
\u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0_combout\);

-- Location: LCCOMB_X41_Y26_N12
\u0|nios2_gen2_0|cpu|E_ld_st_cache~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_ld_st_cache~0_combout\);

-- Location: FF_X41_Y26_N13
\u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ld_st_cache~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache~q\);

-- Location: LCCOMB_X39_Y31_N20
\u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~feeder_combout\);

-- Location: FF_X39_Y31_N21
\u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~q\);

-- Location: FF_X39_Y29_N15
\u0|nios2_gen2_0|cpu|A_dc_hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_hit~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_hit~q\);

-- Location: FF_X44_Y26_N9
\u0|nios2_gen2_0|cpu|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(3));

-- Location: LCCOMB_X44_Y26_N8
\u0|nios2_gen2_0|cpu|Equal249~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal249~1_combout\);

-- Location: LCCOMB_X41_Y26_N30
\u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal249~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~4_combout\);

-- Location: LCCOMB_X41_Y26_N20
\u0|nios2_gen2_0|cpu|Equal249~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal249~0_combout\);

-- Location: LCCOMB_X45_Y29_N12
\u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|Equal249~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0_combout\);

-- Location: LCCOMB_X45_Y29_N8
\u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv~combout\);

-- Location: FF_X45_Y29_N9
\u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv~q\);

-- Location: LCCOMB_X49_Y29_N16
\u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~feeder_combout\);

-- Location: FF_X49_Y29_N17
\u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~q\);

-- Location: LCCOMB_X41_Y26_N8
\u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0_combout\);

-- Location: FF_X41_Y26_N9
\u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv~q\);

-- Location: FF_X40_Y29_N1
\u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv~q\);

-- Location: LCCOMB_X40_Y29_N0
\u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_hit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv~q\,
	datad => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0_combout\);

-- Location: LCCOMB_X40_Y29_N22
\u0|nios2_gen2_0|cpu|A_en_d1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|A_en_d1~0_combout\);

-- Location: FF_X40_Y29_N23
\u0|nios2_gen2_0|cpu|A_en_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_en_d1~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_en_d1~q\);

-- Location: LCCOMB_X41_Y26_N6
\u0|nios2_gen2_0|cpu|E_ctrl_st~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_st~0_combout\);

-- Location: LCCOMB_X41_Y26_N14
\u0|nios2_gen2_0|cpu|E_st_cache~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_st~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_cache~0_combout\);

-- Location: FF_X41_Y26_N15
\u0|nios2_gen2_0|cpu|M_ctrl_st_cache\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_cache~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_st_cache~q\);

-- Location: FF_X40_Y29_N5
\u0|nios2_gen2_0|cpu|A_ctrl_st_cache\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_st_cache~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_st_cache~q\);

-- Location: LCCOMB_X40_Y29_N10
\u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_hit~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_st_cache~q\,
	datad => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0_combout\);

-- Location: FF_X40_Y29_N11
\u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit~q\);

-- Location: LCCOMB_X43_Y23_N4
\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X42_Y21_N22
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\);

-- Location: LCCOMB_X43_Y21_N0
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: FF_X49_Y25_N3
\u0|nios2_gen2_0|cpu|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(7));

-- Location: LCCOMB_X47_Y26_N12
\u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_pc\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~25\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~27\);

-- Location: FF_X47_Y26_N13
\u0|nios2_gen2_0|cpu|M_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~26_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(7));

-- Location: LCCOMB_X43_Y24_N10
\u0|nios2_gen2_0|cpu|Equal149~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal149~5_combout\);

-- Location: LCCOMB_X42_Y22_N28
\u0|nios2_gen2_0|cpu|Equal149~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~11_combout\);

-- Location: LCCOMB_X45_Y20_N2
\u0|nios2_gen2_0|cpu|Equal149~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~4_combout\);

-- Location: LCCOMB_X45_Y20_N28
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal149~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal149~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X45_Y20_N24
\u0|nios2_gen2_0|cpu|Equal149~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~13_combout\);

-- Location: LCCOMB_X45_Y20_N22
\u0|nios2_gen2_0|cpu|Equal149~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~7_combout\);

-- Location: LCCOMB_X45_Y20_N16
\u0|nios2_gen2_0|cpu|Equal149~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~0_combout\);

-- Location: LCCOMB_X45_Y20_N26
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal149~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal149~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal149~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X45_Y21_N16
\u0|nios2_gen2_0|cpu|Equal149~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~6_combout\);

-- Location: LCCOMB_X45_Y20_N30
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal149~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal149~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X45_Y20_N6
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X42_Y20_N8
\u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|Equal149~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt~combout\);

-- Location: LCCOMB_X42_Y21_N20
\u0|nios2_gen2_0|cpu|Equal95~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~2_combout\);

-- Location: LCCOMB_X42_Y20_N10
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal95~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X42_Y20_N12
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X42_Y22_N0
\u0|nios2_gen2_0|cpu|Equal149~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~1_combout\);

-- Location: LCCOMB_X43_Y23_N14
\u0|nios2_gen2_0|cpu|D_op_opx_rsv25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal149~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv25~combout\);

-- Location: LCCOMB_X42_Y22_N16
\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\);

-- Location: LCCOMB_X43_Y23_N24
\u0|nios2_gen2_0|cpu|F_older_non_sequential~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal149~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv25~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_older_non_sequential~0_combout\);

-- Location: LCCOMB_X42_Y21_N12
\u0|nios2_gen2_0|cpu|Equal95~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~6_combout\);

-- Location: LCCOMB_X42_Y20_N28
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~9_combout\);

-- Location: LCCOMB_X42_Y22_N24
\u0|nios2_gen2_0|cpu|Equal149~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~9_combout\);

-- Location: LCCOMB_X42_Y22_N26
\u0|nios2_gen2_0|cpu|Equal149~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~8_combout\);

-- Location: LCCOMB_X42_Y22_N8
\u0|nios2_gen2_0|cpu|Equal149~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~12_combout\);

-- Location: LCCOMB_X42_Y22_N2
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal149~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~10_combout\);

-- Location: LCCOMB_X42_Y22_N12
\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\);

-- Location: LCCOMB_X42_Y22_N20
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal149~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~11_combout\);

-- Location: LCCOMB_X42_Y22_N18
\u0|nios2_gen2_0|cpu|Equal149~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~2_combout\);

-- Location: LCCOMB_X45_Y21_N18
\u0|nios2_gen2_0|cpu|Equal149~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~10_combout\);

-- Location: LCCOMB_X43_Y21_N6
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal149~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal149~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~7_combout\);

-- Location: LCCOMB_X42_Y21_N16
\u0|nios2_gen2_0|cpu|Equal95~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~4_combout\);

-- Location: LCCOMB_X42_Y21_N30
\u0|nios2_gen2_0|cpu|Equal95~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~3_combout\);

-- Location: LCCOMB_X42_Y20_N16
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|Equal95~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~3_combout\);

-- Location: LCCOMB_X42_Y21_N6
\u0|nios2_gen2_0|cpu|Equal95~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~7_combout\);

-- Location: LCCOMB_X42_Y21_N26
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~12_combout\);

-- Location: LCCOMB_X42_Y20_N26
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal95~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~6_combout\);

-- Location: LCCOMB_X42_Y22_N30
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal149~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~8_combout\);

-- Location: LCCOMB_X42_Y20_N30
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~12_combout\);

-- Location: LCCOMB_X42_Y22_N6
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal149~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~4_combout\);

-- Location: LCCOMB_X42_Y22_N10
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal149~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal149~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~5_combout\);

-- Location: LCCOMB_X42_Y20_N20
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_older_non_sequential~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\);

-- Location: FF_X42_Y20_N21
\u0|nios2_gen2_0|cpu|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\);

-- Location: LCCOMB_X47_Y20_N12
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X47_Y19_N8
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~1_combout\);

-- Location: FF_X47_Y19_N9
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr~q\);

-- Location: LCCOMB_X47_Y20_N26
\u0|nios2_gen2_0|cpu|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y20_N8
\u0|nios2_gen2_0|cpu|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal0~0_combout\);

-- Location: LCCOMB_X47_Y19_N6
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~26_combout\);

-- Location: LCCOMB_X50_Y24_N28
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~12_combout\);

-- Location: LCCOMB_X50_Y24_N24
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~8_combout\);

-- Location: LCCOMB_X50_Y24_N30
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~9_combout\);

-- Location: LCCOMB_X50_Y24_N22
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~24_combout\);

-- Location: LCCOMB_X50_Y24_N26
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~11_combout\);

-- Location: LCCOMB_X47_Y20_N10
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datac => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~24_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~25_combout\);

-- Location: LCCOMB_X47_Y20_N6
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X47_Y20_N28
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datac => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~29_combout\);

-- Location: LCCOMB_X47_Y20_N20
\u0|nios2_gen2_0|cpu|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal0~2_combout\);

-- Location: LCCOMB_X47_Y20_N24
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~30_combout\);

-- Location: LCCOMB_X47_Y20_N2
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~27_combout\);

-- Location: LCCOMB_X47_Y19_N10
\u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~29_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~28_combout\);

-- Location: FF_X47_Y19_N11
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~28_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~q\);

-- Location: LCCOMB_X47_Y19_N4
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr~q\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~q\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X41_Y26_N28
\u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0_combout\);

-- Location: FF_X41_Y26_N29
\u0|nios2_gen2_0|cpu|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld_signed~q\);

-- Location: LCCOMB_X42_Y30_N18
\u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_ld_signed~q\,
	combout => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~feeder_combout\);

-- Location: FF_X42_Y30_N19
\u0|nios2_gen2_0|cpu|A_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\);

-- Location: LCCOMB_X43_Y23_N26
\u0|nios2_gen2_0|cpu|D_logic_op[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X43_Y23_N27
\u0|nios2_gen2_0|cpu|E_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_logic_op\(0));

-- Location: LCCOMB_X47_Y20_N0
\u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0_combout\);

-- Location: FF_X47_Y20_N1
\u0|nios2_gen2_0|cpu|D_ctrl_a_not_src\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\);

-- Location: LCCOMB_X47_Y21_N20
\u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst~6_combout\);

-- Location: FF_X47_Y21_N21
\u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst~q\);

-- Location: FF_X49_Y24_N25
\u0|nios2_gen2_0|cpu|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(9));

-- Location: LCCOMB_X54_Y27_N12
\u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(6),
	datad => \u0|nios2_gen2_0|cpu|D_pc\(9),
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X54_Y27_N13
\u0|nios2_gen2_0|cpu|ic_fill_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_line\(6));

-- Location: LCCOMB_X44_Y36_N26
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X45_Y32_N12
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0_combout\ = !\u0|mm_interconnect_0|router_001|Equal1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0_combout\);

-- Location: FF_X45_Y32_N25
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(0));

-- Location: FF_X44_Y33_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X44_Y33_N12
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\)))) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X46_Y35_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X44_Y35_N2
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|i_read~q\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|d_read~q\ & (\u0|nios2_gen2_0|cpu|i_read~q\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|nios2_gen2_0|cpu|i_read~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X44_Y36_N14
\u0|mm_interconnect_0|cmd_mux_002|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(2)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(2),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\);

-- Location: LCCOMB_X44_Y36_N8
\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\) # ((\u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\ & 
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)))) # (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\ & \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\);

-- Location: LCCOMB_X44_Y35_N26
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X44_Y35_N27
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X44_Y35_N4
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X44_Y35_N5
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X44_Y35_N14
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X44_Y35_N24
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X44_Y35_N16
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X44_Y35_N17
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X44_Y35_N7
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X44_Y35_N6
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]~q\)))) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X46_Y35_N11
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X46_Y35_N20
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]~q\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0_combout\);

-- Location: LCCOMB_X45_Y32_N28
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~0_combout\ = \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0_combout\ $ 
-- (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ $ (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~0_combout\);

-- Location: FF_X45_Y32_N29
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count\(0));

-- Location: LCCOMB_X45_Y32_N10
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\ & ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count\(0))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\) # ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ & 
-- !\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0_combout\);

-- Location: FF_X45_Y32_N11
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\);

-- Location: LCCOMB_X45_Y32_N8
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(0)) # (\u0|mm_interconnect_0|router_001|Equal1~1_combout\))) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(1) & ((!\u0|mm_interconnect_0|router_001|Equal1~1_combout\) # (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(0),
	datac => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\);

-- Location: LCCOMB_X45_Y31_N4
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & (\u0|nios2_gen2_0|cpu|i_read~q\ & 
-- !\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|i_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~2_combout\);

-- Location: FF_X45_Y32_N13
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(1));

-- Location: LCCOMB_X45_Y32_N22
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & (!\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(1)) # (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(1),
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\);

-- Location: LCCOMB_X44_Y35_N30
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X44_Y35_N31
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X44_Y35_N12
\u0|mm_interconnect_0|cmd_mux_002|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X44_Y35_N0
\u0|mm_interconnect_0|cmd_mux_002|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\))) # (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\ & 
-- (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X44_Y36_N16
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X44_Y36_N27
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: FF_X44_Y36_N25
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X44_Y36_N24
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\ & \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: FF_X44_Y36_N17
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LCCOMB_X44_Y35_N28
\u0|onchip_memory2_0|wren~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|wren~0_combout\ = ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # ((!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\) # (!\u0|nios2_gen2_0|cpu|d_write~q\))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1_combout\,
	combout => \u0|onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X50_Y39_N30
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: FF_X50_Y39_N31
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X50_Y39_N29
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X50_Y39_N24
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X50_Y39_N25
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X50_Y39_N4
\u0|rst_controller|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|always2~0_combout\ = (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\u0|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_sync_rst_chain\(2),
	datad => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|always2~0_combout\);

-- Location: FF_X50_Y39_N5
\u0|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X39_Y38_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\);

-- Location: LCCOMB_X37_Y38_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder_combout\);

-- Location: FF_X37_Y38_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LCCOMB_X36_Y34_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X36_Y34_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25));

-- Location: FF_X42_Y36_N3
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X42_Y36_N6
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X42_Y36_N7
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X42_Y36_N26
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X42_Y36_N27
\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X42_Y36_N22
\u0|rst_controller_001|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|always2~0_combout\ = (\u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\u0|rst_controller_001|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|r_sync_rst_chain\(2),
	datac => \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller_001|always2~0_combout\);

-- Location: FF_X42_Y36_N23
\u0|rst_controller_001|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_early_rst~q\);

-- Location: LCCOMB_X42_Y36_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|r_early_rst~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\);

-- Location: LCCOMB_X37_Y38_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X37_Y38_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LCCOMB_X39_Y36_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X43_Y32_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller_001|r_sync_rst~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X43_Y32_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X43_Y32_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X43_Y32_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X40_Y36_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X40_Y36_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X39_Y36_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~51\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\);

-- Location: LCCOMB_X38_Y38_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\);

-- Location: FF_X39_Y36_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(33));

-- Location: FF_X39_Y36_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33));

-- Location: LCCOMB_X37_Y34_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: FF_X36_Y35_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26));

-- Location: LCCOMB_X38_Y34_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X38_Y34_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X45_Y31_N28
\u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0),
	combout => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~2_combout\);

-- Location: LCCOMB_X45_Y31_N6
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\);

-- Location: FF_X45_Y31_N29
\u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X41_Y35_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(38) = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0) & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: FF_X41_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X36_Y35_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X41_Y35_N6
\u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0),
	combout => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: FF_X41_Y35_N7
\u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X41_Y35_N28
\u0|mm_interconnect_0|cmd_mux_001|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(39) = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1) & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: FF_X41_Y35_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X41_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X39_Y34_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X37_Y34_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X37_Y34_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X37_Y34_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X37_Y34_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5));

-- Location: FF_X40_Y31_N23
\u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass~q\);

-- Location: LCCOMB_X39_Y31_N22
\u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass~q\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0_combout\);

-- Location: FF_X39_Y31_N23
\u0|nios2_gen2_0|cpu|A_slow_inst_sel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_sel~q\);

-- Location: LCCOMB_X43_Y21_N4
\u0|nios2_gen2_0|cpu|D_ctrl_late_result~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal149~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|Equal149~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~0_combout\);

-- Location: LCCOMB_X42_Y21_N4
\u0|nios2_gen2_0|cpu|Equal95~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~11_combout\);

-- Location: LCCOMB_X43_Y21_N30
\u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal95~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0_combout\);

-- Location: LCCOMB_X43_Y20_N28
\u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~1_combout\);

-- Location: FF_X43_Y20_N29
\u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw~q\);

-- Location: FF_X36_Y24_N27
\u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw~q\);

-- Location: FF_X36_Y24_N9
\u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw~q\);

-- Location: LCCOMB_X43_Y21_N2
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\);

-- Location: LCCOMB_X43_Y21_N20
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~2_combout\);

-- Location: LCCOMB_X43_Y21_N14
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\);

-- Location: FF_X43_Y21_N15
\u0|nios2_gen2_0|cpu|E_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot~q\);

-- Location: FF_X36_Y24_N21
\u0|nios2_gen2_0|cpu|M_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_shift_rot~q\);

-- Location: LCCOMB_X36_Y24_N2
\u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder_combout\);

-- Location: FF_X36_Y24_N3
\u0|nios2_gen2_0|cpu|A_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\);

-- Location: LCCOMB_X36_Y24_N28
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datab => \u0|nios2_gen2_0|cpu|A_slow_inst_sel~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~0_combout\);

-- Location: LCCOMB_X45_Y28_N28
\u0|nios2_gen2_0|cpu|Equal215~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal215~0_combout\);

-- Location: FF_X45_Y28_N29
\u0|nios2_gen2_0|cpu|M_ctrl_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Equal215~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld16~q\);

-- Location: LCCOMB_X43_Y28_N22
\u0|nios2_gen2_0|cpu|Add8~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~30_combout\);

-- Location: LCCOMB_X47_Y20_N14
\u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X43_Y22_N22
\u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~1_combout\);

-- Location: FF_X43_Y22_N23
\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X44_Y28_N16
\u0|nios2_gen2_0|cpu|Equal314~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(22),
	combout => \u0|nios2_gen2_0|cpu|Equal314~1_combout\);

-- Location: FF_X42_Y21_N15
\u0|nios2_gen2_0|cpu|E_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_ld~q\);

-- Location: FF_X49_Y20_N17
\u0|nios2_gen2_0|cpu|M_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_ctrl_ld~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\);

-- Location: LCCOMB_X41_Y23_N16
\u0|nios2_gen2_0|cpu|E_src2[18]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[18]~23_combout\);

-- Location: LCCOMB_X42_Y25_N16
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\);

-- Location: FF_X42_Y25_N17
\u0|nios2_gen2_0|cpu|E_ctrl_mem8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_iw\(4),
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\);

-- Location: LCCOMB_X44_Y23_N4
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\);

-- Location: FF_X44_Y23_N5
\u0|nios2_gen2_0|cpu|E_ctrl_mem16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\);

-- Location: FF_X46_Y21_N19
\u0|nios2_gen2_0|cpu|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_dst_regnum\(4));

-- Location: FF_X46_Y22_N15
\u0|nios2_gen2_0|cpu|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_dst_regnum\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_dst_regnum\(4));

-- Location: FF_X46_Y22_N29
\u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_dst_regnum\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(4));

-- Location: LCCOMB_X51_Y40_N30
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X51_Y40_N31
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X52_Y41_N30
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~4_combout\);

-- Location: LCCOMB_X52_Y41_N20
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~4_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\);

-- Location: LCCOMB_X45_Y41_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\);

-- Location: LCCOMB_X45_Y41_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X44_Y41_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X44_Y41_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X44_Y40_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X44_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\);

-- Location: FF_X44_Y40_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X45_Y41_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X44_Y41_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X45_Y41_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X45_Y41_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\);

-- Location: FF_X45_Y41_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X49_Y40_N4
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X45_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X45_Y40_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X45_Y40_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X49_Y40_N16
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\);

-- Location: LCCOMB_X49_Y40_N14
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X49_Y40_N26
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X49_Y40_N27
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X49_Y40_N20
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\);

-- Location: LCCOMB_X50_Y40_N0
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X49_Y40_N18
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X50_Y40_N1
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X50_Y40_N6
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X50_Y40_N7
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X50_Y40_N26
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~1_combout\);

-- Location: FF_X50_Y40_N27
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X50_Y40_N28
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X50_Y40_N29
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X50_Y40_N10
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X50_Y40_N11
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X50_Y40_N16
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X50_Y40_N17
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X50_Y40_N14
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X50_Y40_N15
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X50_Y40_N20
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X50_Y40_N21
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X50_Y40_N24
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X50_Y40_N25
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X50_Y40_N4
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X50_Y40_N5
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X49_Y40_N0
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(8),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\);

-- Location: FF_X52_Y41_N21
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X51_Y40_N20
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X51_Y40_N21
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X51_Y40_N15
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X52_Y40_N22
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X52_Y40_N23
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X52_Y40_N26
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: LCCOMB_X49_Y40_N12
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\);

-- Location: FF_X52_Y40_N27
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X51_Y40_N2
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|t_dav~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X51_Y40_N3
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X52_Y40_N18
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\);

-- Location: FF_X52_Y40_N19
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X51_Y40_N22
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|t_dav~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X51_Y40_N10
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X51_Y40_N11
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X51_Y38_N2
\u0|jtag_uart_0|wr_rfifo\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|wr_rfifo~combout\ = (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u0|jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X51_Y37_N0
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\u0|jtag_uart_0|wr_rfifo~combout\)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X51_Y37_N4
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|wr_rfifo~combout\ $ (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X51_Y37_N6
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (GND))))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X51_Y37_N7
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X51_Y37_N8
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|wr_rfifo~combout\ $ (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X51_Y37_N9
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X51_Y37_N10
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X51_Y37_N11
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X51_Y38_N4
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X52_Y38_N26
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- (\u0|jtag_uart_0|wr_rfifo~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datad => \u0|jtag_uart_0|wr_rfifo~combout\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X52_Y38_N24
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X52_Y38_N14
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\u0|jtag_uart_0|fifo_rd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|fifo_rd~0_combout\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X52_Y38_N15
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X44_Y34_N30
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X44_Y34_N22
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout\) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\ & \u0|jtag_uart_0|av_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\,
	datac => \u0|jtag_uart_0|av_waitrequest~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X44_Y34_N23
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X44_Y34_N10
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|jtag_uart_0|av_waitrequest~q\ & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~q\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X44_Y34_N28
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X44_Y34_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X52_Y37_N2
\u0|jtag_uart_0|av_waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & !\u0|jtag_uart_0|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|jtag_uart_0|av_waitrequest~q\,
	combout => \u0|jtag_uart_0|av_waitrequest~1_combout\);

-- Location: LCCOMB_X52_Y37_N24
\u0|jtag_uart_0|av_waitrequest~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~2_combout\ = (\u0|jtag_uart_0|av_waitrequest~0_combout\ & (\u0|jtag_uart_0|av_waitrequest~1_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\,
	datab => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(0),
	datad => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	combout => \u0|jtag_uart_0|av_waitrequest~2_combout\);

-- Location: FF_X52_Y37_N25
\u0|jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_waitrequest~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X52_Y38_N2
\u0|jtag_uart_0|fifo_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\ & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & !\u0|jtag_uart_0|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|av_waitrequest~q\,
	combout => \u0|jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X52_Y38_N28
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = \u0|jtag_uart_0|fifo_rd~0_combout\ $ (((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|fifo_rd~0_combout\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X51_Y37_N1
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X51_Y37_N2
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (GND))))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X51_Y37_N3
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X51_Y37_N5
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X51_Y38_N14
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X51_Y38_N12
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X52_Y38_N12
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|fifo_rd~0_combout\ & ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|fifo_rd~0_combout\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X52_Y38_N13
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X51_Y40_N13
\u0|jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X51_Y40_N14
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always2~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X51_Y40_N8
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|t_dav~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X49_Y40_N2
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X49_Y40_N22
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\);

-- Location: FF_X49_Y40_N23
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X51_Y40_N18
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X51_Y40_N19
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X51_Y40_N28
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X51_Y40_N29
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X51_Y40_N16
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X51_Y40_N17
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X52_Y38_N16
\u0|jtag_uart_0|fifo_rd~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~1_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\ & !\u0|jtag_uart_0|av_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\,
	datad => \u0|jtag_uart_0|av_waitrequest~q\,
	combout => \u0|jtag_uart_0|fifo_rd~1_combout\);

-- Location: FF_X52_Y38_N17
\u0|jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|fifo_rd~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|read_0~q\);

-- Location: LCCOMB_X52_Y38_N18
\u0|jtag_uart_0|pause_irq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|pause_irq~0_combout\ = (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) # ((\u0|jtag_uart_0|pause_irq~q\ & 
-- !\u0|jtag_uart_0|read_0~q\)))) # (!\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & (((\u0|jtag_uart_0|pause_irq~q\ & !\u0|jtag_uart_0|read_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|pause_irq~q\,
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X52_Y38_N19
\u0|jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|pause_irq~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X51_Y37_N16
\u0|jtag_uart_0|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~0_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (GND)))
-- \u0|jtag_uart_0|Add0~1\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \u0|jtag_uart_0|Add0~0_combout\,
	cout => \u0|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X51_Y37_N18
\u0|jtag_uart_0|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~2_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\u0|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\u0|jtag_uart_0|Add0~1\))
-- \u0|jtag_uart_0|Add0~3\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\u0|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~1\,
	combout => \u0|jtag_uart_0|Add0~2_combout\,
	cout => \u0|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X51_Y37_N20
\u0|jtag_uart_0|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~4_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\u0|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart_0|Add0~3\ $ (GND)))
-- \u0|jtag_uart_0|Add0~5\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\u0|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~3\,
	combout => \u0|jtag_uart_0|Add0~4_combout\,
	cout => \u0|jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X51_Y37_N22
\u0|jtag_uart_0|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~6_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\u0|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\u0|jtag_uart_0|Add0~5\))
-- \u0|jtag_uart_0|Add0~7\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\u0|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~5\,
	combout => \u0|jtag_uart_0|Add0~6_combout\,
	cout => \u0|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X51_Y37_N24
\u0|jtag_uart_0|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~8_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\u0|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\u0|jtag_uart_0|Add0~7\ $ (GND)))
-- \u0|jtag_uart_0|Add0~9\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\u0|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~7\,
	combout => \u0|jtag_uart_0|Add0~8_combout\,
	cout => \u0|jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X51_Y37_N30
\u0|jtag_uart_0|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~1_combout\ = (\u0|jtag_uart_0|Add0~6_combout\) # (\u0|jtag_uart_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Add0~6_combout\,
	datad => \u0|jtag_uart_0|Add0~8_combout\,
	combout => \u0|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X51_Y37_N26
\u0|jtag_uart_0|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~10_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u0|jtag_uart_0|Add0~9\)) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\u0|jtag_uart_0|Add0~9\ & VCC))
-- \u0|jtag_uart_0|Add0~11\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\u0|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~9\,
	combout => \u0|jtag_uart_0|Add0~10_combout\,
	cout => \u0|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X51_Y37_N28
\u0|jtag_uart_0|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~12_combout\ = \u0|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart_0|Add0~11\,
	combout => \u0|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X51_Y37_N14
\u0|jtag_uart_0|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~0_combout\ = (\u0|jtag_uart_0|Add0~4_combout\ & ((\u0|jtag_uart_0|Add0~2_combout\) # ((\u0|jtag_uart_0|Add0~0_combout\) # 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Add0~2_combout\,
	datab => \u0|jtag_uart_0|Add0~0_combout\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \u0|jtag_uart_0|Add0~4_combout\,
	combout => \u0|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X51_Y37_N12
\u0|jtag_uart_0|LessThan1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~2_combout\ = (!\u0|jtag_uart_0|LessThan1~1_combout\ & (!\u0|jtag_uart_0|Add0~12_combout\ & (!\u0|jtag_uart_0|LessThan1~0_combout\ & !\u0|jtag_uart_0|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|LessThan1~1_combout\,
	datab => \u0|jtag_uart_0|Add0~12_combout\,
	datac => \u0|jtag_uart_0|LessThan1~0_combout\,
	datad => \u0|jtag_uart_0|Add0~10_combout\,
	combout => \u0|jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X51_Y37_N13
\u0|jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|LessThan1~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AF~q\);

-- Location: FF_X42_Y20_N9
\u0|nios2_gen2_0|cpu|E_ctrl_trap_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst~q\);

-- Location: LCCOMB_X43_Y20_N8
\u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15~feeder_combout\);

-- Location: FF_X43_Y20_N9
\u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15~q\);

-- Location: LCCOMB_X45_Y21_N0
\u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0_combout\);

-- Location: LCCOMB_X45_Y21_N28
\u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1_combout\);

-- Location: LCCOMB_X45_Y21_N2
\u0|nios2_gen2_0|cpu|Equal95~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal95~5_combout\);

-- Location: LCCOMB_X45_Y21_N14
\u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal95~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~2_combout\);

-- Location: LCCOMB_X45_Y21_N8
\u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~3_combout\);

-- Location: FF_X45_Y21_N9
\u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap~q\);

-- Location: FF_X46_Y24_N17
\u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15~q\);

-- Location: LCCOMB_X45_Y20_N18
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~2_combout\);

-- Location: LCCOMB_X45_Y20_N8
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|Equal149~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal149~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X45_Y20_N12
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~3_combout\);

-- Location: LCCOMB_X45_Y20_N4
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal149~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal149~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~0_combout\);

-- Location: LCCOMB_X46_Y23_N0
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~1_combout\);

-- Location: LCCOMB_X46_Y24_N30
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~15_combout\);

-- Location: FF_X46_Y24_N31
\u0|nios2_gen2_0|cpu|E_ctrl_illegal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_illegal~q\);

-- Location: FF_X46_Y24_N11
\u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_ctrl_illegal~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15~q\);

-- Location: LCCOMB_X46_Y24_N16
\u0|nios2_gen2_0|cpu|M_exc_any~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15~q\,
	datab => \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15~q\,
	datac => \u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15~q\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15~q\,
	combout => \u0|nios2_gen2_0|cpu|M_exc_any~0_combout\);

-- Location: LCCOMB_X45_Y28_N10
\u0|nios2_gen2_0|cpu|Equal212~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|Equal212~1_combout\);

-- Location: FF_X45_Y28_N11
\u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Equal212~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16~q\);

-- Location: LCCOMB_X45_Y28_N14
\u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_exc_any~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16~q\,
	combout => \u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill~combout\);

-- Location: FF_X45_Y28_N15
\u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\);

-- Location: LCCOMB_X43_Y31_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\);

-- Location: LCCOMB_X43_Y25_N8
\u0|nios2_gen2_0|cpu|E_logic_result[31]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(31),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[31]~16_combout\);

-- Location: LCCOMB_X43_Y27_N0
\u0|nios2_gen2_0|cpu|E_alu_result[31]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[31]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(31));

-- Location: FF_X43_Y27_N1
\u0|nios2_gen2_0|cpu|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(31));

-- Location: LCCOMB_X47_Y21_N28
\u0|nios2_gen2_0|cpu|D_wr_dst_reg\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~combout\);

-- Location: FF_X47_Y21_N29
\u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D~q\);

-- Location: LCCOMB_X46_Y20_N28
\u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datab => \u0|nios2_gen2_0|cpu|E_dst_regnum\(0),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D~q\,
	combout => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0_combout\);

-- Location: FF_X45_Y29_N13
\u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\);

-- Location: FF_X40_Y29_N25
\u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv~q\);

-- Location: LCCOMB_X40_Y29_N24
\u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0_combout\);

-- Location: LCCOMB_X40_Y29_N18
\u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_en_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1_combout\);

-- Location: LCCOMB_X44_Y28_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[7]~146\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datad => \u0|nios2_gen2_0|cpu|E_src2[7]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[7]~146_combout\);

-- Location: FF_X44_Y28_N27
\u0|nios2_gen2_0|cpu|E_src2_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[7]~146_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(7));

-- Location: FF_X49_Y33_N27
\u0|nios2_gen2_0|cpu|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(7));

-- Location: FF_X49_Y33_N29
\u0|nios2_gen2_0|cpu|A_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(7));

-- Location: LCCOMB_X50_Y34_N6
\u0|nios2_gen2_0|cpu|d_writedata[7]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(7),
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(7),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[7]~7_combout\);

-- Location: LCCOMB_X42_Y25_N10
\u0|nios2_gen2_0|cpu|Equal222~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|Equal249~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|Equal222~0_combout\);

-- Location: FF_X42_Y25_N11
\u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Equal222~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv~q\);

-- Location: FF_X40_Y29_N3
\u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv~q\);

-- Location: FF_X41_Y26_N31
\u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv~q\);

-- Location: FF_X40_Y29_N9
\u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv~q\);

-- Location: LCCOMB_X40_Y29_N8
\u0|nios2_gen2_0|cpu|A_dc_want_xfer~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_hit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0_combout\);

-- Location: LCCOMB_X44_Y29_N16
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0_combout\);

-- Location: FF_X44_Y29_N17
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started~q\);

-- Location: LCCOMB_X40_Y29_N16
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_dirty~q\,
	datac => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0_combout\);

-- Location: LCCOMB_X44_Y29_N0
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\);

-- Location: FF_X44_Y29_N1
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(0));

-- Location: LCCOMB_X44_Y29_N22
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\);

-- Location: FF_X44_Y29_N23
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(1));

-- Location: LCCOMB_X44_Y29_N10
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~combout\);

-- Location: LCCOMB_X44_Y29_N20
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(1),
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\);

-- Location: FF_X44_Y29_N21
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(2));

-- Location: LCCOMB_X44_Y29_N14
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(0),
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(2),
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt~0_combout\);

-- Location: FF_X44_Y29_N15
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done~q\);

-- Location: LCCOMB_X44_Y29_N2
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0_combout\);

-- Location: FF_X44_Y29_N3
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\);

-- Location: LCCOMB_X44_Y29_N24
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~feeder_combout\);

-- Location: FF_X44_Y29_N25
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~q\);

-- Location: LCCOMB_X52_Y30_N16
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~feeder_combout\);

-- Location: FF_X52_Y30_N17
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~q\);

-- Location: LCCOMB_X44_Y29_N12
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~feeder_combout\);

-- Location: FF_X44_Y29_N13
\u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\);

-- Location: LCCOMB_X51_Y30_N26
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~feeder_combout\);

-- Location: FF_X51_Y30_N27
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~q\);

-- Location: LCCOMB_X54_Y30_N0
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder_combout\);

-- Location: FF_X54_Y30_N1
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~q\);

-- Location: FF_X45_Y34_N29
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting~q\);

-- Location: LCCOMB_X45_Y34_N8
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0_combout\);

-- Location: FF_X45_Y34_N9
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~q\);

-- Location: LCCOMB_X45_Y34_N18
\u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\);

-- Location: LCCOMB_X43_Y35_N18
\u0|nios2_gen2_0|cpu|av_wr_data_transfer~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\);

-- Location: LCCOMB_X45_Y34_N28
\u0|nios2_gen2_0|cpu|dc_wb_rd_port_en\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting~q\,
	datad => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~combout\);

-- Location: LCCOMB_X49_Y33_N14
\u0|nios2_gen2_0|cpu|M_dc_st_data[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(0),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[0]~0_combout\);

-- Location: FF_X49_Y33_N15
\u0|nios2_gen2_0|cpu|A_dc_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(0));

-- Location: LCCOMB_X46_Y36_N14
\u0|timer_0|period_l_wr_strobe~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~1_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & \u0|timer_0|period_l_wr_strobe~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|period_l_wr_strobe~0_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~1_combout\);

-- Location: LCCOMB_X47_Y36_N28
\u0|timer_0|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~0_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|timer_0|Equal6~0_combout\);

-- Location: LCCOMB_X46_Y39_N0
\u0|timer_0|internal_counter[0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[0]~32_combout\ = !\u0|timer_0|internal_counter\(0)
-- \u0|timer_0|internal_counter[0]~33\ = CARRY(!\u0|timer_0|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|internal_counter[0]~32_combout\,
	cout => \u0|timer_0|internal_counter[0]~33\);

-- Location: LCCOMB_X46_Y37_N10
\u0|timer_0|period_l_register[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[0]~0_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|timer_0|period_l_register[0]~0_combout\);

-- Location: LCCOMB_X49_Y38_N4
\u0|timer_0|Equal6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~2_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & \u0|nios2_gen2_0|cpu|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|timer_0|Equal6~2_combout\);

-- Location: LCCOMB_X46_Y36_N16
\u0|timer_0|period_l_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & (\u0|timer_0|period_l_wr_strobe~0_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & 
-- \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datab => \u0|timer_0|period_l_wr_strobe~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~combout\);

-- Location: FF_X46_Y37_N11
\u0|timer_0|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(0));

-- Location: LCCOMB_X47_Y36_N26
\u0|timer_0|force_reload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|force_reload~0_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & \u0|timer_0|period_l_wr_strobe~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|timer_0|period_l_wr_strobe~1_combout\,
	combout => \u0|timer_0|force_reload~0_combout\);

-- Location: FF_X47_Y36_N27
\u0|timer_0|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|force_reload~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|force_reload~q\);

-- Location: LCCOMB_X47_Y36_N2
\u0|timer_0|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~0_combout\ = (\u0|timer_0|Equal0~10_combout\) # (\u0|timer_0|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~10_combout\,
	datac => \u0|timer_0|force_reload~q\,
	combout => \u0|timer_0|always0~0_combout\);

-- Location: LCCOMB_X47_Y36_N20
\u0|timer_0|Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~1_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|timer_0|Equal6~1_combout\);

-- Location: LCCOMB_X46_Y36_N8
\u0|timer_0|control_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_wr_strobe~combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\u0|timer_0|Equal6~1_combout\ & 
-- \u0|timer_0|period_l_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|timer_0|Equal6~1_combout\,
	datad => \u0|timer_0|period_l_wr_strobe~0_combout\,
	combout => \u0|timer_0|control_wr_strobe~combout\);

-- Location: LCCOMB_X41_Y25_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[2]~141\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src2[2]~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(22),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[2]~141_combout\);

-- Location: FF_X41_Y25_N29
\u0|nios2_gen2_0|cpu|E_src2_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[2]~141_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(2));

-- Location: LCCOMB_X45_Y29_N2
\u0|nios2_gen2_0|cpu|M_st_data[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(2),
	combout => \u0|nios2_gen2_0|cpu|M_st_data[2]~feeder_combout\);

-- Location: FF_X45_Y29_N3
\u0|nios2_gen2_0|cpu|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_st_data[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(2));

-- Location: FF_X47_Y34_N17
\u0|nios2_gen2_0|cpu|A_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(2));

-- Location: LCCOMB_X50_Y34_N4
\u0|nios2_gen2_0|cpu|d_writedata[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(2),
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(2),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[2]~2_combout\);

-- Location: LCCOMB_X54_Y30_N18
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0_combout\);

-- Location: FF_X54_Y30_N19
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(0));

-- Location: LCCOMB_X54_Y30_N28
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1_combout\);

-- Location: FF_X54_Y30_N29
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(1));

-- Location: LCCOMB_X54_Y30_N6
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(1),
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2_combout\);

-- Location: FF_X54_Y30_N7
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset\(2));

-- Location: LCCOMB_X45_Y34_N6
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\);

-- Location: FF_X45_Y34_N7
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(0));

-- Location: LCCOMB_X45_Y34_N0
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\);

-- Location: FF_X45_Y34_N1
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(1));

-- Location: LCCOMB_X45_Y34_N26
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(0),
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(1),
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\);

-- Location: FF_X45_Y34_N27
\u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset\(2));

-- Location: LCCOMB_X39_Y28_N16
\u0|nios2_gen2_0|cpu|Add8~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(2),
	combout => \u0|nios2_gen2_0|cpu|Add8~29_combout\);

-- Location: LCCOMB_X40_Y28_N18
\u0|nios2_gen2_0|cpu|Add8~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~35\,
	combout => \u0|nios2_gen2_0|cpu|Add8~36_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~37\);

-- Location: LCCOMB_X40_Y28_N20
\u0|nios2_gen2_0|cpu|Add8~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~29_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~37\,
	combout => \u0|nios2_gen2_0|cpu|Add8~38_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~39\);

-- Location: FF_X40_Y28_N21
\u0|nios2_gen2_0|cpu|M_mem_baddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~38_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(2));

-- Location: FF_X43_Y30_N3
\u0|nios2_gen2_0|cpu|A_mem_baddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(2));

-- Location: LCCOMB_X39_Y31_N2
\u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0_combout\);

-- Location: FF_X39_Y31_N3
\u0|nios2_gen2_0|cpu|A_dc_fill_has_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started~q\);

-- Location: LCCOMB_X41_Y31_N26
\u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1_combout\);

-- Location: LCCOMB_X41_Y31_N12
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0_combout\);

-- Location: FF_X41_Y31_N27
\u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(0));

-- Location: LCCOMB_X43_Y30_N2
\u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(0),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0_combout\);

-- Location: LCCOMB_X41_Y31_N8
\u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~0_combout\);

-- Location: FF_X41_Y31_N9
\u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(1));

-- Location: FF_X41_Y35_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X41_Y35_N10
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\))) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X46_Y35_N16
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~feeder_combout\ = \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~feeder_combout\);

-- Location: FF_X46_Y35_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X49_Y35_N4
\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: FF_X44_Y35_N21
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X44_Y35_N20
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]~q\))) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X46_Y35_N1
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X46_Y35_N30
\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]~q\) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: LCCOMB_X57_Y36_N0
\u0|mm_interconnect_0|cmd_mux_002|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: LCCOMB_X41_Y35_N16
\u0|mm_interconnect_0|cmd_mux_002|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(38) = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0))))) # (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: LCCOMB_X41_Y35_N26
\u0|mm_interconnect_0|cmd_mux_002|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1))))) # (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: LCCOMB_X41_Y35_N4
\u0|mm_interconnect_0|cmd_mux_002|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(2))))) # (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: LCCOMB_X42_Y31_N16
\u0|mm_interconnect_0|cmd_mux_002|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|d_address_line_field\(0)) # ((\u0|nios2_gen2_0|cpu|ic_fill_line\(0) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|ic_fill_line\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_line\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|d_address_line_field\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: FF_X41_Y29_N9
\u0|nios2_gen2_0|cpu|A_mem_baddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(7));

-- Location: LCCOMB_X42_Y31_N6
\u0|nios2_gen2_0|cpu|d_address_line_field[2]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(7),
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(7),
	combout => \u0|nios2_gen2_0|cpu|d_address_line_field[2]~3_combout\);

-- Location: LCCOMB_X42_Y31_N8
\u0|nios2_gen2_0|cpu|A_dc_wb_line[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(7),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_line[2]~feeder_combout\);

-- Location: FF_X42_Y31_N9
\u0|nios2_gen2_0|cpu|A_dc_wb_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_line[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(2));

-- Location: LCCOMB_X45_Y34_N4
\u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(3),
	datab => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0_combout\);

-- Location: FF_X45_Y34_N5
\u0|nios2_gen2_0|cpu|A_dc_wb_wr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\);

-- Location: LCCOMB_X45_Y34_N2
\u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\);

-- Location: FF_X42_Y31_N7
\u0|nios2_gen2_0|cpu|d_address_line_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_line_field[2]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_line_field\(2));

-- Location: LCCOMB_X44_Y33_N0
\u0|mm_interconnect_0|cmd_mux_001|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) = (\u0|nios2_gen2_0|cpu|ic_fill_line\(2) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_address_line_field\(2))))) # 
-- (!\u0|nios2_gen2_0|cpu|ic_fill_line\(2) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_address_line_field\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_line\(2),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_address_line_field\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X44_Y33_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X42_Y31_N14
\u0|nios2_gen2_0|cpu|d_address_line_field[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(8),
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(8),
	combout => \u0|nios2_gen2_0|cpu|d_address_line_field[3]~2_combout\);

-- Location: LCCOMB_X42_Y31_N26
\u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(8),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder_combout\);

-- Location: FF_X42_Y31_N27
\u0|nios2_gen2_0|cpu|A_dc_wb_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(3));

-- Location: FF_X42_Y31_N15
\u0|nios2_gen2_0|cpu|d_address_line_field[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_line_field[3]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_line_field\(3));

-- Location: LCCOMB_X44_Y33_N14
\u0|mm_interconnect_0|cmd_mux_001|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(44) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|d_address_line_field\(3)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(3))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|ic_fill_line\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_line_field\(3),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_line\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: FF_X44_Y33_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(6));

-- Location: FF_X46_Y22_N23
\u0|nios2_gen2_0|cpu|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_dst_regnum\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_dst_regnum\(3));

-- Location: FF_X46_Y22_N7
\u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_dst_regnum\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(3));

-- Location: LCCOMB_X46_Y22_N6
\u0|nios2_gen2_0|cpu|A_dst_regnum~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(3),
	datad => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dst_regnum~2_combout\);

-- Location: LCCOMB_X47_Y19_N22
\u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X44_Y28_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[5]~144\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datad => \u0|nios2_gen2_0|cpu|E_src2[5]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[5]~144_combout\);

-- Location: FF_X44_Y28_N9
\u0|nios2_gen2_0|cpu|E_src2_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[5]~144_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(5));

-- Location: FF_X49_Y33_N21
\u0|nios2_gen2_0|cpu|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(5));

-- Location: FF_X49_Y33_N23
\u0|nios2_gen2_0|cpu|A_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(5));

-- Location: LCCOMB_X50_Y34_N2
\u0|nios2_gen2_0|cpu|d_writedata[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(5),
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(5),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[5]~5_combout\);

-- Location: LCCOMB_X52_Y25_N18
\u0|nios2_gen2_0|cpu|D_iw[10]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|D_iw[10]~feeder_combout\);

-- Location: FF_X52_Y25_N19
\u0|nios2_gen2_0|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_iw[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(10));

-- Location: LCCOMB_X47_Y20_N16
\u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~6_combout\);

-- Location: LCCOMB_X47_Y20_N30
\u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~3_combout\);

-- Location: LCCOMB_X43_Y22_N0
\u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~20_combout\);

-- Location: FF_X43_Y22_N1
\u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\);

-- Location: LCCOMB_X42_Y22_N14
\u0|nios2_gen2_0|cpu|D_src2[16]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|D_src2[16]~0_combout\);

-- Location: LCCOMB_X41_Y25_N2
\u0|nios2_gen2_0|cpu|D_src2[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|D_src2[16]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2[0]~3_combout\);

-- Location: FF_X41_Y25_N25
\u0|nios2_gen2_0|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[4]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[0]~3_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(4));

-- Location: LCCOMB_X40_Y28_N6
\u0|nios2_gen2_0|cpu|Add8~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	combout => \u0|nios2_gen2_0|cpu|Add8~27_combout\);

-- Location: LCCOMB_X50_Y34_N28
\u0|mm_interconnect_0|cmd_mux_001|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: FF_X50_Y34_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X42_Y31_N12
\u0|mm_interconnect_0|cmd_mux_001|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) = (\u0|nios2_gen2_0|cpu|ic_fill_line\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_address_line_field\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|ic_fill_line\(1) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_address_line_field\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_line\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_address_line_field\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: FF_X42_Y31_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X37_Y34_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X35_Y35_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X35_Y35_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X37_Y34_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X37_Y34_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X37_Y34_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X39_Y34_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(5),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X37_Y36_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X37_Y36_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X37_Y34_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X37_Y34_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X37_Y34_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X37_Y34_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X38_Y33_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X40_Y24_N28
\u0|nios2_gen2_0|cpu|M_alu_result[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(0),
	combout => \u0|nios2_gen2_0|cpu|M_alu_result[0]~feeder_combout\);

-- Location: FF_X40_Y24_N29
\u0|nios2_gen2_0|cpu|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_alu_result[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(0));

-- Location: LCCOMB_X35_Y24_N28
\u0|nios2_gen2_0|cpu|D_src1_reg[0]~95\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[0]~95_combout\);

-- Location: LCCOMB_X47_Y24_N18
\u0|nios2_gen2_0|cpu|D_iw[27]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|nios2_gen2_0|cpu|D_iw[27]~feeder_combout\);

-- Location: FF_X47_Y24_N19
\u0|nios2_gen2_0|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_iw[27]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(27));

-- Location: LCCOMB_X47_Y24_N28
\u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(27),
	combout => \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X46_Y22_N10
\u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(28),
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1_combout\);

-- Location: FF_X46_Y22_N27
\u0|nios2_gen2_0|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(29));

-- Location: LCCOMB_X46_Y22_N26
\u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(29),
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2_combout\);

-- Location: LCCOMB_X40_Y23_N10
\u0|nios2_gen2_0|cpu|M_alu_result[13]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(13),
	combout => \u0|nios2_gen2_0|cpu|M_alu_result[13]~feeder_combout\);

-- Location: FF_X40_Y23_N11
\u0|nios2_gen2_0|cpu|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_alu_result[13]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(13));

-- Location: LCCOMB_X45_Y28_N2
\u0|nios2_gen2_0|cpu|Equal212~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal212~0_combout\);

-- Location: FF_X45_Y28_N3
\u0|nios2_gen2_0|cpu|M_ctrl_ld8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Equal212~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld8~q\);

-- Location: LCCOMB_X45_Y28_N16
\u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld8~q\,
	datac => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0_combout\);

-- Location: FF_X45_Y28_N17
\u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\);

-- Location: LCCOMB_X43_Y31_N18
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\);

-- Location: LCCOMB_X40_Y35_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X40_Y35_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(29));

-- Location: FF_X41_Y35_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X46_Y31_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: FF_X46_Y31_N3
\u0|nios2_gen2_0|cpu|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(29));

-- Location: LCCOMB_X52_Y37_N22
\u0|jtag_uart_0|fifo_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_wr~0_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|nios2_gen2_0|cpu|d_write~q\ & (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- \u0|jtag_uart_0|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	combout => \u0|jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X52_Y37_N23
\u0|jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|fifo_wr~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_wr~q\);

-- Location: LCCOMB_X52_Y39_N12
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\u0|jtag_uart_0|fifo_wr~q\)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y39_N29
\u0|jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|r_val~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X50_Y40_N30
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X50_Y40_N19
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X51_Y39_N16
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X51_Y39_N17
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X52_Y39_N2
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \u0|jtag_uart_0|r_val~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X52_Y37_N8
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y37_N9
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y37_N10
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y37_N11
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y37_N12
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y37_N13
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y37_N14
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y37_N15
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y37_N16
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y37_N17
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y37_N18
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X52_Y37_N19
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X52_Y35_N10
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y35_N11
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y35_N12
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y35_N13
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y35_N14
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y35_N15
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y35_N16
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y35_N17
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y35_N18
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y35_N19
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y35_N20
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X52_Y35_N21
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X44_Y28_N22
\u0|nios2_gen2_0|cpu|D_src2_reg[6]~145\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datad => \u0|nios2_gen2_0|cpu|E_src2[6]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[6]~145_combout\);

-- Location: FF_X44_Y28_N23
\u0|nios2_gen2_0|cpu|E_src2_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[6]~145_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(6));

-- Location: LCCOMB_X44_Y28_N2
\u0|nios2_gen2_0|cpu|M_st_data[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(6),
	combout => \u0|nios2_gen2_0|cpu|M_st_data[6]~feeder_combout\);

-- Location: FF_X44_Y28_N3
\u0|nios2_gen2_0|cpu|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_st_data[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(6));

-- Location: FF_X49_Y33_N17
\u0|nios2_gen2_0|cpu|A_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(6));

-- Location: LCCOMB_X50_Y34_N12
\u0|nios2_gen2_0|cpu|d_writedata[6]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|A_st_data\(6),
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(6),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[6]~6_combout\);

-- Location: FF_X41_Y29_N21
\u0|nios2_gen2_0|cpu|A_mem_baddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(6));

-- Location: LCCOMB_X41_Y28_N24
\u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(9),
	combout => \u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder_combout\);

-- Location: FF_X41_Y28_N25
\u0|nios2_gen2_0|cpu|A_mem_baddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(9));

-- Location: LCCOMB_X44_Y30_N30
\u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~36_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~34_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\);

-- Location: FF_X44_Y30_N31
\u0|nios2_gen2_0|cpu|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(0));

-- Location: FF_X43_Y30_N15
\u0|nios2_gen2_0|cpu|A_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(0));

-- Location: LCCOMB_X43_Y30_N14
\u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(0),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~0_combout\);

-- Location: LCCOMB_X44_Y29_N26
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X45_Y29_N26
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datac => \u0|nios2_gen2_0|cpu|Add8~38_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~1_combout\);

-- Location: LCCOMB_X44_Y29_N28
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(3),
	datac => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~2_combout\);

-- Location: LCCOMB_X44_Y29_N30
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~40_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~3_combout\);

-- Location: LCCOMB_X44_Y29_N8
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset\(2),
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(4),
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~4_combout\);

-- Location: LCCOMB_X44_Y29_N18
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~42_combout\,
	datac => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~5_combout\);

-- Location: LCCOMB_X41_Y29_N4
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(5),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(5),
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~6_combout\);

-- Location: LCCOMB_X41_Y29_N30
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datac => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add8~44_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~7_combout\);

-- Location: LCCOMB_X41_Y29_N20
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(6),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(6),
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~8_combout\);

-- Location: LCCOMB_X41_Y29_N18
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~46_combout\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~9_combout\);

-- Location: LCCOMB_X41_Y29_N8
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(7),
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(7),
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~10_combout\);

-- Location: LCCOMB_X41_Y29_N12
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datac => \u0|nios2_gen2_0|cpu|Add8~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~11_combout\);

-- Location: LCCOMB_X41_Y29_N26
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(8),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(8),
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~12_combout\);

-- Location: LCCOMB_X41_Y29_N6
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datac => \u0|nios2_gen2_0|cpu|Add8~50_combout\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~13_combout\);

-- Location: LCCOMB_X41_Y28_N16
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(9),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(9),
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~14_combout\);

-- Location: LCCOMB_X41_Y28_N2
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add8~52_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~15_combout\);

-- Location: LCCOMB_X41_Y28_N8
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(10),
	datab => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~q\,
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(10),
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~16_combout\);

-- Location: LCCOMB_X41_Y28_N28
\u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Add8~54_combout\,
	datac => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~17_combout\);

-- Location: LCCOMB_X43_Y30_N22
\u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(3),
	datab => \u0|nios2_gen2_0|cpu|A_mem_baddr\(2),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(1),
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0_combout\);

-- Location: LCCOMB_X41_Y31_N20
\u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(0),
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(1),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~2_combout\);

-- Location: FF_X41_Y31_N21
\u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(2));

-- Location: LCCOMB_X43_Y30_N10
\u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(4),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(2),
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1_combout\);

-- Location: LCCOMB_X41_Y26_N22
\u0|nios2_gen2_0|cpu|E_ctrl_st~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_st~1_combout\);

-- Location: FF_X41_Y26_N23
\u0|nios2_gen2_0|cpu|M_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_st~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_st~q\);

-- Location: LCCOMB_X41_Y30_N20
\u0|nios2_gen2_0|cpu|A_ctrl_st~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_st~q\,
	combout => \u0|nios2_gen2_0|cpu|A_ctrl_st~feeder_combout\);

-- Location: FF_X41_Y30_N21
\u0|nios2_gen2_0|cpu|A_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_ctrl_st~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_st~q\);

-- Location: LCCOMB_X43_Y30_N6
\u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(0),
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_st~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\);

-- Location: FF_X49_Y34_N11
\u0|nios2_gen2_0|cpu|A_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(1));

-- Location: LCCOMB_X47_Y37_N24
\u0|timer_0|Equal6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~3_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & \u0|nios2_gen2_0|cpu|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|Equal6~3_combout\);

-- Location: LCCOMB_X49_Y39_N26
\u0|timer_0|period_h_register[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[1]~0_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|timer_0|period_h_register[1]~0_combout\);

-- Location: LCCOMB_X46_Y36_N2
\u0|timer_0|period_h_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_wr_strobe~combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & (\u0|timer_0|Equal6~3_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & 
-- \u0|timer_0|period_l_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datab => \u0|timer_0|Equal6~3_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|period_l_wr_strobe~0_combout\,
	combout => \u0|timer_0|period_h_wr_strobe~combout\);

-- Location: FF_X49_Y39_N27
\u0|timer_0|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(1));

-- Location: LCCOMB_X49_Y39_N0
\u0|timer_0|period_l_register[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[1]~1_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|timer_0|period_l_register[1]~1_combout\);

-- Location: FF_X49_Y39_N1
\u0|timer_0|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(1));

-- Location: LCCOMB_X49_Y39_N2
\u0|timer_0|read_mux_out[1]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~43_combout\ = (\u0|timer_0|Equal6~3_combout\ & (((!\u0|timer_0|period_l_register\(1) & \u0|timer_0|Equal6~2_combout\)) # (!\u0|timer_0|period_h_register\(1)))) # (!\u0|timer_0|Equal6~3_combout\ & 
-- (((!\u0|timer_0|period_l_register\(1) & \u0|timer_0|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|period_h_register\(1),
	datac => \u0|timer_0|period_l_register\(1),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[1]~43_combout\);

-- Location: FF_X47_Y36_N1
\u0|timer_0|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(1));

-- Location: LCCOMB_X47_Y36_N0
\u0|timer_0|read_mux_out[1]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~45_combout\ = (\u0|timer_0|Equal6~0_combout\ & ((\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & ((\u0|timer_0|control_register\(1)))) # (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & 
-- (\u0|timer_0|counter_is_running~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|timer_0|counter_is_running~q\,
	datac => \u0|timer_0|control_register\(1),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[1]~45_combout\);

-- Location: LCCOMB_X47_Y38_N26
\u0|timer_0|counter_snapshot[17]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[17]~16_combout\ = !\u0|timer_0|internal_counter\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(17),
	combout => \u0|timer_0|counter_snapshot[17]~16_combout\);

-- Location: LCCOMB_X47_Y36_N4
\u0|timer_0|snap_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|snap_strobe~0_combout\ = (\u0|timer_0|period_l_wr_strobe~1_combout\ & (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|timer_0|snap_strobe~0_combout\);

-- Location: FF_X47_Y38_N27
\u0|timer_0|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[17]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(17));

-- Location: LCCOMB_X47_Y38_N28
\u0|timer_0|counter_snapshot[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[1]~17_combout\ = !\u0|timer_0|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(1),
	combout => \u0|timer_0|counter_snapshot[1]~17_combout\);

-- Location: FF_X47_Y38_N29
\u0|timer_0|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[1]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(1));

-- Location: LCCOMB_X47_Y38_N30
\u0|timer_0|Equal6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~5_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|Equal6~5_combout\);

-- Location: LCCOMB_X45_Y39_N24
\u0|timer_0|Equal6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~4_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & \u0|nios2_gen2_0|cpu|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|Equal6~4_combout\);

-- Location: LCCOMB_X47_Y38_N22
\u0|timer_0|read_mux_out[1]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~44_combout\ = (\u0|timer_0|counter_snapshot\(17) & ((\u0|timer_0|Equal6~4_combout\) # ((\u0|timer_0|counter_snapshot\(1) & \u0|timer_0|Equal6~5_combout\)))) # (!\u0|timer_0|counter_snapshot\(17) & 
-- (\u0|timer_0|counter_snapshot\(1) & (\u0|timer_0|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(17),
	datab => \u0|timer_0|counter_snapshot\(1),
	datac => \u0|timer_0|Equal6~5_combout\,
	datad => \u0|timer_0|Equal6~4_combout\,
	combout => \u0|timer_0|read_mux_out[1]~44_combout\);

-- Location: LCCOMB_X47_Y35_N30
\u0|timer_0|read_mux_out[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(1) = (\u0|timer_0|read_mux_out[1]~43_combout\) # ((\u0|timer_0|read_mux_out[1]~45_combout\) # (\u0|timer_0|read_mux_out[1]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[1]~43_combout\,
	datab => \u0|timer_0|read_mux_out[1]~45_combout\,
	datad => \u0|timer_0|read_mux_out[1]~44_combout\,
	combout => \u0|timer_0|read_mux_out\(1));

-- Location: FF_X47_Y35_N31
\u0|timer_0|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(1));

-- Location: LCCOMB_X49_Y34_N26
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder_combout\ = \u0|timer_0|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(1),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: FF_X49_Y34_N27
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X40_Y35_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: FF_X40_Y35_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X42_Y35_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\);

-- Location: FF_X42_Y35_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X42_Y35_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X42_Y35_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\);

-- Location: LCCOMB_X42_Y35_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y34_N14
\u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0_combout\);

-- Location: LCCOMB_X44_Y30_N0
\u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(0),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datac => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(0),
	combout => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1_combout\);

-- Location: FF_X44_Y30_N1
\u0|nios2_gen2_0|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(0));

-- Location: LCCOMB_X39_Y34_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: FF_X39_Y34_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X39_Y34_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X38_Y34_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X41_Y32_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: FF_X41_Y32_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X39_Y32_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X42_Y34_N26
\u0|mm_interconnect_0|cmd_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: FF_X42_Y34_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X37_Y32_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: FF_X37_Y32_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X38_Y34_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X37_Y35_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~4_combout\);

-- Location: FF_X36_Y35_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LCCOMB_X37_Y36_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X37_Y36_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X39_Y38_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~83\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~83_combout\);

-- Location: FF_X39_Y38_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~83_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LCCOMB_X50_Y25_N14
\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X50_Y25_N16
\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\);

-- Location: FF_X50_Y25_N17
\u0|nios2_gen2_0|cpu|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(7));

-- Location: LCCOMB_X50_Y24_N8
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~18\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~20\);

-- Location: LCCOMB_X50_Y24_N10
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~20\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~22\);

-- Location: LCCOMB_X50_Y24_N12
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~22\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~24\);

-- Location: LCCOMB_X50_Y24_N14
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~24\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~26\);

-- Location: FF_X50_Y24_N15
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~25_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(7));

-- Location: LCCOMB_X49_Y25_N26
\u0|nios2_gen2_0|cpu|D_extra_pc[7]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(7),
	datab => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(7),
	datac => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[7]~7_combout\);

-- Location: FF_X49_Y25_N27
\u0|nios2_gen2_0|cpu|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[7]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(7));

-- Location: LCCOMB_X44_Y25_N14
\u0|nios2_gen2_0|cpu|E_logic_result[9]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(9),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[9]~13_combout\);

-- Location: LCCOMB_X44_Y25_N0
\u0|nios2_gen2_0|cpu|E_alu_result[9]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_extra_pc\(7),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[9]~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[9]~9_combout\);

-- Location: LCCOMB_X44_Y25_N30
\u0|nios2_gen2_0|cpu|E_alu_result[9]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~52_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result[9]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(9));

-- Location: LCCOMB_X44_Y22_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[9]~117\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[9]~100_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(9),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[9]~117_combout\);

-- Location: FF_X44_Y22_N7
\u0|nios2_gen2_0|cpu|E_src2_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[9]~117_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(9));

-- Location: LCCOMB_X44_Y22_N26
\u0|nios2_gen2_0|cpu|E_st_data[9]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(9),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[9]~1_combout\);

-- Location: FF_X44_Y22_N27
\u0|nios2_gen2_0|cpu|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[9]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(9));

-- Location: FF_X49_Y31_N11
\u0|nios2_gen2_0|cpu|A_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(9));

-- Location: LCCOMB_X49_Y30_N0
\u0|nios2_gen2_0|cpu|d_writedata[9]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(9),
	datab => \u0|nios2_gen2_0|cpu|A_st_data\(9),
	datad => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[9]~9_combout\);

-- Location: LCCOMB_X45_Y29_N20
\u0|nios2_gen2_0|cpu|M_dc_st_data[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(2),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[2]~2_combout\);

-- Location: FF_X45_Y29_N21
\u0|nios2_gen2_0|cpu|A_dc_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(2));

-- Location: LCCOMB_X52_Y40_N14
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X52_Y40_N15
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X54_Y38_N0
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X54_Y38_N1
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X54_Y38_N2
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X54_Y38_N3
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X54_Y38_N4
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X54_Y38_N5
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X54_Y38_N6
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X54_Y38_N7
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X54_Y38_N8
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X54_Y38_N9
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X54_Y38_N10
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X54_Y38_N11
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X54_Y38_N14
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X54_Y38_N15
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X54_Y38_N16
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X54_Y38_N17
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X54_Y38_N18
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X54_Y38_N19
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X54_Y38_N20
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X54_Y38_N21
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X54_Y38_N22
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X54_Y38_N23
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X54_Y38_N24
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X54_Y38_N25
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: M9K_X53_Y37_N0
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_jtag_uart_0:jtag_uart_0|lab2_jtag_uart_0_scfifo_w:the_lab2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \u0|jtag_uart_0|r_val~0_combout\,
	ena2 => \u0|jtag_uart_0|fifo_wr~q\,
	clr0 => \u0|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N24
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X52_Y41_N25
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X52_Y41_N12
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X52_Y41_N0
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X52_Y41_N1
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X52_Y41_N10
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X52_Y41_N14
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X52_Y41_N15
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X52_Y41_N16
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X52_Y41_N18
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X52_Y41_N19
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X52_Y41_N22
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X52_Y41_N23
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X52_Y41_N4
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X52_Y41_N5
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X52_Y41_N26
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X52_Y41_N27
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X52_Y41_N8
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X52_Y41_N9
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X52_Y41_N6
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X52_Y41_N7
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X52_Y41_N28
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X52_Y41_N29
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X52_Y41_N2
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X52_Y41_N3
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X53_Y38_N0
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_jtag_uart_0:jtag_uart_0|lab2_jtag_uart_0_scfifo_r:the_lab2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart_0|fifo_rd~0_combout\,
	portadatain => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y38_N22
\u0|jtag_uart_0|av_readdata[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[2]~7_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2),
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[2]~7_combout\);

-- Location: FF_X52_Y38_N23
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[2]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X47_Y19_N18
\u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(24),
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2_combout\);

-- Location: LCCOMB_X38_Y34_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X39_Y35_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: FF_X39_Y35_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X39_Y35_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(6),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout\);

-- Location: FF_X51_Y31_N3
\u0|nios2_gen2_0|cpu|A_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(16));

-- Location: LCCOMB_X50_Y34_N18
\u0|nios2_gen2_0|cpu|d_writedata[16]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(16),
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(16),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[16]~12_combout\);

-- Location: LCCOMB_X41_Y22_N26
\u0|nios2_gen2_0|cpu|M_st_data[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(3),
	combout => \u0|nios2_gen2_0|cpu|M_st_data[3]~feeder_combout\);

-- Location: FF_X41_Y22_N27
\u0|nios2_gen2_0|cpu|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_st_data[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(3));

-- Location: LCCOMB_X49_Y33_N8
\u0|nios2_gen2_0|cpu|M_dc_st_data[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(3),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[3]~3_combout\);

-- Location: FF_X49_Y33_N9
\u0|nios2_gen2_0|cpu|A_dc_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[3]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(3));

-- Location: FF_X49_Y33_N11
\u0|nios2_gen2_0|cpu|A_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(3));

-- Location: LCCOMB_X49_Y33_N10
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(3),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(3),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~6_combout\);

-- Location: LCCOMB_X49_Y33_N20
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(3),
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~7_combout\);

-- Location: LCCOMB_X47_Y34_N24
\u0|nios2_gen2_0|cpu|M_dc_st_data[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(4),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[4]~4_combout\);

-- Location: FF_X47_Y34_N25
\u0|nios2_gen2_0|cpu|A_dc_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[4]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(4));

-- Location: FF_X47_Y34_N11
\u0|nios2_gen2_0|cpu|A_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(4));

-- Location: LCCOMB_X47_Y34_N10
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(4),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(4),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~8_combout\);

-- Location: LCCOMB_X47_Y34_N2
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(4),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~9_combout\);

-- Location: LCCOMB_X49_Y33_N18
\u0|nios2_gen2_0|cpu|M_dc_st_data[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(5),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[5]~5_combout\);

-- Location: FF_X49_Y33_N19
\u0|nios2_gen2_0|cpu|A_dc_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[5]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(5));

-- Location: LCCOMB_X49_Y39_N30
\u0|timer_0|period_h_register[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[5]~3_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|timer_0|period_h_register[5]~3_combout\);

-- Location: FF_X49_Y39_N31
\u0|timer_0|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[5]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(5));

-- Location: LCCOMB_X49_Y39_N28
\u0|timer_0|period_l_register[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[5]~5_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|timer_0|period_l_register[5]~5_combout\);

-- Location: FF_X49_Y39_N29
\u0|timer_0|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[5]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(5));

-- Location: LCCOMB_X49_Y39_N22
\u0|timer_0|read_mux_out[5]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~33_combout\ = (\u0|timer_0|Equal6~3_combout\ & (((\u0|timer_0|Equal6~2_combout\ & !\u0|timer_0|period_l_register\(5))) # (!\u0|timer_0|period_h_register\(5)))) # (!\u0|timer_0|Equal6~3_combout\ & (\u0|timer_0|Equal6~2_combout\ 
-- & ((!\u0|timer_0|period_l_register\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_h_register\(5),
	datad => \u0|timer_0|period_l_register\(5),
	combout => \u0|timer_0|read_mux_out[5]~33_combout\);

-- Location: LCCOMB_X47_Y39_N18
\u0|timer_0|counter_snapshot[21]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[21]~10_combout\ = !\u0|timer_0|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(21),
	combout => \u0|timer_0|counter_snapshot[21]~10_combout\);

-- Location: FF_X47_Y39_N19
\u0|timer_0|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[21]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(21));

-- Location: LCCOMB_X47_Y39_N22
\u0|timer_0|counter_snapshot[5]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[5]~9_combout\ = !\u0|timer_0|internal_counter\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(5),
	combout => \u0|timer_0|counter_snapshot[5]~9_combout\);

-- Location: FF_X47_Y39_N23
\u0|timer_0|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[5]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(5));

-- Location: LCCOMB_X47_Y39_N0
\u0|timer_0|read_mux_out~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~34_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (\u0|timer_0|counter_snapshot\(5) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datac => \u0|timer_0|counter_snapshot\(5),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~34_combout\);

-- Location: LCCOMB_X47_Y39_N26
\u0|timer_0|read_mux_out[5]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~35_combout\ = (\u0|timer_0|read_mux_out[5]~33_combout\) # ((\u0|timer_0|read_mux_out~34_combout\) # ((\u0|timer_0|counter_snapshot\(21) & \u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[5]~33_combout\,
	datab => \u0|timer_0|counter_snapshot\(21),
	datac => \u0|timer_0|Equal6~4_combout\,
	datad => \u0|timer_0|read_mux_out~34_combout\,
	combout => \u0|timer_0|read_mux_out[5]~35_combout\);

-- Location: FF_X47_Y39_N27
\u0|timer_0|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[5]~35_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(5));

-- Location: LCCOMB_X46_Y33_N30
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]~feeder_combout\ = \u0|timer_0|readdata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(5),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X46_Y33_N31
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X49_Y35_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X49_Y35_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(5));

-- Location: FF_X49_Y34_N7
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X49_Y34_N6
\u0|mm_interconnect_0|rsp_mux|src_data[5]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[5]~28_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[5]~28_combout\);

-- Location: FF_X54_Y37_N25
\u0|pio_0|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(5));

-- Location: LCCOMB_X51_Y36_N0
\u0|pio_0|readdata[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(5) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|pio_0|data_out\(5) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|pio_0|data_out\(5),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|pio_0|readdata\(5));

-- Location: FF_X51_Y36_N1
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X52_Y38_N8
\u0|jtag_uart_0|av_readdata[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[5]~4_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5),
	combout => \u0|jtag_uart_0|av_readdata[5]~4_combout\);

-- Location: FF_X52_Y38_N9
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[5]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X51_Y36_N26
\u0|mm_interconnect_0|rsp_mux|src_data[5]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[5]~29_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5) & ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[5]~29_combout\);

-- Location: LCCOMB_X46_Y33_N28
\u0|mm_interconnect_0|rsp_mux|src_data[5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[5]~30_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[5]~28_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[5]~29_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[5]~28_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[5]~29_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[5]~30_combout\);

-- Location: FF_X46_Y33_N29
\u0|nios2_gen2_0|cpu|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[5]~30_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(5));

-- Location: LCCOMB_X49_Y33_N22
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(5),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(5),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~10_combout\);

-- Location: LCCOMB_X49_Y33_N12
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(5),
	datac => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~11_combout\);

-- Location: LCCOMB_X49_Y33_N30
\u0|nios2_gen2_0|cpu|M_dc_st_data[6]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(6),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[6]~6_combout\);

-- Location: FF_X49_Y33_N31
\u0|nios2_gen2_0|cpu|A_dc_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[6]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(6));

-- Location: LCCOMB_X46_Y37_N14
\u0|timer_0|period_l_register[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[6]~6_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|timer_0|period_l_register[6]~6_combout\);

-- Location: FF_X46_Y37_N15
\u0|timer_0|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[6]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(6));

-- Location: LCCOMB_X46_Y37_N18
\u0|timer_0|period_h_register[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[6]~4_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|timer_0|period_h_register[6]~4_combout\);

-- Location: FF_X46_Y37_N19
\u0|timer_0|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[6]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(6));

-- Location: LCCOMB_X46_Y37_N6
\u0|timer_0|read_mux_out[6]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~30_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~3_combout\ & !\u0|timer_0|period_h_register\(6))) # (!\u0|timer_0|period_l_register\(6)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~3_combout\ 
-- & ((!\u0|timer_0|period_h_register\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~3_combout\,
	datac => \u0|timer_0|period_l_register\(6),
	datad => \u0|timer_0|period_h_register\(6),
	combout => \u0|timer_0|read_mux_out[6]~30_combout\);

-- Location: LCCOMB_X47_Y39_N28
\u0|timer_0|counter_snapshot[22]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[22]~8_combout\ = !\u0|timer_0|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(22),
	combout => \u0|timer_0|counter_snapshot[22]~8_combout\);

-- Location: FF_X47_Y39_N29
\u0|timer_0|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[22]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(22));

-- Location: LCCOMB_X47_Y39_N16
\u0|timer_0|counter_snapshot[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[6]~7_combout\ = !\u0|timer_0|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(6),
	combout => \u0|timer_0|counter_snapshot[6]~7_combout\);

-- Location: FF_X47_Y39_N17
\u0|timer_0|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[6]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(6));

-- Location: LCCOMB_X47_Y39_N2
\u0|timer_0|read_mux_out~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~31_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & \u0|timer_0|counter_snapshot\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|timer_0|counter_snapshot\(6),
	combout => \u0|timer_0|read_mux_out~31_combout\);

-- Location: LCCOMB_X47_Y39_N8
\u0|timer_0|read_mux_out[6]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~32_combout\ = (\u0|timer_0|read_mux_out[6]~30_combout\) # ((\u0|timer_0|read_mux_out~31_combout\) # ((\u0|timer_0|counter_snapshot\(22) & \u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[6]~30_combout\,
	datab => \u0|timer_0|counter_snapshot\(22),
	datac => \u0|timer_0|Equal6~4_combout\,
	datad => \u0|timer_0|read_mux_out~31_combout\,
	combout => \u0|timer_0|read_mux_out[6]~32_combout\);

-- Location: FF_X47_Y39_N9
\u0|timer_0|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[6]~32_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(6));

-- Location: FF_X50_Y35_N11
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X39_Y35_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: LCCOMB_X42_Y31_N4
\u0|mm_interconnect_0|cmd_mux_002|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|d_address_line_field\(2)) # ((\u0|nios2_gen2_0|cpu|ic_fill_line\(2) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|ic_fill_line\(2) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_line\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|d_address_line_field\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: LCCOMB_X44_Y33_N30
\u0|mm_interconnect_0|cmd_mux_002|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|d_address_line_field\(3)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(3))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|ic_fill_line\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_line_field\(3),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_line\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: LCCOMB_X44_Y33_N16
\u0|mm_interconnect_0|cmd_mux_002|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) = (\u0|nios2_gen2_0|cpu|d_address_line_field\(4) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(4))))) # 
-- (!\u0|nios2_gen2_0|cpu|d_address_line_field\(4) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|ic_fill_line\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_line_field\(4),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: LCCOMB_X44_Y33_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|d_address_line_field\(5)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(5))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_line\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|d_address_line_field\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_line\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: LCCOMB_X44_Y35_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[47]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) = (\u0|nios2_gen2_0|cpu|d_address_tag_field\(0) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|ic_fill_line\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|d_address_tag_field\(0) & (\u0|nios2_gen2_0|cpu|ic_fill_line\(6) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_tag_field\(0),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_line\(6),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(47));

-- Location: LCCOMB_X50_Y25_N18
\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X50_Y25_N20
\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X50_Y25_N22
\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\);

-- Location: FF_X50_Y25_N23
\u0|nios2_gen2_0|cpu|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(10));

-- Location: LCCOMB_X50_Y24_N16
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~26\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~28\);

-- Location: LCCOMB_X50_Y24_N18
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~28\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X50_Y24_N20
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~30\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: FF_X50_Y24_N21
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X50_Y26_N4
\u0|nios2_gen2_0|cpu|Add1~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \u0|nios2_gen2_0|cpu|Add1~1_cout\);

-- Location: LCCOMB_X50_Y26_N6
\u0|nios2_gen2_0|cpu|Add1~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datab => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~1_cout\,
	combout => \u0|nios2_gen2_0|cpu|Add1~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~3\);

-- Location: LCCOMB_X50_Y26_N30
\u0|nios2_gen2_0|cpu|D_extra_pc[10]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datac => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(10),
	datad => \u0|nios2_gen2_0|cpu|Add1~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[10]~4_combout\);

-- Location: FF_X50_Y26_N31
\u0|nios2_gen2_0|cpu|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[10]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(10));

-- Location: FF_X50_Y26_N11
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(10));

-- Location: LCCOMB_X46_Y26_N26
\u0|nios2_gen2_0|cpu|M_target_pcb[12]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[12]~feeder_combout\);

-- Location: FF_X46_Y26_N27
\u0|nios2_gen2_0|cpu|M_target_pcb[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(12));

-- Location: LCCOMB_X47_Y26_N30
\u0|nios2_gen2_0|cpu|E_pc[10]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_pc\(10),
	combout => \u0|nios2_gen2_0|cpu|E_pc[10]~feeder_combout\);

-- Location: FF_X47_Y26_N31
\u0|nios2_gen2_0|cpu|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_pc[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(10));

-- Location: FF_X47_Y26_N15
\u0|nios2_gen2_0|cpu|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(9));

-- Location: FF_X49_Y24_N9
\u0|nios2_gen2_0|cpu|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(8));

-- Location: LCCOMB_X47_Y26_N14
\u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_pc\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~27\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~28_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~29\);

-- Location: LCCOMB_X47_Y26_N16
\u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_pc\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~29\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~30_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~31\);

-- Location: LCCOMB_X47_Y26_N18
\u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_pc\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~31\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~32_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~33\);

-- Location: FF_X47_Y26_N19
\u0|nios2_gen2_0|cpu|M_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~32_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(10));

-- Location: LCCOMB_X46_Y26_N20
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_target_pcb\(12),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(10),
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~8_combout\);

-- Location: FF_X47_Y26_N23
\u0|nios2_gen2_0|cpu|M_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_pc\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(10));

-- Location: LCCOMB_X49_Y28_N22
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15~q\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\);

-- Location: FF_X46_Y26_N21
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(10));

-- Location: LCCOMB_X43_Y22_N24
\u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0_combout\);

-- Location: LCCOMB_X43_Y22_N28
\u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~1_combout\);

-- Location: FF_X43_Y22_N29
\u0|nios2_gen2_0|cpu|D_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_br_uncond~q\);

-- Location: LCCOMB_X43_Y22_N10
\u0|nios2_gen2_0|cpu|F_ctrl_br~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_br~0_combout\);

-- Location: FF_X43_Y22_N11
\u0|nios2_gen2_0|cpu|D_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_br~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_br~q\);

-- Location: LCCOMB_X43_Y22_N30
\u0|nios2_gen2_0|cpu|D_br_pred_taken~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_br_uncond~q\,
	datac => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_br~q\,
	combout => \u0|nios2_gen2_0|cpu|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X43_Y24_N6
\u0|nios2_gen2_0|cpu|F_older_non_sequential~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal149~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_older_non_sequential~2_combout\);

-- Location: LCCOMB_X42_Y20_N14
\u0|nios2_gen2_0|cpu|F_older_non_sequential~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal95~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_older_non_sequential~1_combout\);

-- Location: LCCOMB_X43_Y20_N26
\u0|nios2_gen2_0|cpu|F_older_non_sequential~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|F_older_non_sequential~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_older_non_sequential~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_older_non_sequential~3_combout\);

-- Location: LCCOMB_X46_Y20_N24
\u0|nios2_gen2_0|cpu|F_issue\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_hit~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_kill~combout\,
	combout => \u0|nios2_gen2_0|cpu|F_issue~combout\);

-- Location: FF_X46_Y20_N25
\u0|nios2_gen2_0|cpu|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_issue~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_issue~q\);

-- Location: LCCOMB_X46_Y20_N10
\u0|nios2_gen2_0|cpu|D_raw_refetch~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_br_pred_taken~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_older_non_sequential~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_older_non_sequential~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_issue~q\,
	combout => \u0|nios2_gen2_0|cpu|D_raw_refetch~1_combout\);

-- Location: LCCOMB_X46_Y20_N12
\u0|nios2_gen2_0|cpu|F_kill\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datab => \u0|nios2_gen2_0|cpu|D_raw_refetch~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~q\,
	datad => \u0|nios2_gen2_0|cpu|D_raw_refetch~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_kill~combout\);

-- Location: FF_X46_Y20_N13
\u0|nios2_gen2_0|cpu|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_kill~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_kill~q\);

-- Location: LCCOMB_X46_Y20_N14
\u0|nios2_gen2_0|cpu|D_raw_refetch~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw_valid~q\,
	datac => \u0|nios2_gen2_0|cpu|D_kill~q\,
	combout => \u0|nios2_gen2_0|cpu|D_raw_refetch~0_combout\);

-- Location: LCCOMB_X46_Y20_N22
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_br_pred_taken~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\,
	datac => \u0|nios2_gen2_0|cpu|D_raw_refetch~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_issue~q\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\);

-- Location: LCCOMB_X46_Y20_N0
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw_valid~q\,
	datab => \u0|nios2_gen2_0|cpu|D_br_pred_taken~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_kill~q\,
	datad => \u0|nios2_gen2_0|cpu|D_issue~q\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\);

-- Location: LCCOMB_X50_Y26_N20
\u0|nios2_gen2_0|cpu|F_pc_nxt[10]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~4_combout\);

-- Location: LCCOMB_X51_Y26_N30
\u0|nios2_gen2_0|cpu|F_pc_nxt[10]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc\(10),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~5_combout\);

-- Location: LCCOMB_X51_Y26_N24
\u0|nios2_gen2_0|cpu|F_pc_nxt[10]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~6_combout\);

-- Location: LCCOMB_X51_Y26_N20
\u0|nios2_gen2_0|cpu|F_pc_nxt[10]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(10),
	datab => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(10),
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~7_combout\);

-- Location: FF_X51_Y26_N21
\u0|nios2_gen2_0|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(10));

-- Location: FF_X52_Y26_N27
\u0|nios2_gen2_0|cpu|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(10));

-- Location: FF_X52_Y26_N17
\u0|nios2_gen2_0|cpu|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_tag\(0));

-- Location: LCCOMB_X52_Y26_N16
\u0|mm_interconnect_0|cmd_mux_002|src_data[48]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|d_address_tag_field\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_tag\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|ic_fill_tag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_tag\(0),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(48));

-- Location: FF_X51_Y26_N17
\u0|nios2_gen2_0|cpu|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(11));

-- Location: FF_X52_Y26_N23
\u0|nios2_gen2_0|cpu|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_tag\(1));

-- Location: FF_X47_Y23_N25
\u0|nios2_gen2_0|cpu|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(15));

-- Location: LCCOMB_X47_Y23_N14
\u0|nios2_gen2_0|cpu|E_iw[14]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|E_iw[14]~feeder_combout\);

-- Location: FF_X47_Y23_N15
\u0|nios2_gen2_0|cpu|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_iw[14]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(14));

-- Location: LCCOMB_X47_Y23_N22
\u0|nios2_gen2_0|cpu|E_iw[13]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|E_iw[13]~feeder_combout\);

-- Location: FF_X47_Y23_N23
\u0|nios2_gen2_0|cpu|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_iw[13]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(13));

-- Location: LCCOMB_X47_Y24_N16
\u0|nios2_gen2_0|cpu|E_iw[16]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|E_iw[16]~feeder_combout\);

-- Location: FF_X47_Y24_N17
\u0|nios2_gen2_0|cpu|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_iw[16]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(16));

-- Location: LCCOMB_X45_Y26_N0
\u0|nios2_gen2_0|cpu|Equal249~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|Equal249~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal249~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal249~2_combout\);

-- Location: LCCOMB_X47_Y23_N16
\u0|nios2_gen2_0|cpu|E_op_rdctl~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|Equal249~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_op_rdctl~2_combout\);

-- Location: LCCOMB_X47_Y23_N4
\u0|nios2_gen2_0|cpu|E_op_rdctl\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|E_op_rdctl~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_op_rdctl~combout\);

-- Location: FF_X47_Y23_N5
\u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_op_rdctl~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg~q\);

-- Location: LCCOMB_X49_Y28_N0
\u0|nios2_gen2_0|cpu|M_inst_result[11]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg~q\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\);

-- Location: LCCOMB_X44_Y31_N28
\u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~34_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout\);

-- Location: FF_X44_Y31_N29
\u0|nios2_gen2_0|cpu|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(2));

-- Location: FF_X44_Y31_N5
\u0|nios2_gen2_0|cpu|A_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(2));

-- Location: LCCOMB_X44_Y31_N4
\u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(2),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~2_combout\);

-- Location: LCCOMB_X54_Y31_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: LCCOMB_X50_Y23_N20
\u0|nios2_gen2_0|cpu|E_pc[12]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_pc\(12),
	combout => \u0|nios2_gen2_0|cpu|E_pc[12]~feeder_combout\);

-- Location: FF_X50_Y23_N21
\u0|nios2_gen2_0|cpu|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_pc[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(12));

-- Location: LCCOMB_X51_Y26_N28
\u0|nios2_gen2_0|cpu|E_pc[11]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_pc\(11),
	combout => \u0|nios2_gen2_0|cpu|E_pc[11]~feeder_combout\);

-- Location: FF_X51_Y26_N29
\u0|nios2_gen2_0|cpu|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_pc[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(11));

-- Location: LCCOMB_X47_Y26_N20
\u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_pc\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~33\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~34_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~35\);

-- Location: LCCOMB_X47_Y26_N22
\u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_pc\(12),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~35\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~36_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~37\);

-- Location: LCCOMB_X46_Y26_N10
\u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~36_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~feeder_combout\);

-- Location: FF_X46_Y26_N11
\u0|nios2_gen2_0|cpu|M_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(12));

-- Location: LCCOMB_X36_Y25_N0
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~3_combout\);

-- Location: FF_X36_Y25_N1
\u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X36_Y26_N30
\u0|nios2_gen2_0|cpu|Add10~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|Add10~0_combout\);

-- Location: LCCOMB_X36_Y26_N2
\u0|nios2_gen2_0|cpu|Add10~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add10~2\);

-- Location: LCCOMB_X36_Y26_N4
\u0|nios2_gen2_0|cpu|Add10~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add10~2\,
	combout => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add10~4\);

-- Location: LCCOMB_X36_Y26_N6
\u0|nios2_gen2_0|cpu|Add10~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add10~4\,
	combout => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add10~6\);

-- Location: LCCOMB_X36_Y26_N8
\u0|nios2_gen2_0|cpu|Add10~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add10~6\,
	combout => \u0|nios2_gen2_0|cpu|Add10~7_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add10~8\);

-- Location: LCCOMB_X36_Y26_N10
\u0|nios2_gen2_0|cpu|Add10~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	cin => \u0|nios2_gen2_0|cpu|Add10~8\,
	combout => \u0|nios2_gen2_0|cpu|Add10~9_combout\);

-- Location: FF_X36_Y26_N11
\u0|nios2_gen2_0|cpu|M_rot_rn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add10~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_rn\(4));

-- Location: LCCOMB_X39_Y28_N28
\u0|nios2_gen2_0|cpu|E_rot_prestep1[4]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[4]~10_combout\);

-- Location: LCCOMB_X40_Y35_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X40_Y35_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(18));

-- Location: LCCOMB_X51_Y34_N8
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(18),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder_combout\);

-- Location: FF_X51_Y34_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X51_Y38_N16
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X51_Y38_N18
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X51_Y38_N20
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: FF_X51_Y38_N21
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X52_Y34_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\);

-- Location: LCCOMB_X52_Y34_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\);

-- Location: FF_X52_Y34_N15
\u0|nios2_gen2_0|cpu|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(18));

-- Location: LCCOMB_X45_Y30_N16
\u0|nios2_gen2_0|cpu|A_slow_inst_result[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdata_d1\(2),
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(18),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[2]~2_combout\);

-- Location: LCCOMB_X50_Y29_N16
\u0|nios2_gen2_0|cpu|E_pc[13]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_pc\(13),
	combout => \u0|nios2_gen2_0|cpu|E_pc[13]~feeder_combout\);

-- Location: FF_X50_Y29_N17
\u0|nios2_gen2_0|cpu|E_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_pc[13]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(13));

-- Location: LCCOMB_X47_Y26_N24
\u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_pc\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~37\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~38_combout\,
	cout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~39\);

-- Location: FF_X47_Y26_N25
\u0|nios2_gen2_0|cpu|M_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~38_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(13));

-- Location: LCCOMB_X49_Y33_N2
\u0|nios2_gen2_0|cpu|M_dc_st_data[7]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(7),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[7]~7_combout\);

-- Location: FF_X49_Y33_N3
\u0|nios2_gen2_0|cpu|A_dc_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[7]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(7));

-- Location: LCCOMB_X46_Y36_N12
\u0|timer_0|period_h_register[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[7]~5_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|timer_0|period_h_register[7]~5_combout\);

-- Location: FF_X46_Y36_N13
\u0|timer_0|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[7]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(7));

-- Location: FF_X46_Y36_N29
\u0|timer_0|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(7));

-- Location: LCCOMB_X46_Y36_N28
\u0|timer_0|read_mux_out[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~9_combout\ = (\u0|timer_0|period_h_register\(7) & (((\u0|timer_0|period_l_register\(7) & \u0|timer_0|Equal6~2_combout\)))) # (!\u0|timer_0|period_h_register\(7) & ((\u0|timer_0|Equal6~3_combout\) # 
-- ((\u0|timer_0|period_l_register\(7) & \u0|timer_0|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_h_register\(7),
	datab => \u0|timer_0|Equal6~3_combout\,
	datac => \u0|timer_0|period_l_register\(7),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[7]~9_combout\);

-- Location: LCCOMB_X47_Y39_N14
\u0|timer_0|counter_snapshot[23]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[23]~2_combout\ = !\u0|timer_0|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(23),
	combout => \u0|timer_0|counter_snapshot[23]~2_combout\);

-- Location: FF_X47_Y39_N15
\u0|timer_0|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[23]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(23));

-- Location: FF_X47_Y39_N13
\u0|timer_0|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(7));

-- Location: LCCOMB_X47_Y39_N12
\u0|timer_0|read_mux_out~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~10_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (\u0|timer_0|counter_snapshot\(7) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datac => \u0|timer_0|counter_snapshot\(7),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~10_combout\);

-- Location: LCCOMB_X47_Y39_N30
\u0|timer_0|read_mux_out[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~11_combout\ = (\u0|timer_0|read_mux_out[7]~9_combout\) # ((\u0|timer_0|read_mux_out~10_combout\) # ((\u0|timer_0|counter_snapshot\(23) & \u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[7]~9_combout\,
	datab => \u0|timer_0|counter_snapshot\(23),
	datac => \u0|timer_0|Equal6~4_combout\,
	datad => \u0|timer_0|read_mux_out~10_combout\,
	combout => \u0|timer_0|read_mux_out[7]~11_combout\);

-- Location: FF_X47_Y39_N31
\u0|timer_0|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[7]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(7));

-- Location: FF_X47_Y39_N21
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X39_Y35_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X39_Y35_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(7));

-- Location: FF_X45_Y35_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X45_Y35_N24
\u0|mm_interconnect_0|rsp_mux|src_data[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[7]~8_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[7]~8_combout\);

-- Location: FF_X54_Y37_N21
\u0|pio_0|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(7));

-- Location: LCCOMB_X50_Y35_N0
\u0|pio_0|readdata[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(7) = (\u0|pio_0|data_out\(7) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(7),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|pio_0|readdata\(7));

-- Location: FF_X50_Y35_N1
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X50_Y35_N6
\u0|jtag_uart_0|av_readdata[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[7]~2_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7),
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[7]~2_combout\);

-- Location: FF_X50_Y35_N7
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[7]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X50_Y35_N2
\u0|mm_interconnect_0|rsp_mux|src_data[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[7]~9_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[7]~9_combout\);

-- Location: LCCOMB_X47_Y35_N22
\u0|mm_interconnect_0|rsp_mux|src_data[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[7]~8_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[7]~9_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7),
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[7]~8_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[7]~9_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout\);

-- Location: FF_X47_Y35_N23
\u0|nios2_gen2_0|cpu|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[7]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(7));

-- Location: LCCOMB_X49_Y33_N28
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(7),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(7),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~14_combout\);

-- Location: LCCOMB_X49_Y33_N4
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(7),
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~15_combout\);

-- Location: LCCOMB_X44_Y30_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[8]~147\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datad => \u0|nios2_gen2_0|cpu|E_src2[8]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[8]~147_combout\);

-- Location: FF_X44_Y30_N5
\u0|nios2_gen2_0|cpu|E_src2_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[8]~147_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(8));

-- Location: LCCOMB_X44_Y30_N2
\u0|nios2_gen2_0|cpu|E_st_data[8]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(8),
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[8]~0_combout\);

-- Location: FF_X44_Y30_N3
\u0|nios2_gen2_0|cpu|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[8]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(8));

-- Location: LCCOMB_X49_Y31_N8
\u0|nios2_gen2_0|cpu|M_dc_st_data[8]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(8),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[8]~8_combout\);

-- Location: FF_X49_Y31_N9
\u0|nios2_gen2_0|cpu|A_dc_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[8]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(8));

-- Location: LCCOMB_X44_Y30_N6
\u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_st~q\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(1),
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\);

-- Location: FF_X49_Y31_N25
\u0|nios2_gen2_0|cpu|A_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(8));

-- Location: LCCOMB_X50_Y34_N0
\u0|nios2_gen2_0|cpu|d_writedata[8]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|A_st_data\(8),
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(8),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[8]~8_combout\);

-- Location: LCCOMB_X49_Y31_N20
\u0|nios2_gen2_0|cpu|M_dc_st_data[9]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(9),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[9]~9_combout\);

-- Location: FF_X49_Y31_N21
\u0|nios2_gen2_0|cpu|A_dc_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[9]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(9));

-- Location: FF_X50_Y24_N17
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(8));

-- Location: FF_X50_Y25_N19
\u0|nios2_gen2_0|cpu|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(8));

-- Location: LCCOMB_X49_Y24_N26
\u0|nios2_gen2_0|cpu|D_extra_pc[8]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datab => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(8),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(8),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[8]~6_combout\);

-- Location: FF_X49_Y24_N27
\u0|nios2_gen2_0|cpu|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[8]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(8));

-- Location: FF_X41_Y28_N7
\u0|nios2_gen2_0|cpu|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(10));

-- Location: LCCOMB_X39_Y24_N22
\u0|nios2_gen2_0|cpu|D_src2_reg[10]~97\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~76_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(10),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[10]~97_combout\);

-- Location: FF_X43_Y28_N23
\u0|nios2_gen2_0|cpu|M_mem_baddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|Add8~34_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(0));

-- Location: LCCOMB_X45_Y28_N8
\u0|nios2_gen2_0|cpu|M_ld_align_sh8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld8~q\,
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(0),
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	combout => \u0|nios2_gen2_0|cpu|M_ld_align_sh8~combout\);

-- Location: FF_X45_Y28_N9
\u0|nios2_gen2_0|cpu|A_ld_align_sh8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_ld_align_sh8~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\);

-- Location: LCCOMB_X43_Y31_N28
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\);

-- Location: FF_X45_Y24_N7
\u0|nios2_gen2_0|cpu|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(6));

-- Location: LCCOMB_X42_Y27_N0
\u0|nios2_gen2_0|cpu|M_inst_result[6]~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(6),
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(6),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[6]~38_combout\);

-- Location: LCCOMB_X42_Y27_N8
\u0|nios2_gen2_0|cpu|M_inst_result[6]~39\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(4),
	datac => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_inst_result[6]~38_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[6]~39_combout\);

-- Location: FF_X42_Y27_N9
\u0|nios2_gen2_0|cpu|A_inst_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[6]~39_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(6));

-- Location: LCCOMB_X50_Y25_N24
\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X50_Y25_N26
\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X50_Y25_N28
\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\);

-- Location: FF_X50_Y25_N29
\u0|nios2_gen2_0|cpu|D_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(13));

-- Location: FF_X50_Y25_N27
\u0|nios2_gen2_0|cpu|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(12));

-- Location: LCCOMB_X50_Y26_N8
\u0|nios2_gen2_0|cpu|Add1~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datab => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~3\,
	combout => \u0|nios2_gen2_0|cpu|Add1~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~5\);

-- Location: LCCOMB_X50_Y26_N10
\u0|nios2_gen2_0|cpu|Add1~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(20),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~5\,
	combout => \u0|nios2_gen2_0|cpu|Add1~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~7\);

-- Location: LCCOMB_X50_Y26_N12
\u0|nios2_gen2_0|cpu|Add1~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~7\,
	combout => \u0|nios2_gen2_0|cpu|Add1~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~9\);

-- Location: LCCOMB_X50_Y26_N24
\u0|nios2_gen2_0|cpu|D_extra_pc[13]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(13),
	datac => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datad => \u0|nios2_gen2_0|cpu|Add1~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[13]~1_combout\);

-- Location: FF_X50_Y26_N25
\u0|nios2_gen2_0|cpu|E_extra_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[13]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(13));

-- Location: FF_X43_Y26_N13
\u0|nios2_gen2_0|cpu|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(15));

-- Location: LCCOMB_X36_Y24_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datab => \u0|nios2_gen2_0|cpu|A_slow_inst_sel~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\);

-- Location: FF_X39_Y24_N17
\u0|nios2_gen2_0|cpu|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_alu_result\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(11));

-- Location: LCCOMB_X45_Y21_N10
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~2_combout\);

-- Location: FF_X45_Y21_N11
\u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left~q\);

-- Location: LCCOMB_X36_Y25_N4
\u0|nios2_gen2_0|cpu|E_rot_pass1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_pass1~0_combout\);

-- Location: LCCOMB_X42_Y22_N22
\u0|nios2_gen2_0|cpu|D_ctrl_rot~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_rot~2_combout\);

-- Location: FF_X42_Y22_N23
\u0|nios2_gen2_0|cpu|E_ctrl_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_rot~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_rot~q\);

-- Location: LCCOMB_X36_Y25_N26
\u0|nios2_gen2_0|cpu|E_rot_pass1~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_rot_pass1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_pass1~1_combout\);

-- Location: FF_X36_Y25_N27
\u0|nios2_gen2_0|cpu|M_rot_pass1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_pass1~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\);

-- Location: LCCOMB_X36_Y25_N16
\u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0_combout\);

-- Location: FF_X36_Y25_N17
\u0|nios2_gen2_0|cpu|M_rot_sel_fill1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\);

-- Location: LCCOMB_X36_Y26_N22
\u0|nios2_gen2_0|cpu|E_rot_mask[3]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_mask[3]~5_combout\);

-- Location: FF_X36_Y26_N23
\u0|nios2_gen2_0|cpu|M_rot_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_mask[3]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_mask\(3));

-- Location: LCCOMB_X36_Y26_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~86\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~86_combout\);

-- Location: LCCOMB_X42_Y24_N12
\u0|nios2_gen2_0|cpu|E_src2[24]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[24]~31_combout\);

-- Location: LCCOMB_X38_Y26_N2
\u0|nios2_gen2_0|cpu|Add8~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(24),
	combout => \u0|nios2_gen2_0|cpu|Add8~7_combout\);

-- Location: LCCOMB_X42_Y24_N6
\u0|nios2_gen2_0|cpu|E_src2[23]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[23]~29_combout\);

-- Location: LCCOMB_X38_Y26_N8
\u0|nios2_gen2_0|cpu|E_logic_result[23]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(23),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[23]~29_combout\);

-- Location: LCCOMB_X38_Y25_N22
\u0|nios2_gen2_0|cpu|E_alu_result[23]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[23]~29_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~80_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(23));

-- Location: FF_X38_Y25_N23
\u0|nios2_gen2_0|cpu|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(23));

-- Location: LCCOMB_X45_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X45_Y35_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(31));

-- Location: LCCOMB_X45_Y35_N8
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(31),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout\);

-- Location: FF_X45_Y35_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X43_Y26_N10
\u0|nios2_gen2_0|cpu|D_src2_reg[15]~122\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[15]~88_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(15),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[15]~122_combout\);

-- Location: FF_X43_Y26_N11
\u0|nios2_gen2_0|cpu|E_src2_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[15]~122_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(15));

-- Location: LCCOMB_X44_Y28_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[31]~148\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datad => \u0|nios2_gen2_0|cpu|E_src2[31]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[31]~148_combout\);

-- Location: FF_X44_Y28_N7
\u0|nios2_gen2_0|cpu|E_src2_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[31]~148_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(31));

-- Location: LCCOMB_X44_Y28_N18
\u0|nios2_gen2_0|cpu|E_st_data[31]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(15),
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(31),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[31]~8_combout\);

-- Location: FF_X44_Y28_N19
\u0|nios2_gen2_0|cpu|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[31]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(31));

-- Location: FF_X47_Y30_N23
\u0|nios2_gen2_0|cpu|A_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(31));

-- Location: LCCOMB_X46_Y30_N16
\u0|nios2_gen2_0|cpu|d_writedata[31]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(31),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(31),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[31]~31_combout\);

-- Location: LCCOMB_X45_Y29_N24
\u0|nios2_gen2_0|cpu|M_dc_st_data[10]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(10),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[10]~10_combout\);

-- Location: FF_X45_Y29_N25
\u0|nios2_gen2_0|cpu|A_dc_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[10]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(10));

-- Location: LCCOMB_X62_Y30_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: LCCOMB_X50_Y32_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: M9K_X73_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y28_N4
\u0|nios2_gen2_0|cpu|E_st_data[13]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(5),
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(13),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[13]~22_combout\);

-- Location: FF_X44_Y28_N5
\u0|nios2_gen2_0|cpu|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[13]~22_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(13));

-- Location: FF_X49_Y31_N3
\u0|nios2_gen2_0|cpu|A_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(13));

-- Location: LCCOMB_X46_Y32_N2
\u0|nios2_gen2_0|cpu|d_writedata[13]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(13),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(13),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[13]~15_combout\);

-- Location: LCCOMB_X41_Y22_N24
\u0|nios2_gen2_0|cpu|D_src2_reg[11]~119\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(11),
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[11]~96_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[11]~119_combout\);

-- Location: FF_X41_Y22_N25
\u0|nios2_gen2_0|cpu|E_src2_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[11]~119_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(11));

-- Location: LCCOMB_X41_Y22_N4
\u0|nios2_gen2_0|cpu|E_st_data[11]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(11),
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(3),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[11]~3_combout\);

-- Location: FF_X41_Y22_N5
\u0|nios2_gen2_0|cpu|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[11]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(11));

-- Location: FF_X49_Y31_N31
\u0|nios2_gen2_0|cpu|A_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(11));

-- Location: LCCOMB_X40_Y35_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X40_Y35_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(11));

-- Location: FF_X49_Y35_N7
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X49_Y35_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\);

-- Location: LCCOMB_X49_Y30_N4
\u0|nios2_gen2_0|cpu|d_writedata[11]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_st_data\(11),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(11),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[11]~11_combout\);

-- Location: LCCOMB_X43_Y26_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[12]~128\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[12]~94_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(12),
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[12]~128_combout\);

-- Location: FF_X43_Y26_N7
\u0|nios2_gen2_0|cpu|E_src2_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[12]~128_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(12));

-- Location: LCCOMB_X44_Y30_N14
\u0|nios2_gen2_0|cpu|E_st_data[12]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(4),
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(12),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[12]~23_combout\);

-- Location: FF_X44_Y30_N15
\u0|nios2_gen2_0|cpu|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[12]~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(12));

-- Location: LCCOMB_X47_Y34_N6
\u0|nios2_gen2_0|cpu|M_dc_st_data[12]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(12),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[12]~31_combout\);

-- Location: FF_X47_Y34_N7
\u0|nios2_gen2_0|cpu|A_dc_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[12]~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(12));

-- Location: FF_X47_Y34_N29
\u0|nios2_gen2_0|cpu|A_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(12));

-- Location: LCCOMB_X49_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X49_Y35_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(12));

-- Location: FF_X52_Y35_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X52_Y35_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\);

-- Location: FF_X52_Y38_N7
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X49_Y38_N20
\u0|timer_0|counter_snapshot[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[12]~5_combout\ = !\u0|timer_0|internal_counter\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(12),
	combout => \u0|timer_0|counter_snapshot[12]~5_combout\);

-- Location: FF_X49_Y38_N21
\u0|timer_0|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[12]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(12));

-- Location: LCCOMB_X49_Y38_N22
\u0|timer_0|read_mux_out~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~19_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & \u0|timer_0|counter_snapshot\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|timer_0|counter_snapshot\(12),
	combout => \u0|timer_0|read_mux_out~19_combout\);

-- Location: LCCOMB_X49_Y30_N26
\u0|nios2_gen2_0|cpu|d_writedata[12]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(12),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(12),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[12]~14_combout\);

-- Location: LCCOMB_X49_Y31_N28
\u0|nios2_gen2_0|cpu|M_dc_st_data[13]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(13),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[13]~30_combout\);

-- Location: FF_X49_Y31_N29
\u0|nios2_gen2_0|cpu|A_dc_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[13]~30_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(13));

-- Location: LCCOMB_X49_Y31_N2
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~60\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(13),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(13),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~60_combout\);

-- Location: LCCOMB_X49_Y31_N6
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~61\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(13),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~60_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~61_combout\);

-- Location: FF_X42_Y26_N27
\u0|nios2_gen2_0|cpu|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(14));

-- Location: LCCOMB_X44_Y26_N22
\u0|nios2_gen2_0|cpu|D_src2_reg[14]~89\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(14),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[14]~89_combout\);

-- Location: LCCOMB_X44_Y31_N16
\u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_st~q\,
	datab => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(2),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\);

-- Location: FF_X51_Y31_N9
\u0|nios2_gen2_0|cpu|A_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(18));

-- Location: LCCOMB_X51_Y31_N8
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~54\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(18),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(18),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~54_combout\);

-- Location: LCCOMB_X51_Y31_N10
\u0|nios2_gen2_0|cpu|M_dc_st_data[18]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(18),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[18]~27_combout\);

-- Location: FF_X51_Y31_N11
\u0|nios2_gen2_0|cpu|A_dc_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[18]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(18));

-- Location: LCCOMB_X51_Y31_N4
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~55\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_st_data\(18),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~55_combout\);

-- Location: LCCOMB_X52_Y39_N16
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|fifo_wr~q\ $ (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X52_Y39_N18
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\u0|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (GND))))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y39_N19
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X51_Y38_N22
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: FF_X51_Y38_N23
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X52_Y34_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: FF_X51_Y31_N27
\u0|nios2_gen2_0|cpu|A_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(17));

-- Location: LCCOMB_X50_Y32_N24
\u0|nios2_gen2_0|cpu|d_writedata[17]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|A_st_data\(17),
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(17),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[17]~18_combout\);

-- Location: LCCOMB_X44_Y28_N0
\u0|nios2_gen2_0|cpu|E_st_data[15]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(7),
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(15),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[15]~6_combout\);

-- Location: FF_X44_Y28_N1
\u0|nios2_gen2_0|cpu|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[15]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(15));

-- Location: FF_X49_Y34_N17
\u0|nios2_gen2_0|cpu|A_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(15));

-- Location: LCCOMB_X49_Y30_N8
\u0|nios2_gen2_0|cpu|d_writedata[15]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(15),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(15),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[15]~17_combout\);

-- Location: LCCOMB_X43_Y30_N18
\u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(1),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~1_combout\);

-- Location: M9K_X53_Y29_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_dc_data_module:lab2_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1_combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1_combout\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y29_N4
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]~feeder_combout\);

-- Location: FF_X54_Y29_N5
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(12));

-- Location: FF_X54_Y30_N25
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(13));

-- Location: FF_X52_Y30_N21
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(14));

-- Location: LCCOMB_X52_Y30_N6
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]~feeder_combout\);

-- Location: FF_X52_Y30_N7
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(15));

-- Location: LCCOMB_X43_Y28_N0
\u0|nios2_gen2_0|cpu|M_dc_st_data[20]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(20),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[20]~25_combout\);

-- Location: FF_X43_Y28_N1
\u0|nios2_gen2_0|cpu|A_dc_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[20]~25_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(20));

-- Location: LCCOMB_X39_Y34_N8
\u0|mm_interconnect_0|cmd_mux_001|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(18) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(18),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: FF_X39_Y34_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X36_Y34_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(18),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout\);

-- Location: LCCOMB_X36_Y34_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCCOMB_X38_Y34_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X38_Y34_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X38_Y34_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X38_Y34_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\);

-- Location: FF_X36_Y34_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X43_Y34_N2
\u0|mm_interconnect_0|cmd_mux_001|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(19) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(19),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: FF_X43_Y34_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X36_Y34_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout\);

-- Location: LCCOMB_X38_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X38_Y35_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X50_Y32_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: FF_X50_Y32_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X46_Y36_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(20),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout\);

-- Location: FF_X44_Y25_N31
\u0|nios2_gen2_0|cpu|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(9));

-- Location: LCCOMB_X45_Y25_N14
\u0|nios2_gen2_0|cpu|M_inst_result[9]~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(9),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[9]~34_combout\);

-- Location: LCCOMB_X45_Y25_N22
\u0|nios2_gen2_0|cpu|M_inst_result[9]~35\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[9]~34_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(7),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[9]~35_combout\);

-- Location: FF_X45_Y25_N23
\u0|nios2_gen2_0|cpu|A_inst_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[9]~35_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(9));

-- Location: LCCOMB_X47_Y30_N14
\u0|nios2_gen2_0|cpu|M_dc_st_data[21]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(21),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[21]~24_combout\);

-- Location: FF_X47_Y30_N15
\u0|nios2_gen2_0|cpu|A_dc_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[21]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(21));

-- Location: FF_X51_Y38_N19
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X50_Y32_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: LCCOMB_X44_Y31_N12
\u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(2),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(2),
	combout => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~2_combout\);

-- Location: FF_X44_Y31_N13
\u0|nios2_gen2_0|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(2));

-- Location: LCCOMB_X44_Y31_N14
\u0|mm_interconnect_0|cmd_mux_002|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: M9K_X73_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y31_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\);

-- Location: LCCOMB_X44_Y31_N2
\u0|mm_interconnect_0|cmd_mux_001|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: FF_X44_Y31_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X39_Y32_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X33_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_nios2_oci:the_lab2_nios2_gen2_0_cpu_nios2_oci|lab2_nios2_gen2_0_cpu_nios2_ocimem:the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram_module:lab2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y35_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X49_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(17));

-- Location: FF_X51_Y31_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X51_Y31_N16
\u0|mm_interconnect_0|rsp_mux|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\);

-- Location: FF_X51_Y31_N17
\u0|nios2_gen2_0|cpu|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(17));

-- Location: LCCOMB_X43_Y29_N12
\u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|d_readdata_d1\(17),
	datad => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\);

-- Location: LCCOMB_X40_Y31_N4
\u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass~q\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\);

-- Location: FF_X43_Y29_N13
\u0|nios2_gen2_0|cpu|A_slow_inst_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(17));

-- Location: DSPMULT_X48_Y27_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y27_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X49_Y35_N16
\u0|mm_interconnect_0|rsp_mux_001|src_data[10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(10) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(10));

-- Location: FF_X49_Y35_N17
\u0|nios2_gen2_0|cpu|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(10));

-- Location: M9K_X53_Y25_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_ic_data_module:lab2_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	portbre => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	ena1 => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: FF_X50_Y28_N25
\u0|nios2_gen2_0|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(6));

-- Location: LCCOMB_X41_Y23_N2
\u0|nios2_gen2_0|cpu|E_src2[16]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|E_src2[16]~22_combout\);

-- Location: LCCOMB_X47_Y21_N22
\u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X47_Y21_N16
\u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X47_Y21_N18
\u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X47_Y21_N0
\u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~3_combout\);

-- Location: FF_X47_Y21_N1
\u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X41_Y23_N30
\u0|nios2_gen2_0|cpu|D_src2_reg[16]~139\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~86_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(16),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~139_combout\);

-- Location: LCCOMB_X47_Y20_N18
\u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~19_combout\);

-- Location: LCCOMB_X47_Y20_N4
\u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~19_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~11_combout\);

-- Location: LCCOMB_X47_Y20_N22
\u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datac => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~12_combout\);

-- Location: LCCOMB_X43_Y22_N26
\u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~3_combout\);

-- Location: LCCOMB_X43_Y22_N12
\u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~10_combout\);

-- Location: LCCOMB_X43_Y22_N18
\u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~9_combout\);

-- Location: FF_X43_Y22_N19
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X43_Y22_N4
\u0|nios2_gen2_0|cpu|D_src2[16]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2[16]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\);

-- Location: FF_X41_Y23_N3
\u0|nios2_gen2_0|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[16]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~139_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(16));

-- Location: LCCOMB_X42_Y24_N14
\u0|nios2_gen2_0|cpu|E_src2[19]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(9),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[19]~24_combout\);

-- Location: LCCOMB_X41_Y27_N10
\u0|nios2_gen2_0|cpu|Add8~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(19),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~12_combout\);

-- Location: LCCOMB_X41_Y24_N20
\u0|nios2_gen2_0|cpu|Add8~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(17),
	combout => \u0|nios2_gen2_0|cpu|Add8~14_combout\);

-- Location: LCCOMB_X41_Y27_N22
\u0|nios2_gen2_0|cpu|Add8~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(16),
	combout => \u0|nios2_gen2_0|cpu|Add8~15_combout\);

-- Location: FF_X43_Y26_N17
\u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[15]~52_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2_q\);

-- Location: LCCOMB_X41_Y27_N8
\u0|nios2_gen2_0|cpu|Add8~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(15),
	combout => \u0|nios2_gen2_0|cpu|Add8~16_combout\);

-- Location: LCCOMB_X41_Y27_N14
\u0|nios2_gen2_0|cpu|Add8~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(12),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~19_combout\);

-- Location: LCCOMB_X41_Y27_N0
\u0|nios2_gen2_0|cpu|Add8~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(11),
	combout => \u0|nios2_gen2_0|cpu|Add8~20_combout\);

-- Location: FF_X43_Y24_N19
\u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[7]~76_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2_q\);

-- Location: LCCOMB_X40_Y28_N0
\u0|nios2_gen2_0|cpu|Add8~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(3),
	combout => \u0|nios2_gen2_0|cpu|Add8~28_combout\);

-- Location: LCCOMB_X40_Y28_N22
\u0|nios2_gen2_0|cpu|Add8~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~28_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~39\,
	combout => \u0|nios2_gen2_0|cpu|Add8~40_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~41\);

-- Location: LCCOMB_X40_Y28_N24
\u0|nios2_gen2_0|cpu|Add8~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~41\,
	combout => \u0|nios2_gen2_0|cpu|Add8~42_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~43\);

-- Location: LCCOMB_X40_Y28_N26
\u0|nios2_gen2_0|cpu|Add8~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~43\,
	combout => \u0|nios2_gen2_0|cpu|Add8~44_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~45\);

-- Location: LCCOMB_X40_Y28_N28
\u0|nios2_gen2_0|cpu|Add8~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~25_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~45\,
	combout => \u0|nios2_gen2_0|cpu|Add8~46_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~47\);

-- Location: LCCOMB_X40_Y28_N30
\u0|nios2_gen2_0|cpu|Add8~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~47\,
	combout => \u0|nios2_gen2_0|cpu|Add8~48_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~49\);

-- Location: LCCOMB_X40_Y27_N0
\u0|nios2_gen2_0|cpu|Add8~50\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~23_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~49\,
	combout => \u0|nios2_gen2_0|cpu|Add8~50_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~51\);

-- Location: LCCOMB_X40_Y27_N2
\u0|nios2_gen2_0|cpu|Add8~52\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~22_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~51\,
	combout => \u0|nios2_gen2_0|cpu|Add8~52_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~53\);

-- Location: LCCOMB_X40_Y27_N4
\u0|nios2_gen2_0|cpu|Add8~54\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~53\,
	combout => \u0|nios2_gen2_0|cpu|Add8~54_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~55\);

-- Location: LCCOMB_X40_Y27_N6
\u0|nios2_gen2_0|cpu|Add8~56\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~20_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~55\,
	combout => \u0|nios2_gen2_0|cpu|Add8~56_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~57\);

-- Location: LCCOMB_X40_Y27_N8
\u0|nios2_gen2_0|cpu|Add8~58\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~19_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~57\,
	combout => \u0|nios2_gen2_0|cpu|Add8~58_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~59\);

-- Location: LCCOMB_X40_Y27_N10
\u0|nios2_gen2_0|cpu|Add8~60\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~18_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~59\,
	combout => \u0|nios2_gen2_0|cpu|Add8~60_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~61\);

-- Location: LCCOMB_X40_Y27_N12
\u0|nios2_gen2_0|cpu|Add8~62\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~17_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~61\,
	combout => \u0|nios2_gen2_0|cpu|Add8~62_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~63\);

-- Location: LCCOMB_X40_Y27_N14
\u0|nios2_gen2_0|cpu|Add8~64\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~16_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~63\,
	combout => \u0|nios2_gen2_0|cpu|Add8~64_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~65\);

-- Location: LCCOMB_X40_Y27_N16
\u0|nios2_gen2_0|cpu|Add8~66\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~15_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~65\,
	combout => \u0|nios2_gen2_0|cpu|Add8~66_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~67\);

-- Location: LCCOMB_X40_Y27_N18
\u0|nios2_gen2_0|cpu|Add8~68\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~14_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~67\,
	combout => \u0|nios2_gen2_0|cpu|Add8~68_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~69\);

-- Location: LCCOMB_X40_Y27_N20
\u0|nios2_gen2_0|cpu|Add8~70\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~69\,
	combout => \u0|nios2_gen2_0|cpu|Add8~70_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~71\);

-- Location: LCCOMB_X40_Y27_N22
\u0|nios2_gen2_0|cpu|Add8~72\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~12_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~71\,
	combout => \u0|nios2_gen2_0|cpu|Add8~72_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~73\);

-- Location: LCCOMB_X41_Y24_N6
\u0|nios2_gen2_0|cpu|E_alu_result[19]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~72_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(19));

-- Location: FF_X41_Y24_N7
\u0|nios2_gen2_0|cpu|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(19));

-- Location: LCCOMB_X42_Y28_N6
\u0|nios2_gen2_0|cpu|M_dc_st_data[22]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(22),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[22]~23_combout\);

-- Location: FF_X42_Y28_N7
\u0|nios2_gen2_0|cpu|A_dc_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[22]~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(22));

-- Location: FF_X42_Y28_N21
\u0|nios2_gen2_0|cpu|A_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(22));

-- Location: LCCOMB_X52_Y39_N20
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|fifo_wr~q\ $ (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y39_N21
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y39_N22
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X52_Y39_N23
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X51_Y38_N24
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X51_Y38_N26
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X51_Y38_N28
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ $ 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X51_Y38_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X47_Y31_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X40_Y35_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X40_Y35_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(22));

-- Location: LCCOMB_X47_Y31_N16
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(22),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]~feeder_combout\);

-- Location: FF_X47_Y31_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X47_Y31_N20
\u0|mm_interconnect_0|rsp_mux|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: FF_X47_Y31_N21
\u0|nios2_gen2_0|cpu|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(22));

-- Location: LCCOMB_X42_Y28_N20
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(22),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(22),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~46_combout\);

-- Location: LCCOMB_X42_Y28_N16
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~47\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_st_data\(22),
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~46_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~47_combout\);

-- Location: LCCOMB_X51_Y31_N18
\u0|nios2_gen2_0|cpu|M_dc_st_data[23]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(23),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[23]~15_combout\);

-- Location: FF_X51_Y31_N19
\u0|nios2_gen2_0|cpu|A_dc_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[23]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(23));

-- Location: LCCOMB_X40_Y34_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: M9K_X33_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y34_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: FF_X52_Y34_N19
\u0|nios2_gen2_0|cpu|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(23));

-- Location: LCCOMB_X51_Y31_N0
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(23),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(23),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~30_combout\);

-- Location: LCCOMB_X51_Y31_N20
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(23),
	datac => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~30_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~31_combout\);

-- Location: LCCOMB_X39_Y23_N18
\u0|nios2_gen2_0|cpu|M_inst_result[16]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(16),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[16]~0_combout\);

-- Location: LCCOMB_X50_Y25_N30
\u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_pc\(14),
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\);

-- Location: FF_X50_Y25_N31
\u0|nios2_gen2_0|cpu|D_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(14));

-- Location: LCCOMB_X50_Y26_N14
\u0|nios2_gen2_0|cpu|Add1~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	cin => \u0|nios2_gen2_0|cpu|Add1~9\,
	combout => \u0|nios2_gen2_0|cpu|Add1~10_combout\);

-- Location: LCCOMB_X50_Y26_N28
\u0|nios2_gen2_0|cpu|D_extra_pc[14]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(14),
	datac => \u0|nios2_gen2_0|cpu|Add1~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[14]~0_combout\);

-- Location: FF_X50_Y26_N29
\u0|nios2_gen2_0|cpu|E_extra_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[14]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(14));

-- Location: LCCOMB_X49_Y26_N30
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_extra_pc\(14),
	combout => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder_combout\);

-- Location: FF_X49_Y26_N31
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(14));

-- Location: LCCOMB_X50_Y26_N18
\u0|nios2_gen2_0|cpu|F_pc_nxt[14]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(20),
	datad => \u0|nios2_gen2_0|cpu|D_pc\(14),
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~0_combout\);

-- Location: LCCOMB_X50_Y26_N22
\u0|nios2_gen2_0|cpu|F_pc_nxt[14]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~1_combout\);

-- Location: LCCOMB_X49_Y26_N26
\u0|nios2_gen2_0|cpu|F_pc_nxt[14]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~2_combout\);

-- Location: FF_X49_Y26_N15
\u0|nios2_gen2_0|cpu|M_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_pc\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(14));

-- Location: FF_X49_Y26_N7
\u0|nios2_gen2_0|cpu|M_target_pcb[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1_q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(16));

-- Location: LCCOMB_X49_Y26_N6
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(14),
	datac => \u0|nios2_gen2_0|cpu|M_target_pcb\(16),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11_combout\);

-- Location: LCCOMB_X49_Y26_N14
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pc\(14),
	datad => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12_combout\);

-- Location: LCCOMB_X49_Y26_N12
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15~q\,
	datab => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datac => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16_combout\);

-- Location: FF_X49_Y26_N13
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(14));

-- Location: LCCOMB_X49_Y26_N28
\u0|nios2_gen2_0|cpu|F_pc_nxt[14]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(14),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(14),
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~3_combout\);

-- Location: FF_X49_Y26_N29
\u0|nios2_gen2_0|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(14));

-- Location: LCCOMB_X49_Y26_N2
\u0|nios2_gen2_0|cpu|D_pc[14]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_pc\(14),
	combout => \u0|nios2_gen2_0|cpu|D_pc[14]~feeder_combout\);

-- Location: FF_X49_Y26_N3
\u0|nios2_gen2_0|cpu|D_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_pc[14]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(14));

-- Location: LCCOMB_X49_Y26_N4
\u0|nios2_gen2_0|cpu|E_pc[14]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_pc\(14),
	combout => \u0|nios2_gen2_0|cpu|E_pc[14]~feeder_combout\);

-- Location: FF_X49_Y26_N5
\u0|nios2_gen2_0|cpu|E_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_pc[14]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_pc\(14));

-- Location: LCCOMB_X47_Y26_N26
\u0|nios2_gen2_0|cpu|M_pc_plus_one[14]~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_pc\(14),
	cin => \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~39\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[14]~40_combout\);

-- Location: FF_X47_Y26_N27
\u0|nios2_gen2_0|cpu|M_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[14]~40_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(14));

-- Location: LCCOMB_X46_Y25_N16
\u0|nios2_gen2_0|cpu|M_inst_result[16]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[16]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(14),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[16]~2_combout\);

-- Location: FF_X46_Y25_N17
\u0|nios2_gen2_0|cpu|A_inst_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[16]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(16));

-- Location: LCCOMB_X42_Y24_N18
\u0|nios2_gen2_0|cpu|E_src2[21]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[21]~26_combout\);

-- Location: LCCOMB_X41_Y27_N30
\u0|nios2_gen2_0|cpu|Add8~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(21),
	combout => \u0|nios2_gen2_0|cpu|Add8~10_combout\);

-- Location: FF_X38_Y25_N21
\u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[21]~34_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y24_N20
\u0|nios2_gen2_0|cpu|E_src2[20]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[20]~25_combout\);

-- Location: LCCOMB_X44_Y31_N8
\u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~34_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout\);

-- Location: FF_X44_Y31_N9
\u0|nios2_gen2_0|cpu|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(3));

-- Location: FF_X44_Y31_N7
\u0|nios2_gen2_0|cpu|A_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(3));

-- Location: LCCOMB_X44_Y31_N20
\u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_st~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(3),
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\);

-- Location: LCCOMB_X47_Y30_N18
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(26),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(26),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~42_combout\);

-- Location: LCCOMB_X45_Y29_N22
\u0|nios2_gen2_0|cpu|M_dc_st_data[26]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(26),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[26]~21_combout\);

-- Location: FF_X45_Y29_N23
\u0|nios2_gen2_0|cpu|A_dc_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[26]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(26));

-- Location: LCCOMB_X46_Y30_N26
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~43\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~42_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(26),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~43_combout\);

-- Location: LCCOMB_X50_Y30_N18
\u0|nios2_gen2_0|cpu|M_dc_st_data[27]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(27),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[27]~20_combout\);

-- Location: FF_X50_Y30_N19
\u0|nios2_gen2_0|cpu|A_dc_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[27]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(27));

-- Location: LCCOMB_X40_Y35_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X40_Y35_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(27));

-- Location: LCCOMB_X47_Y31_N10
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(27),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout\);

-- Location: FF_X47_Y31_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X47_Y31_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27) & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: FF_X47_Y31_N25
\u0|nios2_gen2_0|cpu|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(27));

-- Location: FF_X50_Y30_N17
\u0|nios2_gen2_0|cpu|A_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(27),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(27));

-- Location: LCCOMB_X50_Y30_N16
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(27),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(27),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~40_combout\);

-- Location: LCCOMB_X50_Y30_N28
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~41\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(27),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~40_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~41_combout\);

-- Location: LCCOMB_X50_Y30_N20
\u0|nios2_gen2_0|cpu|M_dc_st_data[28]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(28),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[28]~19_combout\);

-- Location: FF_X50_Y30_N21
\u0|nios2_gen2_0|cpu|A_dc_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[28]~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(28));

-- Location: LCCOMB_X43_Y34_N4
\u0|mm_interconnect_0|cmd_mux_001|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(15) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: FF_X43_Y34_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X39_Y34_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(15),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~20_combout\);

-- Location: LCCOMB_X46_Y30_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: FF_X46_Y30_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X36_Y34_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(25),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~11_combout\);

-- Location: LCCOMB_X46_Y30_N8
\u0|mm_interconnect_0|cmd_mux_001|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: FF_X46_Y30_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X39_Y34_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(26),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~13_combout\);

-- Location: LCCOMB_X45_Y34_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: FF_X45_Y34_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X38_Y35_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(27),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~12_combout\);

-- Location: LCCOMB_X39_Y35_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: FF_X39_Y35_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X39_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~19_combout\);

-- Location: LCCOMB_X41_Y32_N2
\u0|mm_interconnect_0|cmd_mux_001|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: FF_X41_Y32_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X35_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(29),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~18_combout\);

-- Location: LCCOMB_X46_Y32_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: FF_X46_Y32_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X46_Y32_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(30),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~17_combout\);

-- Location: LCCOMB_X46_Y32_N28
\u0|mm_interconnect_0|cmd_mux_001|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: FF_X46_Y32_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X42_Y33_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~16_combout\);

-- Location: LCCOMB_X44_Y31_N18
\u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(3),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(3),
	combout => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4_combout\);

-- Location: FF_X44_Y31_N19
\u0|nios2_gen2_0|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(3));

-- Location: LCCOMB_X44_Y31_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: FF_X44_Y31_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X44_Y31_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X33_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_nios2_oci:the_lab2_nios2_gen2_0_cpu_nios2_oci|lab2_nios2_gen2_0_cpu_nios2_ocimem:the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram_module:lab2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X40_Y34_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X40_Y34_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24));

-- Location: FF_X47_Y30_N1
\u0|nios2_gen2_0|cpu|A_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(24));

-- Location: LCCOMB_X49_Y30_N6
\u0|nios2_gen2_0|cpu|d_writedata[24]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(24),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(24),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[24]~13_combout\);

-- Location: FF_X47_Y30_N25
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(17));

-- Location: LCCOMB_X50_Y30_N22
\u0|nios2_gen2_0|cpu|M_dc_st_data[29]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(29),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[29]~18_combout\);

-- Location: FF_X50_Y30_N23
\u0|nios2_gen2_0|cpu|A_dc_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[29]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(29));

-- Location: FF_X50_Y30_N13
\u0|nios2_gen2_0|cpu|A_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(29));

-- Location: LCCOMB_X50_Y30_N12
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(29),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(29),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~36_combout\);

-- Location: LCCOMB_X50_Y30_N24
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~37\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_st_data\(29),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~36_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~37_combout\);

-- Location: LCCOMB_X47_Y30_N6
\u0|nios2_gen2_0|cpu|M_dc_st_data[30]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(30),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[30]~17_combout\);

-- Location: FF_X47_Y30_N7
\u0|nios2_gen2_0|cpu|A_dc_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[30]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(30));

-- Location: FF_X47_Y30_N21
\u0|nios2_gen2_0|cpu|A_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(30));

-- Location: LCCOMB_X40_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X40_Y35_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(30));

-- Location: LCCOMB_X46_Y31_N12
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(30),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder_combout\);

-- Location: FF_X46_Y31_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X46_Y31_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: FF_X46_Y31_N1
\u0|nios2_gen2_0|cpu|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(30));

-- Location: LCCOMB_X47_Y30_N20
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(30),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(30),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~34_combout\);

-- Location: LCCOMB_X47_Y30_N16
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~35\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_st_data\(30),
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~34_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~35_combout\);

-- Location: LCCOMB_X47_Y30_N22
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(31),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(31),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~32_combout\);

-- Location: LCCOMB_X47_Y30_N8
\u0|nios2_gen2_0|cpu|M_dc_st_data[31]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(31),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[31]~16_combout\);

-- Location: FF_X47_Y30_N9
\u0|nios2_gen2_0|cpu|A_dc_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[31]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(31));

-- Location: LCCOMB_X47_Y30_N2
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_st_data\(31),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~33_combout\);

-- Location: LCCOMB_X44_Y31_N6
\u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(3),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~3_combout\);

-- Location: M9K_X53_Y28_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_dc_data_module:lab2_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1_combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1_combout\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y30_N10
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder_combout\);

-- Location: FF_X52_Y30_N11
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(18));

-- Location: LCCOMB_X54_Y30_N22
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]~feeder_combout\);

-- Location: FF_X54_Y30_N23
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(19));

-- Location: LCCOMB_X52_Y30_N24
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder_combout\);

-- Location: FF_X52_Y30_N25
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(20));

-- Location: LCCOMB_X54_Y30_N12
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder_combout\);

-- Location: FF_X54_Y30_N13
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(21));

-- Location: FF_X54_Y30_N11
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(22));

-- Location: FF_X54_Y30_N5
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(23));

-- Location: LCCOMB_X44_Y28_N12
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder_combout\);

-- Location: FF_X44_Y28_N13
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(24));

-- Location: FF_X52_Y30_N31
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(25));

-- Location: LCCOMB_X54_Y30_N8
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder_combout\);

-- Location: FF_X54_Y30_N9
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(26));

-- Location: FF_X52_Y30_N5
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(27),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(27));

-- Location: LCCOMB_X54_Y28_N8
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder_combout\);

-- Location: FF_X54_Y28_N9
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(28));

-- Location: LCCOMB_X54_Y30_N14
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder_combout\);

-- Location: FF_X54_Y30_N15
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(29));

-- Location: FF_X52_Y30_N19
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(30));

-- Location: LCCOMB_X52_Y30_N8
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]~feeder_combout\);

-- Location: FF_X52_Y30_N9
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(31));

-- Location: M9K_X53_Y30_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_dc_victim_module:lab2_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~q\,
	portbre => \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y34_N22
\u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(3),
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\);

-- Location: LCCOMB_X45_Y34_N24
\u0|nios2_gen2_0|cpu|d_writedata[16]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(3),
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\);

-- Location: FF_X49_Y30_N7
\u0|nios2_gen2_0|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[24]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(24));

-- Location: LCCOMB_X40_Y34_N28
\u0|mm_interconnect_0|cmd_mux_001|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: FF_X40_Y34_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X40_Y34_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(24),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout\);

-- Location: LCCOMB_X38_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X38_Y35_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14));

-- Location: FF_X49_Y31_N13
\u0|nios2_gen2_0|cpu|A_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(14));

-- Location: LCCOMB_X46_Y30_N0
\u0|nios2_gen2_0|cpu|d_writedata[14]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(14),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(14),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[14]~16_combout\);

-- Location: FF_X46_Y30_N1
\u0|nios2_gen2_0|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[14]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(14));

-- Location: LCCOMB_X41_Y35_N22
\u0|mm_interconnect_0|cmd_mux_001|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: FF_X41_Y35_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X38_Y35_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~24_combout\);

-- Location: LCCOMB_X45_Y35_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X45_Y35_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(28));

-- Location: LCCOMB_X45_Y35_N16
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(28),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout\);

-- Location: FF_X45_Y35_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X46_Y31_N4
\u0|mm_interconnect_0|rsp_mux|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: FF_X46_Y31_N5
\u0|nios2_gen2_0|cpu|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(28));

-- Location: FF_X50_Y30_N3
\u0|nios2_gen2_0|cpu|A_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(28));

-- Location: LCCOMB_X50_Y30_N2
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(28),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(28),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~38_combout\);

-- Location: LCCOMB_X50_Y30_N14
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~39\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(28),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~38_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~39_combout\);

-- Location: FF_X42_Y28_N29
\u0|nios2_gen2_0|cpu|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(22));

-- Location: LCCOMB_X42_Y27_N10
\u0|nios2_gen2_0|cpu|M_inst_result[22]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(22),
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(22),
	datad => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[22]~16_combout\);

-- Location: FF_X42_Y27_N11
\u0|nios2_gen2_0|cpu|A_inst_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[22]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(22));

-- Location: FF_X44_Y22_N5
\u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[25]~22_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y24_N2
\u0|nios2_gen2_0|cpu|E_src2[25]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[25]~2_combout\);

-- Location: LCCOMB_X42_Y24_N24
\u0|nios2_gen2_0|cpu|Add8~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(25),
	combout => \u0|nios2_gen2_0|cpu|Add8~6_combout\);

-- Location: LCCOMB_X40_Y26_N0
\u0|nios2_gen2_0|cpu|Add8~82\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~7_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~81\,
	combout => \u0|nios2_gen2_0|cpu|Add8~82_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~83\);

-- Location: LCCOMB_X40_Y26_N2
\u0|nios2_gen2_0|cpu|Add8~84\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~83\,
	combout => \u0|nios2_gen2_0|cpu|Add8~84_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~85\);

-- Location: LCCOMB_X44_Y22_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[25]~51\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[25]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~50_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~51_combout\);

-- Location: LCCOMB_X44_Y22_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[25]~52\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~84_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~51_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~52_combout\);

-- Location: FF_X42_Y24_N3
\u0|nios2_gen2_0|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[25]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~52_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(25));

-- Location: LCCOMB_X43_Y25_N18
\u0|nios2_gen2_0|cpu|E_logic_result[25]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(25),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[25]~3_combout\);

-- Location: LCCOMB_X44_Y22_N2
\u0|nios2_gen2_0|cpu|E_alu_result[25]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[25]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~84_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(25));

-- Location: FF_X44_Y22_N3
\u0|nios2_gen2_0|cpu|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(25));

-- Location: LCCOMB_X36_Y25_N28
\u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0_combout\);

-- Location: FF_X36_Y25_N29
\u0|nios2_gen2_0|cpu|M_rot_sel_fill3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\);

-- Location: LCCOMB_X36_Y25_N14
\u0|nios2_gen2_0|cpu|E_rot_pass3~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_rot~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_pass3~0_combout\);

-- Location: FF_X36_Y25_N15
\u0|nios2_gen2_0|cpu|M_rot_pass3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_pass3~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\);

-- Location: LCCOMB_X36_Y26_N18
\u0|nios2_gen2_0|cpu|E_rot_mask[1]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_mask[1]~7_combout\);

-- Location: FF_X36_Y26_N19
\u0|nios2_gen2_0|cpu|M_rot_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_mask[1]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_mask\(1));

-- Location: LCCOMB_X36_Y25_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(1),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~30_combout\);

-- Location: LCCOMB_X38_Y26_N22
\u0|nios2_gen2_0|cpu|E_rot_prestep1[23]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[23]~16_combout\);

-- Location: LCCOMB_X39_Y27_N2
\u0|nios2_gen2_0|cpu|M_rot_prestep2[25]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[23]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[25]~23_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[25]~5_combout\);

-- Location: LCCOMB_X38_Y26_N26
\u0|nios2_gen2_0|cpu|E_rot_prestep1[19]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[19]~18_combout\);

-- Location: LCCOMB_X38_Y26_N0
\u0|nios2_gen2_0|cpu|E_rot_prestep1[21]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[21]~17_combout\);

-- Location: LCCOMB_X39_Y27_N16
\u0|nios2_gen2_0|cpu|M_rot_prestep2[21]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[19]~18_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[21]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[21]~22_combout\);

-- Location: FF_X39_Y27_N3
\u0|nios2_gen2_0|cpu|M_rot_prestep2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[25]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[21]~22_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(25));

-- Location: LCCOMB_X38_Y27_N14
\u0|nios2_gen2_0|cpu|E_rot_prestep1[17]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[17]~19_combout\);

-- Location: LCCOMB_X38_Y27_N2
\u0|nios2_gen2_0|cpu|E_rot_prestep1[15]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[15]~28_combout\);

-- Location: LCCOMB_X39_Y27_N8
\u0|nios2_gen2_0|cpu|M_rot_prestep2[17]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[17]~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[15]~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[17]~6_combout\);

-- Location: LCCOMB_X38_Y27_N12
\u0|nios2_gen2_0|cpu|E_rot_prestep1[13]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[13]~29_combout\);

-- Location: LCCOMB_X38_Y27_N30
\u0|nios2_gen2_0|cpu|E_rot_prestep1[11]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[11]~30_combout\);

-- Location: LCCOMB_X39_Y27_N14
\u0|nios2_gen2_0|cpu|M_rot_prestep2[13]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[13]~29_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[11]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[13]~23_combout\);

-- Location: FF_X39_Y27_N9
\u0|nios2_gen2_0|cpu|M_rot_prestep2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[17]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[13]~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(17));

-- Location: LCCOMB_X39_Y26_N28
\u0|nios2_gen2_0|cpu|A_shift_rot_result~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(25),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(17),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~28_combout\);

-- Location: LCCOMB_X39_Y28_N0
\u0|nios2_gen2_0|cpu|E_rot_prestep1[7]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[7]~24_combout\);

-- Location: LCCOMB_X39_Y28_N8
\u0|nios2_gen2_0|cpu|E_rot_prestep1[9]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[9]~31_combout\);

-- Location: LCCOMB_X39_Y27_N22
\u0|nios2_gen2_0|cpu|M_rot_prestep2[9]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[7]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[9]~31_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[9]~7_combout\);

-- Location: LCCOMB_X39_Y28_N26
\u0|nios2_gen2_0|cpu|E_rot_prestep1[5]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[5]~25_combout\);

-- Location: LCCOMB_X39_Y28_N12
\u0|nios2_gen2_0|cpu|E_rot_prestep1[3]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[3]~26_combout\);

-- Location: LCCOMB_X39_Y27_N12
\u0|nios2_gen2_0|cpu|M_rot_prestep2[5]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[5]~25_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[3]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[5]~20_combout\);

-- Location: FF_X39_Y27_N23
\u0|nios2_gen2_0|cpu|M_rot_prestep2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[9]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[5]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(9));

-- Location: LCCOMB_X39_Y28_N30
\u0|nios2_gen2_0|cpu|E_rot_prestep1[1]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[1]~27_combout\);

-- Location: LCCOMB_X42_Y24_N16
\u0|nios2_gen2_0|cpu|E_src2[30]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(20),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[30]~15_combout\);

-- Location: LCCOMB_X40_Y26_N18
\u0|nios2_gen2_0|cpu|Add8~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(30),
	combout => \u0|nios2_gen2_0|cpu|Add8~1_combout\);

-- Location: LCCOMB_X42_Y24_N10
\u0|nios2_gen2_0|cpu|E_src2[29]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[29]~28_combout\);

-- Location: LCCOMB_X42_Y23_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~27_combout\);

-- Location: LCCOMB_X39_Y27_N24
\u0|nios2_gen2_0|cpu|M_rot_prestep2[19]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[19]~18_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[17]~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[19]~14_combout\);

-- Location: LCCOMB_X39_Y27_N6
\u0|nios2_gen2_0|cpu|M_rot_prestep2[15]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[15]~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[13]~29_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[15]~31_combout\);

-- Location: FF_X39_Y27_N25
\u0|nios2_gen2_0|cpu|M_rot_prestep2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[19]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[15]~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(19));

-- Location: LCCOMB_X39_Y26_N0
\u0|nios2_gen2_0|cpu|A_shift_rot_result~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(27),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(19),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~20_combout\);

-- Location: LCCOMB_X39_Y27_N30
\u0|nios2_gen2_0|cpu|M_rot_prestep2[11]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[11]~30_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[9]~31_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[11]~15_combout\);

-- Location: LCCOMB_X39_Y27_N4
\u0|nios2_gen2_0|cpu|M_rot_prestep2[7]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[7]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[5]~25_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[7]~28_combout\);

-- Location: FF_X39_Y27_N31
\u0|nios2_gen2_0|cpu|M_rot_prestep2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[11]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[7]~28_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(11));

-- Location: LCCOMB_X39_Y27_N28
\u0|nios2_gen2_0|cpu|M_rot_prestep2[3]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[1]~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[3]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[3]~12_combout\);

-- Location: LCCOMB_X40_Y26_N26
\u0|nios2_gen2_0|cpu|E_rot_prestep1[29]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[29]~21_combout\);

-- Location: LCCOMB_X39_Y27_N10
\u0|nios2_gen2_0|cpu|M_rot_prestep2[31]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[31]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[29]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[31]~29_combout\);

-- Location: FF_X39_Y27_N29
\u0|nios2_gen2_0|cpu|M_rot_prestep2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[3]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[31]~29_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(3));

-- Location: LCCOMB_X39_Y26_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(11),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~21_combout\);

-- Location: LCCOMB_X35_Y26_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~22_combout\);

-- Location: LCCOMB_X42_Y26_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~23_combout\);

-- Location: FF_X42_Y26_N17
\u0|nios2_gen2_0|cpu|A_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(27));

-- Location: LCCOMB_X43_Y29_N16
\u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(27),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\);

-- Location: FF_X43_Y29_N17
\u0|nios2_gen2_0|cpu|A_slow_inst_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(27));

-- Location: DSPMULT_X48_Y25_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \clk~inputclkctrl_outclk\,
	aclr => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y25_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X47_Y28_N20
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	combout => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]~feeder_combout\);

-- Location: FF_X47_Y28_N21
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(11));

-- Location: LCCOMB_X42_Y24_N0
\u0|nios2_gen2_0|cpu|E_src2[22]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[22]~27_combout\);

-- Location: LCCOMB_X43_Y29_N2
\u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(30),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\);

-- Location: FF_X43_Y29_N3
\u0|nios2_gen2_0|cpu|A_slow_inst_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(30));

-- Location: LCCOMB_X36_Y26_N24
\u0|nios2_gen2_0|cpu|E_rot_mask[6]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_mask[6]~2_combout\);

-- Location: FF_X36_Y26_N25
\u0|nios2_gen2_0|cpu|M_rot_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_mask[6]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_mask\(6));

-- Location: LCCOMB_X35_Y26_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(6),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~10_combout\);

-- Location: LCCOMB_X40_Y26_N30
\u0|nios2_gen2_0|cpu|E_rot_prestep1[28]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[28]~6_combout\);

-- Location: LCCOMB_X38_Y27_N4
\u0|nios2_gen2_0|cpu|E_rot_prestep1[30]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[30]~5_combout\);

-- Location: LCCOMB_X37_Y27_N18
\u0|nios2_gen2_0|cpu|M_rot_prestep2[30]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[28]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[30]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[30]~25_combout\);

-- Location: LCCOMB_X38_Y26_N16
\u0|nios2_gen2_0|cpu|E_rot_prestep1[24]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[24]~0_combout\);

-- Location: FF_X42_Y23_N27
\u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[26]~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1_q\);

-- Location: LCCOMB_X40_Y26_N24
\u0|nios2_gen2_0|cpu|E_rot_prestep1[26]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[26]~7_combout\);

-- Location: LCCOMB_X37_Y27_N2
\u0|nios2_gen2_0|cpu|M_rot_prestep2[26]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[24]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[26]~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[26]~9_combout\);

-- Location: FF_X37_Y27_N19
\u0|nios2_gen2_0|cpu|M_rot_prestep2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[30]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[26]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(30));

-- Location: LCCOMB_X38_Y26_N10
\u0|nios2_gen2_0|cpu|E_rot_prestep1[22]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[22]~1_combout\);

-- Location: LCCOMB_X38_Y26_N20
\u0|nios2_gen2_0|cpu|E_rot_prestep1[20]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[20]~2_combout\);

-- Location: LCCOMB_X37_Y27_N8
\u0|nios2_gen2_0|cpu|M_rot_prestep2[22]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[22]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[20]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[22]~26_combout\);

-- Location: LCCOMB_X38_Y27_N22
\u0|nios2_gen2_0|cpu|E_rot_prestep1[16]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[16]~12_combout\);

-- Location: LCCOMB_X37_Y27_N16
\u0|nios2_gen2_0|cpu|M_rot_prestep2[18]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[18]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[16]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[18]~10_combout\);

-- Location: FF_X37_Y27_N9
\u0|nios2_gen2_0|cpu|M_rot_prestep2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[22]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[18]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(22));

-- Location: LCCOMB_X34_Y26_N14
\u0|nios2_gen2_0|cpu|A_shift_rot_result~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(30),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(22),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~8_combout\);

-- Location: LCCOMB_X38_Y27_N16
\u0|nios2_gen2_0|cpu|E_rot_prestep1[14]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[14]~13_combout\);

-- Location: LCCOMB_X38_Y27_N18
\u0|nios2_gen2_0|cpu|E_rot_prestep1[12]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[12]~14_combout\);

-- Location: LCCOMB_X37_Y27_N30
\u0|nios2_gen2_0|cpu|M_rot_prestep2[14]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[14]~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[12]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[14]~27_combout\);

-- Location: LCCOMB_X38_Y27_N28
\u0|nios2_gen2_0|cpu|E_rot_prestep1[10]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[10]~15_combout\);

-- Location: LCCOMB_X41_Y27_N6
\u0|nios2_gen2_0|cpu|E_rot_prestep1[8]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[8]~8_combout\);

-- Location: LCCOMB_X37_Y27_N6
\u0|nios2_gen2_0|cpu|M_rot_prestep2[10]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[10]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[8]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[10]~11_combout\);

-- Location: FF_X37_Y27_N31
\u0|nios2_gen2_0|cpu|M_rot_prestep2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[14]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[10]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(14));

-- Location: LCCOMB_X34_Y26_N24
\u0|nios2_gen2_0|cpu|A_shift_rot_result~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(6),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(14),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~9_combout\);

-- Location: LCCOMB_X34_Y26_N2
\u0|nios2_gen2_0|cpu|A_shift_rot_result~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~11_combout\);

-- Location: FF_X34_Y26_N3
\u0|nios2_gen2_0|cpu|A_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(30));

-- Location: FF_X47_Y25_N3
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(14));

-- Location: LCCOMB_X42_Y24_N8
\u0|nios2_gen2_0|cpu|E_src2[26]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[26]~3_combout\);

-- Location: LCCOMB_X42_Y23_N12
\u0|nios2_gen2_0|cpu|E_logic_result[26]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(26),
	datac => \u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[26]~4_combout\);

-- Location: LCCOMB_X42_Y23_N30
\u0|nios2_gen2_0|cpu|D_src2_reg[26]~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[26]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~45_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~46_combout\);

-- Location: LCCOMB_X42_Y23_N8
\u0|nios2_gen2_0|cpu|Add8~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(26),
	combout => \u0|nios2_gen2_0|cpu|Add8~5_combout\);

-- Location: LCCOMB_X40_Y26_N4
\u0|nios2_gen2_0|cpu|Add8~86\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~5_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~85\,
	combout => \u0|nios2_gen2_0|cpu|Add8~86_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~87\);

-- Location: LCCOMB_X42_Y23_N16
\u0|nios2_gen2_0|cpu|D_src2_reg[26]~47\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~46_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add8~86_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~47_combout\);

-- Location: FF_X42_Y24_N9
\u0|nios2_gen2_0|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[26]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~47_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(26));

-- Location: LCCOMB_X42_Y24_N28
\u0|nios2_gen2_0|cpu|E_src2[28]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[28]~30_combout\);

-- Location: LCCOMB_X38_Y26_N18
\u0|nios2_gen2_0|cpu|E_logic_result[28]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(28),
	datad => \u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[28]~30_combout\);

-- Location: DSPMULT_X48_Y26_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \clk~inputclkctrl_outclk\,
	aclr => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y26_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X47_Y27_N0
\u0|nios2_gen2_0|cpu|A_mul_s1[0]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[0]~16_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[0]~17\);

-- Location: LCCOMB_X47_Y27_N2
\u0|nios2_gen2_0|cpu|A_mul_s1[1]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[0]~17\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[1]~18_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[1]~19\);

-- Location: LCCOMB_X47_Y27_N4
\u0|nios2_gen2_0|cpu|A_mul_s1[2]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[1]~19\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[2]~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[2]~21\);

-- Location: LCCOMB_X47_Y27_N6
\u0|nios2_gen2_0|cpu|A_mul_s1[3]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[2]~21\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[3]~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[3]~23\);

-- Location: LCCOMB_X47_Y27_N8
\u0|nios2_gen2_0|cpu|A_mul_s1[4]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[3]~23\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[4]~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[4]~25\);

-- Location: LCCOMB_X47_Y27_N10
\u0|nios2_gen2_0|cpu|A_mul_s1[5]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[4]~25\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[5]~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[5]~27\);

-- Location: LCCOMB_X47_Y27_N12
\u0|nios2_gen2_0|cpu|A_mul_s1[6]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[5]~27\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[6]~28_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[6]~29\);

-- Location: LCCOMB_X47_Y27_N14
\u0|nios2_gen2_0|cpu|A_mul_s1[7]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[6]~29\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[7]~30_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[7]~31\);

-- Location: LCCOMB_X47_Y27_N16
\u0|nios2_gen2_0|cpu|A_mul_s1[8]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[7]~31\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[8]~32_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[8]~33\);

-- Location: LCCOMB_X47_Y27_N18
\u0|nios2_gen2_0|cpu|A_mul_s1[9]~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[8]~33\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[9]~34_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[9]~35\);

-- Location: LCCOMB_X47_Y27_N20
\u0|nios2_gen2_0|cpu|A_mul_s1[10]~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[9]~35\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[10]~36_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[10]~37\);

-- Location: LCCOMB_X47_Y27_N22
\u0|nios2_gen2_0|cpu|A_mul_s1[11]~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[10]~37\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[11]~38_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[11]~39\);

-- Location: LCCOMB_X47_Y27_N24
\u0|nios2_gen2_0|cpu|A_mul_s1[12]~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[11]~39\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[12]~40_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[12]~41\);

-- Location: LCCOMB_X47_Y27_N26
\u0|nios2_gen2_0|cpu|A_mul_s1[13]~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[12]~41\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[13]~42_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[13]~43\);

-- Location: LCCOMB_X47_Y27_N28
\u0|nios2_gen2_0|cpu|A_mul_s1[14]~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[13]~43\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[14]~44_combout\,
	cout => \u0|nios2_gen2_0|cpu|A_mul_s1[14]~45\);

-- Location: LCCOMB_X47_Y27_N30
\u0|nios2_gen2_0|cpu|A_mul_s1[15]~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31),
	cin => \u0|nios2_gen2_0|cpu|A_mul_s1[14]~45\,
	combout => \u0|nios2_gen2_0|cpu|A_mul_s1[15]~46_combout\);

-- Location: FF_X47_Y27_N31
\u0|nios2_gen2_0|cpu|A_mul_s1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[15]~46_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(15));

-- Location: FF_X47_Y29_N9
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(15));

-- Location: LCCOMB_X47_Y25_N0
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	combout => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]~feeder_combout\);

-- Location: FF_X47_Y25_N1
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(13));

-- Location: FF_X47_Y27_N27
\u0|nios2_gen2_0|cpu|A_mul_s1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[13]~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(13));

-- Location: LCCOMB_X47_Y25_N30
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	combout => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]~feeder_combout\);

-- Location: FF_X47_Y25_N31
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(12));

-- Location: FF_X47_Y27_N25
\u0|nios2_gen2_0|cpu|A_mul_s1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[12]~40_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(12));

-- Location: FF_X46_Y27_N9
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(10));

-- Location: FF_X46_Y27_N27
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(9));

-- Location: FF_X47_Y27_N19
\u0|nios2_gen2_0|cpu|A_mul_s1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[9]~34_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(9));

-- Location: FF_X47_Y27_N17
\u0|nios2_gen2_0|cpu|A_mul_s1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[8]~32_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(8));

-- Location: FF_X49_Y27_N19
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(7));

-- Location: FF_X47_Y27_N15
\u0|nios2_gen2_0|cpu|A_mul_s1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[7]~30_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(7));

-- Location: FF_X46_Y27_N5
\u0|nios2_gen2_0|cpu|A_mul_s1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mul_s1[6]~28_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(6));

-- Location: LCCOMB_X47_Y25_N12
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	combout => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[5]~feeder_combout\);

-- Location: FF_X47_Y25_N13
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(5));

-- Location: FF_X47_Y27_N11
\u0|nios2_gen2_0|cpu|A_mul_s1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[5]~26_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(5));

-- Location: FF_X47_Y25_N19
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(4));

-- Location: FF_X47_Y27_N9
\u0|nios2_gen2_0|cpu|A_mul_s1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[4]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(4));

-- Location: FF_X47_Y27_N7
\u0|nios2_gen2_0|cpu|A_mul_s1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[3]~22_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(3));

-- Location: LCCOMB_X47_Y25_N4
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	combout => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]~feeder_combout\);

-- Location: FF_X47_Y25_N5
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(3));

-- Location: FF_X47_Y27_N5
\u0|nios2_gen2_0|cpu|A_mul_s1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[2]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(2));

-- Location: FF_X47_Y27_N13
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(2));

-- Location: LCCOMB_X47_Y25_N24
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	combout => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[1]~feeder_combout\);

-- Location: FF_X47_Y25_N25
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(1));

-- Location: FF_X47_Y27_N1
\u0|nios2_gen2_0|cpu|A_mul_s1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[0]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(0));

-- Location: LCCOMB_X46_Y27_N0
\u0|nios2_gen2_0|cpu|Add12~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(0),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|Add12~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~1\);

-- Location: LCCOMB_X46_Y27_N2
\u0|nios2_gen2_0|cpu|Add12~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_s1\(1),
	datab => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~1\,
	combout => \u0|nios2_gen2_0|cpu|Add12~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~3\);

-- Location: LCCOMB_X46_Y27_N4
\u0|nios2_gen2_0|cpu|Add12~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_s1\(2),
	datab => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~3\,
	combout => \u0|nios2_gen2_0|cpu|Add12~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~5\);

-- Location: LCCOMB_X46_Y27_N6
\u0|nios2_gen2_0|cpu|Add12~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_s1\(3),
	datab => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~5\,
	combout => \u0|nios2_gen2_0|cpu|Add12~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~7\);

-- Location: LCCOMB_X46_Y27_N8
\u0|nios2_gen2_0|cpu|Add12~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(4),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~7\,
	combout => \u0|nios2_gen2_0|cpu|Add12~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~9\);

-- Location: LCCOMB_X46_Y27_N10
\u0|nios2_gen2_0|cpu|Add12~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(5),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~9\,
	combout => \u0|nios2_gen2_0|cpu|Add12~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~11\);

-- Location: LCCOMB_X46_Y27_N12
\u0|nios2_gen2_0|cpu|Add12~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(6),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~11\,
	combout => \u0|nios2_gen2_0|cpu|Add12~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~13\);

-- Location: LCCOMB_X46_Y27_N14
\u0|nios2_gen2_0|cpu|Add12~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(7),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~13\,
	combout => \u0|nios2_gen2_0|cpu|Add12~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~15\);

-- Location: LCCOMB_X46_Y27_N16
\u0|nios2_gen2_0|cpu|Add12~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(8),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~15\,
	combout => \u0|nios2_gen2_0|cpu|Add12~16_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~17\);

-- Location: LCCOMB_X46_Y27_N18
\u0|nios2_gen2_0|cpu|Add12~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(9),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~17\,
	combout => \u0|nios2_gen2_0|cpu|Add12~18_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~19\);

-- Location: LCCOMB_X46_Y27_N20
\u0|nios2_gen2_0|cpu|Add12~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_s1\(10),
	datab => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~19\,
	combout => \u0|nios2_gen2_0|cpu|Add12~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~21\);

-- Location: LCCOMB_X46_Y27_N22
\u0|nios2_gen2_0|cpu|Add12~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(11),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~21\,
	combout => \u0|nios2_gen2_0|cpu|Add12~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~23\);

-- Location: LCCOMB_X46_Y27_N24
\u0|nios2_gen2_0|cpu|Add12~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(12),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(12),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~23\,
	combout => \u0|nios2_gen2_0|cpu|Add12~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~25\);

-- Location: LCCOMB_X46_Y27_N26
\u0|nios2_gen2_0|cpu|Add12~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(13),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~25\,
	combout => \u0|nios2_gen2_0|cpu|Add12~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~27\);

-- Location: LCCOMB_X46_Y27_N28
\u0|nios2_gen2_0|cpu|Add12~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(14),
	datab => \u0|nios2_gen2_0|cpu|A_mul_s1\(14),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add12~27\,
	combout => \u0|nios2_gen2_0|cpu|Add12~28_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add12~29\);

-- Location: LCCOMB_X46_Y27_N30
\u0|nios2_gen2_0|cpu|Add12~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mul_s1\(15),
	datab => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(15),
	cin => \u0|nios2_gen2_0|cpu|Add12~29\,
	combout => \u0|nios2_gen2_0|cpu|Add12~30_combout\);

-- Location: LCCOMB_X39_Y27_N0
\u0|nios2_gen2_0|cpu|M_rot_prestep2[23]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[23]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[21]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[23]~30_combout\);

-- Location: FF_X39_Y27_N1
\u0|nios2_gen2_0|cpu|M_rot_prestep2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[23]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[19]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(23));

-- Location: FF_X39_Y27_N11
\u0|nios2_gen2_0|cpu|M_rot_prestep2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[31]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[27]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(31));

-- Location: LCCOMB_X34_Y27_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(23),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(31),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~4_combout\);

-- Location: FF_X39_Y27_N7
\u0|nios2_gen2_0|cpu|M_rot_prestep2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[15]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[11]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(15));

-- Location: FF_X39_Y27_N5
\u0|nios2_gen2_0|cpu|M_rot_prestep2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[7]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[3]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(7));

-- Location: LCCOMB_X34_Y26_N28
\u0|nios2_gen2_0|cpu|A_shift_rot_result~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(15),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(7),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~5_combout\);

-- Location: LCCOMB_X36_Y26_N14
\u0|nios2_gen2_0|cpu|E_rot_mask[7]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_mask[7]~1_combout\);

-- Location: FF_X36_Y26_N15
\u0|nios2_gen2_0|cpu|M_rot_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_mask[7]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_mask\(7));

-- Location: LCCOMB_X35_Y26_N26
\u0|nios2_gen2_0|cpu|A_shift_rot_result~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_mask\(7),
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~6_combout\);

-- Location: LCCOMB_X34_Y26_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~7_combout\);

-- Location: FF_X34_Y26_N17
\u0|nios2_gen2_0|cpu|A_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(31));

-- Location: LCCOMB_X43_Y29_N24
\u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(31),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\);

-- Location: FF_X43_Y29_N25
\u0|nios2_gen2_0|cpu|A_slow_inst_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(31));

-- Location: LCCOMB_X42_Y29_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(31),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(31),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~10_combout\);

-- Location: LCCOMB_X44_Y27_N6
\u0|nios2_gen2_0|cpu|M_inst_result[31]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(31),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[31]~8_combout\);

-- Location: FF_X44_Y27_N7
\u0|nios2_gen2_0|cpu|A_inst_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[31]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(31));

-- Location: LCCOMB_X44_Y27_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add12~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(31),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~11_combout\);

-- Location: LCCOMB_X44_Y27_N26
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~12_combout\);

-- Location: M9K_X33_Y23_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_register_bank_b_module:lab2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y25_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[28]~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(28),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~34_combout\);

-- Location: LCCOMB_X38_Y25_N16
\u0|nios2_gen2_0|cpu|D_src2_reg[28]~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~33_combout\);

-- Location: FF_X38_Y25_N15
\u0|nios2_gen2_0|cpu|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(28));

-- Location: LCCOMB_X38_Y25_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[28]~35\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~34_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(28),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~35_combout\);

-- Location: LCCOMB_X38_Y25_N30
\u0|nios2_gen2_0|cpu|D_src2_reg[28]~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[28]~30_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~35_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~36_combout\);

-- Location: LCCOMB_X42_Y24_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[28]~37\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~90_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~36_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~37_combout\);

-- Location: FF_X42_Y24_N29
\u0|nios2_gen2_0|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[28]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~37_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(28));

-- Location: FF_X47_Y27_N29
\u0|nios2_gen2_0|cpu|A_mul_s1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[14]~44_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(14));

-- Location: FF_X44_Y25_N23
\u0|nios2_gen2_0|cpu|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(30));

-- Location: LCCOMB_X42_Y29_N18
\u0|nios2_gen2_0|cpu|M_inst_result[30]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(30),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[30]~9_combout\);

-- Location: FF_X42_Y29_N19
\u0|nios2_gen2_0|cpu|A_inst_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[30]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(30));

-- Location: LCCOMB_X42_Y29_N20
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add12~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(30),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~13_combout\);

-- Location: LCCOMB_X42_Y29_N6
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(30),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(30),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~14_combout\);

-- Location: LCCOMB_X37_Y25_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~15_combout\);

-- Location: FF_X42_Y28_N1
\u0|nios2_gen2_0|cpu|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~39_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(22));

-- Location: LCCOMB_X42_Y28_N0
\u0|nios2_gen2_0|cpu|D_src2_reg[22]~61\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~39_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(22),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~61_combout\);

-- Location: LCCOMB_X42_Y28_N10
\u0|nios2_gen2_0|cpu|D_src2_reg[22]~62\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(22),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~61_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~62_combout\);

-- Location: LCCOMB_X42_Y28_N18
\u0|nios2_gen2_0|cpu|E_logic_result[22]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(22),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[22]~27_combout\);

-- Location: LCCOMB_X42_Y28_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[22]~63\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~62_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[22]~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~63_combout\);

-- Location: LCCOMB_X42_Y28_N14
\u0|nios2_gen2_0|cpu|D_src2_reg[22]~64\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~63_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add8~78_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~64_combout\);

-- Location: FF_X42_Y24_N1
\u0|nios2_gen2_0|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[22]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~64_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(22));

-- Location: FF_X47_Y27_N23
\u0|nios2_gen2_0|cpu|A_mul_s1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[11]~38_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(11));

-- Location: LCCOMB_X45_Y26_N28
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(27),
	datab => \u0|nios2_gen2_0|cpu|Add12~22_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~22_combout\);

-- Location: FF_X41_Y22_N13
\u0|nios2_gen2_0|cpu|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(27),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(27));

-- Location: LCCOMB_X45_Y26_N2
\u0|nios2_gen2_0|cpu|M_inst_result[27]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(27),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[27]~12_combout\);

-- Location: FF_X45_Y26_N3
\u0|nios2_gen2_0|cpu|A_inst_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[27]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(27));

-- Location: LCCOMB_X45_Y26_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(27),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~22_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(27),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~23_combout\);

-- Location: LCCOMB_X41_Y22_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~24_combout\);

-- Location: LCCOMB_X39_Y25_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[29]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(29),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~29_combout\);

-- Location: LCCOMB_X39_Y25_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[29]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~18_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(29),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~29_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~30_combout\);

-- Location: LCCOMB_X39_Y25_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[29]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[29]~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~31_combout\);

-- Location: LCCOMB_X40_Y26_N28
\u0|nios2_gen2_0|cpu|Add8~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(29),
	combout => \u0|nios2_gen2_0|cpu|Add8~2_combout\);

-- Location: LCCOMB_X38_Y26_N24
\u0|nios2_gen2_0|cpu|Add8~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(28),
	combout => \u0|nios2_gen2_0|cpu|Add8~3_combout\);

-- Location: LCCOMB_X40_Y26_N6
\u0|nios2_gen2_0|cpu|Add8~88\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~87\,
	combout => \u0|nios2_gen2_0|cpu|Add8~88_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~89\);

-- Location: LCCOMB_X40_Y26_N8
\u0|nios2_gen2_0|cpu|Add8~90\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~3_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~89\,
	combout => \u0|nios2_gen2_0|cpu|Add8~90_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~91\);

-- Location: LCCOMB_X40_Y26_N10
\u0|nios2_gen2_0|cpu|Add8~92\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~2_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~91\,
	combout => \u0|nios2_gen2_0|cpu|Add8~92_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~93\);

-- Location: LCCOMB_X39_Y25_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[29]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~31_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add8~92_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~32_combout\);

-- Location: FF_X42_Y24_N11
\u0|nios2_gen2_0|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[29]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~32_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(29));

-- Location: LCCOMB_X39_Y25_N10
\u0|nios2_gen2_0|cpu|E_logic_result[29]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(29),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[29]~28_combout\);

-- Location: LCCOMB_X39_Y25_N28
\u0|nios2_gen2_0|cpu|E_alu_result[29]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[29]~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~92_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(29));

-- Location: LCCOMB_X39_Y25_N20
\u0|nios2_gen2_0|cpu|M_alu_result[29]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(29),
	combout => \u0|nios2_gen2_0|cpu|M_alu_result[29]~feeder_combout\);

-- Location: FF_X39_Y25_N21
\u0|nios2_gen2_0|cpu|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_alu_result[29]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(29));

-- Location: LCCOMB_X40_Y23_N6
\u0|nios2_gen2_0|cpu|M_inst_result[29]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(29),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[29]~10_combout\);

-- Location: FF_X40_Y23_N7
\u0|nios2_gen2_0|cpu|A_inst_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[29]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(29));

-- Location: LCCOMB_X43_Y29_N20
\u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(29),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\);

-- Location: FF_X43_Y29_N21
\u0|nios2_gen2_0|cpu|A_slow_inst_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(29));

-- Location: FF_X39_Y27_N15
\u0|nios2_gen2_0|cpu|M_rot_prestep2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[13]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[9]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(13));

-- Location: FF_X39_Y27_N13
\u0|nios2_gen2_0|cpu|M_rot_prestep2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[5]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[1]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(5));

-- Location: LCCOMB_X32_Y27_N30
\u0|nios2_gen2_0|cpu|A_shift_rot_result~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(13),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(5),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~13_combout\);

-- Location: LCCOMB_X40_Y26_N20
\u0|nios2_gen2_0|cpu|E_rot_prestep1[27]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[27]~22_combout\);

-- Location: LCCOMB_X39_Y27_N26
\u0|nios2_gen2_0|cpu|M_rot_prestep2[29]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[27]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[29]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[29]~21_combout\);

-- Location: FF_X39_Y27_N27
\u0|nios2_gen2_0|cpu|M_rot_prestep2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[29]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[25]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(29));

-- Location: FF_X39_Y27_N17
\u0|nios2_gen2_0|cpu|M_rot_prestep2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[21]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[17]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(21));

-- Location: LCCOMB_X32_Y27_N4
\u0|nios2_gen2_0|cpu|A_shift_rot_result~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(29),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(21),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~12_combout\);

-- Location: LCCOMB_X36_Y26_N26
\u0|nios2_gen2_0|cpu|E_rot_mask[5]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_mask[5]~3_combout\);

-- Location: FF_X36_Y26_N27
\u0|nios2_gen2_0|cpu|M_rot_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_mask[5]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_mask\(5));

-- Location: LCCOMB_X35_Y26_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(5),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~14_combout\);

-- Location: LCCOMB_X32_Y27_N24
\u0|nios2_gen2_0|cpu|A_shift_rot_result~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~15_combout\);

-- Location: FF_X32_Y27_N25
\u0|nios2_gen2_0|cpu|A_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(29));

-- Location: LCCOMB_X39_Y25_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(29),
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(29),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~16_combout\);

-- Location: LCCOMB_X39_Y25_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(29),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add12~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~17_combout\);

-- Location: LCCOMB_X39_Y25_N26
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~18_combout\);

-- Location: FF_X39_Y25_N5
\u0|nios2_gen2_0|cpu|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(29));

-- Location: M9K_X33_Y24_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_register_bank_a_module:lab2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X39_Y25_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[29]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(29),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[29]~8_combout\);

-- Location: LCCOMB_X39_Y25_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[29]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[29]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(29),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[29]~9_combout\);

-- Location: LCCOMB_X39_Y25_N16
\u0|nios2_gen2_0|cpu|D_src1_reg[29]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[29]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(29),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[29]~10_combout\);

-- Location: FF_X39_Y25_N17
\u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[29]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1_q\);

-- Location: LCCOMB_X40_Y26_N12
\u0|nios2_gen2_0|cpu|Add8~94\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~1_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~93\,
	combout => \u0|nios2_gen2_0|cpu|Add8~94_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~95\);

-- Location: LCCOMB_X44_Y25_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[30]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[30]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~27_combout\);

-- Location: LCCOMB_X44_Y25_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[30]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~94_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~28_combout\);

-- Location: FF_X42_Y24_N17
\u0|nios2_gen2_0|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[30]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~28_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(30));

-- Location: LCCOMB_X44_Y25_N10
\u0|nios2_gen2_0|cpu|E_logic_result[30]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(30),
	datab => \u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[30]~15_combout\);

-- Location: LCCOMB_X44_Y25_N22
\u0|nios2_gen2_0|cpu|E_alu_result[30]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[30]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~94_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(30));

-- Location: FF_X37_Y25_N19
\u0|nios2_gen2_0|cpu|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(30));

-- Location: LCCOMB_X37_Y25_N6
\u0|nios2_gen2_0|cpu|D_src1_reg[30]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(30),
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(30),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[30]~5_combout\);

-- Location: LCCOMB_X37_Y25_N24
\u0|nios2_gen2_0|cpu|D_src1_reg[30]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[30]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[30]~6_combout\);

-- Location: LCCOMB_X44_Y25_N16
\u0|nios2_gen2_0|cpu|D_src1_reg[30]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(30),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[30]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[30]~7_combout\);

-- Location: FF_X44_Y25_N17
\u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[30]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y27_N8
\u0|nios2_gen2_0|cpu|E_rot_prestep1[31]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[31]~20_combout\);

-- Location: LCCOMB_X39_Y27_N20
\u0|nios2_gen2_0|cpu|M_rot_prestep2[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[1]~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[31]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[1]~4_combout\);

-- Location: FF_X39_Y27_N21
\u0|nios2_gen2_0|cpu|M_rot_prestep2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[1]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[29]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(1));

-- Location: LCCOMB_X39_Y26_N14
\u0|nios2_gen2_0|cpu|A_shift_rot_result~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(9),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(1),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~29_combout\);

-- Location: LCCOMB_X42_Y26_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~29_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~31_combout\);

-- Location: FF_X42_Y26_N11
\u0|nios2_gen2_0|cpu|A_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(25));

-- Location: LCCOMB_X43_Y29_N28
\u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|d_readdata_d1\(25),
	datad => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\);

-- Location: FF_X43_Y29_N29
\u0|nios2_gen2_0|cpu|A_slow_inst_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(25));

-- Location: LCCOMB_X45_Y25_N2
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(25),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add12~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~28_combout\);

-- Location: LCCOMB_X45_Y25_N20
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(25),
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(25),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~29_combout\);

-- Location: LCCOMB_X44_Y22_N28
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~29_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~30_combout\);

-- Location: FF_X42_Y23_N1
\u0|nios2_gen2_0|cpu|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(26));

-- Location: LCCOMB_X42_Y23_N6
\u0|nios2_gen2_0|cpu|E_alu_result[26]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~86_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[26]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(26));

-- Location: FF_X42_Y23_N7
\u0|nios2_gen2_0|cpu|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(26));

-- Location: LCCOMB_X42_Y23_N2
\u0|nios2_gen2_0|cpu|D_src1_reg[26]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(26),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[26]~17_combout\);

-- Location: LCCOMB_X42_Y23_N28
\u0|nios2_gen2_0|cpu|D_src1_reg[26]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(26),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[26]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[26]~18_combout\);

-- Location: LCCOMB_X42_Y23_N26
\u0|nios2_gen2_0|cpu|D_src1_reg[26]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[26]~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(26),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[26]~19_combout\);

-- Location: LCCOMB_X47_Y25_N14
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	combout => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[8]~feeder_combout\);

-- Location: FF_X47_Y25_N15
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[8]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(8));

-- Location: LCCOMB_X40_Y34_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: LCCOMB_X44_Y31_N26
\u0|mm_interconnect_0|cmd_mux_002|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: M9K_X33_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X40_Y34_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\);

-- Location: FF_X40_Y34_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(24));

-- Location: FF_X52_Y34_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X52_Y34_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: FF_X52_Y34_N1
\u0|nios2_gen2_0|cpu|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(24));

-- Location: LCCOMB_X43_Y29_N30
\u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|d_readdata_d1\(24),
	datad => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\);

-- Location: FF_X43_Y29_N31
\u0|nios2_gen2_0|cpu|A_slow_inst_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(24));

-- Location: LCCOMB_X37_Y27_N20
\u0|nios2_gen2_0|cpu|M_rot_prestep2[8]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[6]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[8]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[8]~3_combout\);

-- Location: LCCOMB_X39_Y28_N22
\u0|nios2_gen2_0|cpu|E_rot_prestep1[2]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[2]~11_combout\);

-- Location: LCCOMB_X37_Y27_N4
\u0|nios2_gen2_0|cpu|M_rot_prestep2[4]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[4]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[2]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[4]~16_combout\);

-- Location: FF_X37_Y27_N21
\u0|nios2_gen2_0|cpu|M_rot_prestep2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[8]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[4]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(8));

-- Location: LCCOMB_X38_Y27_N26
\u0|nios2_gen2_0|cpu|E_rot_prestep1[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[0]~4_combout\);

-- Location: LCCOMB_X37_Y27_N10
\u0|nios2_gen2_0|cpu|M_rot_prestep2[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[0]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[30]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[0]~0_combout\);

-- Location: LCCOMB_X37_Y27_N26
\u0|nios2_gen2_0|cpu|M_rot_prestep2[28]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[26]~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[28]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[28]~17_combout\);

-- Location: FF_X37_Y27_N11
\u0|nios2_gen2_0|cpu|M_rot_prestep2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[0]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[28]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(0));

-- Location: LCCOMB_X37_Y26_N22
\u0|nios2_gen2_0|cpu|A_shift_rot_result~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(8),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(0),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~33_combout\);

-- Location: LCCOMB_X36_Y26_N0
\u0|nios2_gen2_0|cpu|E_rot_mask[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_mask[0]~0_combout\);

-- Location: FF_X36_Y26_N1
\u0|nios2_gen2_0|cpu|M_rot_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_mask[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_mask\(0));

-- Location: LCCOMB_X37_Y26_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_mask\(0),
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~34_combout\);

-- Location: LCCOMB_X37_Y27_N22
\u0|nios2_gen2_0|cpu|M_rot_prestep2[16]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[14]~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[16]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[16]~2_combout\);

-- Location: LCCOMB_X37_Y27_N14
\u0|nios2_gen2_0|cpu|M_rot_prestep2[12]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[10]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[12]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[12]~19_combout\);

-- Location: FF_X37_Y27_N23
\u0|nios2_gen2_0|cpu|M_rot_prestep2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[16]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[12]~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(16));

-- Location: LCCOMB_X37_Y27_N0
\u0|nios2_gen2_0|cpu|M_rot_prestep2[24]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_rot_prestep1[24]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[22]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[24]~1_combout\);

-- Location: FF_X37_Y27_N1
\u0|nios2_gen2_0|cpu|M_rot_prestep2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[24]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[20]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(24));

-- Location: LCCOMB_X37_Y26_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(16),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(24),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~32_combout\);

-- Location: LCCOMB_X37_Y26_N26
\u0|nios2_gen2_0|cpu|A_shift_rot_result~35\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~34_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~35_combout\);

-- Location: FF_X37_Y26_N27
\u0|nios2_gen2_0|cpu|A_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~35_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(24));

-- Location: LCCOMB_X38_Y28_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(24),
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(24),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~31_combout\);

-- Location: LCCOMB_X38_Y28_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(24),
	datab => \u0|nios2_gen2_0|cpu|Add12~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~31_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~32_combout\);

-- Location: LCCOMB_X38_Y28_N18
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~32_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~33_combout\);

-- Location: LCCOMB_X44_Y22_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[25]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[25]~20_combout\);

-- Location: FF_X44_Y22_N29
\u0|nios2_gen2_0|cpu|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~30_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(25));

-- Location: LCCOMB_X44_Y22_N8
\u0|nios2_gen2_0|cpu|D_src1_reg[25]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(25),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[25]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(25),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[25]~21_combout\);

-- Location: LCCOMB_X44_Y22_N4
\u0|nios2_gen2_0|cpu|D_src1_reg[25]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[25]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(25),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[25]~22_combout\);

-- Location: FF_X47_Y25_N23
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(6));

-- Location: LCCOMB_X34_Y26_N26
\u0|nios2_gen2_0|cpu|A_shift_rot_result~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(22),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(14),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~40_combout\);

-- Location: LCCOMB_X34_Y26_N4
\u0|nios2_gen2_0|cpu|A_shift_rot_result~41\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(30),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(6),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~41_combout\);

-- Location: LCCOMB_X36_Y25_N10
\u0|nios2_gen2_0|cpu|E_rot_pass2~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_pass2~0_combout\);

-- Location: LCCOMB_X36_Y25_N20
\u0|nios2_gen2_0|cpu|E_rot_pass2~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_pass2~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_pass2~1_combout\);

-- Location: FF_X36_Y25_N21
\u0|nios2_gen2_0|cpu|M_rot_pass2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_pass2~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\);

-- Location: LCCOMB_X36_Y25_N2
\u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0_combout\);

-- Location: FF_X36_Y25_N3
\u0|nios2_gen2_0|cpu|M_rot_sel_fill2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\);

-- Location: LCCOMB_X35_Y26_N18
\u0|nios2_gen2_0|cpu|A_shift_rot_result~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(6),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~42_combout\);

-- Location: LCCOMB_X34_Y26_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~43\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~40_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~41_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~42_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~43_combout\);

-- Location: FF_X34_Y26_N21
\u0|nios2_gen2_0|cpu|A_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~43_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(22));

-- Location: LCCOMB_X43_Y29_N26
\u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(22),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\);

-- Location: FF_X43_Y29_N27
\u0|nios2_gen2_0|cpu|A_slow_inst_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(22));

-- Location: LCCOMB_X42_Y27_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~37\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(22),
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(22),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~37_combout\);

-- Location: LCCOMB_X42_Y27_N28
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(22),
	datab => \u0|nios2_gen2_0|cpu|Add12~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~37_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~38_combout\);

-- Location: LCCOMB_X42_Y28_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~39\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~39_combout\);

-- Location: LCCOMB_X44_Y22_N14
\u0|nios2_gen2_0|cpu|D_src2_reg[25]~49\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(25),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(25),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~49_combout\);

-- Location: LCCOMB_X44_Y22_N0
\u0|nios2_gen2_0|cpu|D_src2_reg[25]~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~29_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~48_combout\);

-- Location: LCCOMB_X44_Y22_N24
\u0|nios2_gen2_0|cpu|D_src2_reg[25]~50\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~49_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~48_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~50_combout\);

-- Location: LCCOMB_X44_Y22_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[25]~132\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~50_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(25),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~132_combout\);

-- Location: FF_X44_Y22_N21
\u0|nios2_gen2_0|cpu|E_src2_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[25]~132_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(25));

-- Location: LCCOMB_X44_Y22_N16
\u0|nios2_gen2_0|cpu|E_st_data[25]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(25),
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(9),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[25]~14_combout\);

-- Location: FF_X44_Y22_N17
\u0|nios2_gen2_0|cpu|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[25]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(25));

-- Location: FF_X50_Y30_N31
\u0|nios2_gen2_0|cpu|A_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(25));

-- Location: LCCOMB_X46_Y30_N10
\u0|nios2_gen2_0|cpu|d_writedata[25]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(25),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(25),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[25]~19_combout\);

-- Location: FF_X46_Y30_N11
\u0|nios2_gen2_0|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[25]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(25));

-- Location: LCCOMB_X46_Y30_N20
\u0|mm_interconnect_0|cmd_mux_002|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: M9K_X53_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y35_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X39_Y35_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(25));

-- Location: LCCOMB_X47_Y31_N12
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(25),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder_combout\);

-- Location: FF_X47_Y31_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X50_Y30_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: FF_X50_Y30_N9
\u0|nios2_gen2_0|cpu|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(25));

-- Location: LCCOMB_X50_Y30_N30
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(25),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(25),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~44_combout\);

-- Location: LCCOMB_X50_Y30_N0
\u0|nios2_gen2_0|cpu|M_dc_st_data[25]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(25),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[25]~22_combout\);

-- Location: FF_X50_Y30_N1
\u0|nios2_gen2_0|cpu|A_dc_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[25]~22_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(25));

-- Location: LCCOMB_X50_Y30_N10
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~45\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~44_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(25),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~45_combout\);

-- Location: FF_X37_Y25_N3
\u0|nios2_gen2_0|cpu|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_alu_result\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(21));

-- Location: LCCOMB_X37_Y25_N12
\u0|nios2_gen2_0|cpu|M_inst_result[21]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(21),
	datac => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(21),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[21]~17_combout\);

-- Location: FF_X37_Y25_N13
\u0|nios2_gen2_0|cpu|A_inst_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[21]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(21));

-- Location: LCCOMB_X43_Y29_N4
\u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(21),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\);

-- Location: FF_X43_Y29_N5
\u0|nios2_gen2_0|cpu|A_slow_inst_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(21));

-- Location: LCCOMB_X42_Y29_N26
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(21),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add12~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~40_combout\);

-- Location: LCCOMB_X32_Y27_N18
\u0|nios2_gen2_0|cpu|A_shift_rot_result~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(13),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(21),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~44_combout\);

-- Location: LCCOMB_X32_Y27_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~45\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(29),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(5),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~45_combout\);

-- Location: LCCOMB_X35_Y26_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(5),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~46_combout\);

-- Location: LCCOMB_X35_Y26_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~47\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~44_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~45_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~46_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~47_combout\);

-- Location: FF_X35_Y26_N9
\u0|nios2_gen2_0|cpu|A_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~47_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(21));

-- Location: LCCOMB_X37_Y25_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~41\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(21),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~40_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(21),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~41_combout\);

-- Location: LCCOMB_X37_Y25_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~41_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~42_combout\);

-- Location: FF_X43_Y28_N19
\u0|nios2_gen2_0|cpu|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(20));

-- Location: LCCOMB_X43_Y28_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[20]~69\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(20),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~45_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~69_combout\);

-- Location: LCCOMB_X43_Y28_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[20]~70\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(20),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~69_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~70_combout\);

-- Location: LCCOMB_X43_Y28_N6
\u0|nios2_gen2_0|cpu|E_logic_result[20]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(20),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\);

-- Location: LCCOMB_X43_Y28_N24
\u0|nios2_gen2_0|cpu|D_src2_reg[20]~71\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~70_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~71_combout\);

-- Location: LCCOMB_X43_Y28_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[20]~72\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~74_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~71_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~72_combout\);

-- Location: FF_X42_Y24_N21
\u0|nios2_gen2_0|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[20]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~72_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(20));

-- Location: LCCOMB_X41_Y27_N24
\u0|nios2_gen2_0|cpu|Add8~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(20),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~11_combout\);

-- Location: LCCOMB_X40_Y27_N24
\u0|nios2_gen2_0|cpu|Add8~74\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~11_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~73\,
	combout => \u0|nios2_gen2_0|cpu|Add8~74_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~75\);

-- Location: LCCOMB_X40_Y27_N26
\u0|nios2_gen2_0|cpu|Add8~76\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~75\,
	combout => \u0|nios2_gen2_0|cpu|Add8~76_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~77\);

-- Location: LCCOMB_X42_Y26_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[21]~67\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~66_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~67_combout\);

-- Location: LCCOMB_X42_Y26_N22
\u0|nios2_gen2_0|cpu|D_src2_reg[21]~68\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~76_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~67_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~68_combout\);

-- Location: FF_X42_Y24_N19
\u0|nios2_gen2_0|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[21]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~68_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(21));

-- Location: LCCOMB_X42_Y26_N12
\u0|nios2_gen2_0|cpu|E_logic_result[21]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(21),
	datac => \u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\);

-- Location: LCCOMB_X42_Y26_N0
\u0|nios2_gen2_0|cpu|E_alu_result[21]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~76_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(21));

-- Location: LCCOMB_X37_Y25_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[21]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~42_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[21]~32_combout\);

-- Location: FF_X37_Y25_N27
\u0|nios2_gen2_0|cpu|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(21));

-- Location: LCCOMB_X37_Y25_N2
\u0|nios2_gen2_0|cpu|D_src1_reg[21]~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[21]~32_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(21),
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(21),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[21]~33_combout\);

-- Location: LCCOMB_X38_Y25_N20
\u0|nios2_gen2_0|cpu|D_src1_reg[21]~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(21),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[21]~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[21]~34_combout\);

-- Location: LCCOMB_X47_Y25_N8
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	combout => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]~feeder_combout\);

-- Location: FF_X47_Y25_N9
\u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p3\(0));

-- Location: FF_X51_Y38_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X45_Y35_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: M9K_X53_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y35_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X45_Y35_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\);

-- Location: FF_X45_Y35_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(16));

-- Location: LCCOMB_X45_Y35_N30
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(16),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder_combout\);

-- Location: FF_X45_Y35_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X45_Y35_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: FF_X45_Y35_N3
\u0|nios2_gen2_0|cpu|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(16));

-- Location: LCCOMB_X43_Y29_N14
\u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(16),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\);

-- Location: FF_X43_Y29_N15
\u0|nios2_gen2_0|cpu|A_slow_inst_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(16));

-- Location: LCCOMB_X37_Y26_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~66\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_mask\(0),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~66_combout\);

-- Location: LCCOMB_X37_Y26_N4
\u0|nios2_gen2_0|cpu|A_shift_rot_result~65\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(16),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(8),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~65_combout\);

-- Location: LCCOMB_X37_Y26_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~64\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(0),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(24),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~64_combout\);

-- Location: LCCOMB_X37_Y26_N28
\u0|nios2_gen2_0|cpu|A_shift_rot_result~67\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~66_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~65_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~64_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~67_combout\);

-- Location: FF_X37_Y26_N29
\u0|nios2_gen2_0|cpu|A_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~67_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(16));

-- Location: LCCOMB_X39_Y23_N2
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~55\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(16),
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(16),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~55_combout\);

-- Location: LCCOMB_X39_Y23_N12
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~56\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(16),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add12~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~55_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~56_combout\);

-- Location: LCCOMB_X39_Y23_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~57\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~56_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~57_combout\);

-- Location: FF_X38_Y28_N13
\u0|nios2_gen2_0|cpu|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~33_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(24));

-- Location: LCCOMB_X38_Y28_N28
\u0|nios2_gen2_0|cpu|M_alu_result[24]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(24),
	combout => \u0|nios2_gen2_0|cpu|M_alu_result[24]~feeder_combout\);

-- Location: FF_X38_Y28_N29
\u0|nios2_gen2_0|cpu|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_alu_result[24]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(24));

-- Location: LCCOMB_X38_Y28_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[24]~53\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(24),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~53_combout\);

-- Location: LCCOMB_X38_Y28_N22
\u0|nios2_gen2_0|cpu|D_src2_reg[24]~54\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(24),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~53_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~54_combout\);

-- Location: LCCOMB_X38_Y28_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[24]~121\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(24),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~121_combout\);

-- Location: FF_X38_Y28_N21
\u0|nios2_gen2_0|cpu|E_src2_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~121_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(24));

-- Location: LCCOMB_X44_Y30_N8
\u0|nios2_gen2_0|cpu|E_st_data[24]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(24),
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(8),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[24]~5_combout\);

-- Location: FF_X44_Y30_N9
\u0|nios2_gen2_0|cpu|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[24]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(24));

-- Location: LCCOMB_X47_Y30_N10
\u0|nios2_gen2_0|cpu|M_dc_st_data[24]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(24),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[24]~13_combout\);

-- Location: FF_X47_Y30_N11
\u0|nios2_gen2_0|cpu|A_dc_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[24]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(24));

-- Location: LCCOMB_X47_Y30_N0
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(24),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(24),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~26_combout\);

-- Location: LCCOMB_X47_Y30_N28
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_st_data\(24),
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~27_combout\);

-- Location: LCCOMB_X40_Y25_N10
\u0|nios2_gen2_0|cpu|M_inst_result[19]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(19),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(19),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[19]~19_combout\);

-- Location: FF_X40_Y25_N11
\u0|nios2_gen2_0|cpu|A_inst_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[19]~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(19));

-- Location: LCCOMB_X39_Y26_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~52\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(11),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(19),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~52_combout\);

-- Location: LCCOMB_X35_Y26_N30
\u0|nios2_gen2_0|cpu|A_shift_rot_result~54\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~54_combout\);

-- Location: LCCOMB_X39_Y26_N18
\u0|nios2_gen2_0|cpu|A_shift_rot_result~53\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(27),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~53_combout\);

-- Location: LCCOMB_X40_Y25_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~55\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~52_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~54_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~53_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~55_combout\);

-- Location: FF_X40_Y25_N17
\u0|nios2_gen2_0|cpu|A_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~55_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(19));

-- Location: LCCOMB_X43_Y29_N8
\u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|d_readdata_d1\(19),
	datad => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\);

-- Location: FF_X43_Y29_N9
\u0|nios2_gen2_0|cpu|A_slow_inst_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(19));

-- Location: LCCOMB_X43_Y27_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add12~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(19),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~46_combout\);

-- Location: LCCOMB_X40_Y25_N28
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~47\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(19),
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(19),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~46_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~47_combout\);

-- Location: LCCOMB_X40_Y25_N14
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~47_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~48_combout\);

-- Location: FF_X40_Y25_N1
\u0|nios2_gen2_0|cpu|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~48_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(19));

-- Location: LCCOMB_X40_Y25_N20
\u0|nios2_gen2_0|cpu|D_src1_reg[19]~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[19]~38_combout\);

-- Location: LCCOMB_X40_Y25_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[19]~39\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(19),
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(19),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[19]~38_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[19]~39_combout\);

-- Location: LCCOMB_X41_Y24_N10
\u0|nios2_gen2_0|cpu|D_src1_reg[19]~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[19]~39_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(19),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[19]~40_combout\);

-- Location: FF_X41_Y24_N11
\u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[19]~40_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y24_N12
\u0|nios2_gen2_0|cpu|E_logic_result[19]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(19),
	datad => \u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\);

-- Location: LCCOMB_X40_Y25_N0
\u0|nios2_gen2_0|cpu|D_src2_reg[19]~73\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~73_combout\);

-- Location: LCCOMB_X40_Y25_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[19]~74\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(19),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~73_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(19),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~74_combout\);

-- Location: LCCOMB_X41_Y24_N24
\u0|nios2_gen2_0|cpu|D_src2_reg[19]~75\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~74_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~75_combout\);

-- Location: LCCOMB_X41_Y24_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[19]~76\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~75_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~72_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~76_combout\);

-- Location: FF_X42_Y24_N15
\u0|nios2_gen2_0|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[19]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~76_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(19));

-- Location: FF_X47_Y27_N3
\u0|nios2_gen2_0|cpu|A_mul_s1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[1]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(1));

-- Location: LCCOMB_X42_Y29_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~52\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(17),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add12~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~52_combout\);

-- Location: LCCOMB_X36_Y25_N22
\u0|nios2_gen2_0|cpu|A_shift_rot_result~62\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(1),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~62_combout\);

-- Location: LCCOMB_X39_Y26_N22
\u0|nios2_gen2_0|cpu|A_shift_rot_result~61\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(25),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(1),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~61_combout\);

-- Location: LCCOMB_X39_Y26_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~60\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(9),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(17),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~60_combout\);

-- Location: LCCOMB_X40_Y25_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~63\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~62_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~61_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~60_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~63_combout\);

-- Location: FF_X40_Y25_N9
\u0|nios2_gen2_0|cpu|A_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~63_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(17));

-- Location: LCCOMB_X40_Y25_N4
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~53\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~52_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(17),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(17),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~53_combout\);

-- Location: LCCOMB_X40_Y25_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~54\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~53_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~54_combout\);

-- Location: LCCOMB_X40_Y25_N12
\u0|nios2_gen2_0|cpu|D_src1_reg[17]~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[17]~44_combout\);

-- Location: FF_X40_Y25_N25
\u0|nios2_gen2_0|cpu|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~54_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(17));

-- Location: LCCOMB_X40_Y25_N6
\u0|nios2_gen2_0|cpu|D_src1_reg[17]~45\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[17]~44_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(17),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(17),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[17]~45_combout\);

-- Location: LCCOMB_X41_Y24_N22
\u0|nios2_gen2_0|cpu|D_src1_reg[17]~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(17),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[17]~45_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[17]~46_combout\);

-- Location: FF_X41_Y24_N23
\u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[17]~46_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y27_N24
\u0|nios2_gen2_0|cpu|E_rot_prestep1[18]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[18]~3_combout\);

-- Location: LCCOMB_X37_Y27_N24
\u0|nios2_gen2_0|cpu|M_rot_prestep2[20]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[18]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[20]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[20]~18_combout\);

-- Location: FF_X37_Y27_N25
\u0|nios2_gen2_0|cpu|M_rot_prestep2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[20]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[16]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(20));

-- Location: FF_X37_Y27_N27
\u0|nios2_gen2_0|cpu|M_rot_prestep2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[28]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[24]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(28));

-- Location: LCCOMB_X36_Y27_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~80\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(20),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(28),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~80_combout\);

-- Location: FF_X37_Y27_N15
\u0|nios2_gen2_0|cpu|M_rot_prestep2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[12]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[8]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(12));

-- Location: FF_X37_Y27_N5
\u0|nios2_gen2_0|cpu|M_rot_prestep2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[4]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(4));

-- Location: LCCOMB_X36_Y27_N22
\u0|nios2_gen2_0|cpu|A_shift_rot_result~81\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(12),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~81_combout\);

-- Location: LCCOMB_X36_Y26_N28
\u0|nios2_gen2_0|cpu|E_rot_mask[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_mask[4]~4_combout\);

-- Location: FF_X36_Y26_N29
\u0|nios2_gen2_0|cpu|M_rot_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_mask[4]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_mask\(4));

-- Location: LCCOMB_X36_Y27_N24
\u0|nios2_gen2_0|cpu|A_shift_rot_result~82\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~82_combout\);

-- Location: LCCOMB_X36_Y27_N28
\u0|nios2_gen2_0|cpu|A_shift_rot_result~83\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~80_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~81_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~82_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~83_combout\);

-- Location: FF_X36_Y27_N29
\u0|nios2_gen2_0|cpu|A_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~83_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(12));

-- Location: LCCOMB_X38_Y28_N2
\u0|nios2_gen2_0|cpu|M_inst_result[28]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(28),
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[28]~11_combout\);

-- Location: FF_X43_Y27_N11
\u0|nios2_gen2_0|cpu|A_inst_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_inst_result[28]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(28));

-- Location: FF_X43_Y26_N15
\u0|nios2_gen2_0|cpu|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(12));

-- Location: LCCOMB_X44_Y26_N14
\u0|nios2_gen2_0|cpu|M_inst_result[12]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(12),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(12),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[12]~28_combout\);

-- Location: LCCOMB_X46_Y26_N0
\u0|nios2_gen2_0|cpu|M_inst_result[12]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_inst_result[12]~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(10),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[12]~29_combout\);

-- Location: FF_X46_Y26_N1
\u0|nios2_gen2_0|cpu|A_inst_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[12]~29_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(12));

-- Location: LCCOMB_X43_Y27_N10
\u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[12]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(28),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(12),
	combout => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[12]~4_combout\);

-- Location: FF_X43_Y27_N3
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(12));

-- Location: LCCOMB_X46_Y31_N22
\u0|nios2_gen2_0|cpu|A_slow_inst_result[12]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(28),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(12),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[12]~12_combout\);

-- Location: LCCOMB_X42_Y30_N12
\u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\);

-- Location: FF_X46_Y31_N23
\u0|nios2_gen2_0|cpu|A_slow_inst_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[12]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(12));

-- Location: LCCOMB_X43_Y27_N2
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~68\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(12),
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(12),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~68_combout\);

-- Location: LCCOMB_X43_Y27_N28
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~69\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(12),
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[12]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~68_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~69_combout\);

-- Location: LCCOMB_X43_Y26_N8
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~70\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~69_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~70_combout\);

-- Location: LCCOMB_X34_Y27_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[23]~57\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~57_combout\);

-- Location: LCCOMB_X34_Y27_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[23]~58\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(23),
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(23),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~57_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~58_combout\);

-- Location: LCCOMB_X38_Y25_N2
\u0|nios2_gen2_0|cpu|D_src2_reg[23]~123\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~58_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(23),
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~123_combout\);

-- Location: FF_X38_Y25_N3
\u0|nios2_gen2_0|cpu|E_src2_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~123_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(23));

-- Location: LCCOMB_X44_Y28_N20
\u0|nios2_gen2_0|cpu|E_st_data[23]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(7),
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(23),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[23]~7_combout\);

-- Location: FF_X44_Y28_N21
\u0|nios2_gen2_0|cpu|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[23]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(23));

-- Location: FF_X51_Y31_N1
\u0|nios2_gen2_0|cpu|A_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(23));

-- Location: LCCOMB_X50_Y32_N16
\u0|nios2_gen2_0|cpu|d_writedata[23]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_st_data\(23),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(23),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[23]~30_combout\);

-- Location: FF_X50_Y32_N17
\u0|nios2_gen2_0|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[23]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(23));

-- Location: LCCOMB_X40_Y34_N14
\u0|mm_interconnect_0|cmd_mux_001|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: FF_X40_Y34_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X40_Y34_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X40_Y34_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X40_Y34_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(23),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~21_combout\);

-- Location: LCCOMB_X38_Y34_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X36_Y34_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~5_combout\);

-- Location: FF_X36_Y34_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X45_Y34_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: FF_X45_Y34_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X36_Y34_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(22),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~23_combout\);

-- Location: LCCOMB_X40_Y35_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X40_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(21));

-- Location: LCCOMB_X40_Y35_N18
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(21),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~feeder_combout\);

-- Location: FF_X40_Y35_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X46_Y30_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(21),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: M9K_X33_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: FF_X51_Y38_N27
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X46_Y35_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X47_Y31_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: FF_X47_Y31_N15
\u0|nios2_gen2_0|cpu|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(21));

-- Location: LCCOMB_X47_Y30_N4
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdata_d1\(21),
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(21),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~48_combout\);

-- Location: LCCOMB_X47_Y30_N24
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~49\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_st_data\(21),
	datab => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~49_combout\);

-- Location: LCCOMB_X45_Y25_N24
\u0|nios2_gen2_0|cpu|M_inst_result[25]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(25),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[25]~14_combout\);

-- Location: FF_X45_Y25_N25
\u0|nios2_gen2_0|cpu|A_inst_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[25]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(25));

-- Location: LCCOMB_X45_Y25_N16
\u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[9]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(9),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(25),
	combout => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[9]~7_combout\);

-- Location: FF_X45_Y27_N31
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(9));

-- Location: LCCOMB_X46_Y31_N20
\u0|nios2_gen2_0|cpu|A_slow_inst_result[9]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(9),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(25),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[9]~9_combout\);

-- Location: FF_X46_Y31_N21
\u0|nios2_gen2_0|cpu|A_slow_inst_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[9]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(9));

-- Location: LCCOMB_X45_Y27_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~77\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(9),
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(9),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~77_combout\);

-- Location: LCCOMB_X39_Y26_N4
\u0|nios2_gen2_0|cpu|A_shift_rot_result~92\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(25),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(17),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~92_combout\);

-- Location: LCCOMB_X39_Y26_N30
\u0|nios2_gen2_0|cpu|A_shift_rot_result~93\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(9),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(1),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~93_combout\);

-- Location: LCCOMB_X36_Y25_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~94\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(1),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~94_combout\);

-- Location: LCCOMB_X37_Y25_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~95\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~92_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~93_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~94_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~95_combout\);

-- Location: FF_X37_Y25_N9
\u0|nios2_gen2_0|cpu|A_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~95_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(9));

-- Location: LCCOMB_X45_Y25_N10
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~78\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[9]~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~77_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(9),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~78_combout\);

-- Location: LCCOMB_X44_Y24_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~79\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~78_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~79_combout\);

-- Location: LCCOMB_X37_Y25_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[21]~65\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~42_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~65_combout\);

-- Location: LCCOMB_X37_Y25_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[21]~66\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~65_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(21),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(21),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~66_combout\);

-- Location: LCCOMB_X42_Y26_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[21]~134\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~66_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(21),
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~134_combout\);

-- Location: FF_X42_Y26_N5
\u0|nios2_gen2_0|cpu|E_src2_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[21]~134_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(21));

-- Location: LCCOMB_X43_Y30_N24
\u0|nios2_gen2_0|cpu|E_st_data[21]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(21),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(5),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[21]~16_combout\);

-- Location: FF_X43_Y30_N25
\u0|nios2_gen2_0|cpu|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[21]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(21));

-- Location: FF_X47_Y30_N5
\u0|nios2_gen2_0|cpu|A_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(21));

-- Location: LCCOMB_X46_Y30_N30
\u0|nios2_gen2_0|cpu|d_writedata[21]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_st_data\(21),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(21),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[21]~26_combout\);

-- Location: FF_X46_Y30_N31
\u0|nios2_gen2_0|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[21]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(21));

-- Location: LCCOMB_X46_Y30_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(21) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(21),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: FF_X46_Y30_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X38_Y35_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X38_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X38_Y35_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(21),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~9_combout\);

-- Location: LCCOMB_X40_Y35_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X40_Y35_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(20));

-- Location: LCCOMB_X43_Y31_N6
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(20),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]~feeder_combout\);

-- Location: FF_X43_Y31_N7
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: FF_X51_Y38_N25
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X46_Y35_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: LCCOMB_X43_Y31_N20
\u0|mm_interconnect_0|rsp_mux|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: FF_X43_Y31_N21
\u0|nios2_gen2_0|cpu|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(20));

-- Location: LCCOMB_X43_Y28_N4
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~50\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(20),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(20),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~50_combout\);

-- Location: LCCOMB_X43_Y28_N28
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~51\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(20),
	datac => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~50_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~51_combout\);

-- Location: FF_X52_Y30_N29
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(16));

-- Location: FF_X49_Y30_N9
\u0|nios2_gen2_0|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[15]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(15));

-- Location: LCCOMB_X63_Y33_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: M9K_X73_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X40_Y35_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X40_Y35_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(15));

-- Location: FF_X49_Y35_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X49_Y35_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X52_Y38_N4
\u0|jtag_uart_0|rvalid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|rvalid~0_combout\ = (\u0|jtag_uart_0|fifo_rd~0_combout\) # ((!\u0|jtag_uart_0|fifo_rd~1_combout\ & \u0|jtag_uart_0|rvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|fifo_rd~1_combout\,
	datac => \u0|jtag_uart_0|rvalid~q\,
	datad => \u0|jtag_uart_0|fifo_rd~0_combout\,
	combout => \u0|jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X52_Y38_N5
\u0|jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|rvalid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|rvalid~q\);

-- Location: FF_X52_Y38_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|rvalid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X45_Y39_N22
\u0|timer_0|counter_snapshot[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[15]~1_combout\ = !\u0|timer_0|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(15),
	combout => \u0|timer_0|counter_snapshot[15]~1_combout\);

-- Location: FF_X45_Y39_N23
\u0|timer_0|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[15]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(15));

-- Location: LCCOMB_X45_Y39_N8
\u0|timer_0|read_mux_out~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~7_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|timer_0|counter_snapshot\(15) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|timer_0|counter_snapshot\(15),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~7_combout\);

-- Location: LCCOMB_X46_Y38_N16
\u0|timer_0|internal_counter[24]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[24]~80_combout\ = (\u0|timer_0|internal_counter\(24) & ((GND) # (!\u0|timer_0|internal_counter[23]~79\))) # (!\u0|timer_0|internal_counter\(24) & (\u0|timer_0|internal_counter[23]~79\ $ (GND)))
-- \u0|timer_0|internal_counter[24]~81\ = CARRY((\u0|timer_0|internal_counter\(24)) # (!\u0|timer_0|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(24),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[23]~79\,
	combout => \u0|timer_0|internal_counter[24]~80_combout\,
	cout => \u0|timer_0|internal_counter[24]~81\);

-- Location: LCCOMB_X46_Y38_N18
\u0|timer_0|internal_counter[25]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[25]~82_combout\ = (\u0|timer_0|internal_counter\(25) & (\u0|timer_0|internal_counter[24]~81\ $ (GND))) # (!\u0|timer_0|internal_counter\(25) & (!\u0|timer_0|internal_counter[24]~81\ & VCC))
-- \u0|timer_0|internal_counter[25]~83\ = CARRY((\u0|timer_0|internal_counter\(25) & !\u0|timer_0|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(25),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[24]~81\,
	combout => \u0|timer_0|internal_counter[25]~82_combout\,
	cout => \u0|timer_0|internal_counter[25]~83\);

-- Location: LCCOMB_X49_Y39_N24
\u0|timer_0|period_h_register[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[9]~6_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	combout => \u0|timer_0|period_h_register[9]~6_combout\);

-- Location: FF_X49_Y39_N25
\u0|timer_0|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[9]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(9));

-- Location: FF_X46_Y38_N19
\u0|timer_0|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[25]~82_combout\,
	asdata => \u0|timer_0|period_h_register\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(25));

-- Location: LCCOMB_X46_Y38_N20
\u0|timer_0|internal_counter[26]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[26]~84_combout\ = (\u0|timer_0|internal_counter\(26) & ((GND) # (!\u0|timer_0|internal_counter[25]~83\))) # (!\u0|timer_0|internal_counter\(26) & (\u0|timer_0|internal_counter[25]~83\ $ (GND)))
-- \u0|timer_0|internal_counter[26]~85\ = CARRY((\u0|timer_0|internal_counter\(26)) # (!\u0|timer_0|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(26),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[25]~83\,
	combout => \u0|timer_0|internal_counter[26]~84_combout\,
	cout => \u0|timer_0|internal_counter[26]~85\);

-- Location: FF_X46_Y37_N31
\u0|timer_0|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(10));

-- Location: FF_X46_Y38_N21
\u0|timer_0|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[26]~84_combout\,
	asdata => \u0|timer_0|period_h_register\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(26));

-- Location: LCCOMB_X46_Y38_N22
\u0|timer_0|internal_counter[27]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[27]~86_combout\ = (\u0|timer_0|internal_counter\(27) & (\u0|timer_0|internal_counter[26]~85\ & VCC)) # (!\u0|timer_0|internal_counter\(27) & (!\u0|timer_0|internal_counter[26]~85\))
-- \u0|timer_0|internal_counter[27]~87\ = CARRY((!\u0|timer_0|internal_counter\(27) & !\u0|timer_0|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(27),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[26]~85\,
	combout => \u0|timer_0|internal_counter[27]~86_combout\,
	cout => \u0|timer_0|internal_counter[27]~87\);

-- Location: FF_X46_Y37_N9
\u0|timer_0|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(11));

-- Location: FF_X46_Y38_N23
\u0|timer_0|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[27]~86_combout\,
	asdata => \u0|timer_0|period_h_register\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(27));

-- Location: LCCOMB_X46_Y38_N24
\u0|timer_0|internal_counter[28]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[28]~88_combout\ = (\u0|timer_0|internal_counter\(28) & ((GND) # (!\u0|timer_0|internal_counter[27]~87\))) # (!\u0|timer_0|internal_counter\(28) & (\u0|timer_0|internal_counter[27]~87\ $ (GND)))
-- \u0|timer_0|internal_counter[28]~89\ = CARRY((\u0|timer_0|internal_counter\(28)) # (!\u0|timer_0|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(28),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[27]~87\,
	combout => \u0|timer_0|internal_counter[28]~88_combout\,
	cout => \u0|timer_0|internal_counter[28]~89\);

-- Location: FF_X46_Y37_N3
\u0|timer_0|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(12));

-- Location: FF_X46_Y38_N25
\u0|timer_0|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[28]~88_combout\,
	asdata => \u0|timer_0|period_h_register\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(28));

-- Location: LCCOMB_X46_Y38_N26
\u0|timer_0|internal_counter[29]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[29]~90_combout\ = (\u0|timer_0|internal_counter\(29) & (\u0|timer_0|internal_counter[28]~89\ & VCC)) # (!\u0|timer_0|internal_counter\(29) & (!\u0|timer_0|internal_counter[28]~89\))
-- \u0|timer_0|internal_counter[29]~91\ = CARRY((!\u0|timer_0|internal_counter\(29) & !\u0|timer_0|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(29),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[28]~89\,
	combout => \u0|timer_0|internal_counter[29]~90_combout\,
	cout => \u0|timer_0|internal_counter[29]~91\);

-- Location: FF_X46_Y37_N13
\u0|timer_0|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(13));

-- Location: FF_X46_Y38_N27
\u0|timer_0|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[29]~90_combout\,
	asdata => \u0|timer_0|period_h_register\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(29));

-- Location: LCCOMB_X46_Y38_N28
\u0|timer_0|internal_counter[30]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[30]~92_combout\ = (\u0|timer_0|internal_counter\(30) & ((GND) # (!\u0|timer_0|internal_counter[29]~91\))) # (!\u0|timer_0|internal_counter\(30) & (\u0|timer_0|internal_counter[29]~91\ $ (GND)))
-- \u0|timer_0|internal_counter[30]~93\ = CARRY((\u0|timer_0|internal_counter\(30)) # (!\u0|timer_0|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(30),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[29]~91\,
	combout => \u0|timer_0|internal_counter[30]~92_combout\,
	cout => \u0|timer_0|internal_counter[30]~93\);

-- Location: FF_X46_Y36_N23
\u0|timer_0|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(14));

-- Location: FF_X46_Y38_N29
\u0|timer_0|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[30]~92_combout\,
	asdata => \u0|timer_0|period_h_register\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(30));

-- Location: LCCOMB_X46_Y38_N30
\u0|timer_0|internal_counter[31]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[31]~94_combout\ = \u0|timer_0|internal_counter\(31) $ (!\u0|timer_0|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(31),
	cin => \u0|timer_0|internal_counter[30]~93\,
	combout => \u0|timer_0|internal_counter[31]~94_combout\);

-- Location: FF_X49_Y39_N21
\u0|timer_0|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(15));

-- Location: FF_X46_Y38_N31
\u0|timer_0|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[31]~94_combout\,
	asdata => \u0|timer_0|period_h_register\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(31));

-- Location: FF_X45_Y39_N27
\u0|timer_0|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(31));

-- Location: LCCOMB_X46_Y36_N24
\u0|timer_0|period_l_register[15]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[15]~10_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	combout => \u0|timer_0|period_l_register[15]~10_combout\);

-- Location: FF_X46_Y36_N25
\u0|timer_0|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[15]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(15));

-- Location: LCCOMB_X49_Y39_N20
\u0|timer_0|read_mux_out[15]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~6_combout\ = (\u0|timer_0|Equal6~3_combout\ & ((\u0|timer_0|period_h_register\(15)) # ((\u0|timer_0|Equal6~2_combout\ & !\u0|timer_0|period_l_register\(15))))) # (!\u0|timer_0|Equal6~3_combout\ & (\u0|timer_0|Equal6~2_combout\ 
-- & ((!\u0|timer_0|period_l_register\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_h_register\(15),
	datad => \u0|timer_0|period_l_register\(15),
	combout => \u0|timer_0|read_mux_out[15]~6_combout\);

-- Location: LCCOMB_X45_Y39_N20
\u0|timer_0|read_mux_out[15]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~8_combout\ = (\u0|timer_0|read_mux_out~7_combout\) # ((\u0|timer_0|read_mux_out[15]~6_combout\) # ((\u0|timer_0|Equal6~4_combout\ & \u0|timer_0|counter_snapshot\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~7_combout\,
	datab => \u0|timer_0|Equal6~4_combout\,
	datac => \u0|timer_0|counter_snapshot\(31),
	datad => \u0|timer_0|read_mux_out[15]~6_combout\,
	combout => \u0|timer_0|read_mux_out[15]~8_combout\);

-- Location: FF_X45_Y39_N21
\u0|timer_0|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[15]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(15));

-- Location: FF_X49_Y38_N27
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X49_Y38_N26
\u0|mm_interconnect_0|rsp_mux|src_data[15]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[15]~6_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[15]~6_combout\);

-- Location: LCCOMB_X49_Y34_N12
\u0|mm_interconnect_0|rsp_mux|src_data[15]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[15]~6_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[15]~6_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout\);

-- Location: FF_X49_Y34_N13
\u0|nios2_gen2_0|cpu|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[15]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(15));

-- Location: LCCOMB_X49_Y34_N16
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdata_d1\(15),
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(15),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~28_combout\);

-- Location: LCCOMB_X49_Y34_N2
\u0|nios2_gen2_0|cpu|M_dc_st_data[15]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(15),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[15]~14_combout\);

-- Location: FF_X49_Y34_N3
\u0|nios2_gen2_0|cpu|A_dc_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[15]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(15));

-- Location: LCCOMB_X49_Y34_N20
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(15),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~29_combout\);

-- Location: LCCOMB_X52_Y29_N0
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder_combout\);

-- Location: FF_X52_Y29_N1
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(11));

-- Location: FF_X50_Y32_N25
\u0|nios2_gen2_0|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[17]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(17));

-- Location: LCCOMB_X50_Y32_N4
\u0|mm_interconnect_0|cmd_mux_001|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: FF_X50_Y32_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X38_Y35_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout\);

-- Location: LCCOMB_X40_Y34_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X40_Y34_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(19));

-- Location: LCCOMB_X52_Y34_N24
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(19),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout\);

-- Location: FF_X52_Y34_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X52_Y34_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: FF_X52_Y34_N13
\u0|nios2_gen2_0|cpu|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(19));

-- Location: FF_X47_Y30_N27
\u0|nios2_gen2_0|cpu|A_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(19));

-- Location: LCCOMB_X47_Y30_N26
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~52\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdata_d1\(19),
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(19),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~52_combout\);

-- Location: LCCOMB_X47_Y30_N12
\u0|nios2_gen2_0|cpu|M_dc_st_data[19]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(19),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[19]~26_combout\);

-- Location: FF_X47_Y30_N13
\u0|nios2_gen2_0|cpu|A_dc_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[19]~26_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(19));

-- Location: LCCOMB_X47_Y30_N30
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~53\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~52_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_st_data\(19),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~53_combout\);

-- Location: LCCOMB_X38_Y28_N26
\u0|nios2_gen2_0|cpu|M_inst_result[24]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(24),
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(24),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[24]~5_combout\);

-- Location: FF_X38_Y28_N27
\u0|nios2_gen2_0|cpu|A_inst_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[24]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(24));

-- Location: LCCOMB_X44_Y25_N4
\u0|nios2_gen2_0|cpu|E_logic_result[8]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2\(8),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[8]~12_combout\);

-- Location: FF_X50_Y24_N13
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(6));

-- Location: FF_X50_Y25_N15
\u0|nios2_gen2_0|cpu|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(6));

-- Location: LCCOMB_X49_Y25_N4
\u0|nios2_gen2_0|cpu|D_extra_pc[6]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(6),
	datac => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datad => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(6),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[6]~8_combout\);

-- Location: FF_X49_Y25_N5
\u0|nios2_gen2_0|cpu|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[6]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(6));

-- Location: LCCOMB_X44_Y25_N12
\u0|nios2_gen2_0|cpu|E_alu_result[8]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[8]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_extra_pc\(6),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[8]~10_combout\);

-- Location: LCCOMB_X44_Y25_N18
\u0|nios2_gen2_0|cpu|E_alu_result[8]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result[8]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~50_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(8));

-- Location: FF_X44_Y25_N19
\u0|nios2_gen2_0|cpu|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(8));

-- Location: LCCOMB_X49_Y28_N30
\u0|nios2_gen2_0|cpu|M_inst_result[8]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(8),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[8]~6_combout\);

-- Location: LCCOMB_X49_Y27_N24
\u0|nios2_gen2_0|cpu|M_inst_result[8]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_inst_result[8]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(6),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[8]~7_combout\);

-- Location: FF_X49_Y27_N25
\u0|nios2_gen2_0|cpu|A_inst_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[8]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(8));

-- Location: LCCOMB_X45_Y27_N28
\u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[8]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(24),
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(8),
	combout => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[8]~0_combout\);

-- Location: FF_X45_Y27_N9
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(8));

-- Location: LCCOMB_X46_Y31_N30
\u0|nios2_gen2_0|cpu|A_slow_inst_result[8]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(8),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(24),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[8]~8_combout\);

-- Location: FF_X46_Y31_N31
\u0|nios2_gen2_0|cpu|A_slow_inst_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[8]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(8));

-- Location: LCCOMB_X45_Y27_N8
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~80\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(8),
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(8),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~80_combout\);

-- Location: LCCOMB_X37_Y26_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~98\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_mask\(0),
	datad => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~98_combout\);

-- Location: LCCOMB_X37_Y26_N2
\u0|nios2_gen2_0|cpu|A_shift_rot_result~97\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(8),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(0),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~97_combout\);

-- Location: LCCOMB_X37_Y26_N24
\u0|nios2_gen2_0|cpu|A_shift_rot_result~96\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(16),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(24),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~96_combout\);

-- Location: LCCOMB_X37_Y26_N30
\u0|nios2_gen2_0|cpu|A_shift_rot_result~99\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~98_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~97_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~96_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~99_combout\);

-- Location: FF_X37_Y26_N31
\u0|nios2_gen2_0|cpu|A_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~99_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(8));

-- Location: LCCOMB_X45_Y27_N2
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~81\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[8]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~80_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(8),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~81_combout\);

-- Location: LCCOMB_X39_Y24_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~82\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~81_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~82_combout\);

-- Location: LCCOMB_X44_Y26_N16
\u0|nios2_gen2_0|cpu|D_src2_reg[14]~90\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[14]~89_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(14),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[14]~90_combout\);

-- Location: LCCOMB_X43_Y26_N2
\u0|nios2_gen2_0|cpu|E_src2[14]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(14),
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[14]~90_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[14]~20_combout\);

-- Location: LCCOMB_X43_Y22_N8
\u0|nios2_gen2_0|cpu|D_src2[5]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2[16]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\);

-- Location: FF_X43_Y26_N3
\u0|nios2_gen2_0|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[14]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(14));

-- Location: LCCOMB_X41_Y27_N26
\u0|nios2_gen2_0|cpu|Add8~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(14),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~17_combout\);

-- Location: LCCOMB_X50_Y26_N26
\u0|nios2_gen2_0|cpu|D_extra_pc[12]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(12),
	datab => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[12]~2_combout\);

-- Location: FF_X50_Y26_N27
\u0|nios2_gen2_0|cpu|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[12]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(12));

-- Location: LCCOMB_X42_Y26_N2
\u0|nios2_gen2_0|cpu|E_logic_result[14]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(14),
	datac => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[14]~20_combout\);

-- Location: LCCOMB_X42_Y26_N20
\u0|nios2_gen2_0|cpu|E_alu_result[14]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_extra_pc\(12),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[14]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[14]~4_combout\);

-- Location: LCCOMB_X42_Y26_N26
\u0|nios2_gen2_0|cpu|E_alu_result[14]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~62_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result[14]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(14));

-- Location: LCCOMB_X43_Y26_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[14]~124\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[14]~90_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[14]~124_combout\);

-- Location: FF_X43_Y26_N29
\u0|nios2_gen2_0|cpu|E_src2_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[14]~124_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(14));

-- Location: LCCOMB_X44_Y28_N24
\u0|nios2_gen2_0|cpu|E_st_data[14]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(6),
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(14),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[14]~21_combout\);

-- Location: FF_X44_Y28_N25
\u0|nios2_gen2_0|cpu|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[14]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(14));

-- Location: LCCOMB_X49_Y31_N14
\u0|nios2_gen2_0|cpu|M_dc_st_data[14]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(14),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[14]~29_combout\);

-- Location: FF_X49_Y31_N15
\u0|nios2_gen2_0|cpu|A_dc_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[14]~29_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(14));

-- Location: LCCOMB_X52_Y37_N30
\u0|jtag_uart_0|woverflow~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~0_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|jtag_uart_0|av_waitrequest~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	combout => \u0|jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X52_Y37_N4
\u0|jtag_uart_0|woverflow~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~1_combout\ = (\u0|jtag_uart_0|woverflow~0_combout\ & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\u0|jtag_uart_0|woverflow~0_combout\ & ((\u0|jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|woverflow~0_combout\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|woverflow~q\,
	combout => \u0|jtag_uart_0|woverflow~1_combout\);

-- Location: FF_X52_Y37_N5
\u0|jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|woverflow~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|woverflow~q\);

-- Location: LCCOMB_X49_Y38_N0
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout\ = \u0|jtag_uart_0|woverflow~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|woverflow~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: FF_X49_Y38_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X46_Y36_N6
\u0|timer_0|period_l_register[14]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[14]~9_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|timer_0|period_l_register[14]~9_combout\);

-- Location: FF_X46_Y36_N7
\u0|timer_0|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[14]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(14));

-- Location: LCCOMB_X46_Y36_N22
\u0|timer_0|read_mux_out[14]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~12_combout\ = (\u0|timer_0|period_l_register\(14) & (\u0|timer_0|Equal6~3_combout\ & (\u0|timer_0|period_h_register\(14)))) # (!\u0|timer_0|period_l_register\(14) & ((\u0|timer_0|Equal6~2_combout\) # 
-- ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|period_h_register\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(14),
	datab => \u0|timer_0|Equal6~3_combout\,
	datac => \u0|timer_0|period_h_register\(14),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[14]~12_combout\);

-- Location: FF_X49_Y38_N5
\u0|timer_0|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(30));

-- Location: LCCOMB_X49_Y38_N2
\u0|timer_0|counter_snapshot[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[14]~3_combout\ = !\u0|timer_0|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(14),
	combout => \u0|timer_0|counter_snapshot[14]~3_combout\);

-- Location: FF_X49_Y38_N3
\u0|timer_0|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[14]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(14));

-- Location: LCCOMB_X49_Y38_N10
\u0|timer_0|read_mux_out~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~13_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & \u0|timer_0|counter_snapshot\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|timer_0|counter_snapshot\(14),
	combout => \u0|timer_0|read_mux_out~13_combout\);

-- Location: LCCOMB_X49_Y38_N8
\u0|timer_0|read_mux_out[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~14_combout\ = (\u0|timer_0|read_mux_out[14]~12_combout\) # ((\u0|timer_0|read_mux_out~13_combout\) # ((\u0|timer_0|Equal6~4_combout\ & \u0|timer_0|counter_snapshot\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[14]~12_combout\,
	datab => \u0|timer_0|Equal6~4_combout\,
	datac => \u0|timer_0|counter_snapshot\(30),
	datad => \u0|timer_0|read_mux_out~13_combout\,
	combout => \u0|timer_0|read_mux_out[14]~14_combout\);

-- Location: FF_X49_Y38_N9
\u0|timer_0|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[14]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(14));

-- Location: FF_X49_Y38_N13
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X49_Y38_N12
\u0|mm_interconnect_0|rsp_mux|src_data[14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[14]~11_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[14]~11_combout\);

-- Location: LCCOMB_X46_Y30_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: M9K_X53_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X40_Y35_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X40_Y35_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(14));

-- Location: FF_X52_Y35_N27
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X52_Y35_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\);

-- Location: LCCOMB_X52_Y35_N2
\u0|mm_interconnect_0|rsp_mux|src_data[14]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[14]~11_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[14]~11_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\);

-- Location: FF_X52_Y35_N3
\u0|nios2_gen2_0|cpu|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[14]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(14));

-- Location: LCCOMB_X49_Y31_N12
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~58\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(14),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(14),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~58_combout\);

-- Location: LCCOMB_X49_Y31_N16
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~59\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(14),
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~58_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~59_combout\);

-- Location: FF_X54_Y30_N27
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(10));

-- Location: FF_X49_Y30_N27
\u0|nios2_gen2_0|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[12]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(12));

-- Location: LCCOMB_X46_Y37_N20
\u0|timer_0|period_l_register[12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[12]~7_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	combout => \u0|timer_0|period_l_register[12]~7_combout\);

-- Location: FF_X46_Y37_N21
\u0|timer_0|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[12]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(12));

-- Location: LCCOMB_X46_Y37_N2
\u0|timer_0|read_mux_out[12]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~18_combout\ = (\u0|timer_0|period_l_register\(12) & (((\u0|timer_0|period_h_register\(12) & \u0|timer_0|Equal6~3_combout\)))) # (!\u0|timer_0|period_l_register\(12) & ((\u0|timer_0|Equal6~2_combout\) # 
-- ((\u0|timer_0|period_h_register\(12) & \u0|timer_0|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(12),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_h_register\(12),
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[12]~18_combout\);

-- Location: FF_X49_Y38_N17
\u0|timer_0|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(28));

-- Location: LCCOMB_X49_Y38_N14
\u0|timer_0|read_mux_out[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~20_combout\ = (\u0|timer_0|read_mux_out~19_combout\) # ((\u0|timer_0|read_mux_out[12]~18_combout\) # ((\u0|timer_0|Equal6~4_combout\ & \u0|timer_0|counter_snapshot\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~19_combout\,
	datab => \u0|timer_0|Equal6~4_combout\,
	datac => \u0|timer_0|read_mux_out[12]~18_combout\,
	datad => \u0|timer_0|counter_snapshot\(28),
	combout => \u0|timer_0|read_mux_out[12]~20_combout\);

-- Location: FF_X49_Y38_N15
\u0|timer_0|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[12]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(12));

-- Location: FF_X49_Y38_N25
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X49_Y38_N24
\u0|mm_interconnect_0|rsp_mux|src_data[12]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout\);

-- Location: LCCOMB_X49_Y30_N20
\u0|mm_interconnect_0|cmd_mux_002|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(12) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: M9K_X53_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y35_N30
\u0|mm_interconnect_0|rsp_mux|src_data[12]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[12]~16_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[12]~16_combout\);

-- Location: FF_X52_Y35_N31
\u0|nios2_gen2_0|cpu|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[12]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(12));

-- Location: LCCOMB_X47_Y34_N28
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~62\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(12),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(12),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~62_combout\);

-- Location: LCCOMB_X47_Y34_N8
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~63\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_st_data\(12),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~62_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~63_combout\);

-- Location: LCCOMB_X54_Y29_N18
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]~feeder_combout\);

-- Location: FF_X54_Y29_N19
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(9));

-- Location: FF_X49_Y30_N5
\u0|nios2_gen2_0|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[11]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(11));

-- Location: LCCOMB_X49_Y30_N14
\u0|mm_interconnect_0|cmd_mux_002|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(11) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: M9K_X73_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: FF_X46_Y37_N27
\u0|timer_0|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(11));

-- Location: LCCOMB_X46_Y37_N8
\u0|timer_0|read_mux_out[11]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~21_combout\ = (\u0|timer_0|period_l_register\(11) & ((\u0|timer_0|Equal6~2_combout\) # ((\u0|timer_0|period_h_register\(11) & \u0|timer_0|Equal6~3_combout\)))) # (!\u0|timer_0|period_l_register\(11) & 
-- (((\u0|timer_0|period_h_register\(11) & \u0|timer_0|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(11),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_h_register\(11),
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[11]~21_combout\);

-- Location: FF_X45_Y39_N3
\u0|timer_0|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(11));

-- Location: LCCOMB_X45_Y39_N2
\u0|timer_0|read_mux_out~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~22_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|timer_0|counter_snapshot\(11) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|timer_0|counter_snapshot\(11),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~22_combout\);

-- Location: LCCOMB_X49_Y37_N16
\u0|timer_0|counter_snapshot[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[27]~feeder_combout\ = \u0|timer_0|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(27),
	combout => \u0|timer_0|counter_snapshot[27]~feeder_combout\);

-- Location: FF_X49_Y37_N17
\u0|timer_0|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[27]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(27));

-- Location: LCCOMB_X49_Y37_N24
\u0|timer_0|read_mux_out[11]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~23_combout\ = (\u0|timer_0|read_mux_out[11]~21_combout\) # ((\u0|timer_0|read_mux_out~22_combout\) # ((\u0|timer_0|Equal6~4_combout\ & \u0|timer_0|counter_snapshot\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[11]~21_combout\,
	datab => \u0|timer_0|Equal6~4_combout\,
	datac => \u0|timer_0|read_mux_out~22_combout\,
	datad => \u0|timer_0|counter_snapshot\(27),
	combout => \u0|timer_0|read_mux_out[11]~23_combout\);

-- Location: FF_X49_Y37_N25
\u0|timer_0|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[11]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(11));

-- Location: FF_X49_Y36_N11
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11));

-- Location: FF_X50_Y36_N7
\u0|pio_0|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(11));

-- Location: LCCOMB_X50_Y36_N2
\u0|pio_0|readdata[11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(11) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & \u0|pio_0|data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|pio_0|data_out\(11),
	combout => \u0|pio_0|readdata\(11));

-- Location: FF_X50_Y36_N3
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X49_Y36_N10
\u0|mm_interconnect_0|rsp_mux|src_data[11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(11))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(11),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout\);

-- Location: LCCOMB_X49_Y35_N22
\u0|mm_interconnect_0|rsp_mux|src_data[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[11]~18_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[11]~18_combout\);

-- Location: FF_X49_Y35_N23
\u0|nios2_gen2_0|cpu|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[11]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(11));

-- Location: LCCOMB_X49_Y31_N30
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(11),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(11),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~22_combout\);

-- Location: LCCOMB_X49_Y31_N0
\u0|nios2_gen2_0|cpu|M_dc_st_data[11]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(11),
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[11]~11_combout\);

-- Location: FF_X49_Y31_N1
\u0|nios2_gen2_0|cpu|A_dc_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[11]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(11));

-- Location: LCCOMB_X49_Y31_N18
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(11),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~23_combout\);

-- Location: FF_X52_Y30_N27
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(8));

-- Location: FF_X46_Y32_N3
\u0|nios2_gen2_0|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[13]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(13));

-- Location: LCCOMB_X46_Y32_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: FF_X46_Y32_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X38_Y38_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X38_Y38_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LCCOMB_X38_Y35_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X38_Y35_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X36_Y35_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(13),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~25_combout\);

-- Location: LCCOMB_X37_Y35_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~12_combout\);

-- Location: FF_X36_Y35_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15));

-- Location: FF_X37_Y35_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X45_Y36_N8
\u0|mm_interconnect_0|cmd_mux_001|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(12) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: FF_X45_Y36_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X38_Y36_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(12),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~26_combout\);

-- Location: LCCOMB_X35_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~11_combout\);

-- Location: LCCOMB_X38_Y36_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X38_Y36_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14));

-- Location: FF_X35_Y35_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X50_Y36_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(11) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: FF_X50_Y36_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X38_Y36_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(11),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~27_combout\);

-- Location: LCCOMB_X45_Y35_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X45_Y35_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(10));

-- Location: FF_X49_Y35_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X49_Y35_N20
\u0|mm_interconnect_0|rsp_mux|src_data[10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[10]~19_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[10]~19_combout\);

-- Location: FF_X45_Y39_N13
\u0|timer_0|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(10));

-- Location: LCCOMB_X45_Y39_N12
\u0|timer_0|read_mux_out~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~25_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|timer_0|counter_snapshot\(10) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|timer_0|counter_snapshot\(10),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~25_combout\);

-- Location: FF_X46_Y37_N17
\u0|timer_0|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(10));

-- Location: LCCOMB_X46_Y37_N30
\u0|timer_0|read_mux_out[10]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~24_combout\ = (\u0|timer_0|Equal6~2_combout\ & ((\u0|timer_0|period_l_register\(10)) # ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|period_h_register\(10))))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~3_combout\ 
-- & (\u0|timer_0|period_h_register\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~3_combout\,
	datac => \u0|timer_0|period_h_register\(10),
	datad => \u0|timer_0|period_l_register\(10),
	combout => \u0|timer_0|read_mux_out[10]~24_combout\);

-- Location: LCCOMB_X49_Y37_N10
\u0|timer_0|counter_snapshot[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[26]~feeder_combout\ = \u0|timer_0|internal_counter\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(26),
	combout => \u0|timer_0|counter_snapshot[26]~feeder_combout\);

-- Location: FF_X49_Y37_N11
\u0|timer_0|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[26]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(26));

-- Location: LCCOMB_X49_Y37_N18
\u0|timer_0|read_mux_out[10]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~26_combout\ = (\u0|timer_0|read_mux_out~25_combout\) # ((\u0|timer_0|read_mux_out[10]~24_combout\) # ((\u0|timer_0|Equal6~4_combout\ & \u0|timer_0|counter_snapshot\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~25_combout\,
	datab => \u0|timer_0|read_mux_out[10]~24_combout\,
	datac => \u0|timer_0|Equal6~4_combout\,
	datad => \u0|timer_0|counter_snapshot\(26),
	combout => \u0|timer_0|read_mux_out[10]~26_combout\);

-- Location: FF_X49_Y37_N19
\u0|timer_0|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[10]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(10));

-- Location: LCCOMB_X49_Y37_N26
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\ = \u0|timer_0|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(10),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X49_Y37_N27
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X51_Y36_N18
\u0|jtag_uart_0|ac~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~0_combout\ = (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\) # (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \u0|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X52_Y37_N20
\u0|jtag_uart_0|ien_AF~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AF~0_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|jtag_uart_0|av_waitrequest~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|jtag_uart_0|av_waitrequest~1_combout\,
	combout => \u0|jtag_uart_0|ien_AF~0_combout\);

-- Location: LCCOMB_X51_Y36_N22
\u0|jtag_uart_0|ac~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~1_combout\ = (\u0|jtag_uart_0|ac~0_combout\) # ((\u0|jtag_uart_0|ac~q\ & ((!\u0|jtag_uart_0|ien_AF~0_combout\) # (!\u0|nios2_gen2_0|cpu|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	datab => \u0|jtag_uart_0|ac~0_combout\,
	datac => \u0|jtag_uart_0|ac~q\,
	datad => \u0|jtag_uart_0|ien_AF~0_combout\,
	combout => \u0|jtag_uart_0|ac~1_combout\);

-- Location: FF_X51_Y36_N23
\u0|jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|ac~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ac~q\);

-- Location: FF_X51_Y36_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|ac~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: FF_X50_Y36_N21
\u0|pio_0|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(10));

-- Location: LCCOMB_X51_Y36_N2
\u0|pio_0|readdata[10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(10) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & \u0|pio_0|data_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datad => \u0|pio_0|data_out\(10),
	combout => \u0|pio_0|readdata\(10));

-- Location: FF_X51_Y36_N3
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X51_Y36_N28
\u0|mm_interconnect_0|rsp_mux|src_data[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[10]~20_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(10))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(10),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[10]~20_combout\);

-- Location: LCCOMB_X50_Y35_N26
\u0|mm_interconnect_0|rsp_mux|src_data[10]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[10]~21_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[10]~19_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[10]~20_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[10]~19_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[10]~20_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[10]~21_combout\);

-- Location: FF_X50_Y35_N27
\u0|nios2_gen2_0|cpu|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[10]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(10));

-- Location: LCCOMB_X49_Y31_N4
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(10),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(10),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~20_combout\);

-- Location: LCCOMB_X45_Y29_N10
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(10),
	datac => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~21_combout\);

-- Location: LCCOMB_X52_Y30_N0
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]~feeder_combout\);

-- Location: FF_X52_Y30_N1
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(7));

-- Location: FF_X46_Y30_N17
\u0|nios2_gen2_0|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[31]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(31));

-- Location: LCCOMB_X46_Y32_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: M9K_X53_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y35_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31)) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: FF_X45_Y35_N29
\u0|nios2_gen2_0|cpu|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(31));

-- Location: FF_X45_Y28_N1
\u0|nios2_gen2_0|cpu|A_mem_baddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(1));

-- Location: FF_X45_Y28_N7
\u0|nios2_gen2_0|cpu|A_ctrl_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_ld16~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_ld16~q\);

-- Location: FF_X45_Y28_N13
\u0|nios2_gen2_0|cpu|A_mem_baddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(0));

-- Location: LCCOMB_X45_Y28_N6
\u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld16~q\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(0),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0_combout\);

-- Location: LCCOMB_X45_Y28_N0
\u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdata_d1\(23),
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(7),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(1),
	datad => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~1_combout\);

-- Location: LCCOMB_X45_Y28_N18
\u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdata_d1\(31),
	datab => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_readdata_d1\(15),
	datad => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\);

-- Location: LCCOMB_X43_Y29_N0
\u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(23),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\);

-- Location: FF_X43_Y29_N1
\u0|nios2_gen2_0|cpu|A_slow_inst_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(23));

-- Location: LCCOMB_X34_Y27_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(7),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~38_combout\);

-- Location: LCCOMB_X32_Y27_N0
\u0|nios2_gen2_0|cpu|A_shift_rot_result~37\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(7),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(31),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~37_combout\);

-- Location: LCCOMB_X34_Y27_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(15),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(23),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~36_combout\);

-- Location: LCCOMB_X34_Y27_N2
\u0|nios2_gen2_0|cpu|A_shift_rot_result~39\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~37_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~36_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~39_combout\);

-- Location: FF_X34_Y27_N3
\u0|nios2_gen2_0|cpu|A_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~39_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(23));

-- Location: LCCOMB_X34_Y27_N12
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(23),
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(23),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~34_combout\);

-- Location: LCCOMB_X34_Y27_N0
\u0|nios2_gen2_0|cpu|M_inst_result[23]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(23),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[23]~15_combout\);

-- Location: FF_X34_Y27_N1
\u0|nios2_gen2_0|cpu|A_inst_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[23]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(23));

-- Location: LCCOMB_X34_Y27_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~35\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~34_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(23),
	datad => \u0|nios2_gen2_0|cpu|Add12~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~35_combout\);

-- Location: LCCOMB_X34_Y27_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~35_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~36_combout\);

-- Location: FF_X34_Y27_N27
\u0|nios2_gen2_0|cpu|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~36_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(23));

-- Location: LCCOMB_X34_Y27_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[23]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~36_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[23]~26_combout\);

-- Location: LCCOMB_X34_Y27_N8
\u0|nios2_gen2_0|cpu|D_src1_reg[23]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(23),
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(23),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[23]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[23]~27_combout\);

-- Location: LCCOMB_X38_Y25_N26
\u0|nios2_gen2_0|cpu|D_src1_reg[23]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[23]~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(23),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[23]~28_combout\);

-- Location: FF_X38_Y25_N27
\u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[23]~28_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y27_N12
\u0|nios2_gen2_0|cpu|Add8~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(22),
	combout => \u0|nios2_gen2_0|cpu|Add8~9_combout\);

-- Location: LCCOMB_X40_Y27_N28
\u0|nios2_gen2_0|cpu|Add8~78\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~9_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~77\,
	combout => \u0|nios2_gen2_0|cpu|Add8~78_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~79\);

-- Location: LCCOMB_X40_Y27_N30
\u0|nios2_gen2_0|cpu|Add8~80\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~79\,
	combout => \u0|nios2_gen2_0|cpu|Add8~80_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~81\);

-- Location: LCCOMB_X38_Y25_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[23]~59\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[23]~29_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~58_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~59_combout\);

-- Location: LCCOMB_X42_Y24_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[23]~60\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~80_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~59_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~60_combout\);

-- Location: FF_X42_Y24_N7
\u0|nios2_gen2_0|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[23]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[23]~60_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(23));

-- Location: LCCOMB_X38_Y26_N28
\u0|nios2_gen2_0|cpu|Add8~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(23),
	combout => \u0|nios2_gen2_0|cpu|Add8~8_combout\);

-- Location: LCCOMB_X38_Y28_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[24]~55\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~55_combout\);

-- Location: LCCOMB_X38_Y28_N10
\u0|nios2_gen2_0|cpu|D_src2_reg[24]~56\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~82_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~55_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~56_combout\);

-- Location: FF_X42_Y24_N13
\u0|nios2_gen2_0|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[24]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[24]~56_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(24));

-- Location: LCCOMB_X38_Y26_N12
\u0|nios2_gen2_0|cpu|E_logic_result[24]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(24),
	datac => \u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\);

-- Location: LCCOMB_X38_Y28_N0
\u0|nios2_gen2_0|cpu|E_alu_result[24]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~82_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(24));

-- Location: LCCOMB_X38_Y28_N4
\u0|nios2_gen2_0|cpu|D_src1_reg[24]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(24),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[24]~23_combout\);

-- Location: LCCOMB_X38_Y28_N6
\u0|nios2_gen2_0|cpu|D_src1_reg[24]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[24]~23_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(24),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[24]~24_combout\);

-- Location: LCCOMB_X38_Y28_N16
\u0|nios2_gen2_0|cpu|D_src1_reg[24]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(24),
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[24]~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[24]~25_combout\);

-- Location: FF_X38_Y28_N17
\u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[24]~25_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1_q\);

-- Location: LCCOMB_X40_Y26_N22
\u0|nios2_gen2_0|cpu|E_rot_prestep1[25]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1_q\,
	datac => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[25]~23_combout\);

-- Location: LCCOMB_X39_Y27_N18
\u0|nios2_gen2_0|cpu|M_rot_prestep2[27]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[25]~23_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[27]~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[27]~13_combout\);

-- Location: FF_X39_Y27_N19
\u0|nios2_gen2_0|cpu|M_rot_prestep2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[27]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[23]~30_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(27));

-- Location: LCCOMB_X39_Y26_N24
\u0|nios2_gen2_0|cpu|A_shift_rot_result~84\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(27),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(19),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~84_combout\);

-- Location: LCCOMB_X39_Y26_N26
\u0|nios2_gen2_0|cpu|A_shift_rot_result~85\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(11),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~85_combout\);

-- Location: LCCOMB_X41_Y26_N4
\u0|nios2_gen2_0|cpu|A_shift_rot_result~87\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~86_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~84_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~85_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~87_combout\);

-- Location: FF_X41_Y26_N5
\u0|nios2_gen2_0|cpu|A_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~87_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(11));

-- Location: FF_X44_Y27_N13
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(11));

-- Location: LCCOMB_X46_Y31_N16
\u0|nios2_gen2_0|cpu|A_slow_inst_result[11]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(27),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(11),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[11]~11_combout\);

-- Location: FF_X46_Y31_N17
\u0|nios2_gen2_0|cpu|A_slow_inst_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[11]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(11));

-- Location: LCCOMB_X44_Y27_N12
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~71\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(11),
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(11),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~71_combout\);

-- Location: LCCOMB_X45_Y26_N10
\u0|nios2_gen2_0|cpu|M_inst_result[11]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(11),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[11]~30_combout\);

-- Location: FF_X47_Y26_N17
\u0|nios2_gen2_0|cpu|M_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~30_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(9));

-- Location: LCCOMB_X45_Y26_N26
\u0|nios2_gen2_0|cpu|M_inst_result[11]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(9),
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[11]~31_combout\);

-- Location: FF_X45_Y26_N27
\u0|nios2_gen2_0|cpu|A_inst_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[11]~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(11));

-- Location: LCCOMB_X45_Y26_N20
\u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[11]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(11),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(27),
	combout => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[11]~5_combout\);

-- Location: LCCOMB_X45_Y26_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~72\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(11),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~71_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[11]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~72_combout\);

-- Location: LCCOMB_X39_Y24_N10
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~73\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~72_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~73_combout\);

-- Location: LCCOMB_X39_Y24_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[11]~95\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~73_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[11]~95_combout\);

-- Location: FF_X39_Y24_N13
\u0|nios2_gen2_0|cpu|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~73_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(11));

-- Location: LCCOMB_X39_Y24_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[11]~96\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(11),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[11]~95_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(11),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[11]~96_combout\);

-- Location: LCCOMB_X40_Y23_N2
\u0|nios2_gen2_0|cpu|E_src2[11]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(11),
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[11]~96_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[11]~17_combout\);

-- Location: FF_X40_Y23_N3
\u0|nios2_gen2_0|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[11]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(11));

-- Location: FF_X43_Y27_N25
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(15));

-- Location: LCCOMB_X46_Y31_N24
\u0|nios2_gen2_0|cpu|A_slow_inst_result[15]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(31),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(15),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[15]~15_combout\);

-- Location: FF_X46_Y31_N25
\u0|nios2_gen2_0|cpu|A_slow_inst_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[15]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(15));

-- Location: LCCOMB_X43_Y27_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~58\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(15),
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(15),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~58_combout\);

-- Location: LCCOMB_X34_Y26_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~69\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(15),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(7),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~69_combout\);

-- Location: LCCOMB_X34_Y27_N24
\u0|nios2_gen2_0|cpu|A_shift_rot_result~68\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(23),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(31),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~68_combout\);

-- Location: LCCOMB_X35_Y26_N24
\u0|nios2_gen2_0|cpu|A_shift_rot_result~70\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_mask\(7),
	datad => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~70_combout\);

-- Location: LCCOMB_X34_Y26_N22
\u0|nios2_gen2_0|cpu|A_shift_rot_result~71\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~69_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~68_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~70_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~71_combout\);

-- Location: FF_X34_Y26_N23
\u0|nios2_gen2_0|cpu|A_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~71_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(15));

-- Location: LCCOMB_X43_Y27_N4
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~59\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[15]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~58_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(15),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~59_combout\);

-- Location: LCCOMB_X44_Y26_N10
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~61\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~59_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~61_combout\);

-- Location: FF_X44_Y26_N29
\u0|nios2_gen2_0|cpu|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~61_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(15));

-- Location: LCCOMB_X44_Y26_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[15]~87\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~61_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[15]~87_combout\);

-- Location: LCCOMB_X44_Y26_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[15]~88\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(15),
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(15),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[15]~87_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[15]~88_combout\);

-- Location: LCCOMB_X43_Y26_N24
\u0|nios2_gen2_0|cpu|E_src2[15]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(15),
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[15]~88_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[15]~21_combout\);

-- Location: FF_X43_Y26_N25
\u0|nios2_gen2_0|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[15]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(15));

-- Location: LCCOMB_X38_Y26_N14
\u0|nios2_gen2_0|cpu|E_logic_result[15]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(15),
	datad => \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[15]~21_combout\);

-- Location: LCCOMB_X40_Y24_N6
\u0|nios2_gen2_0|cpu|E_alu_result[15]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_extra_pc\(13),
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[15]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[15]~3_combout\);

-- Location: LCCOMB_X43_Y26_N12
\u0|nios2_gen2_0|cpu|E_alu_result[15]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result[15]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add8~64_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(15));

-- Location: LCCOMB_X44_Y26_N24
\u0|nios2_gen2_0|cpu|D_src1_reg[15]~50\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~61_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[15]~50_combout\);

-- Location: LCCOMB_X44_Y26_N18
\u0|nios2_gen2_0|cpu|D_src1_reg[15]~51\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(15),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(15),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[15]~50_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[15]~51_combout\);

-- Location: LCCOMB_X43_Y26_N16
\u0|nios2_gen2_0|cpu|D_src1_reg[15]~52\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(15),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[15]~51_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[15]~52_combout\);

-- Location: FF_X42_Y27_N7
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(6));

-- Location: LCCOMB_X42_Y27_N6
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~87\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(6),
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(6),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~87_combout\);

-- Location: LCCOMB_X44_Y26_N12
\u0|nios2_gen2_0|cpu|M_inst_result[14]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(14),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[14]~24_combout\);

-- Location: LCCOMB_X45_Y26_N8
\u0|nios2_gen2_0|cpu|M_inst_result[14]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[14]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(12),
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[14]~25_combout\);

-- Location: FF_X45_Y26_N9
\u0|nios2_gen2_0|cpu|A_inst_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[14]~25_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(14));

-- Location: LCCOMB_X42_Y29_N2
\u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[14]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(30),
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(14),
	datad => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	combout => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[14]~2_combout\);

-- Location: LCCOMB_X42_Y27_N26
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~88\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~87_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[14]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(22),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~88_combout\);

-- Location: LCCOMB_X34_Y26_N30
\u0|nios2_gen2_0|cpu|A_shift_rot_result~105\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(30),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(6),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~105_combout\);

-- Location: LCCOMB_X36_Y25_N24
\u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0_combout\);

-- Location: FF_X36_Y25_N25
\u0|nios2_gen2_0|cpu|M_rot_sel_fill0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\);

-- Location: LCCOMB_X36_Y25_N18
\u0|nios2_gen2_0|cpu|E_rot_pass0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_rot~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_pass0~0_combout\);

-- Location: FF_X36_Y25_N19
\u0|nios2_gen2_0|cpu|M_rot_pass0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_pass0~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\);

-- Location: LCCOMB_X35_Y26_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~106\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(6),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~106_combout\);

-- Location: LCCOMB_X34_Y26_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~104\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(22),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(14),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~104_combout\);

-- Location: LCCOMB_X34_Y26_N18
\u0|nios2_gen2_0|cpu|A_shift_rot_result~107\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~105_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~106_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~104_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~107_combout\);

-- Location: FF_X34_Y26_N19
\u0|nios2_gen2_0|cpu|A_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~107_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(6));

-- Location: LCCOMB_X46_Y33_N26
\u0|nios2_gen2_0|cpu|A_slow_inst_result[6]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(22),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(6),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[6]~6_combout\);

-- Location: LCCOMB_X46_Y31_N10
\u0|nios2_gen2_0|cpu|A_slow_inst_result[14]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(30),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(14),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[14]~14_combout\);

-- Location: FF_X46_Y33_N27
\u0|nios2_gen2_0|cpu|A_slow_inst_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[6]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_inst_result[14]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(6));

-- Location: LCCOMB_X42_Y27_N20
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~89\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(6),
	datab => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(6),
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~89_combout\);

-- Location: LCCOMB_X42_Y27_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~90\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~88_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~89_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~90_combout\);

-- Location: LCCOMB_X39_Y24_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[10]~98\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[10]~97_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(10),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[10]~98_combout\);

-- Location: LCCOMB_X43_Y24_N8
\u0|nios2_gen2_0|cpu|E_src2[10]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[10]~98_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(10),
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[10]~14_combout\);

-- Location: FF_X43_Y24_N9
\u0|nios2_gen2_0|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[10]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(10));

-- Location: LCCOMB_X44_Y25_N24
\u0|nios2_gen2_0|cpu|E_logic_result[10]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(10),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[10]~14_combout\);

-- Location: LCCOMB_X44_Y25_N20
\u0|nios2_gen2_0|cpu|E_alu_result[10]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_extra_pc\(8),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[10]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[10]~8_combout\);

-- Location: LCCOMB_X41_Y28_N6
\u0|nios2_gen2_0|cpu|E_alu_result[10]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_result[10]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(10));

-- Location: LCCOMB_X43_Y24_N16
\u0|nios2_gen2_0|cpu|D_src2_reg[10]~118\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(10),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[10]~98_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[10]~118_combout\);

-- Location: FF_X43_Y24_N17
\u0|nios2_gen2_0|cpu|E_src2_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[10]~118_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(10));

-- Location: LCCOMB_X45_Y29_N4
\u0|nios2_gen2_0|cpu|E_st_data[10]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(2),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(10),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[10]~2_combout\);

-- Location: FF_X45_Y29_N5
\u0|nios2_gen2_0|cpu|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[10]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(10));

-- Location: FF_X49_Y31_N5
\u0|nios2_gen2_0|cpu|A_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(10));

-- Location: LCCOMB_X49_Y30_N2
\u0|nios2_gen2_0|cpu|d_writedata[10]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_st_data\(10),
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(10),
	datad => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[10]~10_combout\);

-- Location: FF_X49_Y30_N3
\u0|nios2_gen2_0|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[10]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(10));

-- Location: LCCOMB_X50_Y36_N26
\u0|mm_interconnect_0|cmd_mux_001|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(10) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: FF_X50_Y36_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X38_Y36_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(10),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~28_combout\);

-- Location: LCCOMB_X49_Y35_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X49_Y35_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(9));

-- Location: FF_X49_Y35_N3
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X49_Y35_N2
\u0|mm_interconnect_0|rsp_mux|src_data[9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~22_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~22_combout\);

-- Location: FF_X45_Y39_N7
\u0|timer_0|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(9));

-- Location: LCCOMB_X45_Y39_N6
\u0|timer_0|read_mux_out~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~28_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|timer_0|counter_snapshot\(9) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|timer_0|counter_snapshot\(9),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~28_combout\);

-- Location: LCCOMB_X49_Y37_N28
\u0|timer_0|counter_snapshot[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[25]~6_combout\ = !\u0|timer_0|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(25),
	combout => \u0|timer_0|counter_snapshot[25]~6_combout\);

-- Location: FF_X49_Y37_N29
\u0|timer_0|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[25]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(25));

-- Location: FF_X49_Y39_N17
\u0|timer_0|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(9));

-- Location: LCCOMB_X49_Y39_N16
\u0|timer_0|read_mux_out[9]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~27_combout\ = (\u0|timer_0|Equal6~3_combout\ & (((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|period_l_register\(9))) # (!\u0|timer_0|period_h_register\(9)))) # (!\u0|timer_0|Equal6~3_combout\ & (\u0|timer_0|Equal6~2_combout\ & 
-- (\u0|timer_0|period_l_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_l_register\(9),
	datad => \u0|timer_0|period_h_register\(9),
	combout => \u0|timer_0|read_mux_out[9]~27_combout\);

-- Location: LCCOMB_X49_Y37_N12
\u0|timer_0|read_mux_out[9]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~29_combout\ = (\u0|timer_0|read_mux_out~28_combout\) # ((\u0|timer_0|read_mux_out[9]~27_combout\) # ((\u0|timer_0|counter_snapshot\(25) & \u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~28_combout\,
	datab => \u0|timer_0|counter_snapshot\(25),
	datac => \u0|timer_0|Equal6~4_combout\,
	datad => \u0|timer_0|read_mux_out[9]~27_combout\,
	combout => \u0|timer_0|read_mux_out[9]~29_combout\);

-- Location: FF_X49_Y37_N13
\u0|timer_0|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[9]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(9));

-- Location: LCCOMB_X49_Y37_N20
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder_combout\ = \u0|timer_0|readdata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(9),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder_combout\);

-- Location: FF_X49_Y37_N21
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X51_Y38_N10
\u0|jtag_uart_0|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~0_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X51_Y38_N8
\u0|jtag_uart_0|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~1_combout\ = (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \u0|jtag_uart_0|LessThan0~0_combout\,
	combout => \u0|jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X51_Y38_N9
\u0|jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|LessThan0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AE~q\);

-- Location: LCCOMB_X51_Y36_N14
\u0|jtag_uart_0|ien_AE~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AE~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|jtag_uart_0|ien_AE~feeder_combout\);

-- Location: FF_X51_Y36_N15
\u0|jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|ien_AE~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X51_Y36_N12
\u0|jtag_uart_0|av_readdata[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata\(9) = (\u0|jtag_uart_0|fifo_AE~q\ & \u0|jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_AE~q\,
	datac => \u0|jtag_uart_0|ien_AE~q\,
	combout => \u0|jtag_uart_0|av_readdata\(9));

-- Location: FF_X51_Y36_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: FF_X50_Y36_N19
\u0|pio_0|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(9));

-- Location: LCCOMB_X50_Y36_N28
\u0|pio_0|readdata[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(9) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & \u0|pio_0|data_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|pio_0|data_out\(9),
	combout => \u0|pio_0|readdata\(9));

-- Location: FF_X50_Y36_N29
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X51_Y36_N8
\u0|mm_interconnect_0|rsp_mux|src_data[9]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~23_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(9),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~23_combout\);

-- Location: LCCOMB_X49_Y36_N16
\u0|mm_interconnect_0|rsp_mux|src_data[9]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~24_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[9]~22_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[9]~23_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[9]~22_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[9]~23_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~24_combout\);

-- Location: FF_X49_Y36_N17
\u0|nios2_gen2_0|cpu|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[9]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(9));

-- Location: LCCOMB_X49_Y31_N10
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(9),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(9),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~18_combout\);

-- Location: LCCOMB_X49_Y31_N22
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(9),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~19_combout\);

-- Location: FF_X51_Y30_N25
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(6));

-- Location: FF_X50_Y34_N1
\u0|nios2_gen2_0|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[8]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(8));

-- Location: LCCOMB_X50_Y36_N0
\u0|pio_0|data_out[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[8]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	combout => \u0|pio_0|data_out[8]~feeder_combout\);

-- Location: FF_X50_Y36_N1
\u0|pio_0|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|data_out[8]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(8));

-- Location: LCCOMB_X50_Y36_N8
\u0|pio_0|readdata[8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(8) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & \u0|pio_0|data_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|pio_0|data_out\(8),
	combout => \u0|pio_0|readdata\(8));

-- Location: FF_X50_Y36_N9
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8));

-- Location: FF_X51_Y35_N25
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[8]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X47_Y35_N10
\u0|mm_interconnect_0|rsp_mux|src_data[8]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~4_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(8),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~4_combout\);

-- Location: FF_X49_Y39_N11
\u0|timer_0|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(8));

-- Location: FF_X49_Y39_N7
\u0|timer_0|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(8));

-- Location: LCCOMB_X49_Y39_N10
\u0|timer_0|read_mux_out[8]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~3_combout\ = (\u0|timer_0|Equal6~3_combout\ & ((\u0|timer_0|period_h_register\(8)) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|period_l_register\(8))))) # (!\u0|timer_0|Equal6~3_combout\ & (\u0|timer_0|Equal6~2_combout\ & 
-- ((\u0|timer_0|period_l_register\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_h_register\(8),
	datad => \u0|timer_0|period_l_register\(8),
	combout => \u0|timer_0|read_mux_out[8]~3_combout\);

-- Location: FF_X45_Y39_N19
\u0|timer_0|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(8));

-- Location: LCCOMB_X45_Y39_N18
\u0|timer_0|read_mux_out~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~4_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|timer_0|counter_snapshot\(8) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|timer_0|counter_snapshot\(8),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~4_combout\);

-- Location: FF_X45_Y39_N29
\u0|timer_0|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(24));

-- Location: LCCOMB_X45_Y39_N10
\u0|timer_0|read_mux_out[8]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~5_combout\ = (\u0|timer_0|read_mux_out[8]~3_combout\) # ((\u0|timer_0|read_mux_out~4_combout\) # ((\u0|timer_0|counter_snapshot\(24) & \u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[8]~3_combout\,
	datab => \u0|timer_0|read_mux_out~4_combout\,
	datac => \u0|timer_0|counter_snapshot\(24),
	datad => \u0|timer_0|Equal6~4_combout\,
	combout => \u0|timer_0|read_mux_out[8]~5_combout\);

-- Location: FF_X45_Y39_N11
\u0|timer_0|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[8]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(8));

-- Location: FF_X47_Y35_N5
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X50_Y34_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: M9K_X73_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y35_N16
\u0|mm_interconnect_0|rsp_mux|src_data[8]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~3_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~3_combout\);

-- Location: LCCOMB_X47_Y35_N20
\u0|mm_interconnect_0|rsp_mux|src_data[8]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[8]~4_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[8]~3_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[8]~4_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[8]~3_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\);

-- Location: FF_X47_Y35_N21
\u0|nios2_gen2_0|cpu|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(8));

-- Location: LCCOMB_X49_Y31_N24
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(8),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(8),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~16_combout\);

-- Location: LCCOMB_X49_Y31_N26
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(8),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~17_combout\);

-- Location: LCCOMB_X49_Y27_N18
\u0|nios2_gen2_0|cpu|M_inst_result[15]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(15),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[15]~22_combout\);

-- Location: LCCOMB_X49_Y27_N4
\u0|nios2_gen2_0|cpu|M_inst_result[15]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(13),
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_inst_result[15]~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[15]~23_combout\);

-- Location: FF_X49_Y27_N5
\u0|nios2_gen2_0|cpu|A_inst_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[15]~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(15));

-- Location: LCCOMB_X43_Y27_N26
\u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[15]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(15),
	datac => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(31),
	combout => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[15]~1_combout\);

-- Location: FF_X45_Y27_N5
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(7));

-- Location: LCCOMB_X45_Y24_N10
\u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(7),
	combout => \u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder_combout\);

-- Location: FF_X45_Y24_N11
\u0|nios2_gen2_0|cpu|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(7));

-- Location: LCCOMB_X45_Y28_N12
\u0|nios2_gen2_0|cpu|M_inst_result[7]~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(7),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[7]~36_combout\);

-- Location: FF_X47_Y26_N9
\u0|nios2_gen2_0|cpu|M_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~22_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(5));

-- Location: LCCOMB_X49_Y28_N20
\u0|nios2_gen2_0|cpu|M_inst_result[7]~37\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[7]~36_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(5),
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[7]~37_combout\);

-- Location: FF_X49_Y28_N21
\u0|nios2_gen2_0|cpu|A_inst_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[7]~37_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(7));

-- Location: LCCOMB_X45_Y27_N6
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~83\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(23),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(7),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~83_combout\);

-- Location: LCCOMB_X45_Y27_N4
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~84\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[15]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(7),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~83_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~84_combout\);

-- Location: LCCOMB_X46_Y33_N16
\u0|nios2_gen2_0|cpu|A_slow_inst_result[7]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(23),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(7),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[7]~7_combout\);

-- Location: FF_X46_Y33_N17
\u0|nios2_gen2_0|cpu|A_slow_inst_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[7]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_inst_result[15]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(7));

-- Location: LCCOMB_X32_Y27_N26
\u0|nios2_gen2_0|cpu|A_shift_rot_result~101\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(7),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(31),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~101_combout\);

-- Location: LCCOMB_X34_Y27_N18
\u0|nios2_gen2_0|cpu|A_shift_rot_result~100\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(15),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(23),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~100_combout\);

-- Location: LCCOMB_X35_Y26_N0
\u0|nios2_gen2_0|cpu|A_shift_rot_result~102\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_mask\(7),
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~102_combout\);

-- Location: LCCOMB_X32_Y27_N28
\u0|nios2_gen2_0|cpu|A_shift_rot_result~103\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~101_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~100_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~102_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~103_combout\);

-- Location: FF_X32_Y27_N29
\u0|nios2_gen2_0|cpu|A_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~103_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(7));

-- Location: LCCOMB_X32_Y27_N6
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~85\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(7),
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(7),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~85_combout\);

-- Location: LCCOMB_X34_Y25_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~86\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~84_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~85_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~86_combout\);

-- Location: FF_X34_Y25_N3
\u0|nios2_gen2_0|cpu|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~86_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(7));

-- Location: LCCOMB_X34_Y25_N14
\u0|nios2_gen2_0|cpu|D_src1_reg[7]~74\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~86_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[7]~74_combout\);

-- Location: LCCOMB_X34_Y25_N8
\u0|nios2_gen2_0|cpu|D_src1_reg[7]~75\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(7),
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(7),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[7]~74_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[7]~75_combout\);

-- Location: LCCOMB_X43_Y24_N18
\u0|nios2_gen2_0|cpu|D_src1_reg[7]~76\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(7),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[7]~75_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[7]~76_combout\);

-- Location: FF_X47_Y27_N21
\u0|nios2_gen2_0|cpu|A_mul_s1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mul_s1[10]~36_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_s1\(10));

-- Location: LCCOMB_X42_Y23_N10
\u0|nios2_gen2_0|cpu|M_inst_result[26]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(26),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(26),
	datad => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[26]~13_combout\);

-- Location: FF_X42_Y23_N11
\u0|nios2_gen2_0|cpu|A_inst_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[26]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(26));

-- Location: LCCOMB_X43_Y29_N18
\u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|d_readdata_d1\(26),
	datad => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\);

-- Location: FF_X43_Y29_N19
\u0|nios2_gen2_0|cpu|A_slow_inst_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(26));

-- Location: FF_X37_Y27_N3
\u0|nios2_gen2_0|cpu|M_rot_prestep2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[26]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[22]~26_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(26));

-- Location: FF_X37_Y27_N17
\u0|nios2_gen2_0|cpu|M_rot_prestep2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[18]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[14]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(18));

-- Location: LCCOMB_X35_Y27_N26
\u0|nios2_gen2_0|cpu|A_shift_rot_result~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(26),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(18),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~24_combout\);

-- Location: FF_X37_Y27_N7
\u0|nios2_gen2_0|cpu|M_rot_prestep2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[10]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[6]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(10));

-- Location: LCCOMB_X37_Y27_N28
\u0|nios2_gen2_0|cpu|M_rot_prestep2[2]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[0]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[2]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[2]~8_combout\);

-- Location: FF_X37_Y27_N29
\u0|nios2_gen2_0|cpu|M_rot_prestep2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[2]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[30]~25_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(2));

-- Location: LCCOMB_X35_Y27_N20
\u0|nios2_gen2_0|cpu|A_shift_rot_result~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(10),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(2),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~25_combout\);

-- Location: LCCOMB_X35_Y27_N22
\u0|nios2_gen2_0|cpu|A_shift_rot_result~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_mask\(2),
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~26_combout\);

-- Location: LCCOMB_X35_Y27_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~25_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~27_combout\);

-- Location: FF_X35_Y27_N17
\u0|nios2_gen2_0|cpu|A_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(26));

-- Location: LCCOMB_X42_Y23_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(26),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(26),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~25_combout\);

-- Location: LCCOMB_X42_Y23_N4
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add12~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(26),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~26_combout\);

-- Location: LCCOMB_X42_Y23_N22
\u0|nios2_gen2_0|cpu|D_src2_reg[26]~43\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~43_combout\);

-- Location: LCCOMB_X42_Y23_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[26]~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(26),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~44_combout\);

-- Location: LCCOMB_X42_Y23_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[26]~45\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~43_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~44_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(26),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~45_combout\);

-- Location: LCCOMB_X42_Y23_N14
\u0|nios2_gen2_0|cpu|D_src2_reg[26]~131\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~45_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(26),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~131_combout\);

-- Location: FF_X42_Y23_N15
\u0|nios2_gen2_0|cpu|E_src2_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~131_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(26));

-- Location: LCCOMB_X45_Y29_N0
\u0|nios2_gen2_0|cpu|E_st_data[26]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(26),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(10),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[26]~13_combout\);

-- Location: FF_X45_Y29_N1
\u0|nios2_gen2_0|cpu|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[26]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(26));

-- Location: FF_X47_Y30_N19
\u0|nios2_gen2_0|cpu|A_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(26));

-- Location: LCCOMB_X49_Y30_N28
\u0|nios2_gen2_0|cpu|d_writedata[26]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_st_data\(26),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(26),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[26]~21_combout\);

-- Location: FF_X49_Y30_N29
\u0|nios2_gen2_0|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[26]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(26));

-- Location: LCCOMB_X49_Y30_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: M9K_X73_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X40_Y34_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X40_Y34_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(26));

-- Location: FF_X40_Y34_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X47_Y31_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: FF_X47_Y31_N27
\u0|nios2_gen2_0|cpu|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(26));

-- Location: LCCOMB_X46_Y31_N26
\u0|nios2_gen2_0|cpu|A_slow_inst_result[10]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(26),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(10),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[10]~10_combout\);

-- Location: FF_X45_Y30_N17
\u0|nios2_gen2_0|cpu|A_slow_inst_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[2]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_inst_result[10]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(2));

-- Location: LCCOMB_X35_Y27_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~122\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_mask\(2),
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~122_combout\);

-- Location: LCCOMB_X35_Y27_N18
\u0|nios2_gen2_0|cpu|A_shift_rot_result~120\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(10),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(18),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~120_combout\);

-- Location: LCCOMB_X35_Y27_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~121\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(26),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(2),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~121_combout\);

-- Location: LCCOMB_X35_Y27_N28
\u0|nios2_gen2_0|cpu|A_shift_rot_result~123\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~122_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~120_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~121_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~123_combout\);

-- Location: FF_X35_Y27_N29
\u0|nios2_gen2_0|cpu|A_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~123_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(2));

-- Location: LCCOMB_X35_Y27_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~105\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(2),
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(2),
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~105_combout\);

-- Location: LCCOMB_X38_Y23_N16
\u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~feeder_combout\);

-- Location: FF_X38_Y23_N17
\u0|nios2_gen2_0|cpu|M_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(8));

-- Location: LCCOMB_X45_Y26_N4
\u0|nios2_gen2_0|cpu|M_inst_result[10]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(10),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[10]~32_combout\);

-- Location: LCCOMB_X45_Y26_N24
\u0|nios2_gen2_0|cpu|M_inst_result[10]~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(8),
	datac => \u0|nios2_gen2_0|cpu|M_inst_result[10]~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[10]~33_combout\);

-- Location: FF_X45_Y26_N25
\u0|nios2_gen2_0|cpu|A_inst_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[10]~33_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(10));

-- Location: LCCOMB_X43_Y27_N18
\u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[10]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(10),
	datac => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(26),
	combout => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[10]~6_combout\);

-- Location: FF_X45_Y27_N19
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(2));

-- Location: LCCOMB_X50_Y23_N12
\u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_pc\(0),
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~42_combout\);

-- Location: FF_X50_Y23_N13
\u0|nios2_gen2_0|cpu|M_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(0));

-- Location: LCCOMB_X49_Y28_N24
\u0|nios2_gen2_0|cpu|A_inst_result[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg~q\,
	datab => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|A_inst_result[2]~0_combout\);

-- Location: FF_X41_Y25_N13
\u0|nios2_gen2_0|cpu|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(2));

-- Location: LCCOMB_X46_Y24_N6
\u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15~q\,
	datac => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0_combout\);

-- Location: FF_X46_Y24_N7
\u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15~q\);

-- Location: LCCOMB_X46_Y24_N2
\u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15~q\,
	combout => \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0_combout\);

-- Location: FF_X46_Y24_N3
\u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15~q\);

-- Location: LCCOMB_X42_Y35_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X42_Y35_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X42_Y35_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X43_Y32_N24
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_debug_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~1_combout\);

-- Location: FF_X43_Y32_N25
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X43_Y32_N26
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datab => \u0|nios2_gen2_0|cpu|A_exc_allowed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datad => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X46_Y24_N0
\u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0_combout\);

-- Location: FF_X46_Y24_N1
\u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5~q\);

-- Location: LCCOMB_X46_Y24_N18
\u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15~q\,
	datab => \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15~q\,
	datad => \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5~q\,
	combout => \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~1_combout\);

-- Location: LCCOMB_X46_Y28_N16
\u0|nios2_gen2_0|cpu|A_exc_active_no_break\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datac => \u0|nios2_gen2_0|cpu|A_exc_allowed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	combout => \u0|nios2_gen2_0|cpu|A_exc_active_no_break~combout\);

-- Location: FF_X46_Y24_N19
\u0|nios2_gen2_0|cpu|W_exception_reg_cause[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_exc_active_no_break~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_exception_reg_cause\(0));

-- Location: LCCOMB_X50_Y28_N28
\u0|nios2_gen2_0|cpu|E_iw[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|E_iw[6]~feeder_combout\);

-- Location: FF_X50_Y28_N29
\u0|nios2_gen2_0|cpu|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_iw[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(6));

-- Location: FF_X50_Y28_N31
\u0|nios2_gen2_0|cpu|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(7));

-- Location: FF_X50_Y28_N9
\u0|nios2_gen2_0|cpu|E_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(9));

-- Location: FF_X50_Y28_N17
\u0|nios2_gen2_0|cpu|E_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(10));

-- Location: FF_X50_Y28_N1
\u0|nios2_gen2_0|cpu|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(8));

-- Location: LCCOMB_X50_Y28_N16
\u0|nios2_gen2_0|cpu|Equal348~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_iw\(10),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|Equal348~0_combout\);

-- Location: LCCOMB_X50_Y28_N8
\u0|nios2_gen2_0|cpu|Equal348~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(9),
	datad => \u0|nios2_gen2_0|cpu|Equal348~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal348~1_combout\);

-- Location: LCCOMB_X46_Y26_N6
\u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|W_exception_reg_cause\(0),
	datad => \u0|nios2_gen2_0|cpu|Equal348~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~3_combout\);

-- Location: FF_X46_Y26_N7
\u0|nios2_gen2_0|cpu|M_control_reg_rddata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(2));

-- Location: LCCOMB_X46_Y26_N12
\u0|nios2_gen2_0|cpu|M_inst_result[2]~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result[2]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(2),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[2]~46_combout\);

-- Location: LCCOMB_X46_Y26_N16
\u0|nios2_gen2_0|cpu|M_inst_result[2]~47\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(0),
	datab => \u0|nios2_gen2_0|cpu|A_inst_result[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \u0|nios2_gen2_0|cpu|M_inst_result[2]~46_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[2]~47_combout\);

-- Location: FF_X46_Y26_N17
\u0|nios2_gen2_0|cpu|A_inst_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[2]~47_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(2));

-- Location: LCCOMB_X45_Y27_N20
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~103\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(2),
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(18),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~103_combout\);

-- Location: LCCOMB_X45_Y27_N18
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~104\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[10]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(2),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~103_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~104_combout\);

-- Location: LCCOMB_X35_Y27_N8
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~106\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~105_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~104_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~106_combout\);

-- Location: LCCOMB_X42_Y27_N4
\u0|nios2_gen2_0|cpu|D_src1_reg[6]~77\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~90_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[6]~77_combout\);

-- Location: FF_X42_Y27_N17
\u0|nios2_gen2_0|cpu|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~90_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(6));

-- Location: LCCOMB_X42_Y27_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[6]~78\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[6]~77_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(6),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[6]~78_combout\);

-- Location: LCCOMB_X43_Y24_N28
\u0|nios2_gen2_0|cpu|D_src1_reg[6]~79\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[6]~78_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[6]~79_combout\);

-- Location: FF_X43_Y24_N29
\u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[6]~79_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2_q\);

-- Location: LCCOMB_X39_Y28_N10
\u0|nios2_gen2_0|cpu|E_rot_prestep1[6]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|Add10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_prestep1[6]~9_combout\);

-- Location: LCCOMB_X37_Y27_N12
\u0|nios2_gen2_0|cpu|M_rot_prestep2[6]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add10~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_rot_prestep1[4]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_rot_prestep1[6]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_rot_prestep2[6]~24_combout\);

-- Location: FF_X37_Y27_N13
\u0|nios2_gen2_0|cpu|M_rot_prestep2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_rot_prestep2[6]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_rot_prestep2[2]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|Add10~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(6));

-- Location: LCCOMB_X34_Y26_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~73\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(6),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(14),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~73_combout\);

-- Location: LCCOMB_X34_Y26_N0
\u0|nios2_gen2_0|cpu|A_shift_rot_result~72\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(30),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(22),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~72_combout\);

-- Location: LCCOMB_X35_Y26_N2
\u0|nios2_gen2_0|cpu|A_shift_rot_result~74\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(6),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~74_combout\);

-- Location: LCCOMB_X34_Y26_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~75\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~73_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~72_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~74_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~75_combout\);

-- Location: FF_X34_Y26_N9
\u0|nios2_gen2_0|cpu|A_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~75_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(14));

-- Location: FF_X46_Y31_N11
\u0|nios2_gen2_0|cpu|A_slow_inst_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[14]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(14));

-- Location: FF_X42_Y29_N17
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(14));

-- Location: LCCOMB_X42_Y29_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~62\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(14),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(14),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~62_combout\);

-- Location: LCCOMB_X42_Y29_N28
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~63\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(14),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~62_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[14]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~63_combout\);

-- Location: LCCOMB_X44_Y26_N20
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~63_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64_combout\);

-- Location: FF_X44_Y26_N23
\u0|nios2_gen2_0|cpu|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(14));

-- Location: LCCOMB_X44_Y26_N26
\u0|nios2_gen2_0|cpu|D_src1_reg[14]~53\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(14),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[14]~53_combout\);

-- Location: LCCOMB_X42_Y26_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[14]~54\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(14),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[14]~53_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[14]~54_combout\);

-- Location: LCCOMB_X42_Y26_N24
\u0|nios2_gen2_0|cpu|D_src1_reg[14]~55\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[14]~54_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(14),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[14]~55_combout\);

-- Location: LCCOMB_X42_Y26_N8
\u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[14]~55_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2feeder_combout\);

-- Location: FF_X42_Y26_N9
\u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2_q\);

-- Location: LCCOMB_X46_Y26_N28
\u0|nios2_gen2_0|cpu|M_target_pcb[14]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[14]~feeder_combout\);

-- Location: FF_X46_Y26_N29
\u0|nios2_gen2_0|cpu|M_target_pcb[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[14]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(14));

-- Location: LCCOMB_X46_Y26_N2
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(12),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	datad => \u0|nios2_gen2_0|cpu|M_target_pcb\(14),
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]~10_combout\);

-- Location: FF_X47_Y26_N1
\u0|nios2_gen2_0|cpu|M_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_pc\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(12));

-- Location: FF_X46_Y26_N3
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(12));

-- Location: LCCOMB_X50_Y26_N2
\u0|nios2_gen2_0|cpu|F_pc_nxt[12]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datad => \u0|nios2_gen2_0|cpu|D_pc\(12),
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~12_combout\);

-- Location: LCCOMB_X51_Y26_N12
\u0|nios2_gen2_0|cpu|F_pc_nxt[12]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~13_combout\);

-- Location: LCCOMB_X52_Y25_N22
\u0|nios2_gen2_0|cpu|F_pc_nxt[12]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~14_combout\);

-- Location: FF_X45_Y26_N15
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(12));

-- Location: LCCOMB_X52_Y26_N8
\u0|nios2_gen2_0|cpu|F_pc_nxt[12]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(12),
	datab => \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(12),
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~15_combout\);

-- Location: FF_X52_Y26_N9
\u0|nios2_gen2_0|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(12));

-- Location: LCCOMB_X52_Y26_N14
\u0|nios2_gen2_0|cpu|D_pc[12]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_pc\(12),
	combout => \u0|nios2_gen2_0|cpu|D_pc[12]~feeder_combout\);

-- Location: FF_X52_Y26_N15
\u0|nios2_gen2_0|cpu|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_pc[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(12));

-- Location: FF_X52_Y26_N11
\u0|nios2_gen2_0|cpu|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_tag\(2));

-- Location: FF_X40_Y27_N13
\u0|nios2_gen2_0|cpu|M_mem_baddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~62_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(14));

-- Location: FF_X39_Y29_N27
\u0|nios2_gen2_0|cpu|A_mem_baddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(14));

-- Location: LCCOMB_X39_Y30_N24
\u0|nios2_gen2_0|cpu|d_address_tag_field[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(14),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(14),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_tag_field[3]~2_combout\);

-- Location: FF_X39_Y29_N25
\u0|nios2_gen2_0|cpu|A_mem_baddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(11));

-- Location: LCCOMB_X40_Y28_N2
\u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(5),
	datab => \u0|nios2_gen2_0|cpu|Add8~44_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X41_Y29_N0
\u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~46_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(6),
	combout => \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1_combout\);

-- Location: LCCOMB_X40_Y28_N4
\u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(7),
	datac => \u0|nios2_gen2_0|cpu|Add8~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2_combout\);

-- Location: LCCOMB_X41_Y29_N14
\u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~50_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(8),
	datac => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3_combout\);

-- Location: LCCOMB_X41_Y28_N0
\u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(9),
	datac => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datad => \u0|nios2_gen2_0|cpu|Add8~52_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4_combout\);

-- Location: LCCOMB_X41_Y28_N10
\u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(10),
	datab => \u0|nios2_gen2_0|cpu|Add8~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5_combout\);

-- Location: FF_X40_Y27_N15
\u0|nios2_gen2_0|cpu|M_mem_baddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~64_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(15));

-- Location: FF_X39_Y29_N3
\u0|nios2_gen2_0|cpu|A_mem_baddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(15));

-- Location: FF_X40_Y27_N17
\u0|nios2_gen2_0|cpu|M_mem_baddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~66_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(16));

-- Location: LCCOMB_X39_Y29_N22
\u0|nios2_gen2_0|cpu|A_mem_baddr[16]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(16),
	combout => \u0|nios2_gen2_0|cpu|A_mem_baddr[16]~feeder_combout\);

-- Location: FF_X39_Y29_N23
\u0|nios2_gen2_0|cpu|A_mem_baddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mem_baddr[16]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(16));

-- Location: LCCOMB_X40_Y29_N20
\u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[6]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_en_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[6]~0_combout\);

-- Location: LCCOMB_X40_Y29_N12
\u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[7]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_st~q\,
	datab => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[7]~1_combout\);

-- Location: LCCOMB_X40_Y29_N14
\u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[7]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_en_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[7]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[7]~2_combout\);

-- Location: M9K_X33_Y29_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_dc_tag_module:lab2_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_nqb1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~1_combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X41_Y30_N11
\u0|nios2_gen2_0|cpu|A_dc_actual_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(3));

-- Location: LCCOMB_X41_Y30_N24
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(3),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]~feeder_combout\);

-- Location: FF_X41_Y30_N25
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(3));

-- Location: FF_X39_Y30_N25
\u0|nios2_gen2_0|cpu|d_address_tag_field[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_tag_field[3]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_tag_field\(3));

-- Location: LCCOMB_X52_Y26_N10
\u0|mm_interconnect_0|cmd_mux_002|src_data[50]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(50) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|d_address_tag_field\(3)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_tag\(2))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|ic_fill_tag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_tag\(2),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(50));

-- Location: M9K_X53_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y35_N12
\u0|mm_interconnect_0|rsp_mux_001|src_data[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(9) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(9));

-- Location: FF_X49_Y35_N13
\u0|nios2_gen2_0|cpu|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(9));

-- Location: FF_X50_Y28_N23
\u0|nios2_gen2_0|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(7));

-- Location: LCCOMB_X41_Y24_N16
\u0|nios2_gen2_0|cpu|E_src2[17]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[17]~1_combout\);

-- Location: LCCOMB_X41_Y24_N30
\u0|nios2_gen2_0|cpu|D_src2_reg[17]~83\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~82_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~83_combout\);

-- Location: LCCOMB_X41_Y24_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[17]~84\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~68_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~83_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~84_combout\);

-- Location: FF_X41_Y24_N17
\u0|nios2_gen2_0|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[17]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~84_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(17));

-- Location: LCCOMB_X41_Y24_N0
\u0|nios2_gen2_0|cpu|E_logic_result[17]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(17),
	datac => \u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\);

-- Location: LCCOMB_X41_Y24_N4
\u0|nios2_gen2_0|cpu|E_alu_result[17]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~68_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(17));

-- Location: FF_X41_Y24_N5
\u0|nios2_gen2_0|cpu|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(17));

-- Location: LCCOMB_X40_Y25_N24
\u0|nios2_gen2_0|cpu|D_src2_reg[17]~81\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~81_combout\);

-- Location: LCCOMB_X40_Y25_N2
\u0|nios2_gen2_0|cpu|D_src2_reg[17]~82\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(17),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~81_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(17),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~82_combout\);

-- Location: LCCOMB_X41_Y24_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[17]~138\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~82_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(17),
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~138_combout\);

-- Location: FF_X41_Y24_N29
\u0|nios2_gen2_0|cpu|E_src2_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[17]~138_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(17));

-- Location: LCCOMB_X44_Y22_N10
\u0|nios2_gen2_0|cpu|E_st_data[17]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(17),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[17]~20_combout\);

-- Location: FF_X44_Y22_N11
\u0|nios2_gen2_0|cpu|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[17]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(17));

-- Location: LCCOMB_X51_Y31_N28
\u0|nios2_gen2_0|cpu|M_dc_st_data[17]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(17),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[17]~28_combout\);

-- Location: FF_X51_Y31_N29
\u0|nios2_gen2_0|cpu|A_dc_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[17]~28_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(17));

-- Location: LCCOMB_X51_Y31_N26
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~56\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(17),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(17),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~56_combout\);

-- Location: LCCOMB_X51_Y31_N14
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~57\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(17),
	datac => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~56_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~57_combout\);

-- Location: LCCOMB_X40_Y25_N18
\u0|nios2_gen2_0|cpu|M_inst_result[17]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(17),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(17),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[17]~21_combout\);

-- Location: FF_X40_Y25_N19
\u0|nios2_gen2_0|cpu|A_inst_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[17]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(17));

-- Location: FF_X45_Y27_N23
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(1));

-- Location: FF_X41_Y25_N31
\u0|nios2_gen2_0|cpu|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(1));

-- Location: LCCOMB_X49_Y28_N26
\u0|nios2_gen2_0|cpu|M_inst_result[1]~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg~q\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(1),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[1]~48_combout\);

-- Location: FF_X46_Y28_N5
\u0|nios2_gen2_0|cpu|M_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_iw\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(7));

-- Location: FF_X46_Y28_N31
\u0|nios2_gen2_0|cpu|A_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(7));

-- Location: LCCOMB_X50_Y28_N6
\u0|nios2_gen2_0|cpu|M_iw[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|M_iw[6]~feeder_combout\);

-- Location: FF_X50_Y28_N7
\u0|nios2_gen2_0|cpu|M_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(6));

-- Location: FF_X46_Y28_N3
\u0|nios2_gen2_0|cpu|A_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(6));

-- Location: LCCOMB_X47_Y23_N0
\u0|nios2_gen2_0|cpu|E_op_wrctl\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|E_op_rdctl~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_op_wrctl~combout\);

-- Location: FF_X47_Y23_N1
\u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_op_wrctl~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X47_Y24_N12
\u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst~feeder_combout\);

-- Location: FF_X47_Y24_N13
\u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst~q\);

-- Location: FF_X50_Y28_N15
\u0|nios2_gen2_0|cpu|M_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_iw\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(9));

-- Location: FF_X47_Y24_N25
\u0|nios2_gen2_0|cpu|A_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(9));

-- Location: LCCOMB_X50_Y28_N2
\u0|nios2_gen2_0|cpu|M_iw[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|M_iw[8]~feeder_combout\);

-- Location: FF_X50_Y28_N3
\u0|nios2_gen2_0|cpu|M_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[8]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(8));

-- Location: FF_X47_Y24_N3
\u0|nios2_gen2_0|cpu|A_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(8));

-- Location: LCCOMB_X47_Y24_N14
\u0|nios2_gen2_0|cpu|M_iw[10]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_iw\(10),
	combout => \u0|nios2_gen2_0|cpu|M_iw[10]~feeder_combout\);

-- Location: FF_X47_Y24_N15
\u0|nios2_gen2_0|cpu|M_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(10));

-- Location: FF_X47_Y24_N7
\u0|nios2_gen2_0|cpu|A_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(10));

-- Location: LCCOMB_X47_Y24_N2
\u0|nios2_gen2_0|cpu|A_wrctl_status~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst~q\,
	datab => \u0|nios2_gen2_0|cpu|A_iw\(9),
	datac => \u0|nios2_gen2_0|cpu|A_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|A_iw\(10),
	combout => \u0|nios2_gen2_0|cpu|A_wrctl_status~0_combout\);

-- Location: LCCOMB_X46_Y28_N2
\u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datac => \u0|nios2_gen2_0|cpu|A_iw\(6),
	datad => \u0|nios2_gen2_0|cpu|A_wrctl_status~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0_combout\);

-- Location: FF_X47_Y29_N27
\u0|nios2_gen2_0|cpu|W_ienable_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_inst_result\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq1~q\);

-- Location: LCCOMB_X47_Y29_N26
\u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq1~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~5_combout\);

-- Location: FF_X47_Y36_N11
\u0|timer_0|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(0));

-- Location: LCCOMB_X47_Y36_N22
\u0|nios2_gen2_0|cpu|W_ipending_reg_irq1_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_register\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1),
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq1~q\,
	datad => \u0|timer_0|timeout_occurred~q\,
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1_nxt~0_combout\);

-- Location: FF_X47_Y36_N23
\u0|nios2_gen2_0|cpu|W_ipending_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1~q\);

-- Location: LCCOMB_X50_Y28_N24
\u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datad => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1~q\,
	combout => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~4_combout\);

-- Location: LCCOMB_X50_Y28_N26
\u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datab => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(9),
	datad => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~6_combout\);

-- Location: FF_X50_Y28_N27
\u0|nios2_gen2_0|cpu|E_control_reg_rddata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_control_reg_rddata\(1));

-- Location: LCCOMB_X50_Y28_N30
\u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(9),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|Equal348~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]~0_combout\);

-- Location: LCCOMB_X49_Y28_N28
\u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_control_reg_rddata\(1),
	datad => \u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[1]~4_combout\);

-- Location: FF_X49_Y28_N29
\u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[1]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(1));

-- Location: LCCOMB_X49_Y28_N6
\u0|nios2_gen2_0|cpu|M_inst_result[1]~49\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[1]~48_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(1),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[1]~49_combout\);

-- Location: FF_X49_Y28_N7
\u0|nios2_gen2_0|cpu|A_inst_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[1]~49_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(1));

-- Location: LCCOMB_X45_Y27_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~107\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(1),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(1),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~107_combout\);

-- Location: LCCOMB_X45_Y25_N4
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~108\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_inst_result\(17),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~107_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[9]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~108_combout\);

-- Location: LCCOMB_X39_Y26_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~125\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(25),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(1),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~125_combout\);

-- Location: LCCOMB_X39_Y26_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~124\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(9),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(17),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~124_combout\);

-- Location: LCCOMB_X36_Y25_N30
\u0|nios2_gen2_0|cpu|A_shift_rot_result~126\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(1),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~126_combout\);

-- Location: LCCOMB_X36_Y24_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~127\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~125_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~124_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~126_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~127_combout\);

-- Location: FF_X36_Y24_N7
\u0|nios2_gen2_0|cpu|A_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~127_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(1));

-- Location: LCCOMB_X46_Y33_N8
\u0|nios2_gen2_0|cpu|A_slow_inst_result[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(1),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(17),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[1]~1_combout\);

-- Location: FF_X46_Y33_N9
\u0|nios2_gen2_0|cpu|A_slow_inst_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[1]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_inst_result[9]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(1));

-- Location: LCCOMB_X36_Y24_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~109\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(1),
	datab => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(1),
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~109_combout\);

-- Location: LCCOMB_X34_Y25_N18
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~110\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~108_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~109_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~110_combout\);

-- Location: LCCOMB_X40_Y23_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[13]~91\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~67_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[13]~91_combout\);

-- Location: LCCOMB_X40_Y23_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[13]~92\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(13),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[13]~91_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(13),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[13]~92_combout\);

-- Location: LCCOMB_X40_Y23_N24
\u0|nios2_gen2_0|cpu|E_src2[13]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(13),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[13]~92_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[13]~19_combout\);

-- Location: FF_X40_Y23_N25
\u0|nios2_gen2_0|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[13]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(13));

-- Location: LCCOMB_X41_Y27_N28
\u0|nios2_gen2_0|cpu|Add8~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(13),
	combout => \u0|nios2_gen2_0|cpu|Add8~18_combout\);

-- Location: FF_X40_Y27_N11
\u0|nios2_gen2_0|cpu|M_mem_baddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~60_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(13));

-- Location: FF_X39_Y29_N5
\u0|nios2_gen2_0|cpu|A_mem_baddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(13));

-- Location: LCCOMB_X39_Y30_N28
\u0|nios2_gen2_0|cpu|d_address_tag_field[2]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(13),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(13),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_tag_field[2]~3_combout\);

-- Location: FF_X40_Y30_N5
\u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(2));

-- Location: LCCOMB_X39_Y30_N14
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(2),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]~feeder_combout\);

-- Location: FF_X39_Y30_N15
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(2));

-- Location: FF_X39_Y30_N29
\u0|nios2_gen2_0|cpu|d_address_tag_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_tag_field[2]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_tag_field\(2));

-- Location: LCCOMB_X52_Y26_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[49]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|d_address_tag_field\(2)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|ic_fill_tag\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|ic_fill_tag\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_tag\(1),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(49));

-- Location: LCCOMB_X39_Y34_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: M9K_X33_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y35_N20
\u0|mm_interconnect_0|rsp_mux|src_data[6]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[6]~25_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[6]~25_combout\);

-- Location: FF_X54_Y37_N19
\u0|pio_0|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(6));

-- Location: LCCOMB_X50_Y35_N14
\u0|pio_0|readdata[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(6) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & \u0|pio_0|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|pio_0|data_out\(6),
	combout => \u0|pio_0|readdata\(6));

-- Location: FF_X50_Y35_N15
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X50_Y35_N12
\u0|jtag_uart_0|av_readdata[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[6]~3_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6),
	combout => \u0|jtag_uart_0|av_readdata[6]~3_combout\);

-- Location: FF_X50_Y35_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[6]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X50_Y35_N24
\u0|mm_interconnect_0|rsp_mux|src_data[6]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[6]~26_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[6]~26_combout\);

-- Location: LCCOMB_X50_Y35_N28
\u0|mm_interconnect_0|rsp_mux|src_data[6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[6]~27_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[6]~25_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[6]~26_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6),
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[6]~25_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[6]~26_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[6]~27_combout\);

-- Location: FF_X50_Y35_N29
\u0|nios2_gen2_0|cpu|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[6]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(6));

-- Location: LCCOMB_X49_Y33_N16
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(6),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(6),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~12_combout\);

-- Location: LCCOMB_X49_Y33_N24
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_st_data\(6),
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~13_combout\);

-- Location: LCCOMB_X52_Y25_N0
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder_combout\);

-- Location: FF_X52_Y25_N1
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(5));

-- Location: FF_X50_Y34_N19
\u0|nios2_gen2_0|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[16]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(16));

-- Location: LCCOMB_X39_Y35_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(16) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(16),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: FF_X39_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X39_Y35_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~6_combout\);

-- Location: LCCOMB_X37_Y35_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X37_Y35_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X46_Y32_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: FF_X46_Y32_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X39_Y36_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~22_combout\);

-- Location: LCCOMB_X35_Y35_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~6_combout\);

-- Location: LCCOMB_X37_Y35_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X37_Y35_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X36_Y36_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~67\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\);

-- Location: LCCOMB_X36_Y36_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~68\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\);

-- Location: LCCOMB_X39_Y38_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\);

-- Location: FF_X36_Y36_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(8));

-- Location: LCCOMB_X36_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X36_Y35_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8));

-- Location: FF_X35_Y35_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X42_Y34_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\);

-- Location: FF_X42_Y34_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X35_Y35_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(5),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~31_combout\);

-- Location: LCCOMB_X40_Y34_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X40_Y34_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(23));

-- Location: LCCOMB_X40_Y34_N26
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(23),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder_combout\);

-- Location: FF_X40_Y34_N27
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X52_Y34_N10
\u0|mm_interconnect_0|rsp_mux_001|src_data[23]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(23) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(23));

-- Location: FF_X52_Y34_N11
\u0|nios2_gen2_0|cpu|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(23));

-- Location: LCCOMB_X52_Y34_N16
\u0|mm_interconnect_0|rsp_mux_001|src_data[24]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(24) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(24));

-- Location: FF_X52_Y34_N17
\u0|nios2_gen2_0|cpu|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(24));

-- Location: LCCOMB_X50_Y30_N26
\u0|mm_interconnect_0|rsp_mux_001|src_data[25]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(25) = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(25));

-- Location: FF_X50_Y30_N27
\u0|nios2_gen2_0|cpu|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(25));

-- Location: LCCOMB_X47_Y31_N8
\u0|mm_interconnect_0|rsp_mux_001|src_data[26]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(26) = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(26));

-- Location: FF_X47_Y31_N9
\u0|nios2_gen2_0|cpu|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(26));

-- Location: M9K_X53_Y23_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_ic_data_module:lab2_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	portbre => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	ena1 => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X47_Y19_N25
\u0|nios2_gen2_0|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(26));

-- Location: LCCOMB_X47_Y19_N24
\u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(26),
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4_combout\);

-- Location: LCCOMB_X37_Y25_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[30]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(30),
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(30),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~25_combout\);

-- Location: LCCOMB_X37_Y25_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[30]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~26_combout\);

-- Location: LCCOMB_X44_Y25_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[30]~125\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(30),
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~125_combout\);

-- Location: FF_X44_Y25_N7
\u0|nios2_gen2_0|cpu|E_src2_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[30]~125_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(30));

-- Location: LCCOMB_X44_Y28_N10
\u0|nios2_gen2_0|cpu|E_st_data[30]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(30),
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(14),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[30]~9_combout\);

-- Location: FF_X44_Y28_N11
\u0|nios2_gen2_0|cpu|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[30]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(30));

-- Location: LCCOMB_X46_Y32_N24
\u0|nios2_gen2_0|cpu|d_writedata[30]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(30),
	datab => \u0|nios2_gen2_0|cpu|A_st_data\(30),
	datad => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[30]~29_combout\);

-- Location: FF_X46_Y32_N25
\u0|nios2_gen2_0|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[30]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(30));

-- Location: LCCOMB_X46_Y32_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: M9K_X73_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y31_N14
\u0|mm_interconnect_0|rsp_mux_001|src_data[30]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(30) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(30));

-- Location: FF_X46_Y31_N15
\u0|nios2_gen2_0|cpu|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(30));

-- Location: LCCOMB_X45_Y35_N10
\u0|mm_interconnect_0|rsp_mux_001|src_data[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(31) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(31));

-- Location: FF_X45_Y35_N11
\u0|nios2_gen2_0|cpu|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(31));

-- Location: M9K_X53_Y26_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_ic_data_module:lab2_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	portbre => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	ena1 => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: FF_X46_Y22_N1
\u0|nios2_gen2_0|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(31));

-- Location: LCCOMB_X46_Y22_N0
\u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(31),
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4_combout\);

-- Location: LCCOMB_X42_Y28_N24
\u0|nios2_gen2_0|cpu|D_src1_reg[22]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~39_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(22),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[22]~29_combout\);

-- Location: LCCOMB_X42_Y28_N2
\u0|nios2_gen2_0|cpu|D_src1_reg[22]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(22),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[22]~29_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[22]~30_combout\);

-- Location: LCCOMB_X42_Y28_N8
\u0|nios2_gen2_0|cpu|D_src1_reg[22]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[22]~30_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(22),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[22]~31_combout\);

-- Location: FF_X42_Y28_N9
\u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[22]~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y28_N28
\u0|nios2_gen2_0|cpu|E_alu_result[22]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~78_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[22]~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(22));

-- Location: LCCOMB_X42_Y28_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[22]~133\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(22),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~62_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~133_combout\);

-- Location: FF_X42_Y28_N5
\u0|nios2_gen2_0|cpu|E_src2_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[22]~133_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(22));

-- Location: LCCOMB_X42_Y28_N26
\u0|nios2_gen2_0|cpu|E_st_data[22]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(22),
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(6),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[22]~15_combout\);

-- Location: FF_X42_Y28_N27
\u0|nios2_gen2_0|cpu|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[22]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(22));

-- Location: LCCOMB_X46_Y30_N28
\u0|nios2_gen2_0|cpu|d_writedata[22]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(22),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(22),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[22]~28_combout\);

-- Location: FF_X46_Y30_N29
\u0|nios2_gen2_0|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[22]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(22));

-- Location: LCCOMB_X46_Y30_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: M9K_X53_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y31_N18
\u0|mm_interconnect_0|rsp_mux_001|src_data[22]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(22) = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(22));

-- Location: FF_X47_Y31_N19
\u0|nios2_gen2_0|cpu|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(22));

-- Location: FF_X47_Y19_N1
\u0|nios2_gen2_0|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(25));

-- Location: LCCOMB_X47_Y19_N0
\u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(25),
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3_combout\);

-- Location: LCCOMB_X43_Y26_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[12]~93\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~70_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(12),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[12]~93_combout\);

-- Location: FF_X43_Y26_N9
\u0|nios2_gen2_0|cpu|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~70_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(12));

-- Location: LCCOMB_X43_Y26_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[12]~94\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[12]~93_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(12),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[12]~94_combout\);

-- Location: LCCOMB_X43_Y26_N20
\u0|nios2_gen2_0|cpu|E_src2[12]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[12]~94_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(12),
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[12]~18_combout\);

-- Location: FF_X43_Y26_N21
\u0|nios2_gen2_0|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[12]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(12));

-- Location: LCCOMB_X43_Y25_N4
\u0|nios2_gen2_0|cpu|E_logic_result[12]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(12),
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[12]~18_combout\);

-- Location: LCCOMB_X43_Y25_N0
\u0|nios2_gen2_0|cpu|E_alu_result[12]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[12]~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_extra_pc\(10),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[12]~6_combout\);

-- Location: LCCOMB_X43_Y26_N14
\u0|nios2_gen2_0|cpu|E_alu_result[12]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~58_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result[12]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(12));

-- Location: LCCOMB_X43_Y26_N22
\u0|nios2_gen2_0|cpu|D_src1_reg[12]~59\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(12),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~70_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[12]~59_combout\);

-- Location: LCCOMB_X43_Y26_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[12]~60\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[12]~59_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(12),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[12]~60_combout\);

-- Location: LCCOMB_X43_Y26_N26
\u0|nios2_gen2_0|cpu|D_src1_reg[12]~61\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(12),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[12]~60_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[12]~61_combout\);

-- Location: FF_X43_Y26_N27
\u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[12]~61_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2_q\);

-- Location: FF_X40_Y27_N9
\u0|nios2_gen2_0|cpu|M_mem_baddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~58_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(12));

-- Location: LCCOMB_X39_Y29_N8
\u0|nios2_gen2_0|cpu|A_mem_baddr[12]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(12),
	combout => \u0|nios2_gen2_0|cpu|A_mem_baddr[12]~feeder_combout\);

-- Location: FF_X39_Y29_N9
\u0|nios2_gen2_0|cpu|A_mem_baddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mem_baddr[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(12));

-- Location: LCCOMB_X39_Y30_N12
\u0|nios2_gen2_0|cpu|d_address_tag_field[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(12),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(12),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_tag_field[1]~4_combout\);

-- Location: LCCOMB_X35_Y29_N0
\u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]~feeder_combout\);

-- Location: FF_X35_Y29_N1
\u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(1));

-- Location: LCCOMB_X39_Y30_N26
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(1),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder_combout\);

-- Location: FF_X39_Y30_N27
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(1));

-- Location: FF_X39_Y30_N13
\u0|nios2_gen2_0|cpu|d_address_tag_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_tag_field[1]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_tag_field\(1));

-- Location: LCCOMB_X44_Y33_N8
\u0|mm_interconnect_0|router|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~0_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_line_field\(4) & (\u0|nios2_gen2_0|cpu|d_address_tag_field\(1) & (!\u0|nios2_gen2_0|cpu|d_address_tag_field\(0) & !\u0|nios2_gen2_0|cpu|d_address_line_field\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_line_field\(4),
	datab => \u0|nios2_gen2_0|cpu|d_address_tag_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_tag_field\(0),
	datad => \u0|nios2_gen2_0|cpu|d_address_line_field\(5),
	combout => \u0|mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X42_Y31_N0
\u0|mm_interconnect_0|router|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~1_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_line_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_line_field\(3) & !\u0|nios2_gen2_0|cpu|d_address_line_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_line_field\(2),
	datac => \u0|nios2_gen2_0|cpu|d_address_line_field\(3),
	datad => \u0|nios2_gen2_0|cpu|d_address_line_field\(1),
	combout => \u0|mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X44_Y37_N0
\u0|mm_interconnect_0|router|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~0_combout\ = (\u0|mm_interconnect_0|router|Equal1~0_combout\ & (\u0|nios2_gen2_0|cpu|d_address_line_field\(0) & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & \u0|mm_interconnect_0|router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_address_line_field\(0),
	datac => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	combout => \u0|mm_interconnect_0|router|Equal3~0_combout\);

-- Location: LCCOMB_X47_Y37_N0
\u0|pio_0|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~0_combout\ = (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datac => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|pio_0|always0~0_combout\);

-- Location: LCCOMB_X47_Y37_N18
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) $ 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X47_Y37_N19
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X47_Y37_N6
\u0|pio_0|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~1_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & 
-- !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|pio_0|always0~1_combout\);

-- Location: LCCOMB_X47_Y37_N16
\u0|pio_0|always0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~2_combout\ = (\u0|pio_0|always0~0_combout\ & (\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|pio_0|always0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_0|always0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|pio_0|always0~1_combout\,
	combout => \u0|pio_0|always0~2_combout\);

-- Location: FF_X54_Y37_N5
\u0|pio_0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(2));

-- Location: LCCOMB_X54_Y37_N22
\u0|pio_0|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(2) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|pio_0|data_out\(2) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|pio_0|data_out\(2),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|pio_0|readdata\(2));

-- Location: FF_X54_Y37_N23
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X47_Y34_N12
\u0|mm_interconnect_0|rsp_mux|src_data[2]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~38_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & 
-- (((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~38_combout\);

-- Location: FF_X46_Y37_N1
\u0|timer_0|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(2));

-- Location: LCCOMB_X46_Y37_N28
\u0|timer_0|period_l_register[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[2]~2_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|timer_0|period_l_register[2]~2_combout\);

-- Location: FF_X46_Y37_N29
\u0|timer_0|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(2));

-- Location: LCCOMB_X46_Y37_N0
\u0|timer_0|read_mux_out[2]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~41_combout\ = (\u0|timer_0|Equal6~2_combout\ & (((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|period_h_register\(2))) # (!\u0|timer_0|period_l_register\(2)))) # (!\u0|timer_0|Equal6~2_combout\ & (\u0|timer_0|Equal6~3_combout\ & 
-- (\u0|timer_0|period_h_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~2_combout\,
	datab => \u0|timer_0|Equal6~3_combout\,
	datac => \u0|timer_0|period_h_register\(2),
	datad => \u0|timer_0|period_l_register\(2),
	combout => \u0|timer_0|read_mux_out[2]~41_combout\);

-- Location: LCCOMB_X47_Y36_N12
\u0|timer_0|control_register[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_register[2]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|timer_0|control_register[2]~feeder_combout\);

-- Location: FF_X47_Y36_N13
\u0|timer_0|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|control_register[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(2));

-- Location: LCCOMB_X47_Y38_N16
\u0|timer_0|counter_snapshot[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[2]~15_combout\ = !\u0|timer_0|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(2),
	combout => \u0|timer_0|counter_snapshot[2]~15_combout\);

-- Location: FF_X47_Y38_N17
\u0|timer_0|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[2]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(2));

-- Location: FF_X47_Y38_N7
\u0|timer_0|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(18));

-- Location: LCCOMB_X47_Y38_N6
\u0|timer_0|read_mux_out[2]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~42_combout\ = (\u0|timer_0|Equal6~4_combout\ & ((\u0|timer_0|counter_snapshot\(18)) # ((\u0|timer_0|counter_snapshot\(2) & \u0|timer_0|Equal6~5_combout\)))) # (!\u0|timer_0|Equal6~4_combout\ & (\u0|timer_0|counter_snapshot\(2) 
-- & ((\u0|timer_0|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~4_combout\,
	datab => \u0|timer_0|counter_snapshot\(2),
	datac => \u0|timer_0|counter_snapshot\(18),
	datad => \u0|timer_0|Equal6~5_combout\,
	combout => \u0|timer_0|read_mux_out[2]~42_combout\);

-- Location: LCCOMB_X47_Y34_N0
\u0|timer_0|read_mux_out[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(2) = (\u0|timer_0|read_mux_out[2]~41_combout\) # ((\u0|timer_0|read_mux_out[2]~42_combout\) # ((\u0|timer_0|control_register\(2) & \u0|timer_0|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[2]~41_combout\,
	datab => \u0|timer_0|control_register\(2),
	datac => \u0|timer_0|Equal6~1_combout\,
	datad => \u0|timer_0|read_mux_out[2]~42_combout\,
	combout => \u0|timer_0|read_mux_out\(2));

-- Location: FF_X47_Y34_N1
\u0|timer_0|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(2));

-- Location: LCCOMB_X47_Y34_N22
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]~feeder_combout\ = \u0|timer_0|readdata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(2),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: FF_X47_Y34_N23
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X54_Y31_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: M9K_X73_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y34_N30
\u0|mm_interconnect_0|rsp_mux|src_data[2]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~37_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~37_combout\);

-- Location: LCCOMB_X47_Y34_N30
\u0|mm_interconnect_0|rsp_mux|src_data[2]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~39_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[2]~38_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[2]~37_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[2]~38_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[2]~37_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~39_combout\);

-- Location: FF_X47_Y34_N31
\u0|nios2_gen2_0|cpu|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[2]~39_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(2));

-- Location: LCCOMB_X47_Y34_N16
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(2),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~4_combout\);

-- Location: LCCOMB_X45_Y29_N14
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(2),
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~5_combout\);

-- Location: LCCOMB_X52_Y30_N14
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder_combout\);

-- Location: FF_X52_Y30_N15
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(4));

-- Location: FF_X49_Y30_N1
\u0|nios2_gen2_0|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[9]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(9));

-- Location: LCCOMB_X50_Y36_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(9) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: FF_X50_Y36_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X37_Y35_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10_combout\);

-- Location: LCCOMB_X38_Y36_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X38_Y36_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11));

-- Location: LCCOMB_X37_Y36_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\);

-- Location: FF_X37_Y36_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X38_Y36_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~81\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\);

-- Location: LCCOMB_X38_Y36_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~82\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\);

-- Location: FF_X38_Y36_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(12));

-- Location: FF_X38_Y36_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12));

-- Location: FF_X37_Y35_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X37_Y35_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(9),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~29_combout\);

-- Location: LCCOMB_X38_Y34_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[15]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[15]~1_combout\);

-- Location: LCCOMB_X39_Y34_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[15]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~9_combout\);

-- Location: LCCOMB_X38_Y34_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~29_combout\);

-- Location: FF_X39_Y34_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X37_Y35_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X37_Y35_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X39_Y36_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~65\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\);

-- Location: LCCOMB_X39_Y36_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~66\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\);

-- Location: FF_X39_Y36_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(16));

-- Location: LCCOMB_X38_Y38_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X37_Y36_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X37_Y36_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X38_Y36_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~75\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\);

-- Location: LCCOMB_X38_Y38_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~76\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\);

-- Location: FF_X38_Y38_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(15));

-- Location: LCCOMB_X37_Y36_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X37_Y36_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X38_Y36_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~77\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\);

-- Location: LCCOMB_X38_Y36_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~78\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\);

-- Location: FF_X38_Y36_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(14));

-- Location: LCCOMB_X37_Y36_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X37_Y36_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X38_Y36_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~79\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\);

-- Location: LCCOMB_X38_Y36_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~80\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\);

-- Location: FF_X38_Y36_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(13));

-- Location: FF_X38_Y36_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13));

-- Location: LCCOMB_X38_Y35_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X38_Y35_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X38_Y36_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~73\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\);

-- Location: LCCOMB_X38_Y36_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~74\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\);

-- Location: FF_X38_Y36_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(11));

-- Location: LCCOMB_X37_Y36_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X37_Y36_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X37_Y36_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~71\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\);

-- Location: LCCOMB_X36_Y36_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~72\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\);

-- Location: FF_X36_Y36_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(10));

-- Location: LCCOMB_X35_Y35_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X35_Y35_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X35_Y35_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~69\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\);

-- Location: LCCOMB_X36_Y36_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~70\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\);

-- Location: FF_X36_Y36_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(9));

-- Location: FF_X37_Y38_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LCCOMB_X39_Y35_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X39_Y35_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X37_Y35_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X37_Y35_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X36_Y36_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~41\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\);

-- Location: LCCOMB_X36_Y36_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\);

-- Location: FF_X36_Y36_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(5));

-- Location: LCCOMB_X36_Y35_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X36_Y35_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LCCOMB_X35_Y35_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X35_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X35_Y35_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~61\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\);

-- Location: LCCOMB_X36_Y36_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~62\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\);

-- Location: FF_X36_Y36_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(6));

-- Location: FF_X36_Y35_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6));

-- Location: LCCOMB_X35_Y35_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X35_Y35_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X39_Y38_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\);

-- Location: LCCOMB_X39_Y38_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X36_Y36_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\);

-- Location: FF_X36_Y36_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(7));

-- Location: FF_X36_Y35_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7));

-- Location: FF_X37_Y35_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X39_Y32_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\);

-- Location: LCCOMB_X35_Y35_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: FF_X35_Y35_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X36_Y35_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout\);

-- Location: LCCOMB_X35_Y35_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~1_combout\);

-- Location: FF_X35_Y35_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X39_Y38_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X39_Y38_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LCCOMB_X38_Y38_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X39_Y38_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\);

-- Location: FF_X38_Y38_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(0));

-- Location: LCCOMB_X38_Y38_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X38_Y38_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LCCOMB_X37_Y36_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X37_Y36_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X36_Y36_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\);

-- Location: LCCOMB_X36_Y36_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X36_Y36_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(1));

-- Location: LCCOMB_X38_Y38_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X38_Y38_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LCCOMB_X37_Y36_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X37_Y36_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X36_Y36_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\);

-- Location: LCCOMB_X36_Y36_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X36_Y36_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(2));

-- Location: FF_X37_Y38_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2));

-- Location: LCCOMB_X37_Y36_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X37_Y36_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X36_Y36_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LCCOMB_X36_Y36_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\);

-- Location: FF_X36_Y36_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(3));

-- Location: LCCOMB_X37_Y38_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X37_Y38_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3));

-- Location: LCCOMB_X37_Y35_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X37_Y35_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X36_Y36_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\);

-- Location: LCCOMB_X36_Y36_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\);

-- Location: FF_X36_Y36_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(4));

-- Location: FF_X36_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LCCOMB_X37_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X37_Y35_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X37_Y35_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: FF_X42_Y35_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(1));

-- Location: FF_X49_Y34_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X49_Y34_N0
\u0|mm_interconnect_0|rsp_mux|src_data[1]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~40_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~40_combout\);

-- Location: FF_X54_Y37_N11
\u0|pio_0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(1));

-- Location: LCCOMB_X51_Y36_N6
\u0|pio_0|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(1) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & \u0|pio_0|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datad => \u0|pio_0|data_out\(1),
	combout => \u0|pio_0|readdata\(1));

-- Location: FF_X51_Y36_N7
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X51_Y36_N10
\u0|jtag_uart_0|av_readdata[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[1]~8_combout\ = (\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1)))) # (!\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datac => \u0|jtag_uart_0|ien_AE~q\,
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1),
	combout => \u0|jtag_uart_0|av_readdata[1]~8_combout\);

-- Location: FF_X51_Y36_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[1]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X51_Y36_N16
\u0|mm_interconnect_0|rsp_mux|src_data[1]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~41_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1) & ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~41_combout\);

-- Location: LCCOMB_X49_Y34_N30
\u0|mm_interconnect_0|rsp_mux|src_data[1]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~42_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[1]~40_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[1]~41_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[1]~40_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[1]~41_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~42_combout\);

-- Location: FF_X49_Y34_N31
\u0|nios2_gen2_0|cpu|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[1]~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(1));

-- Location: LCCOMB_X49_Y34_N10
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(1),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(1),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~2_combout\);

-- Location: LCCOMB_X49_Y34_N24
\u0|nios2_gen2_0|cpu|M_dc_st_data[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(1),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[1]~1_combout\);

-- Location: FF_X49_Y34_N25
\u0|nios2_gen2_0|cpu|A_dc_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(1));

-- Location: LCCOMB_X49_Y34_N18
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_st_data\(1),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~3_combout\);

-- Location: LCCOMB_X54_Y30_N16
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]~feeder_combout\);

-- Location: FF_X54_Y30_N17
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(3));

-- Location: FF_X50_Y34_N13
\u0|nios2_gen2_0|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[6]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(6));

-- Location: LCCOMB_X52_Y40_N2
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X52_Y40_N3
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X49_Y40_N30
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X49_Y40_N24
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X52_Y39_N0
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\);

-- Location: FF_X52_Y39_N1
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X52_Y40_N28
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X52_Y40_N30
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X52_Y40_N31
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X52_Y40_N0
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X52_Y40_N8
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X52_Y40_N9
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X52_Y40_N10
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCCOMB_X52_Y40_N16
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X52_Y40_N17
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X52_Y40_N20
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X52_Y40_N12
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X52_Y40_N13
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X52_Y40_N6
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X52_Y40_N24
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X52_Y40_N25
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X49_Y40_N10
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~2_combout\);

-- Location: LCCOMB_X49_Y40_N28
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write~2_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X49_Y40_N29
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: FF_X52_Y39_N9
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X52_Y40_N4
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: FF_X52_Y40_N5
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X52_Y39_N8
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X52_Y39_N10
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datab => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X52_Y39_N11
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X52_Y39_N30
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|r_val~q\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X52_Y39_N31
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X51_Y38_N30
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X51_Y38_N6
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # 
-- (!\u0|jtag_uart_0|r_val~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \u0|jtag_uart_0|r_val~0_combout\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X52_Y39_N24
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\u0|jtag_uart_0|fifo_wr~q\) # 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|fifo_wr~q\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X52_Y39_N25
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X52_Y39_N28
\u0|jtag_uart_0|r_val~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|r_val~0_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & ((!\u0|jtag_uart_0|r_val~q\) # 
-- (!\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|r_val~q\,
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \u0|jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X52_Y39_N26
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \u0|jtag_uart_0|fifo_wr~q\ $ (\u0|jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datad => \u0|jtag_uart_0|r_val~0_combout\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X52_Y39_N13
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y39_N14
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\u0|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (GND))))
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y39_N15
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X52_Y39_N17
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X51_Y38_N0
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X52_Y39_N4
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|fifo_wr~q\ & (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X49_Y38_N30
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|r_val~0_combout\ & ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \u0|jtag_uart_0|r_val~0_combout\,
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X49_Y38_N31
\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X49_Y38_N28
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X49_Y38_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: FF_X45_Y39_N1
\u0|timer_0|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(29));

-- Location: LCCOMB_X45_Y39_N4
\u0|timer_0|counter_snapshot[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[13]~4_combout\ = !\u0|timer_0|internal_counter\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(13),
	combout => \u0|timer_0|counter_snapshot[13]~4_combout\);

-- Location: FF_X45_Y39_N5
\u0|timer_0|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[13]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(13));

-- Location: LCCOMB_X45_Y39_N14
\u0|timer_0|read_mux_out~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~16_combout\ = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|timer_0|counter_snapshot\(13) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|timer_0|counter_snapshot\(13),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~16_combout\);

-- Location: LCCOMB_X46_Y37_N22
\u0|timer_0|period_l_register[13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[13]~8_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	combout => \u0|timer_0|period_l_register[13]~8_combout\);

-- Location: FF_X46_Y37_N23
\u0|timer_0|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[13]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(13));

-- Location: LCCOMB_X46_Y37_N12
\u0|timer_0|read_mux_out[13]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~15_combout\ = (\u0|timer_0|period_l_register\(13) & (((\u0|timer_0|period_h_register\(13) & \u0|timer_0|Equal6~3_combout\)))) # (!\u0|timer_0|period_l_register\(13) & ((\u0|timer_0|Equal6~2_combout\) # 
-- ((\u0|timer_0|period_h_register\(13) & \u0|timer_0|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(13),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_h_register\(13),
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[13]~15_combout\);

-- Location: LCCOMB_X45_Y39_N30
\u0|timer_0|read_mux_out[13]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~17_combout\ = (\u0|timer_0|read_mux_out~16_combout\) # ((\u0|timer_0|read_mux_out[13]~15_combout\) # ((\u0|timer_0|counter_snapshot\(29) & \u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(29),
	datab => \u0|timer_0|read_mux_out~16_combout\,
	datac => \u0|timer_0|read_mux_out[13]~15_combout\,
	datad => \u0|timer_0|Equal6~4_combout\,
	combout => \u0|timer_0|read_mux_out[13]~17_combout\);

-- Location: FF_X45_Y39_N31
\u0|timer_0|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[13]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(13));

-- Location: FF_X49_Y38_N19
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X49_Y38_N18
\u0|mm_interconnect_0|rsp_mux|src_data[13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[13]~13_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[13]~13_combout\);

-- Location: LCCOMB_X46_Y32_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: M9K_X73_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X49_Y35_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(13));

-- Location: FF_X52_Y35_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X52_Y35_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\);

-- Location: LCCOMB_X52_Y35_N4
\u0|mm_interconnect_0|rsp_mux|src_data[13]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[13]~14_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[13]~13_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[13]~13_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[13]~14_combout\);

-- Location: FF_X52_Y35_N5
\u0|nios2_gen2_0|cpu|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[13]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(13));

-- Location: LCCOMB_X46_Y31_N28
\u0|nios2_gen2_0|cpu|A_slow_inst_result[13]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(29),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(13),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[13]~13_combout\);

-- Location: FF_X46_Y31_N29
\u0|nios2_gen2_0|cpu|A_slow_inst_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[13]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(13));

-- Location: FF_X43_Y27_N31
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(13));

-- Location: LCCOMB_X43_Y27_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~65\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(13),
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(13),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~65_combout\);

-- Location: FF_X47_Y26_N21
\u0|nios2_gen2_0|cpu|M_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~34_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(11));

-- Location: LCCOMB_X40_Y23_N22
\u0|nios2_gen2_0|cpu|M_inst_result[13]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(13),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[13]~26_combout\);

-- Location: LCCOMB_X40_Y23_N28
\u0|nios2_gen2_0|cpu|M_inst_result[13]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(11),
	datab => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datac => \u0|nios2_gen2_0|cpu|M_inst_result[13]~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[13]~27_combout\);

-- Location: FF_X40_Y23_N29
\u0|nios2_gen2_0|cpu|A_inst_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[13]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(13));

-- Location: LCCOMB_X40_Y23_N30
\u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[13]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(29),
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(13),
	combout => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[13]~3_combout\);

-- Location: LCCOMB_X32_Y27_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~77\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(13),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(5),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~77_combout\);

-- Location: LCCOMB_X32_Y27_N22
\u0|nios2_gen2_0|cpu|A_shift_rot_result~76\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(29),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(21),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~76_combout\);

-- Location: LCCOMB_X35_Y26_N28
\u0|nios2_gen2_0|cpu|A_shift_rot_result~78\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(5),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~78_combout\);

-- Location: LCCOMB_X32_Y27_N2
\u0|nios2_gen2_0|cpu|A_shift_rot_result~79\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~77_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~76_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~78_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~79_combout\);

-- Location: FF_X32_Y27_N3
\u0|nios2_gen2_0|cpu|A_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~79_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(13));

-- Location: LCCOMB_X43_Y27_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~66\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~65_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[13]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(13),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~66_combout\);

-- Location: LCCOMB_X40_Y23_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~67\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~66_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~67_combout\);

-- Location: FF_X40_Y23_N1
\u0|nios2_gen2_0|cpu|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~67_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(13));

-- Location: LCCOMB_X40_Y23_N16
\u0|nios2_gen2_0|cpu|D_src1_reg[13]~56\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~67_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[13]~56_combout\);

-- Location: LCCOMB_X40_Y23_N26
\u0|nios2_gen2_0|cpu|D_src1_reg[13]~57\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(13),
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(13),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[13]~56_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[13]~57_combout\);

-- Location: LCCOMB_X40_Y23_N4
\u0|nios2_gen2_0|cpu|D_src1_reg[13]~58\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[13]~57_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(13),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[13]~58_combout\);

-- Location: LCCOMB_X40_Y23_N20
\u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[13]~58_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2feeder_combout\);

-- Location: FF_X40_Y23_N21
\u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2_q\);

-- Location: LCCOMB_X51_Y26_N16
\u0|nios2_gen2_0|cpu|F_pc_nxt[11]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(11),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~8_combout\);

-- Location: LCCOMB_X51_Y26_N26
\u0|nios2_gen2_0|cpu|F_pc_nxt[11]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(17),
	datad => \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~9_combout\);

-- Location: FF_X51_Y26_N19
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(11));

-- Location: LCCOMB_X51_Y26_N18
\u0|nios2_gen2_0|cpu|F_pc_nxt[11]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(11),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~10_combout\);

-- Location: FF_X39_Y25_N3
\u0|nios2_gen2_0|cpu|M_target_pcb[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2_q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(13));

-- Location: LCCOMB_X46_Y25_N2
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_target_pcb\(13),
	datab => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(11),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11]~9_combout\);

-- Location: LCCOMB_X46_Y25_N8
\u0|nios2_gen2_0|cpu|M_pc[11]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_pc\(11),
	combout => \u0|nios2_gen2_0|cpu|M_pc[11]~feeder_combout\);

-- Location: FF_X46_Y25_N9
\u0|nios2_gen2_0|cpu|M_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(11));

-- Location: FF_X46_Y25_N3
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(11));

-- Location: LCCOMB_X46_Y25_N0
\u0|nios2_gen2_0|cpu|F_pc_nxt[11]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(11),
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~11_combout\);

-- Location: FF_X46_Y25_N1
\u0|nios2_gen2_0|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(11));

-- Location: FF_X50_Y25_N25
\u0|nios2_gen2_0|cpu|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(11));

-- Location: LCCOMB_X50_Y26_N16
\u0|nios2_gen2_0|cpu|D_extra_pc[11]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(11),
	datac => \u0|nios2_gen2_0|cpu|Add1~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[11]~3_combout\);

-- Location: FF_X50_Y26_N17
\u0|nios2_gen2_0|cpu|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[11]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(11));

-- Location: LCCOMB_X43_Y25_N6
\u0|nios2_gen2_0|cpu|E_logic_result[13]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(13),
	datad => \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[13]~19_combout\);

-- Location: LCCOMB_X43_Y25_N14
\u0|nios2_gen2_0|cpu|E_alu_result[13]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datab => \u0|nios2_gen2_0|cpu|E_extra_pc\(11),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[13]~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[13]~5_combout\);

-- Location: LCCOMB_X40_Y23_N14
\u0|nios2_gen2_0|cpu|E_alu_result[13]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_result[13]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add8~60_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(13));

-- Location: LCCOMB_X41_Y23_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[13]~126\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(13),
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[13]~92_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[13]~126_combout\);

-- Location: FF_X41_Y23_N27
\u0|nios2_gen2_0|cpu|E_src2_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[13]~126_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(13));

-- Location: LCCOMB_X39_Y25_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[29]~127\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(29),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~127_combout\);

-- Location: FF_X39_Y25_N13
\u0|nios2_gen2_0|cpu|E_src2_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[29]~127_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(29));

-- Location: LCCOMB_X44_Y28_N14
\u0|nios2_gen2_0|cpu|E_st_data[29]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(13),
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(29),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[29]~10_combout\);

-- Location: FF_X44_Y28_N15
\u0|nios2_gen2_0|cpu|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[29]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(29));

-- Location: LCCOMB_X50_Y32_N2
\u0|nios2_gen2_0|cpu|d_writedata[29]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(29),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(29),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[29]~27_combout\);

-- Location: FF_X50_Y32_N3
\u0|nios2_gen2_0|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[29]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(29));

-- Location: LCCOMB_X50_Y32_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: M9K_X73_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y31_N8
\u0|mm_interconnect_0|rsp_mux_001|src_data[29]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(29) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(29));

-- Location: FF_X46_Y31_N9
\u0|nios2_gen2_0|cpu|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(29),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(29));

-- Location: FF_X46_Y22_N5
\u0|nios2_gen2_0|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(30));

-- Location: LCCOMB_X46_Y22_N4
\u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(30),
	datad => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3_combout\);

-- Location: FF_X35_Y24_N13
\u0|nios2_gen2_0|cpu|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(0));

-- Location: LCCOMB_X35_Y24_N22
\u0|nios2_gen2_0|cpu|D_src1_reg[0]~96\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[0]~95_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(0),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[0]~96_combout\);

-- Location: LCCOMB_X40_Y24_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[0]~97\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[0]~96_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(0),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[0]~97_combout\);

-- Location: LCCOMB_X40_Y24_N10
\u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[0]~97_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2feeder_combout\);

-- Location: FF_X40_Y24_N11
\u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2_q\);

-- Location: LCCOMB_X40_Y28_N14
\u0|nios2_gen2_0|cpu|Add8~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => VCC,
	cout => \u0|nios2_gen2_0|cpu|Add8~33_cout\);

-- Location: LCCOMB_X40_Y28_N16
\u0|nios2_gen2_0|cpu|Add8~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~31_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2_q\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~33_cout\,
	combout => \u0|nios2_gen2_0|cpu|Add8~34_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~35\);

-- Location: LCCOMB_X44_Y30_N16
\u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|Add8~36_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~34_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout\);

-- Location: FF_X44_Y30_N17
\u0|nios2_gen2_0|cpu|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(1));

-- Location: LCCOMB_X44_Y30_N10
\u0|nios2_gen2_0|cpu|A_mem_byte_en[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(1),
	combout => \u0|nios2_gen2_0|cpu|A_mem_byte_en[1]~feeder_combout\);

-- Location: FF_X44_Y30_N11
\u0|nios2_gen2_0|cpu|A_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mem_byte_en[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(1));

-- Location: LCCOMB_X44_Y30_N28
\u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(1),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datac => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(1),
	combout => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~3_combout\);

-- Location: FF_X44_Y30_N29
\u0|nios2_gen2_0|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(1));

-- Location: LCCOMB_X39_Y34_N28
\u0|mm_interconnect_0|cmd_mux_001|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: FF_X39_Y34_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X39_Y34_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|byteenable\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X39_Y35_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X39_Y35_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X39_Y36_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~52\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\);

-- Location: LCCOMB_X39_Y36_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~53\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\);

-- Location: FF_X39_Y36_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(32));

-- Location: LCCOMB_X39_Y36_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X39_Y36_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32));

-- Location: LCCOMB_X37_Y34_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X37_Y34_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X41_Y35_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X35_Y35_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~7_combout\);

-- Location: FF_X35_Y35_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X35_Y35_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~55\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\);

-- Location: LCCOMB_X36_Y38_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~56\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X36_Y38_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(30));

-- Location: FF_X37_Y38_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LCCOMB_X37_Y34_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X37_Y34_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X37_Y34_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X37_Y35_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X37_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X36_Y35_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X40_Y34_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X40_Y34_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(4));

-- Location: FF_X52_Y34_N5
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X52_Y34_N4
\u0|mm_interconnect_0|rsp_mux|src_data[4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout\);

-- Location: LCCOMB_X52_Y38_N10
\u0|jtag_uart_0|av_readdata[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[4]~5_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4),
	combout => \u0|jtag_uart_0|av_readdata[4]~5_combout\);

-- Location: FF_X52_Y38_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[4]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: FF_X54_Y37_N15
\u0|pio_0|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(4));

-- Location: LCCOMB_X54_Y37_N12
\u0|pio_0|readdata[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(4) = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|pio_0|data_out\(4) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|pio_0|data_out\(4),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|pio_0|readdata\(4));

-- Location: FF_X54_Y37_N13
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X47_Y34_N26
\u0|mm_interconnect_0|rsp_mux|src_data[4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout\);

-- Location: LCCOMB_X47_Y39_N4
\u0|timer_0|counter_snapshot[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[4]~11_combout\ = !\u0|timer_0|internal_counter\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(4),
	combout => \u0|timer_0|counter_snapshot[4]~11_combout\);

-- Location: FF_X47_Y39_N5
\u0|timer_0|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[4]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(4));

-- Location: LCCOMB_X47_Y39_N6
\u0|timer_0|read_mux_out~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~37_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (\u0|timer_0|counter_snapshot\(4) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datac => \u0|timer_0|counter_snapshot\(4),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|timer_0|read_mux_out~37_combout\);

-- Location: LCCOMB_X46_Y36_N10
\u0|timer_0|period_l_register[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[4]~4_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|timer_0|period_l_register[4]~4_combout\);

-- Location: FF_X46_Y36_N11
\u0|timer_0|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[4]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(4));

-- Location: LCCOMB_X46_Y36_N18
\u0|timer_0|period_h_register[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[4]~2_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|timer_0|period_h_register[4]~2_combout\);

-- Location: FF_X46_Y36_N19
\u0|timer_0|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[4]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(4));

-- Location: LCCOMB_X46_Y36_N30
\u0|timer_0|read_mux_out[4]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~36_combout\ = (\u0|timer_0|period_l_register\(4) & (!\u0|timer_0|period_h_register\(4) & (\u0|timer_0|Equal6~3_combout\))) # (!\u0|timer_0|period_l_register\(4) & ((\u0|timer_0|Equal6~2_combout\) # 
-- ((!\u0|timer_0|period_h_register\(4) & \u0|timer_0|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(4),
	datab => \u0|timer_0|period_h_register\(4),
	datac => \u0|timer_0|Equal6~3_combout\,
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[4]~36_combout\);

-- Location: LCCOMB_X49_Y37_N6
\u0|timer_0|counter_snapshot[20]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[20]~12_combout\ = !\u0|timer_0|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(20),
	combout => \u0|timer_0|counter_snapshot[20]~12_combout\);

-- Location: FF_X49_Y37_N7
\u0|timer_0|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[20]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(20));

-- Location: LCCOMB_X49_Y37_N22
\u0|timer_0|read_mux_out[4]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~38_combout\ = (\u0|timer_0|read_mux_out~37_combout\) # ((\u0|timer_0|read_mux_out[4]~36_combout\) # ((\u0|timer_0|Equal6~4_combout\ & \u0|timer_0|counter_snapshot\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~37_combout\,
	datab => \u0|timer_0|read_mux_out[4]~36_combout\,
	datac => \u0|timer_0|Equal6~4_combout\,
	datad => \u0|timer_0|counter_snapshot\(20),
	combout => \u0|timer_0|read_mux_out[4]~38_combout\);

-- Location: FF_X49_Y37_N23
\u0|timer_0|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[4]~38_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(4));

-- Location: FF_X49_Y37_N15
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X47_Y34_N4
\u0|mm_interconnect_0|rsp_mux|src_data[4]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[4]~33_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[4]~33_combout\);

-- Location: FF_X47_Y34_N5
\u0|nios2_gen2_0|cpu|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[4]~33_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(4));

-- Location: LCCOMB_X43_Y31_N2
\u0|nios2_gen2_0|cpu|A_slow_inst_result[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdata_d1\(4),
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(20),
	datad => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[4]~4_combout\);

-- Location: FF_X43_Y31_N3
\u0|nios2_gen2_0|cpu|A_slow_inst_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[4]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_inst_result[12]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(4));

-- Location: LCCOMB_X36_Y27_N30
\u0|nios2_gen2_0|cpu|A_shift_rot_result~114\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~114_combout\);

-- Location: LCCOMB_X36_Y27_N4
\u0|nios2_gen2_0|cpu|A_shift_rot_result~113\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(28),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~113_combout\);

-- Location: LCCOMB_X36_Y27_N26
\u0|nios2_gen2_0|cpu|A_shift_rot_result~112\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(12),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(20),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~112_combout\);

-- Location: LCCOMB_X36_Y27_N14
\u0|nios2_gen2_0|cpu|A_shift_rot_result~115\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~114_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~113_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~112_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~115_combout\);

-- Location: FF_X36_Y27_N15
\u0|nios2_gen2_0|cpu|A_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~115_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(4));

-- Location: LCCOMB_X37_Y24_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~97\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(4),
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(4),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~97_combout\);

-- Location: FF_X45_Y27_N13
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(4));

-- Location: LCCOMB_X45_Y24_N8
\u0|nios2_gen2_0|cpu|E_logic_result[4]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[4]~8_combout\);

-- Location: LCCOMB_X50_Y24_N0
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X50_Y24_N2
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~12\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~14\);

-- Location: LCCOMB_X50_Y24_N4
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~14\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~16\);

-- Location: FF_X50_Y24_N5
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(2));

-- Location: FF_X51_Y24_N13
\u0|nios2_gen2_0|cpu|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(2));

-- Location: LCCOMB_X51_Y24_N28
\u0|nios2_gen2_0|cpu|D_extra_pc[2]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(2),
	datad => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(2),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[2]~12_combout\);

-- Location: FF_X51_Y24_N29
\u0|nios2_gen2_0|cpu|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[2]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(2));

-- Location: LCCOMB_X40_Y24_N18
\u0|nios2_gen2_0|cpu|E_alu_result[4]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datac => \u0|nios2_gen2_0|cpu|Add8~42_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_extra_pc\(2),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[4]~14_combout\);

-- Location: LCCOMB_X40_Y24_N12
\u0|nios2_gen2_0|cpu|E_alu_result[4]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[4]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result[4]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(4));

-- Location: LCCOMB_X40_Y24_N16
\u0|nios2_gen2_0|cpu|M_alu_result[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(4),
	combout => \u0|nios2_gen2_0|cpu|M_alu_result[4]~feeder_combout\);

-- Location: FF_X40_Y24_N17
\u0|nios2_gen2_0|cpu|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_alu_result[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(4));

-- Location: LCCOMB_X46_Y24_N24
\u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5~q\,
	datad => \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15~q\,
	combout => \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~0_combout\);

-- Location: LCCOMB_X46_Y24_N14
\u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0_combout\);

-- Location: FF_X46_Y24_N15
\u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_exc_active_no_break~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_exception_reg_cause\(2));

-- Location: LCCOMB_X44_Y27_N8
\u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|Equal348~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_exception_reg_cause\(2),
	combout => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~1_combout\);

-- Location: FF_X44_Y27_N9
\u0|nios2_gen2_0|cpu|M_control_reg_rddata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(4));

-- Location: LCCOMB_X44_Y27_N10
\u0|nios2_gen2_0|cpu|M_inst_result[4]~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result[2]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(4),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[4]~42_combout\);

-- Location: FF_X47_Y26_N3
\u0|nios2_gen2_0|cpu|M_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(2));

-- Location: LCCOMB_X44_Y27_N30
\u0|nios2_gen2_0|cpu|M_inst_result[4]~43\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[4]~42_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(4),
	datac => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(2),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result[2]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[4]~43_combout\);

-- Location: FF_X44_Y27_N31
\u0|nios2_gen2_0|cpu|A_inst_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[4]~43_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(4));

-- Location: LCCOMB_X45_Y27_N12
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~95\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(4),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(4),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~95_combout\);

-- Location: LCCOMB_X44_Y27_N2
\u0|nios2_gen2_0|cpu|M_inst_result[20]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(20),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(20),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[20]~18_combout\);

-- Location: FF_X44_Y27_N3
\u0|nios2_gen2_0|cpu|A_inst_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[20]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(20));

-- Location: LCCOMB_X45_Y27_N14
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~96\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~95_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[12]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(20),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~96_combout\);

-- Location: LCCOMB_X35_Y24_N8
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~98\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~97_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~96_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~98_combout\);

-- Location: LCCOMB_X35_Y24_N6
\u0|nios2_gen2_0|cpu|D_src1_reg[4]~83\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~98_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(4),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[4]~83_combout\);

-- Location: FF_X35_Y24_N27
\u0|nios2_gen2_0|cpu|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~98_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(4));

-- Location: LCCOMB_X35_Y24_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[4]~84\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[4]~83_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(4),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[4]~84_combout\);

-- Location: LCCOMB_X40_Y24_N22
\u0|nios2_gen2_0|cpu|D_src1_reg[4]~85\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[4]~84_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(4),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[4]~85_combout\);

-- Location: FF_X40_Y24_N9
\u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_src1_reg[4]~85_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2_q\);

-- Location: FF_X40_Y28_N25
\u0|nios2_gen2_0|cpu|M_mem_baddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(4));

-- Location: FF_X43_Y30_N5
\u0|nios2_gen2_0|cpu|A_mem_baddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(4));

-- Location: LCCOMB_X43_Y30_N4
\u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(4),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(2),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2_combout\);

-- Location: LCCOMB_X52_Y30_N12
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]~feeder_combout\);

-- Location: FF_X52_Y30_N13
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(2));

-- Location: FF_X50_Y34_N3
\u0|nios2_gen2_0|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[5]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(5));

-- Location: LCCOMB_X50_Y34_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: M9K_X73_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y34_N22
\u0|mm_interconnect_0|rsp_mux_001|src_data[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(5) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(5));

-- Location: FF_X49_Y34_N23
\u0|nios2_gen2_0|cpu|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(5));

-- Location: FF_X47_Y19_N21
\u0|nios2_gen2_0|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(23));

-- Location: LCCOMB_X47_Y19_N2
\u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(23),
	combout => \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1_combout\);

-- Location: LCCOMB_X44_Y24_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[9]~99\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~79_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[9]~99_combout\);

-- Location: FF_X44_Y24_N19
\u0|nios2_gen2_0|cpu|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~79_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(9));

-- Location: LCCOMB_X44_Y24_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[9]~100\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[9]~99_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(9),
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(9),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[9]~100_combout\);

-- Location: LCCOMB_X43_Y24_N26
\u0|nios2_gen2_0|cpu|E_src2[9]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[9]~100_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(9),
	combout => \u0|nios2_gen2_0|cpu|E_src2[9]~13_combout\);

-- Location: FF_X43_Y24_N27
\u0|nios2_gen2_0|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[9]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(9));

-- Location: LCCOMB_X44_Y27_N24
\u0|nios2_gen2_0|cpu|Add8~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(9),
	combout => \u0|nios2_gen2_0|cpu|Add8~22_combout\);

-- Location: FF_X40_Y27_N3
\u0|nios2_gen2_0|cpu|M_mem_baddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~52_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(9));

-- Location: LCCOMB_X39_Y30_N10
\u0|nios2_gen2_0|cpu|d_address_line_field[4]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(9),
	datab => \u0|nios2_gen2_0|cpu|A_mem_baddr\(9),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_line_field[4]~1_combout\);

-- Location: LCCOMB_X39_Y30_N2
\u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(9),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder_combout\);

-- Location: FF_X39_Y30_N3
\u0|nios2_gen2_0|cpu|A_dc_wb_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(4));

-- Location: FF_X39_Y30_N11
\u0|nios2_gen2_0|cpu|d_address_line_field[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_line_field[4]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_line_field\(4));

-- Location: LCCOMB_X44_Y33_N28
\u0|mm_interconnect_0|cmd_mux_001|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) = (\u0|nios2_gen2_0|cpu|ic_fill_line\(4) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_address_line_field\(4))))) # 
-- (!\u0|nios2_gen2_0|cpu|ic_fill_line\(4) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_address_line_field\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_line\(4),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_address_line_field\(4),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: FF_X44_Y33_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X44_Y33_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(5),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X42_Y35_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X40_Y35_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\);

-- Location: FF_X40_Y35_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(8));

-- Location: FF_X47_Y35_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X47_Y31_N2
\u0|mm_interconnect_0|rsp_mux_001|src_data[8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(8) = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(8));

-- Location: FF_X47_Y31_N3
\u0|nios2_gen2_0|cpu|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(8));

-- Location: LCCOMB_X50_Y24_N6
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~16\,
	combout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~18\);

-- Location: FF_X50_Y24_N9
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(4));

-- Location: FF_X50_Y25_N11
\u0|nios2_gen2_0|cpu|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(4));

-- Location: LCCOMB_X51_Y24_N18
\u0|nios2_gen2_0|cpu|D_extra_pc[4]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(4),
	datab => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(4),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[4]~10_combout\);

-- Location: FF_X51_Y24_N19
\u0|nios2_gen2_0|cpu|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[4]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(4));

-- Location: LCCOMB_X44_Y24_N12
\u0|nios2_gen2_0|cpu|E_alu_result[6]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~46_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datac => \u0|nios2_gen2_0|cpu|E_extra_pc\(4),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[6]~12_combout\);

-- Location: LCCOMB_X45_Y24_N12
\u0|nios2_gen2_0|cpu|E_logic_result[6]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(6),
	datad => \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\);

-- Location: LCCOMB_X45_Y24_N6
\u0|nios2_gen2_0|cpu|E_alu_result[6]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result[6]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(6));

-- Location: LCCOMB_X42_Y27_N16
\u0|nios2_gen2_0|cpu|D_src2_reg[6]~105\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~90_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(6),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[6]~105_combout\);

-- Location: LCCOMB_X42_Y27_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[6]~106\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[6]~105_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(6),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[6]~106_combout\);

-- Location: LCCOMB_X43_Y24_N24
\u0|nios2_gen2_0|cpu|E_src2[6]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[6]~106_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[6]~10_combout\);

-- Location: FF_X43_Y24_N25
\u0|nios2_gen2_0|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[6]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(6));

-- Location: LCCOMB_X40_Y28_N10
\u0|nios2_gen2_0|cpu|Add8~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src2\(6),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~25_combout\);

-- Location: FF_X40_Y28_N29
\u0|nios2_gen2_0|cpu|M_mem_baddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~46_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(6));

-- Location: LCCOMB_X42_Y31_N28
\u0|nios2_gen2_0|cpu|d_address_line_field[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(6),
	datab => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(6),
	combout => \u0|nios2_gen2_0|cpu|d_address_line_field[1]~4_combout\);

-- Location: LCCOMB_X42_Y31_N22
\u0|nios2_gen2_0|cpu|A_dc_wb_line[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(6),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_line[1]~feeder_combout\);

-- Location: FF_X42_Y31_N23
\u0|nios2_gen2_0|cpu|A_dc_wb_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_line[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(1));

-- Location: FF_X42_Y31_N29
\u0|nios2_gen2_0|cpu|d_address_line_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_line_field[1]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_line_field\(1));

-- Location: LCCOMB_X42_Y31_N24
\u0|mm_interconnect_0|cmd_mux_002|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) = (\u0|nios2_gen2_0|cpu|ic_fill_line\(1) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_address_line_field\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|ic_fill_line\(1) & (\u0|nios2_gen2_0|cpu|d_address_line_field\(1) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_line\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_line_field\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: M9K_X73_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y35_N8
\u0|mm_interconnect_0|rsp_mux|src_data[3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~34_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~34_combout\);

-- Location: LCCOMB_X49_Y39_N12
\u0|timer_0|period_h_register[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[3]~1_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|timer_0|period_h_register[3]~1_combout\);

-- Location: FF_X49_Y39_N13
\u0|timer_0|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[3]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(3));

-- Location: LCCOMB_X49_Y39_N18
\u0|timer_0|period_l_register[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[3]~3_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|timer_0|period_l_register[3]~3_combout\);

-- Location: FF_X49_Y39_N19
\u0|timer_0|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(3));

-- Location: LCCOMB_X49_Y39_N8
\u0|timer_0|read_mux_out[3]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~39_combout\ = (\u0|timer_0|Equal6~3_combout\ & (((!\u0|timer_0|period_l_register\(3) & \u0|timer_0|Equal6~2_combout\)) # (!\u0|timer_0|period_h_register\(3)))) # (!\u0|timer_0|Equal6~3_combout\ & 
-- (((!\u0|timer_0|period_l_register\(3) & \u0|timer_0|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|period_h_register\(3),
	datac => \u0|timer_0|period_l_register\(3),
	datad => \u0|timer_0|Equal6~2_combout\,
	combout => \u0|timer_0|read_mux_out[3]~39_combout\);

-- Location: FF_X47_Y36_N5
\u0|timer_0|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(3));

-- Location: LCCOMB_X47_Y38_N0
\u0|timer_0|counter_snapshot[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[19]~13_combout\ = !\u0|timer_0|internal_counter\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(19),
	combout => \u0|timer_0|counter_snapshot[19]~13_combout\);

-- Location: FF_X47_Y38_N1
\u0|timer_0|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[19]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(19));

-- Location: LCCOMB_X47_Y38_N10
\u0|timer_0|counter_snapshot[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[3]~14_combout\ = !\u0|timer_0|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(3),
	combout => \u0|timer_0|counter_snapshot[3]~14_combout\);

-- Location: FF_X47_Y38_N11
\u0|timer_0|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[3]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(3));

-- Location: LCCOMB_X47_Y38_N4
\u0|timer_0|read_mux_out[3]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~40_combout\ = (\u0|timer_0|Equal6~5_combout\ & ((\u0|timer_0|counter_snapshot\(3)) # ((\u0|timer_0|counter_snapshot\(19) & \u0|timer_0|Equal6~4_combout\)))) # (!\u0|timer_0|Equal6~5_combout\ & (\u0|timer_0|counter_snapshot\(19) 
-- & (\u0|timer_0|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~5_combout\,
	datab => \u0|timer_0|counter_snapshot\(19),
	datac => \u0|timer_0|Equal6~4_combout\,
	datad => \u0|timer_0|counter_snapshot\(3),
	combout => \u0|timer_0|read_mux_out[3]~40_combout\);

-- Location: LCCOMB_X47_Y36_N14
\u0|timer_0|read_mux_out[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(3) = (\u0|timer_0|read_mux_out[3]~39_combout\) # ((\u0|timer_0|read_mux_out[3]~40_combout\) # ((\u0|timer_0|Equal6~1_combout\ & \u0|timer_0|control_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[3]~39_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|control_register\(3),
	datad => \u0|timer_0|read_mux_out[3]~40_combout\,
	combout => \u0|timer_0|read_mux_out\(3));

-- Location: FF_X47_Y36_N15
\u0|timer_0|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(3));

-- Location: FF_X47_Y36_N21
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X50_Y35_N20
\u0|pio_0|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(3) = (\u0|pio_0|data_out\(3) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|pio_0|readdata\(3));

-- Location: FF_X50_Y35_N21
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X52_Y38_N20
\u0|jtag_uart_0|av_readdata[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[3]~6_combout\ = (\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3),
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[3]~6_combout\);

-- Location: FF_X52_Y38_N21
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[3]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X47_Y35_N2
\u0|mm_interconnect_0|rsp_mux|src_data[3]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~35_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~35_combout\);

-- Location: LCCOMB_X47_Y35_N0
\u0|mm_interconnect_0|rsp_mux|src_data[3]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~36_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[3]~34_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[3]~35_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[3]~34_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[3]~35_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~36_combout\);

-- Location: FF_X47_Y35_N1
\u0|nios2_gen2_0|cpu|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[3]~36_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(3));

-- Location: LCCOMB_X46_Y33_N22
\u0|nios2_gen2_0|cpu|A_slow_inst_result[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(3),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(19),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[3]~3_combout\);

-- Location: FF_X46_Y33_N23
\u0|nios2_gen2_0|cpu|A_slow_inst_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[3]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_inst_result[11]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(3));

-- Location: LCCOMB_X35_Y26_N14
\u0|nios2_gen2_0|cpu|A_shift_rot_result~118\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~118_combout\);

-- Location: LCCOMB_X39_Y26_N2
\u0|nios2_gen2_0|cpu|A_shift_rot_result~117\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(27),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(3),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~117_combout\);

-- Location: LCCOMB_X39_Y26_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~116\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(11),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(19),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~116_combout\);

-- Location: LCCOMB_X36_Y24_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~119\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~118_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~117_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~116_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~119_combout\);

-- Location: FF_X36_Y24_N11
\u0|nios2_gen2_0|cpu|A_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~119_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(3));

-- Location: LCCOMB_X36_Y24_N12
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~101\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(3),
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(3),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~101_combout\);

-- Location: FF_X45_Y27_N25
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(3));

-- Location: FF_X50_Y25_N5
\u0|nios2_gen2_0|cpu|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(1));

-- Location: FF_X50_Y24_N3
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(1));

-- Location: LCCOMB_X50_Y26_N0
\u0|nios2_gen2_0|cpu|D_extra_pc[1]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(1),
	datac => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(1),
	datad => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[1]~13_combout\);

-- Location: FF_X50_Y26_N1
\u0|nios2_gen2_0|cpu|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[1]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(1));

-- Location: LCCOMB_X43_Y25_N22
\u0|nios2_gen2_0|cpu|E_alu_result[3]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~40_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_extra_pc\(1),
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[3]~15_combout\);

-- Location: LCCOMB_X43_Y25_N24
\u0|nios2_gen2_0|cpu|E_logic_result[3]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[3]~1_combout\);

-- Location: LCCOMB_X43_Y25_N28
\u0|nios2_gen2_0|cpu|E_alu_result[3]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result[3]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[3]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(3));

-- Location: FF_X43_Y25_N29
\u0|nios2_gen2_0|cpu|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(3));

-- Location: FF_X46_Y24_N25
\u0|nios2_gen2_0|cpu|W_exception_reg_cause[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_exc_active_no_break~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_exception_reg_cause\(1));

-- Location: LCCOMB_X46_Y26_N24
\u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal348~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_exception_reg_cause\(1),
	combout => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~2_combout\);

-- Location: FF_X46_Y26_N25
\u0|nios2_gen2_0|cpu|M_control_reg_rddata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(3));

-- Location: LCCOMB_X46_Y26_N22
\u0|nios2_gen2_0|cpu|M_inst_result[3]~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result[2]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(3),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[3]~44_combout\);

-- Location: LCCOMB_X46_Y26_N18
\u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~feeder_combout\);

-- Location: FF_X46_Y26_N19
\u0|nios2_gen2_0|cpu|M_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(1));

-- Location: LCCOMB_X46_Y26_N14
\u0|nios2_gen2_0|cpu|M_inst_result[3]~45\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_inst_result[3]~44_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_inst_result[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(1),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[3]~45_combout\);

-- Location: FF_X46_Y26_N15
\u0|nios2_gen2_0|cpu|A_inst_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[3]~45_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(3));

-- Location: LCCOMB_X45_Y27_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~99\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(3),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(3),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~99_combout\);

-- Location: LCCOMB_X38_Y24_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~100\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~99_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[11]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(19),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~100_combout\);

-- Location: LCCOMB_X35_Y24_N18
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~102\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~101_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~100_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~102_combout\);

-- Location: FF_X35_Y24_N21
\u0|nios2_gen2_0|cpu|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~102_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(3));

-- Location: LCCOMB_X35_Y24_N24
\u0|nios2_gen2_0|cpu|D_src1_reg[3]~86\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~102_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[3]~86_combout\);

-- Location: LCCOMB_X35_Y24_N2
\u0|nios2_gen2_0|cpu|D_src1_reg[3]~87\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(3),
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[3]~86_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[3]~87_combout\);

-- Location: LCCOMB_X41_Y25_N20
\u0|nios2_gen2_0|cpu|D_src1_reg[3]~88\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[3]~87_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[3]~88_combout\);

-- Location: FF_X41_Y25_N21
\u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[3]~88_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2_q\);

-- Location: FF_X40_Y28_N23
\u0|nios2_gen2_0|cpu|M_mem_baddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~40_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(3));

-- Location: LCCOMB_X43_Y30_N28
\u0|nios2_gen2_0|cpu|A_mem_baddr[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(3),
	combout => \u0|nios2_gen2_0|cpu|A_mem_baddr[3]~feeder_combout\);

-- Location: FF_X43_Y30_N29
\u0|nios2_gen2_0|cpu|A_mem_baddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mem_baddr[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(3));

-- Location: LCCOMB_X43_Y30_N8
\u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset\(1),
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(3),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1_combout\);

-- Location: FF_X52_Y30_N3
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(1));

-- Location: FF_X50_Y34_N5
\u0|nios2_gen2_0|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[2]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(2));

-- Location: LCCOMB_X47_Y36_N6
\u0|timer_0|counter_is_running~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~0_combout\ = (!\u0|timer_0|force_reload~q\ & (\u0|timer_0|counter_is_running~q\ & ((\u0|timer_0|control_register\(1)) # (!\u0|timer_0|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|force_reload~q\,
	datab => \u0|timer_0|counter_is_running~q\,
	datac => \u0|timer_0|Equal0~10_combout\,
	datad => \u0|timer_0|control_register\(1),
	combout => \u0|timer_0|counter_is_running~0_combout\);

-- Location: LCCOMB_X47_Y36_N8
\u0|timer_0|counter_is_running~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~1_combout\ = (\u0|timer_0|control_wr_strobe~combout\ & ((\u0|nios2_gen2_0|cpu|d_writedata\(2)) # ((!\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|timer_0|counter_is_running~0_combout\)))) # 
-- (!\u0|timer_0|control_wr_strobe~combout\ & (((\u0|timer_0|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_wr_strobe~combout\,
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datad => \u0|timer_0|counter_is_running~0_combout\,
	combout => \u0|timer_0|counter_is_running~1_combout\);

-- Location: FF_X47_Y36_N9
\u0|timer_0|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_is_running~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_is_running~q\);

-- Location: LCCOMB_X47_Y36_N16
\u0|timer_0|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~1_combout\ = (\u0|timer_0|counter_is_running~q\) # (\u0|timer_0|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|counter_is_running~q\,
	datac => \u0|timer_0|force_reload~q\,
	combout => \u0|timer_0|always0~1_combout\);

-- Location: FF_X46_Y39_N1
\u0|timer_0|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[0]~32_combout\,
	asdata => \u0|timer_0|period_l_register\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(0));

-- Location: LCCOMB_X46_Y39_N2
\u0|timer_0|internal_counter[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[1]~34_combout\ = (\u0|timer_0|internal_counter\(1) & (\u0|timer_0|internal_counter[0]~33\ $ (GND))) # (!\u0|timer_0|internal_counter\(1) & (!\u0|timer_0|internal_counter[0]~33\ & VCC))
-- \u0|timer_0|internal_counter[1]~35\ = CARRY((\u0|timer_0|internal_counter\(1) & !\u0|timer_0|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(1),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[0]~33\,
	combout => \u0|timer_0|internal_counter[1]~34_combout\,
	cout => \u0|timer_0|internal_counter[1]~35\);

-- Location: FF_X46_Y39_N3
\u0|timer_0|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[1]~34_combout\,
	asdata => \u0|timer_0|period_l_register\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(1));

-- Location: LCCOMB_X46_Y39_N4
\u0|timer_0|internal_counter[2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[2]~36_combout\ = (\u0|timer_0|internal_counter\(2) & (!\u0|timer_0|internal_counter[1]~35\)) # (!\u0|timer_0|internal_counter\(2) & ((\u0|timer_0|internal_counter[1]~35\) # (GND)))
-- \u0|timer_0|internal_counter[2]~37\ = CARRY((!\u0|timer_0|internal_counter[1]~35\) # (!\u0|timer_0|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(2),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[1]~35\,
	combout => \u0|timer_0|internal_counter[2]~36_combout\,
	cout => \u0|timer_0|internal_counter[2]~37\);

-- Location: FF_X46_Y39_N5
\u0|timer_0|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[2]~36_combout\,
	asdata => \u0|timer_0|period_l_register\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(2));

-- Location: LCCOMB_X46_Y39_N6
\u0|timer_0|internal_counter[3]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[3]~38_combout\ = (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter[2]~37\ $ (GND))) # (!\u0|timer_0|internal_counter\(3) & (!\u0|timer_0|internal_counter[2]~37\ & VCC))
-- \u0|timer_0|internal_counter[3]~39\ = CARRY((\u0|timer_0|internal_counter\(3) & !\u0|timer_0|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(3),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[2]~37\,
	combout => \u0|timer_0|internal_counter[3]~38_combout\,
	cout => \u0|timer_0|internal_counter[3]~39\);

-- Location: FF_X46_Y39_N7
\u0|timer_0|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[3]~38_combout\,
	asdata => \u0|timer_0|period_l_register\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(3));

-- Location: LCCOMB_X46_Y39_N8
\u0|timer_0|internal_counter[4]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[4]~40_combout\ = (\u0|timer_0|internal_counter\(4) & (!\u0|timer_0|internal_counter[3]~39\)) # (!\u0|timer_0|internal_counter\(4) & ((\u0|timer_0|internal_counter[3]~39\) # (GND)))
-- \u0|timer_0|internal_counter[4]~41\ = CARRY((!\u0|timer_0|internal_counter[3]~39\) # (!\u0|timer_0|internal_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(4),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[3]~39\,
	combout => \u0|timer_0|internal_counter[4]~40_combout\,
	cout => \u0|timer_0|internal_counter[4]~41\);

-- Location: FF_X46_Y39_N9
\u0|timer_0|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[4]~40_combout\,
	asdata => \u0|timer_0|period_l_register\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(4));

-- Location: LCCOMB_X46_Y39_N10
\u0|timer_0|internal_counter[5]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[5]~42_combout\ = (\u0|timer_0|internal_counter\(5) & (\u0|timer_0|internal_counter[4]~41\ $ (GND))) # (!\u0|timer_0|internal_counter\(5) & (!\u0|timer_0|internal_counter[4]~41\ & VCC))
-- \u0|timer_0|internal_counter[5]~43\ = CARRY((\u0|timer_0|internal_counter\(5) & !\u0|timer_0|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(5),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[4]~41\,
	combout => \u0|timer_0|internal_counter[5]~42_combout\,
	cout => \u0|timer_0|internal_counter[5]~43\);

-- Location: FF_X46_Y39_N11
\u0|timer_0|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[5]~42_combout\,
	asdata => \u0|timer_0|period_l_register\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(5));

-- Location: LCCOMB_X46_Y39_N12
\u0|timer_0|internal_counter[6]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[6]~44_combout\ = (\u0|timer_0|internal_counter\(6) & (!\u0|timer_0|internal_counter[5]~43\)) # (!\u0|timer_0|internal_counter\(6) & ((\u0|timer_0|internal_counter[5]~43\) # (GND)))
-- \u0|timer_0|internal_counter[6]~45\ = CARRY((!\u0|timer_0|internal_counter[5]~43\) # (!\u0|timer_0|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(6),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[5]~43\,
	combout => \u0|timer_0|internal_counter[6]~44_combout\,
	cout => \u0|timer_0|internal_counter[6]~45\);

-- Location: FF_X46_Y39_N13
\u0|timer_0|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[6]~44_combout\,
	asdata => \u0|timer_0|period_l_register\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(6));

-- Location: LCCOMB_X46_Y39_N14
\u0|timer_0|internal_counter[7]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[7]~46_combout\ = (\u0|timer_0|internal_counter\(7) & (\u0|timer_0|internal_counter[6]~45\ & VCC)) # (!\u0|timer_0|internal_counter\(7) & (!\u0|timer_0|internal_counter[6]~45\))
-- \u0|timer_0|internal_counter[7]~47\ = CARRY((!\u0|timer_0|internal_counter\(7) & !\u0|timer_0|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(7),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[6]~45\,
	combout => \u0|timer_0|internal_counter[7]~46_combout\,
	cout => \u0|timer_0|internal_counter[7]~47\);

-- Location: FF_X46_Y39_N15
\u0|timer_0|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[7]~46_combout\,
	asdata => \u0|timer_0|period_l_register\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(7));

-- Location: LCCOMB_X46_Y39_N16
\u0|timer_0|internal_counter[8]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[8]~48_combout\ = (\u0|timer_0|internal_counter\(8) & ((GND) # (!\u0|timer_0|internal_counter[7]~47\))) # (!\u0|timer_0|internal_counter\(8) & (\u0|timer_0|internal_counter[7]~47\ $ (GND)))
-- \u0|timer_0|internal_counter[8]~49\ = CARRY((\u0|timer_0|internal_counter\(8)) # (!\u0|timer_0|internal_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(8),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[7]~47\,
	combout => \u0|timer_0|internal_counter[8]~48_combout\,
	cout => \u0|timer_0|internal_counter[8]~49\);

-- Location: FF_X46_Y39_N17
\u0|timer_0|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[8]~48_combout\,
	asdata => \u0|timer_0|period_l_register\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(8));

-- Location: LCCOMB_X46_Y39_N18
\u0|timer_0|internal_counter[9]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[9]~50_combout\ = (\u0|timer_0|internal_counter\(9) & (\u0|timer_0|internal_counter[8]~49\ & VCC)) # (!\u0|timer_0|internal_counter\(9) & (!\u0|timer_0|internal_counter[8]~49\))
-- \u0|timer_0|internal_counter[9]~51\ = CARRY((!\u0|timer_0|internal_counter\(9) & !\u0|timer_0|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(9),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[8]~49\,
	combout => \u0|timer_0|internal_counter[9]~50_combout\,
	cout => \u0|timer_0|internal_counter[9]~51\);

-- Location: FF_X46_Y39_N19
\u0|timer_0|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[9]~50_combout\,
	asdata => \u0|timer_0|period_l_register\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(9));

-- Location: LCCOMB_X46_Y39_N20
\u0|timer_0|internal_counter[10]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[10]~52_combout\ = (\u0|timer_0|internal_counter\(10) & ((GND) # (!\u0|timer_0|internal_counter[9]~51\))) # (!\u0|timer_0|internal_counter\(10) & (\u0|timer_0|internal_counter[9]~51\ $ (GND)))
-- \u0|timer_0|internal_counter[10]~53\ = CARRY((\u0|timer_0|internal_counter\(10)) # (!\u0|timer_0|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(10),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[9]~51\,
	combout => \u0|timer_0|internal_counter[10]~52_combout\,
	cout => \u0|timer_0|internal_counter[10]~53\);

-- Location: FF_X46_Y39_N21
\u0|timer_0|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[10]~52_combout\,
	asdata => \u0|timer_0|period_l_register\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(10));

-- Location: LCCOMB_X46_Y39_N22
\u0|timer_0|internal_counter[11]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[11]~54_combout\ = (\u0|timer_0|internal_counter\(11) & (\u0|timer_0|internal_counter[10]~53\ & VCC)) # (!\u0|timer_0|internal_counter\(11) & (!\u0|timer_0|internal_counter[10]~53\))
-- \u0|timer_0|internal_counter[11]~55\ = CARRY((!\u0|timer_0|internal_counter\(11) & !\u0|timer_0|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(11),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[10]~53\,
	combout => \u0|timer_0|internal_counter[11]~54_combout\,
	cout => \u0|timer_0|internal_counter[11]~55\);

-- Location: FF_X46_Y39_N23
\u0|timer_0|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[11]~54_combout\,
	asdata => \u0|timer_0|period_l_register\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(11));

-- Location: LCCOMB_X46_Y39_N24
\u0|timer_0|internal_counter[12]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[12]~56_combout\ = (\u0|timer_0|internal_counter\(12) & (!\u0|timer_0|internal_counter[11]~55\)) # (!\u0|timer_0|internal_counter\(12) & ((\u0|timer_0|internal_counter[11]~55\) # (GND)))
-- \u0|timer_0|internal_counter[12]~57\ = CARRY((!\u0|timer_0|internal_counter[11]~55\) # (!\u0|timer_0|internal_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(12),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[11]~55\,
	combout => \u0|timer_0|internal_counter[12]~56_combout\,
	cout => \u0|timer_0|internal_counter[12]~57\);

-- Location: FF_X46_Y39_N25
\u0|timer_0|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[12]~56_combout\,
	asdata => \u0|timer_0|period_l_register\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(12));

-- Location: LCCOMB_X46_Y39_N26
\u0|timer_0|internal_counter[13]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[13]~58_combout\ = (\u0|timer_0|internal_counter\(13) & (\u0|timer_0|internal_counter[12]~57\ $ (GND))) # (!\u0|timer_0|internal_counter\(13) & (!\u0|timer_0|internal_counter[12]~57\ & VCC))
-- \u0|timer_0|internal_counter[13]~59\ = CARRY((\u0|timer_0|internal_counter\(13) & !\u0|timer_0|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(13),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[12]~57\,
	combout => \u0|timer_0|internal_counter[13]~58_combout\,
	cout => \u0|timer_0|internal_counter[13]~59\);

-- Location: FF_X46_Y39_N27
\u0|timer_0|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[13]~58_combout\,
	asdata => \u0|timer_0|period_l_register\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(13));

-- Location: LCCOMB_X46_Y39_N28
\u0|timer_0|internal_counter[14]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[14]~60_combout\ = (\u0|timer_0|internal_counter\(14) & (!\u0|timer_0|internal_counter[13]~59\)) # (!\u0|timer_0|internal_counter\(14) & ((\u0|timer_0|internal_counter[13]~59\) # (GND)))
-- \u0|timer_0|internal_counter[14]~61\ = CARRY((!\u0|timer_0|internal_counter[13]~59\) # (!\u0|timer_0|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(14),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[13]~59\,
	combout => \u0|timer_0|internal_counter[14]~60_combout\,
	cout => \u0|timer_0|internal_counter[14]~61\);

-- Location: FF_X46_Y39_N29
\u0|timer_0|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[14]~60_combout\,
	asdata => \u0|timer_0|period_l_register\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(14));

-- Location: LCCOMB_X46_Y39_N30
\u0|timer_0|internal_counter[15]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[15]~62_combout\ = (\u0|timer_0|internal_counter\(15) & (\u0|timer_0|internal_counter[14]~61\ $ (GND))) # (!\u0|timer_0|internal_counter\(15) & (!\u0|timer_0|internal_counter[14]~61\ & VCC))
-- \u0|timer_0|internal_counter[15]~63\ = CARRY((\u0|timer_0|internal_counter\(15) & !\u0|timer_0|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(15),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[14]~61\,
	combout => \u0|timer_0|internal_counter[15]~62_combout\,
	cout => \u0|timer_0|internal_counter[15]~63\);

-- Location: FF_X46_Y39_N31
\u0|timer_0|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[15]~62_combout\,
	asdata => \u0|timer_0|period_l_register\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(15));

-- Location: LCCOMB_X46_Y38_N0
\u0|timer_0|internal_counter[16]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[16]~64_combout\ = (\u0|timer_0|internal_counter\(16) & ((GND) # (!\u0|timer_0|internal_counter[15]~63\))) # (!\u0|timer_0|internal_counter\(16) & (\u0|timer_0|internal_counter[15]~63\ $ (GND)))
-- \u0|timer_0|internal_counter[16]~65\ = CARRY((\u0|timer_0|internal_counter\(16)) # (!\u0|timer_0|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(16),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[15]~63\,
	combout => \u0|timer_0|internal_counter[16]~64_combout\,
	cout => \u0|timer_0|internal_counter[16]~65\);

-- Location: FF_X46_Y37_N5
\u0|timer_0|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(0));

-- Location: FF_X46_Y38_N1
\u0|timer_0|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[16]~64_combout\,
	asdata => \u0|timer_0|period_h_register\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(16));

-- Location: LCCOMB_X46_Y38_N2
\u0|timer_0|internal_counter[17]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[17]~66_combout\ = (\u0|timer_0|internal_counter\(17) & (\u0|timer_0|internal_counter[16]~65\ $ (GND))) # (!\u0|timer_0|internal_counter\(17) & (!\u0|timer_0|internal_counter[16]~65\ & VCC))
-- \u0|timer_0|internal_counter[17]~67\ = CARRY((\u0|timer_0|internal_counter\(17) & !\u0|timer_0|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(17),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[16]~65\,
	combout => \u0|timer_0|internal_counter[17]~66_combout\,
	cout => \u0|timer_0|internal_counter[17]~67\);

-- Location: FF_X46_Y38_N3
\u0|timer_0|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[17]~66_combout\,
	asdata => \u0|timer_0|period_h_register\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(17));

-- Location: LCCOMB_X46_Y38_N4
\u0|timer_0|internal_counter[18]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[18]~68_combout\ = (\u0|timer_0|internal_counter\(18) & ((GND) # (!\u0|timer_0|internal_counter[17]~67\))) # (!\u0|timer_0|internal_counter\(18) & (\u0|timer_0|internal_counter[17]~67\ $ (GND)))
-- \u0|timer_0|internal_counter[18]~69\ = CARRY((\u0|timer_0|internal_counter\(18)) # (!\u0|timer_0|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(18),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[17]~67\,
	combout => \u0|timer_0|internal_counter[18]~68_combout\,
	cout => \u0|timer_0|internal_counter[18]~69\);

-- Location: FF_X46_Y38_N5
\u0|timer_0|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[18]~68_combout\,
	asdata => \u0|timer_0|period_h_register\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(18));

-- Location: LCCOMB_X46_Y38_N6
\u0|timer_0|internal_counter[19]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[19]~70_combout\ = (\u0|timer_0|internal_counter\(19) & (\u0|timer_0|internal_counter[18]~69\ $ (GND))) # (!\u0|timer_0|internal_counter\(19) & (!\u0|timer_0|internal_counter[18]~69\ & VCC))
-- \u0|timer_0|internal_counter[19]~71\ = CARRY((\u0|timer_0|internal_counter\(19) & !\u0|timer_0|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(19),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[18]~69\,
	combout => \u0|timer_0|internal_counter[19]~70_combout\,
	cout => \u0|timer_0|internal_counter[19]~71\);

-- Location: FF_X46_Y38_N7
\u0|timer_0|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[19]~70_combout\,
	asdata => \u0|timer_0|period_h_register\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(19));

-- Location: LCCOMB_X46_Y38_N8
\u0|timer_0|internal_counter[20]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[20]~72_combout\ = (\u0|timer_0|internal_counter\(20) & (!\u0|timer_0|internal_counter[19]~71\)) # (!\u0|timer_0|internal_counter\(20) & ((\u0|timer_0|internal_counter[19]~71\) # (GND)))
-- \u0|timer_0|internal_counter[20]~73\ = CARRY((!\u0|timer_0|internal_counter[19]~71\) # (!\u0|timer_0|internal_counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(20),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[19]~71\,
	combout => \u0|timer_0|internal_counter[20]~72_combout\,
	cout => \u0|timer_0|internal_counter[20]~73\);

-- Location: FF_X46_Y38_N9
\u0|timer_0|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[20]~72_combout\,
	asdata => \u0|timer_0|period_h_register\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(20));

-- Location: LCCOMB_X46_Y38_N10
\u0|timer_0|internal_counter[21]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[21]~74_combout\ = (\u0|timer_0|internal_counter\(21) & (\u0|timer_0|internal_counter[20]~73\ $ (GND))) # (!\u0|timer_0|internal_counter\(21) & (!\u0|timer_0|internal_counter[20]~73\ & VCC))
-- \u0|timer_0|internal_counter[21]~75\ = CARRY((\u0|timer_0|internal_counter\(21) & !\u0|timer_0|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(21),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[20]~73\,
	combout => \u0|timer_0|internal_counter[21]~74_combout\,
	cout => \u0|timer_0|internal_counter[21]~75\);

-- Location: FF_X46_Y38_N11
\u0|timer_0|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[21]~74_combout\,
	asdata => \u0|timer_0|period_h_register\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(21));

-- Location: LCCOMB_X46_Y38_N12
\u0|timer_0|internal_counter[22]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[22]~76_combout\ = (\u0|timer_0|internal_counter\(22) & (!\u0|timer_0|internal_counter[21]~75\)) # (!\u0|timer_0|internal_counter\(22) & ((\u0|timer_0|internal_counter[21]~75\) # (GND)))
-- \u0|timer_0|internal_counter[22]~77\ = CARRY((!\u0|timer_0|internal_counter[21]~75\) # (!\u0|timer_0|internal_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(22),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[21]~75\,
	combout => \u0|timer_0|internal_counter[22]~76_combout\,
	cout => \u0|timer_0|internal_counter[22]~77\);

-- Location: FF_X46_Y38_N13
\u0|timer_0|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[22]~76_combout\,
	asdata => \u0|timer_0|period_h_register\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(22));

-- Location: LCCOMB_X46_Y38_N14
\u0|timer_0|internal_counter[23]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[23]~78_combout\ = (\u0|timer_0|internal_counter\(23) & (\u0|timer_0|internal_counter[22]~77\ $ (GND))) # (!\u0|timer_0|internal_counter\(23) & (!\u0|timer_0|internal_counter[22]~77\ & VCC))
-- \u0|timer_0|internal_counter[23]~79\ = CARRY((\u0|timer_0|internal_counter\(23) & !\u0|timer_0|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(23),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[22]~77\,
	combout => \u0|timer_0|internal_counter[23]~78_combout\,
	cout => \u0|timer_0|internal_counter[23]~79\);

-- Location: FF_X46_Y38_N15
\u0|timer_0|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[23]~78_combout\,
	asdata => \u0|timer_0|period_h_register\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(23));

-- Location: FF_X46_Y38_N17
\u0|timer_0|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[24]~80_combout\,
	asdata => \u0|timer_0|period_h_register\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(24));

-- Location: LCCOMB_X49_Y37_N0
\u0|timer_0|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~8_combout\ = (!\u0|timer_0|internal_counter\(24) & (!\u0|timer_0|internal_counter\(26) & (!\u0|timer_0|internal_counter\(27) & \u0|timer_0|internal_counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(24),
	datab => \u0|timer_0|internal_counter\(26),
	datac => \u0|timer_0|internal_counter\(27),
	datad => \u0|timer_0|internal_counter\(25),
	combout => \u0|timer_0|Equal0~8_combout\);

-- Location: LCCOMB_X47_Y38_N18
\u0|timer_0|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~3_combout\ = (\u0|timer_0|internal_counter\(14) & (\u0|timer_0|internal_counter\(15) & (\u0|timer_0|internal_counter\(13) & \u0|timer_0|internal_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(14),
	datab => \u0|timer_0|internal_counter\(15),
	datac => \u0|timer_0|internal_counter\(13),
	datad => \u0|timer_0|internal_counter\(12),
	combout => \u0|timer_0|Equal0~3_combout\);

-- Location: LCCOMB_X47_Y38_N24
\u0|timer_0|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~0_combout\ = (\u0|timer_0|internal_counter\(2) & (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter\(1) & \u0|timer_0|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(2),
	datab => \u0|timer_0|internal_counter\(3),
	datac => \u0|timer_0|internal_counter\(1),
	datad => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|Equal0~0_combout\);

-- Location: LCCOMB_X45_Y39_N16
\u0|timer_0|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~2_combout\ = (!\u0|timer_0|internal_counter\(9) & (!\u0|timer_0|internal_counter\(8) & (!\u0|timer_0|internal_counter\(10) & !\u0|timer_0|internal_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(9),
	datab => \u0|timer_0|internal_counter\(8),
	datac => \u0|timer_0|internal_counter\(10),
	datad => \u0|timer_0|internal_counter\(11),
	combout => \u0|timer_0|Equal0~2_combout\);

-- Location: LCCOMB_X47_Y39_N24
\u0|timer_0|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~1_combout\ = (\u0|timer_0|internal_counter\(6) & (\u0|timer_0|internal_counter\(5) & (!\u0|timer_0|internal_counter\(7) & \u0|timer_0|internal_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(6),
	datab => \u0|timer_0|internal_counter\(5),
	datac => \u0|timer_0|internal_counter\(7),
	datad => \u0|timer_0|internal_counter\(4),
	combout => \u0|timer_0|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y38_N12
\u0|timer_0|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~4_combout\ = (\u0|timer_0|Equal0~3_combout\ & (\u0|timer_0|Equal0~0_combout\ & (\u0|timer_0|Equal0~2_combout\ & \u0|timer_0|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~3_combout\,
	datab => \u0|timer_0|Equal0~0_combout\,
	datac => \u0|timer_0|Equal0~2_combout\,
	datad => \u0|timer_0|Equal0~1_combout\,
	combout => \u0|timer_0|Equal0~4_combout\);

-- Location: LCCOMB_X47_Y38_N14
\u0|timer_0|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~5_combout\ = (\u0|timer_0|internal_counter\(19) & !\u0|timer_0|internal_counter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(19),
	datac => \u0|timer_0|internal_counter\(18),
	combout => \u0|timer_0|Equal0~5_combout\);

-- Location: LCCOMB_X47_Y39_N10
\u0|timer_0|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~6_combout\ = (\u0|timer_0|internal_counter\(23) & (\u0|timer_0|internal_counter\(22) & (\u0|timer_0|internal_counter\(20) & \u0|timer_0|internal_counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(23),
	datab => \u0|timer_0|internal_counter\(22),
	datac => \u0|timer_0|internal_counter\(20),
	datad => \u0|timer_0|internal_counter\(21),
	combout => \u0|timer_0|Equal0~6_combout\);

-- Location: LCCOMB_X47_Y38_N8
\u0|timer_0|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~7_combout\ = (\u0|timer_0|internal_counter\(17) & (\u0|timer_0|Equal0~5_combout\ & (!\u0|timer_0|internal_counter\(16) & \u0|timer_0|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(17),
	datab => \u0|timer_0|Equal0~5_combout\,
	datac => \u0|timer_0|internal_counter\(16),
	datad => \u0|timer_0|Equal0~6_combout\,
	combout => \u0|timer_0|Equal0~7_combout\);

-- Location: LCCOMB_X49_Y38_N6
\u0|timer_0|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~9_combout\ = (!\u0|timer_0|internal_counter\(28) & (!\u0|timer_0|internal_counter\(30) & (!\u0|timer_0|internal_counter\(29) & !\u0|timer_0|internal_counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(28),
	datab => \u0|timer_0|internal_counter\(30),
	datac => \u0|timer_0|internal_counter\(29),
	datad => \u0|timer_0|internal_counter\(31),
	combout => \u0|timer_0|Equal0~9_combout\);

-- Location: LCCOMB_X47_Y36_N30
\u0|timer_0|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~10_combout\ = (\u0|timer_0|Equal0~8_combout\ & (\u0|timer_0|Equal0~4_combout\ & (\u0|timer_0|Equal0~7_combout\ & \u0|timer_0|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~8_combout\,
	datab => \u0|timer_0|Equal0~4_combout\,
	datac => \u0|timer_0|Equal0~7_combout\,
	datad => \u0|timer_0|Equal0~9_combout\,
	combout => \u0|timer_0|Equal0~10_combout\);

-- Location: FF_X47_Y36_N19
\u0|timer_0|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|Equal0~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X47_Y36_N18
\u0|timer_0|timeout_occurred~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|timeout_occurred~0_combout\ = (\u0|timer_0|timeout_occurred~q\) # ((\u0|timer_0|Equal0~10_combout\ & !\u0|timer_0|delayed_unxcounter_is_zeroxx0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~10_combout\,
	datac => \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\,
	datad => \u0|timer_0|timeout_occurred~q\,
	combout => \u0|timer_0|timeout_occurred~0_combout\);

-- Location: LCCOMB_X47_Y36_N24
\u0|timer_0|timeout_occurred~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|timeout_occurred~1_combout\ = (\u0|timer_0|timeout_occurred~0_combout\ & (((\u0|nios2_gen2_0|cpu|d_address_offset_field\(0)) # (!\u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_l_wr_strobe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~1_combout\,
	datab => \u0|timer_0|Equal6~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|timer_0|timeout_occurred~0_combout\,
	combout => \u0|timer_0|timeout_occurred~1_combout\);

-- Location: FF_X47_Y36_N25
\u0|timer_0|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|timeout_occurred~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|timeout_occurred~q\);

-- Location: LCCOMB_X47_Y36_N10
\u0|timer_0|read_mux_out[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~2_combout\ = (\u0|timer_0|Equal6~0_combout\ & ((\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & ((\u0|timer_0|control_register\(0)))) # (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & (\u0|timer_0|timeout_occurred~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datab => \u0|timer_0|timeout_occurred~q\,
	datac => \u0|timer_0|control_register\(0),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[0]~2_combout\);

-- Location: LCCOMB_X46_Y37_N4
\u0|timer_0|read_mux_out[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~0_combout\ = (\u0|timer_0|period_l_register\(0) & (((\u0|timer_0|period_h_register\(0) & \u0|timer_0|Equal6~3_combout\)))) # (!\u0|timer_0|period_l_register\(0) & ((\u0|timer_0|Equal6~2_combout\) # 
-- ((\u0|timer_0|period_h_register\(0) & \u0|timer_0|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(0),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|period_h_register\(0),
	datad => \u0|timer_0|Equal6~3_combout\,
	combout => \u0|timer_0|read_mux_out[0]~0_combout\);

-- Location: LCCOMB_X47_Y38_N2
\u0|timer_0|counter_snapshot[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[0]~0_combout\ = !\u0|timer_0|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|counter_snapshot[0]~0_combout\);

-- Location: FF_X47_Y38_N3
\u0|timer_0|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(0));

-- Location: FF_X47_Y38_N21
\u0|timer_0|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(16));

-- Location: LCCOMB_X47_Y38_N20
\u0|timer_0|read_mux_out[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~1_combout\ = (\u0|timer_0|Equal6~4_combout\ & ((\u0|timer_0|counter_snapshot\(16)) # ((\u0|timer_0|counter_snapshot\(0) & \u0|timer_0|Equal6~5_combout\)))) # (!\u0|timer_0|Equal6~4_combout\ & (\u0|timer_0|counter_snapshot\(0) & 
-- ((\u0|timer_0|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~4_combout\,
	datab => \u0|timer_0|counter_snapshot\(0),
	datac => \u0|timer_0|counter_snapshot\(16),
	datad => \u0|timer_0|Equal6~5_combout\,
	combout => \u0|timer_0|read_mux_out[0]~1_combout\);

-- Location: LCCOMB_X47_Y35_N28
\u0|timer_0|read_mux_out[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(0) = (\u0|timer_0|read_mux_out[0]~2_combout\) # ((\u0|timer_0|read_mux_out[0]~0_combout\) # (\u0|timer_0|read_mux_out[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|read_mux_out[0]~2_combout\,
	datac => \u0|timer_0|read_mux_out[0]~0_combout\,
	datad => \u0|timer_0|read_mux_out[0]~1_combout\,
	combout => \u0|timer_0|read_mux_out\(0));

-- Location: FF_X47_Y35_N29
\u0|timer_0|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(0));

-- Location: LCCOMB_X47_Y35_N6
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]~feeder_combout\ = \u0|timer_0|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X47_Y35_N7
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X54_Y36_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: M9K_X73_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y35_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X42_Y35_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X42_Y35_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X42_Y35_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X42_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X41_Y36_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X41_Y36_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(0));

-- Location: FF_X47_Y35_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X47_Y35_N12
\u0|mm_interconnect_0|rsp_mux|src_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\);

-- Location: LCCOMB_X51_Y36_N4
\u0|jtag_uart_0|av_readdata[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[0]~1_combout\ = (\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0)))) # (!\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|ien_AF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ien_AF~q\,
	datab => \u0|jtag_uart_0|the_lab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[0]~1_combout\);

-- Location: FF_X51_Y36_N5
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: FF_X54_Y37_N17
\u0|pio_0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(0));

-- Location: LCCOMB_X51_Y36_N20
\u0|pio_0|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(0) = (\u0|pio_0|data_out\(0) & (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(0) & !\u0|nios2_gen2_0|cpu|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(0),
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|pio_0|readdata\(0));

-- Location: FF_X51_Y36_N21
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X51_Y36_N24
\u0|mm_interconnect_0|rsp_mux|src_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\);

-- Location: LCCOMB_X47_Y35_N26
\u0|mm_interconnect_0|rsp_mux|src_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\) # ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0) & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\);

-- Location: FF_X47_Y35_N27
\u0|nios2_gen2_0|cpu|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdata_d1\(0));

-- Location: FF_X49_Y33_N1
\u0|nios2_gen2_0|cpu|A_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(0));

-- Location: LCCOMB_X49_Y33_N0
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(0),
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~0_combout\);

-- Location: LCCOMB_X49_Y33_N26
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_st_data\(0),
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~1_combout\);

-- Location: LCCOMB_X54_Y29_N0
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]~feeder_combout\);

-- Location: FF_X54_Y29_N1
\u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data\(0));

-- Location: FF_X50_Y34_N7
\u0|nios2_gen2_0|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[7]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(7));

-- Location: LCCOMB_X46_Y32_N4
\u0|mm_interconnect_0|cmd_mux_002|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: M9K_X33_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y35_N4
\u0|mm_interconnect_0|rsp_mux_001|src_data[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(7) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(7));

-- Location: FF_X45_Y35_N5
\u0|nios2_gen2_0|cpu|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(7));

-- Location: FF_X49_Y24_N7
\u0|nios2_gen2_0|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(9));

-- Location: FF_X41_Y25_N11
\u0|nios2_gen2_0|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[3]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[0]~3_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(3));

-- Location: FF_X36_Y26_N9
\u0|nios2_gen2_0|cpu|M_rot_rn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add10~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_rn\(3));

-- Location: LCCOMB_X36_Y27_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(20),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(28),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~16_combout\);

-- Location: LCCOMB_X36_Y27_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(12),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~17_combout\);

-- Location: LCCOMB_X36_Y27_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass3~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~18_combout\);

-- Location: LCCOMB_X36_Y27_N0
\u0|nios2_gen2_0|cpu|A_shift_rot_result~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~17_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~19_combout\);

-- Location: FF_X36_Y27_N1
\u0|nios2_gen2_0|cpu|A_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(28));

-- Location: LCCOMB_X43_Y29_N6
\u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(28),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\);

-- Location: FF_X43_Y29_N7
\u0|nios2_gen2_0|cpu|A_slow_inst_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(28));

-- Location: LCCOMB_X42_Y29_N8
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(28),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(28),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~19_combout\);

-- Location: LCCOMB_X43_Y27_N20
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~19_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add12~24_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(28),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~20_combout\);

-- Location: LCCOMB_X38_Y25_N24
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~21_combout\);

-- Location: FF_X38_Y25_N19
\u0|nios2_gen2_0|cpu|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(28));

-- Location: LCCOMB_X38_Y25_N10
\u0|nios2_gen2_0|cpu|D_src1_reg[28]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(28),
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(28),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[28]~11_combout\);

-- Location: LCCOMB_X38_Y25_N28
\u0|nios2_gen2_0|cpu|D_src1_reg[28]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[28]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[28]~12_combout\);

-- Location: LCCOMB_X38_Y25_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[28]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(28),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[28]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[28]~13_combout\);

-- Location: FF_X38_Y25_N1
\u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[28]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y25_N14
\u0|nios2_gen2_0|cpu|E_alu_result[28]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|Add8~90_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[28]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(28));

-- Location: LCCOMB_X38_Y25_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[28]~129\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(28),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~35_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~129_combout\);

-- Location: FF_X38_Y25_N5
\u0|nios2_gen2_0|cpu|E_src2_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[28]~129_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(28));

-- Location: LCCOMB_X44_Y30_N18
\u0|nios2_gen2_0|cpu|E_st_data[28]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(28),
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(12),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[28]~11_combout\);

-- Location: FF_X44_Y30_N19
\u0|nios2_gen2_0|cpu|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[28]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(28));

-- Location: LCCOMB_X50_Y32_N28
\u0|nios2_gen2_0|cpu|d_writedata[28]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(28),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(28),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[28]~25_combout\);

-- Location: FF_X50_Y32_N29
\u0|nios2_gen2_0|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[28]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(28));

-- Location: LCCOMB_X39_Y35_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: M9K_X33_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y31_N18
\u0|mm_interconnect_0|rsp_mux_001|src_data[28]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(28) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(28));

-- Location: FF_X46_Y31_N19
\u0|nios2_gen2_0|cpu|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(28));

-- Location: FF_X49_Y26_N17
\u0|nios2_gen2_0|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(19));

-- Location: LCCOMB_X47_Y19_N16
\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(24),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\);

-- Location: FF_X47_Y19_N17
\u0|nios2_gen2_0|cpu|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_dst_regnum\(2));

-- Location: FF_X46_Y22_N9
\u0|nios2_gen2_0|cpu|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_dst_regnum\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_dst_regnum\(2));

-- Location: FF_X46_Y22_N21
\u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_dst_regnum\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(2));

-- Location: LCCOMB_X46_Y22_N12
\u0|nios2_gen2_0|cpu|A_dst_regnum~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(2),
	datac => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datad => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dst_regnum~3_combout\);

-- Location: LCCOMB_X39_Y23_N28
\u0|nios2_gen2_0|cpu|D_src1_reg[16]~47\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~57_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(16),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[16]~47_combout\);

-- Location: FF_X39_Y23_N17
\u0|nios2_gen2_0|cpu|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~57_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(16));

-- Location: LCCOMB_X39_Y23_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[16]~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[16]~47_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(16),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[16]~48_combout\);

-- Location: LCCOMB_X41_Y23_N6
\u0|nios2_gen2_0|cpu|D_src1_reg[16]~49\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[16]~48_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(16),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[16]~49_combout\);

-- Location: FF_X41_Y23_N7
\u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[16]~49_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y23_N0
\u0|nios2_gen2_0|cpu|E_logic_result[16]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(16),
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[16]~22_combout\);

-- Location: LCCOMB_X41_Y23_N22
\u0|nios2_gen2_0|cpu|E_alu_result[16]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|E_extra_pc\(14),
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[16]~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[16]~2_combout\);

-- Location: LCCOMB_X40_Y23_N8
\u0|nios2_gen2_0|cpu|E_alu_result[16]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~66_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result[16]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(16));

-- Location: FF_X40_Y23_N9
\u0|nios2_gen2_0|cpu|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(16));

-- Location: LCCOMB_X39_Y23_N16
\u0|nios2_gen2_0|cpu|D_src2_reg[16]~85\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(16),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~57_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~85_combout\);

-- Location: LCCOMB_X39_Y23_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[16]~86\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~85_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(16),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~86_combout\);

-- Location: LCCOMB_X41_Y23_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[16]~120\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~86_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(16),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~120_combout\);

-- Location: FF_X41_Y23_N9
\u0|nios2_gen2_0|cpu|E_src2_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[16]~120_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(16));

-- Location: LCCOMB_X44_Y30_N26
\u0|nios2_gen2_0|cpu|E_st_data[16]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(16),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\);

-- Location: FF_X44_Y30_N27
\u0|nios2_gen2_0|cpu|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(16));

-- Location: LCCOMB_X51_Y31_N12
\u0|nios2_gen2_0|cpu|M_dc_st_data[16]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_st_data\(16),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_st_data[16]~12_combout\);

-- Location: FF_X51_Y31_N13
\u0|nios2_gen2_0|cpu|A_dc_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_st_data[16]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_st_data\(16));

-- Location: LCCOMB_X51_Y31_N2
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_data\(16),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(16),
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~24_combout\);

-- Location: LCCOMB_X51_Y31_N22
\u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_st_data\(16),
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~25_combout\);

-- Location: LCCOMB_X45_Y28_N30
\u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Add8~34_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal215~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0_combout\);

-- Location: FF_X45_Y28_N31
\u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~q\);

-- Location: LCCOMB_X45_Y28_N24
\u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(1),
	datac => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~q\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0_combout\);

-- Location: LCCOMB_X45_Y28_N20
\u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datac => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~q\,
	datad => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~1_combout\);

-- Location: FF_X45_Y28_N21
\u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\);

-- Location: LCCOMB_X41_Y22_N10
\u0|nios2_gen2_0|cpu|D_src2_reg[27]~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~38_combout\);

-- Location: FF_X41_Y22_N23
\u0|nios2_gen2_0|cpu|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(27));

-- Location: LCCOMB_X41_Y22_N0
\u0|nios2_gen2_0|cpu|D_src2_reg[27]~39\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(27),
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(27),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~39_combout\);

-- Location: LCCOMB_X41_Y22_N2
\u0|nios2_gen2_0|cpu|D_src2_reg[27]~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~39_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~40_combout\);

-- Location: LCCOMB_X41_Y22_N30
\u0|nios2_gen2_0|cpu|D_src2_reg[27]~130\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(27),
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~40_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~130_combout\);

-- Location: FF_X41_Y22_N31
\u0|nios2_gen2_0|cpu|E_src2_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~130_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(27));

-- Location: LCCOMB_X41_Y22_N8
\u0|nios2_gen2_0|cpu|E_st_data[27]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(27),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(11),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[27]~12_combout\);

-- Location: FF_X41_Y22_N9
\u0|nios2_gen2_0|cpu|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[27]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2_reg\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(27));

-- Location: LCCOMB_X49_Y30_N18
\u0|nios2_gen2_0|cpu|d_writedata[27]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(27),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(27),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[27]~23_combout\);

-- Location: FF_X49_Y30_N19
\u0|nios2_gen2_0|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[27]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(27),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(27));

-- Location: LCCOMB_X49_Y30_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: M9K_X53_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y31_N30
\u0|mm_interconnect_0|rsp_mux_001|src_data[27]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(27) = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(27));

-- Location: FF_X47_Y31_N31
\u0|nios2_gen2_0|cpu|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(27),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(27));

-- Location: LCCOMB_X46_Y21_N20
\u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datab => \u0|nios2_gen2_0|cpu|E_dst_regnum\(1),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datad => \u0|nios2_gen2_0|cpu|E_dst_regnum\(2),
	combout => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X46_Y21_N6
\u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \u0|nios2_gen2_0|cpu|E_dst_regnum\(4),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datad => \u0|nios2_gen2_0|cpu|E_dst_regnum\(3),
	combout => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X46_Y21_N8
\u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~3_combout\);

-- Location: FF_X46_Y21_N9
\u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X46_Y21_N0
\u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datab => \u0|nios2_gen2_0|cpu|A_dst_regnum~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dst_regnum~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X46_Y22_N20
\u0|nios2_gen2_0|cpu|Equal307~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(2),
	datad => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	combout => \u0|nios2_gen2_0|cpu|Equal307~0_combout\);

-- Location: LCCOMB_X46_Y21_N10
\u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dst_regnum~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal307~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X46_Y21_N28
\u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dst_regnum~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datad => \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~combout\);

-- Location: LCCOMB_X46_Y21_N12
\u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~combout\,
	combout => \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~feeder_combout\);

-- Location: FF_X46_Y21_N13
\u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X46_Y21_N4
\u0|nios2_gen2_0|cpu|E_src1[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\,
	datac => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D~q\,
	datad => \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\);

-- Location: FF_X44_Y27_N5
\u0|nios2_gen2_0|cpu|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(31));

-- Location: LCCOMB_X44_Y27_N14
\u0|nios2_gen2_0|cpu|D_src1_reg[31]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(31),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~2_combout\);

-- Location: LCCOMB_X44_Y27_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[31]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(31),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~3_combout\);

-- Location: LCCOMB_X44_Y27_N18
\u0|nios2_gen2_0|cpu|D_src1_reg[31]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(31),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~4_combout\);

-- Location: FF_X44_Y27_N19
\u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1_q\);

-- Location: LCCOMB_X43_Y21_N8
\u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0_combout\);

-- Location: FF_X43_Y21_N9
\u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith~q\);

-- Location: LCCOMB_X37_Y25_N10
\u0|nios2_gen2_0|cpu|E_rot_fill_bit~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_fill_bit~0_combout\);

-- Location: FF_X37_Y25_N11
\u0|nios2_gen2_0|cpu|M_rot_fill_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_fill_bit~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\);

-- Location: LCCOMB_X36_Y27_N18
\u0|nios2_gen2_0|cpu|A_shift_rot_result~50\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~50_combout\);

-- Location: LCCOMB_X36_Y27_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~49\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(28),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~49_combout\);

-- Location: LCCOMB_X36_Y27_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(12),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(20),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~48_combout\);

-- Location: LCCOMB_X36_Y27_N2
\u0|nios2_gen2_0|cpu|A_shift_rot_result~51\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~50_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~49_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~48_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~51_combout\);

-- Location: FF_X36_Y27_N3
\u0|nios2_gen2_0|cpu|A_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~51_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(20));

-- Location: LCCOMB_X43_Y29_N22
\u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(20),
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\);

-- Location: FF_X43_Y29_N23
\u0|nios2_gen2_0|cpu|A_slow_inst_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(20));

-- Location: LCCOMB_X42_Y29_N12
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~43\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(20),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(20),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~43_combout\);

-- Location: LCCOMB_X42_Y29_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~43_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add12~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(20),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~44_combout\);

-- Location: LCCOMB_X43_Y28_N30
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~45\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~44_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~45_combout\);

-- Location: FF_X43_Y28_N13
\u0|nios2_gen2_0|cpu|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~45_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(20));

-- Location: LCCOMB_X43_Y28_N2
\u0|nios2_gen2_0|cpu|D_src1_reg[20]~35\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~45_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(20),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[20]~35_combout\);

-- Location: LCCOMB_X43_Y28_N10
\u0|nios2_gen2_0|cpu|D_src1_reg[20]~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(20),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[20]~35_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[20]~36_combout\);

-- Location: LCCOMB_X43_Y28_N8
\u0|nios2_gen2_0|cpu|D_src1_reg[20]~37\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(20),
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[20]~36_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[20]~37_combout\);

-- Location: FF_X43_Y28_N9
\u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[20]~37_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1_q\);

-- Location: LCCOMB_X43_Y28_N18
\u0|nios2_gen2_0|cpu|E_alu_result[20]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~74_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(20));

-- Location: LCCOMB_X43_Y28_N16
\u0|nios2_gen2_0|cpu|D_src2_reg[20]~135\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(20),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~70_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~135_combout\);

-- Location: FF_X43_Y28_N17
\u0|nios2_gen2_0|cpu|E_src2_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[20]~135_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(20));

-- Location: LCCOMB_X43_Y28_N14
\u0|nios2_gen2_0|cpu|E_st_data[20]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2_reg\(20),
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(4),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[20]~17_combout\);

-- Location: FF_X43_Y28_N15
\u0|nios2_gen2_0|cpu|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[20]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(20));

-- Location: FF_X43_Y28_N5
\u0|nios2_gen2_0|cpu|A_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_st_data\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_data\(20));

-- Location: LCCOMB_X50_Y32_N6
\u0|nios2_gen2_0|cpu|d_writedata[20]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_st_data\(20),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(20),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[20]~24_combout\);

-- Location: FF_X50_Y32_N7
\u0|nios2_gen2_0|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[20]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(20));

-- Location: LCCOMB_X50_Y32_N14
\u0|mm_interconnect_0|cmd_mux_002|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: M9K_X53_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y31_N0
\u0|mm_interconnect_0|rsp_mux_001|src_data[20]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(20) = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(20));

-- Location: FF_X47_Y31_N1
\u0|nios2_gen2_0|cpu|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(20));

-- Location: FF_X50_Y26_N3
\u0|nios2_gen2_0|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(18));

-- Location: LCCOMB_X47_Y19_N20
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(23),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X47_Y19_N26
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr~q\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\);

-- Location: FF_X47_Y19_N27
\u0|nios2_gen2_0|cpu|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_dst_regnum\(1));

-- Location: FF_X47_Y19_N13
\u0|nios2_gen2_0|cpu|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_dst_regnum\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_dst_regnum\(1));

-- Location: FF_X46_Y22_N19
\u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_dst_regnum\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(1));

-- Location: LCCOMB_X46_Y22_N18
\u0|nios2_gen2_0|cpu|A_dst_regnum~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(1),
	datad => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dst_regnum~0_combout\);

-- Location: LCCOMB_X35_Y24_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[0]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[0]~22_combout\);

-- Location: LCCOMB_X35_Y24_N30
\u0|nios2_gen2_0|cpu|D_src2_reg[0]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[0]~22_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(0),
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(0),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[0]~23_combout\);

-- Location: LCCOMB_X41_Y25_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[0]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[0]~23_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(0),
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[0]~24_combout\);

-- Location: FF_X41_Y25_N27
\u0|nios2_gen2_0|cpu|E_src2_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[0]~24_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(0));

-- Location: LCCOMB_X44_Y30_N20
\u0|nios2_gen2_0|cpu|M_st_data[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|M_st_data[0]~feeder_combout\);

-- Location: FF_X44_Y30_N21
\u0|nios2_gen2_0|cpu|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_st_data[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(0));

-- Location: LCCOMB_X50_Y34_N16
\u0|nios2_gen2_0|cpu|d_writedata[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(0),
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(0),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[0]~0_combout\);

-- Location: FF_X50_Y34_N17
\u0|nios2_gen2_0|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[0]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(0));

-- Location: FF_X51_Y36_N31
\u0|jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X51_Y35_N24
\u0|jtag_uart_0|av_readdata[8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[8]~0_combout\ = (\u0|jtag_uart_0|ien_AF~q\ & ((\u0|jtag_uart_0|pause_irq~q\) # (\u0|jtag_uart_0|fifo_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|pause_irq~q\,
	datab => \u0|jtag_uart_0|fifo_AF~q\,
	datac => \u0|jtag_uart_0|ien_AF~q\,
	combout => \u0|jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: LCCOMB_X42_Y26_N18
\u0|nios2_gen2_0|cpu|M_iw[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|M_iw[2]~feeder_combout\);

-- Location: FF_X42_Y26_N19
\u0|nios2_gen2_0|cpu|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(2));

-- Location: LCCOMB_X47_Y25_N10
\u0|nios2_gen2_0|cpu|A_iw[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|A_iw[2]~feeder_combout\);

-- Location: FF_X47_Y25_N11
\u0|nios2_gen2_0|cpu|A_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_iw[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(2));

-- Location: LCCOMB_X47_Y25_N26
\u0|nios2_gen2_0|cpu|M_iw[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|M_iw[0]~feeder_combout\);

-- Location: FF_X47_Y25_N27
\u0|nios2_gen2_0|cpu|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(0));

-- Location: FF_X47_Y25_N7
\u0|nios2_gen2_0|cpu|A_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(0));

-- Location: LCCOMB_X47_Y25_N16
\u0|nios2_gen2_0|cpu|M_iw[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|M_iw[1]~feeder_combout\);

-- Location: FF_X47_Y25_N17
\u0|nios2_gen2_0|cpu|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(1));

-- Location: LCCOMB_X47_Y25_N20
\u0|nios2_gen2_0|cpu|A_iw[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|A_iw[1]~feeder_combout\);

-- Location: FF_X47_Y25_N21
\u0|nios2_gen2_0|cpu|A_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_iw[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(1));

-- Location: LCCOMB_X47_Y25_N6
\u0|nios2_gen2_0|cpu|A_op_eret~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|A_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|A_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|A_op_eret~2_combout\);

-- Location: FF_X47_Y23_N29
\u0|nios2_gen2_0|cpu|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_iw\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(13));

-- Location: LCCOMB_X47_Y23_N12
\u0|nios2_gen2_0|cpu|A_iw[13]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|A_iw[13]~feeder_combout\);

-- Location: FF_X47_Y23_N13
\u0|nios2_gen2_0|cpu|A_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_iw[13]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(13));

-- Location: LCCOMB_X47_Y23_N6
\u0|nios2_gen2_0|cpu|M_iw[15]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|M_iw[15]~feeder_combout\);

-- Location: FF_X47_Y23_N7
\u0|nios2_gen2_0|cpu|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[15]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(15));

-- Location: LCCOMB_X47_Y23_N2
\u0|nios2_gen2_0|cpu|A_iw[15]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|A_iw[15]~feeder_combout\);

-- Location: FF_X47_Y23_N3
\u0|nios2_gen2_0|cpu|A_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_iw[15]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(15));

-- Location: FF_X47_Y23_N9
\u0|nios2_gen2_0|cpu|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_iw\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(12));

-- Location: FF_X47_Y23_N27
\u0|nios2_gen2_0|cpu|A_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(12));

-- Location: FF_X47_Y28_N7
\u0|nios2_gen2_0|cpu|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_iw\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(16));

-- Location: LCCOMB_X47_Y28_N8
\u0|nios2_gen2_0|cpu|A_iw[16]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|A_iw[16]~feeder_combout\);

-- Location: FF_X47_Y28_N9
\u0|nios2_gen2_0|cpu|A_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_iw[16]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(16));

-- Location: LCCOMB_X47_Y23_N26
\u0|nios2_gen2_0|cpu|A_op_eret~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|A_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|A_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|A_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|A_op_eret~0_combout\);

-- Location: LCCOMB_X43_Y32_N12
\u0|nios2_gen2_0|cpu|A_op_eret~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_op_eret~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_op_eret~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_op_eret~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_op_eret~3_combout\);

-- Location: LCCOMB_X46_Y28_N6
\u0|nios2_gen2_0|cpu|A_wrctl_status\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_iw\(6),
	datac => \u0|nios2_gen2_0|cpu|A_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|A_wrctl_status~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wrctl_status~combout\);

-- Location: LCCOMB_X46_Y28_N22
\u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_op_eret~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wrctl_status~combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0_combout\);

-- Location: LCCOMB_X46_Y28_N30
\u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datab => \u0|nios2_gen2_0|cpu|A_iw\(6),
	datac => \u0|nios2_gen2_0|cpu|A_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|A_wrctl_status~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0_combout\);

-- Location: LCCOMB_X46_Y28_N26
\u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(0),
	datab => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie~q\,
	datad => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1_combout\);

-- Location: LCCOMB_X46_Y28_N0
\u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_exc_active_no_break~combout\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~2_combout\);

-- Location: FF_X46_Y28_N1
\u0|nios2_gen2_0|cpu|W_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie~q\);

-- Location: FF_X47_Y23_N19
\u0|nios2_gen2_0|cpu|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_iw\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(14));

-- Location: FF_X46_Y28_N11
\u0|nios2_gen2_0|cpu|A_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(14));

-- Location: LCCOMB_X46_Y28_N12
\u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(0),
	datab => \u0|nios2_gen2_0|cpu|A_op_bret~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wrctl_status~combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1_combout\);

-- Location: LCCOMB_X46_Y28_N10
\u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_op_eret~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|A_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2_combout\);

-- Location: LCCOMB_X46_Y28_N18
\u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datad => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3_combout\);

-- Location: LCCOMB_X46_Y28_N28
\u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datac => \u0|nios2_gen2_0|cpu|A_exc_allowed~q\,
	datad => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~4_combout\);

-- Location: FF_X46_Y28_N29
\u0|nios2_gen2_0|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X46_Y28_N8
\u0|nios2_gen2_0|cpu|A_exc_break_active\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_exc_allowed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	combout => \u0|nios2_gen2_0|cpu|A_exc_break_active~combout\);

-- Location: LCCOMB_X46_Y28_N20
\u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|A_iw\(6),
	datac => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wrctl_status~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~2_combout\);

-- Location: LCCOMB_X46_Y28_N24
\u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(0),
	datab => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|A_exc_break_active~combout\,
	datad => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~3_combout\);

-- Location: LCCOMB_X46_Y28_N14
\u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|A_exc_allowed~q\,
	datad => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~4_combout\);

-- Location: FF_X46_Y28_N15
\u0|nios2_gen2_0|cpu|W_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie~q\);

-- Location: LCCOMB_X49_Y29_N26
\u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|W_estatus_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(6),
	combout => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0_combout\);

-- Location: LCCOMB_X50_Y28_N18
\u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(9),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1_combout\);

-- Location: LCCOMB_X50_Y28_N20
\u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~2_combout\);

-- Location: LCCOMB_X50_Y28_N4
\u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie~q\,
	datab => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datad => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~3_combout\);

-- Location: FF_X50_Y28_N5
\u0|nios2_gen2_0|cpu|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_control_reg_rddata\(0));

-- Location: LCCOMB_X49_Y28_N12
\u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_control_reg_rddata\(0),
	datad => \u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0_combout\);

-- Location: FF_X49_Y28_N13
\u0|nios2_gen2_0|cpu|M_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(0));

-- Location: LCCOMB_X49_Y28_N10
\u0|nios2_gen2_0|cpu|M_inst_result[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg~q\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(0),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[0]~3_combout\);

-- Location: LCCOMB_X49_Y28_N2
\u0|nios2_gen2_0|cpu|M_inst_result[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_control_reg_rddata\(0),
	datab => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|M_inst_result[0]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[0]~4_combout\);

-- Location: FF_X49_Y28_N3
\u0|nios2_gen2_0|cpu|A_inst_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[0]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(0));

-- Location: FF_X49_Y29_N27
\u0|nios2_gen2_0|cpu|W_ienable_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_inst_result\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~q\);

-- Location: LCCOMB_X50_Y35_N16
\u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_readdata[8]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~q\,
	datad => \u0|jtag_uart_0|av_readdata\(9),
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt~0_combout\);

-- Location: FF_X50_Y35_N17
\u0|nios2_gen2_0|cpu|W_ipending_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0~q\);

-- Location: LCCOMB_X50_Y28_N10
\u0|nios2_gen2_0|cpu|norm_intr_req~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0~q\,
	datac => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1~q\,
	combout => \u0|nios2_gen2_0|cpu|norm_intr_req~0_combout\);

-- Location: FF_X50_Y28_N11
\u0|nios2_gen2_0|cpu|M_norm_intr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|norm_intr_req~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\);

-- Location: LCCOMB_X46_Y24_N8
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15~q\,
	datab => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6_combout\);

-- Location: FF_X46_Y24_N9
\u0|nios2_gen2_0|cpu|A_exc_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_exc_break~q\);

-- Location: LCCOMB_X46_Y22_N28
\u0|nios2_gen2_0|cpu|A_dst_regnum~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(4),
	datad => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dst_regnum~4_combout\);

-- Location: LCCOMB_X46_Y19_N12
\u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dst_regnum~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X46_Y22_N16
\u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dst_regnum~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dst_regnum~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X46_Y19_N10
\u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dst_regnum~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dst_regnum~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X46_Y19_N26
\u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~combout\);

-- Location: LCCOMB_X46_Y19_N6
\u0|nios2_gen2_0|cpu|Equal310~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \u0|nios2_gen2_0|cpu|M_dst_regnum\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal310~0_combout\);

-- Location: LCCOMB_X46_Y22_N22
\u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datac => \u0|nios2_gen2_0|cpu|M_dst_regnum\(3),
	datad => \u0|nios2_gen2_0|cpu|M_dst_regnum\(2),
	combout => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X47_Y19_N12
\u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_dst_regnum\(0),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \u0|nios2_gen2_0|cpu|M_dst_regnum\(1),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X44_Y23_N12
\u0|nios2_gen2_0|cpu|E_wr_dst_reg\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datac => \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D~q\,
	combout => \u0|nios2_gen2_0|cpu|E_wr_dst_reg~combout\);

-- Location: FF_X44_Y23_N13
\u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_wr_dst_reg~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E~q\);

-- Location: LCCOMB_X44_Y23_N2
\u0|nios2_gen2_0|cpu|M_wr_dst_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_pipe_flush~q\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E~q\,
	combout => \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X46_Y19_N24
\u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal310~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~combout\);

-- Location: LCCOMB_X46_Y19_N4
\u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~feeder_combout\);

-- Location: FF_X46_Y19_N5
\u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~q\);

-- Location: FF_X46_Y19_N27
\u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X46_Y19_N22
\u0|nios2_gen2_0|cpu|D_src2_reg[26]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~q\,
	datad => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\);

-- Location: LCCOMB_X35_Y24_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[3]~111\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~102_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[3]~111_combout\);

-- Location: LCCOMB_X35_Y24_N14
\u0|nios2_gen2_0|cpu|D_src2_reg[3]~112\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[3]~111_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(3),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[3]~112_combout\);

-- Location: LCCOMB_X41_Y25_N10
\u0|nios2_gen2_0|cpu|E_src2[3]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[3]~112_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(3),
	combout => \u0|nios2_gen2_0|cpu|E_src2[3]~0_combout\);

-- Location: LCCOMB_X41_Y25_N14
\u0|nios2_gen2_0|cpu|D_src2_reg[3]~142\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datac => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src2[3]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[3]~142_combout\);

-- Location: FF_X41_Y25_N15
\u0|nios2_gen2_0|cpu|E_src2_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[3]~142_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(3));

-- Location: LCCOMB_X41_Y24_N2
\u0|nios2_gen2_0|cpu|D_src2_reg[19]~136\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~74_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(19),
	datac => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~136_combout\);

-- Location: FF_X41_Y24_N3
\u0|nios2_gen2_0|cpu|E_src2_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[19]~136_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(19));

-- Location: LCCOMB_X41_Y22_N28
\u0|nios2_gen2_0|cpu|E_st_data[19]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(3),
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(19),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[19]~18_combout\);

-- Location: FF_X41_Y22_N29
\u0|nios2_gen2_0|cpu|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[19]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(19));

-- Location: LCCOMB_X49_Y30_N22
\u0|nios2_gen2_0|cpu|d_writedata[19]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(19),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(19),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[19]~22_combout\);

-- Location: FF_X49_Y30_N23
\u0|nios2_gen2_0|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[19]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(19));

-- Location: LCCOMB_X49_Y30_N16
\u0|mm_interconnect_0|cmd_mux_002|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(19) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(19),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: M9K_X53_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y34_N2
\u0|mm_interconnect_0|rsp_mux_001|src_data[19]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(19) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(19));

-- Location: FF_X52_Y34_N3
\u0|nios2_gen2_0|cpu|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(19),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(19));

-- Location: LCCOMB_X46_Y20_N8
\u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \u0|nios2_gen2_0|cpu|M_dst_regnum\(0),
	datad => \u0|nios2_gen2_0|cpu|M_dst_regnum\(1),
	combout => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X46_Y22_N8
\u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \u0|nios2_gen2_0|cpu|M_dst_regnum\(2),
	datad => \u0|nios2_gen2_0|cpu|M_dst_regnum\(3),
	combout => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X46_Y22_N14
\u0|nios2_gen2_0|cpu|Equal306~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \u0|nios2_gen2_0|cpu|M_dst_regnum\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal306~0_combout\);

-- Location: LCCOMB_X46_Y22_N30
\u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal306~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~combout\);

-- Location: LCCOMB_X46_Y21_N26
\u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~feeder_combout\);

-- Location: FF_X46_Y21_N27
\u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X46_Y21_N2
\u0|nios2_gen2_0|cpu|E_src1[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\,
	datac => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\);

-- Location: LCCOMB_X39_Y23_N14
\u0|nios2_gen2_0|cpu|D_src1_reg[18]~41\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~51_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(18),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[18]~41_combout\);

-- Location: LCCOMB_X39_Y23_N24
\u0|nios2_gen2_0|cpu|D_src1_reg[18]~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[18]~41_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(18),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[18]~42_combout\);

-- Location: LCCOMB_X41_Y23_N20
\u0|nios2_gen2_0|cpu|D_src1_reg[18]~43\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[18]~42_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(18),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[18]~43_combout\);

-- Location: FF_X41_Y23_N21
\u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[18]~43_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y23_N10
\u0|nios2_gen2_0|cpu|E_logic_result[18]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(18),
	datad => \u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[18]~23_combout\);

-- Location: LCCOMB_X41_Y23_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[18]~79\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[18]~23_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~78_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~79_combout\);

-- Location: LCCOMB_X41_Y23_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[18]~80\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~70_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~79_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~80_combout\);

-- Location: FF_X41_Y23_N17
\u0|nios2_gen2_0|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[18]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~80_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(18));

-- Location: LCCOMB_X41_Y27_N4
\u0|nios2_gen2_0|cpu|Add8~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(18),
	combout => \u0|nios2_gen2_0|cpu|Add8~13_combout\);

-- Location: LCCOMB_X41_Y23_N24
\u0|nios2_gen2_0|cpu|E_alu_result[18]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|Add8~70_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[18]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(18));

-- Location: FF_X41_Y23_N25
\u0|nios2_gen2_0|cpu|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(18));

-- Location: LCCOMB_X42_Y29_N10
\u0|nios2_gen2_0|cpu|M_inst_result[18]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(18),
	datac => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[18]~20_combout\);

-- Location: FF_X42_Y29_N11
\u0|nios2_gen2_0|cpu|A_inst_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[18]~20_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(18));

-- Location: LCCOMB_X35_Y27_N24
\u0|nios2_gen2_0|cpu|A_shift_rot_result~56\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(10),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(18),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~56_combout\);

-- Location: LCCOMB_X35_Y27_N4
\u0|nios2_gen2_0|cpu|A_shift_rot_result~58\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_mask\(2),
	datab => \u0|nios2_gen2_0|cpu|M_rot_pass2~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~58_combout\);

-- Location: LCCOMB_X35_Y27_N10
\u0|nios2_gen2_0|cpu|A_shift_rot_result~57\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(26),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(2),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~57_combout\);

-- Location: LCCOMB_X35_Y27_N2
\u0|nios2_gen2_0|cpu|A_shift_rot_result~59\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~56_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~58_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~57_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~59_combout\);

-- Location: FF_X35_Y27_N3
\u0|nios2_gen2_0|cpu|A_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~59_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(18));

-- Location: LCCOMB_X43_Y29_N10
\u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(18),
	combout => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\);

-- Location: FF_X43_Y29_N11
\u0|nios2_gen2_0|cpu|A_slow_inst_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(18));

-- Location: LCCOMB_X42_Y29_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~49\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(18),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(18),
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~49_combout\);

-- Location: LCCOMB_X42_Y29_N4
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~50\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(18),
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~49_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add12~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~50_combout\);

-- Location: LCCOMB_X39_Y23_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~51\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~50_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~51_combout\);

-- Location: FF_X39_Y23_N11
\u0|nios2_gen2_0|cpu|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~51_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(18));

-- Location: LCCOMB_X39_Y23_N10
\u0|nios2_gen2_0|cpu|D_src2_reg[18]~77\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~51_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(18),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~77_combout\);

-- Location: LCCOMB_X39_Y23_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[18]~78\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(18),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~77_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~78_combout\);

-- Location: LCCOMB_X41_Y23_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[18]~137\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal314~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~78_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(18),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~137_combout\);

-- Location: FF_X41_Y23_N29
\u0|nios2_gen2_0|cpu|E_src2_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[18]~137_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(18));

-- Location: LCCOMB_X45_Y29_N16
\u0|nios2_gen2_0|cpu|E_st_data[18]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2_reg\(18),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_mem8~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_mem16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[18]~19_combout\);

-- Location: FF_X45_Y29_N17
\u0|nios2_gen2_0|cpu|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[18]~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(18));

-- Location: LCCOMB_X49_Y30_N24
\u0|nios2_gen2_0|cpu|d_writedata[18]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(18),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(18),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[18]~20_combout\);

-- Location: FF_X49_Y30_N25
\u0|nios2_gen2_0|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[18]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(18));

-- Location: LCCOMB_X49_Y30_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: M9K_X53_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y34_N28
\u0|mm_interconnect_0|rsp_mux_001|src_data[18]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(18) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(18));

-- Location: FF_X52_Y34_N29
\u0|nios2_gen2_0|cpu|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(18),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(18));

-- Location: FF_X51_Y26_N27
\u0|nios2_gen2_0|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(17));

-- Location: LCCOMB_X42_Y24_N22
\u0|nios2_gen2_0|cpu|E_src2[27]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(17),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[27]~4_combout\);

-- Location: LCCOMB_X41_Y22_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[27]~41\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[27]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~40_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~41_combout\);

-- Location: LCCOMB_X41_Y22_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[27]~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~88_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~41_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~42_combout\);

-- Location: FF_X42_Y24_N23
\u0|nios2_gen2_0|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[27]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_src2_reg[27]~42_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(27));

-- Location: LCCOMB_X41_Y27_N18
\u0|nios2_gen2_0|cpu|Add8~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(27),
	combout => \u0|nios2_gen2_0|cpu|Add8~4_combout\);

-- Location: LCCOMB_X41_Y22_N12
\u0|nios2_gen2_0|cpu|E_alu_result[27]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~88_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[27]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(27));

-- Location: LCCOMB_X41_Y22_N16
\u0|nios2_gen2_0|cpu|D_src1_reg[27]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(27),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[27]~14_combout\);

-- Location: LCCOMB_X41_Y22_N18
\u0|nios2_gen2_0|cpu|D_src1_reg[27]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(27),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[27]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[27]~15_combout\);

-- Location: LCCOMB_X41_Y22_N14
\u0|nios2_gen2_0|cpu|D_src1_reg[27]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(27),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[27]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[27]~16_combout\);

-- Location: FF_X41_Y22_N15
\u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[27]~16_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y24_N18
\u0|nios2_gen2_0|cpu|E_logic_result[27]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1_q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(27),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[27]~5_combout\);

-- Location: LCCOMB_X39_Y28_N20
\u0|nios2_gen2_0|cpu|E_logic_result[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[0]~0_combout\);

-- Location: LCCOMB_X40_Y24_N26
\u0|nios2_gen2_0|cpu|Equal337~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[1]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[2]~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[27]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[0]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~1_combout\);

-- Location: LCCOMB_X44_Y25_N28
\u0|nios2_gen2_0|cpu|Equal337~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[30]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[9]~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[8]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[10]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~3_combout\);

-- Location: LCCOMB_X45_Y24_N18
\u0|nios2_gen2_0|cpu|E_logic_result[5]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(5),
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[5]~9_combout\);

-- Location: LCCOMB_X45_Y24_N0
\u0|nios2_gen2_0|cpu|Equal337~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[5]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[7]~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[4]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~2_combout\);

-- Location: LCCOMB_X43_Y25_N12
\u0|nios2_gen2_0|cpu|Equal337~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[26]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[25]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[3]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~0_combout\);

-- Location: LCCOMB_X43_Y25_N30
\u0|nios2_gen2_0|cpu|Equal337~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal337~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal337~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal337~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal337~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~4_combout\);

-- Location: LCCOMB_X41_Y23_N12
\u0|nios2_gen2_0|cpu|Equal337~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[18]~23_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[16]~22_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[15]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[14]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~6_combout\);

-- Location: LCCOMB_X42_Y26_N14
\u0|nios2_gen2_0|cpu|Equal337~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[21]~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[20]~25_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[22]~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[19]~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~7_combout\);

-- Location: LCCOMB_X38_Y26_N30
\u0|nios2_gen2_0|cpu|Equal337~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[24]~31_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[28]~30_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[29]~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[23]~29_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~8_combout\);

-- Location: LCCOMB_X43_Y25_N10
\u0|nios2_gen2_0|cpu|E_logic_result[11]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(11),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[11]~17_combout\);

-- Location: LCCOMB_X43_Y25_N16
\u0|nios2_gen2_0|cpu|Equal337~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[13]~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[12]~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[31]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[11]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~5_combout\);

-- Location: LCCOMB_X43_Y25_N26
\u0|nios2_gen2_0|cpu|Equal337~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal337~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal337~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal337~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal337~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal337~9_combout\);

-- Location: FF_X43_Y23_N5
\u0|nios2_gen2_0|cpu|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_compare_op\(1));

-- Location: LCCOMB_X43_Y25_N20
\u0|nios2_gen2_0|cpu|E_br_result~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal337~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_compare_op\(0),
	datac => \u0|nios2_gen2_0|cpu|Equal337~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_compare_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_br_result~1_combout\);

-- Location: LCCOMB_X42_Y21_N0
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\);

-- Location: LCCOMB_X42_Y21_N24
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~12_combout\);

-- Location: LCCOMB_X43_Y23_N28
\u0|nios2_gen2_0|cpu|D_op_cmplt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_cmplt~0_combout\);

-- Location: LCCOMB_X43_Y23_N20
\u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|D_op_cmpge~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_cmplt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: FF_X43_Y23_N21
\u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison~q\);

-- Location: LCCOMB_X43_Y26_N30
\u0|nios2_gen2_0|cpu|E_arith_src1[31]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1_q\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison~q\,
	combout => \u0|nios2_gen2_0|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X40_Y26_N14
\u0|nios2_gen2_0|cpu|Add8~96\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add8~95\,
	combout => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add8~97\);

-- Location: LCCOMB_X40_Y26_N16
\u0|nios2_gen2_0|cpu|Add8~98\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	cin => \u0|nios2_gen2_0|cpu|Add8~97\,
	combout => \u0|nios2_gen2_0|cpu|Add8~98_combout\);

-- Location: LCCOMB_X39_Y22_N16
\u0|nios2_gen2_0|cpu|E_br_result~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_compare_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_compare_op\(1),
	datac => \u0|nios2_gen2_0|cpu|Add8~98_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_br_result~0_combout\);

-- Location: LCCOMB_X42_Y20_N6
\u0|nios2_gen2_0|cpu|D_ctrl_cmp~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~0_combout\);

-- Location: LCCOMB_X42_Y20_N0
\u0|nios2_gen2_0|cpu|D_ctrl_cmp~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal95~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~1_combout\);

-- Location: LCCOMB_X43_Y23_N6
\u0|nios2_gen2_0|cpu|D_ctrl_cmp~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal149~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal149~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal149~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~2_combout\);

-- Location: LCCOMB_X42_Y20_N2
\u0|nios2_gen2_0|cpu|D_ctrl_cmp~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~3_combout\);

-- Location: FF_X42_Y20_N3
\u0|nios2_gen2_0|cpu|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_cmp~q\);

-- Location: LCCOMB_X40_Y24_N24
\u0|nios2_gen2_0|cpu|E_alu_result[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~34_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[0]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[0]~1_combout\);

-- Location: LCCOMB_X40_Y24_N20
\u0|nios2_gen2_0|cpu|E_alu_result[0]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_br_result~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_br_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_cmp~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result[0]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(0));

-- Location: LCCOMB_X41_Y25_N16
\u0|nios2_gen2_0|cpu|E_src2[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(0),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[0]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[0]~5_combout\);

-- Location: FF_X41_Y25_N17
\u0|nios2_gen2_0|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[0]~3_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(0));

-- Location: LCCOMB_X39_Y28_N2
\u0|nios2_gen2_0|cpu|Add8~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~31_combout\);

-- Location: FF_X40_Y28_N19
\u0|nios2_gen2_0|cpu|M_mem_baddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~36_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(1));

-- Location: LCCOMB_X45_Y28_N26
\u0|nios2_gen2_0|cpu|M_ld_align_sh16~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld16~q\,
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(1),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_ld8~q\,
	combout => \u0|nios2_gen2_0|cpu|M_ld_align_sh16~0_combout\);

-- Location: FF_X45_Y28_N27
\u0|nios2_gen2_0|cpu|A_ld_align_sh16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_ld_align_sh16~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\);

-- Location: LCCOMB_X43_Y31_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\);

-- Location: FF_X47_Y26_N5
\u0|nios2_gen2_0|cpu|M_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(3));

-- Location: FF_X50_Y25_N9
\u0|nios2_gen2_0|cpu|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(3));

-- Location: FF_X50_Y24_N7
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(3));

-- Location: LCCOMB_X44_Y24_N30
\u0|nios2_gen2_0|cpu|D_extra_pc[3]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(3),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datad => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(3),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[3]~11_combout\);

-- Location: FF_X44_Y24_N31
\u0|nios2_gen2_0|cpu|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[3]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(3));

-- Location: LCCOMB_X44_Y24_N24
\u0|nios2_gen2_0|cpu|E_alu_result[5]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_extra_pc\(3),
	datab => \u0|nios2_gen2_0|cpu|Add8~44_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[5]~13_combout\);

-- Location: LCCOMB_X44_Y24_N14
\u0|nios2_gen2_0|cpu|E_alu_result[5]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_result[5]~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[5]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(5));

-- Location: FF_X44_Y24_N15
\u0|nios2_gen2_0|cpu|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_result\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_alu_result\(5));

-- Location: LCCOMB_X49_Y27_N10
\u0|nios2_gen2_0|cpu|M_inst_result[5]~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(5),
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[5]~40_combout\);

-- Location: LCCOMB_X49_Y27_N22
\u0|nios2_gen2_0|cpu|M_inst_result[5]~41\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_inst_result[11]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(3),
	datad => \u0|nios2_gen2_0|cpu|M_inst_result[5]~40_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_inst_result[5]~41_combout\);

-- Location: FF_X49_Y27_N23
\u0|nios2_gen2_0|cpu|A_inst_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_inst_result[5]~41_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_inst_result\(5));

-- Location: LCCOMB_X45_Y27_N10
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~91\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(21),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(5),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~91_combout\);

-- Location: FF_X45_Y27_N1
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(5));

-- Location: LCCOMB_X45_Y27_N0
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~92\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~91_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(5),
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[13]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~92_combout\);

-- Location: LCCOMB_X46_Y33_N20
\u0|nios2_gen2_0|cpu|A_slow_inst_result[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(21),
	datad => \u0|nios2_gen2_0|cpu|d_readdata_d1\(5),
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[5]~5_combout\);

-- Location: FF_X46_Y33_N21
\u0|nios2_gen2_0|cpu|A_slow_inst_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[5]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_inst_result[13]~13_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(5));

-- Location: LCCOMB_X32_Y27_N14
\u0|nios2_gen2_0|cpu|A_shift_rot_result~109\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(29),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(5),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~109_combout\);

-- Location: LCCOMB_X35_Y26_N4
\u0|nios2_gen2_0|cpu|A_shift_rot_result~110\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(5),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~110_combout\);

-- Location: LCCOMB_X32_Y27_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~108\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(13),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(21),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~108_combout\);

-- Location: LCCOMB_X32_Y27_N16
\u0|nios2_gen2_0|cpu|A_shift_rot_result~111\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~109_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~110_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~108_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~111_combout\);

-- Location: FF_X32_Y27_N17
\u0|nios2_gen2_0|cpu|A_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~111_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(5));

-- Location: LCCOMB_X32_Y27_N10
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~93\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(5),
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(5),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~93_combout\);

-- Location: LCCOMB_X44_Y24_N8
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~94\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~92_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~93_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~94_combout\);

-- Location: FF_X44_Y24_N11
\u0|nios2_gen2_0|cpu|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~94_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(5));

-- Location: LCCOMB_X44_Y24_N10
\u0|nios2_gen2_0|cpu|D_src2_reg[5]~107\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~94_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[5]~107_combout\);

-- Location: LCCOMB_X44_Y24_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[5]~108\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(5),
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(5),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[5]~107_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[5]~108_combout\);

-- Location: LCCOMB_X43_Y24_N2
\u0|nios2_gen2_0|cpu|E_src2[5]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[5]~108_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(5),
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[5]~9_combout\);

-- Location: FF_X43_Y24_N3
\u0|nios2_gen2_0|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[5]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(5));

-- Location: LCCOMB_X40_Y28_N12
\u0|nios2_gen2_0|cpu|Add8~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(5),
	combout => \u0|nios2_gen2_0|cpu|Add8~26_combout\);

-- Location: FF_X40_Y28_N27
\u0|nios2_gen2_0|cpu|M_mem_baddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~44_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(5));

-- Location: FF_X41_Y29_N5
\u0|nios2_gen2_0|cpu|A_mem_baddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(5));

-- Location: LCCOMB_X42_Y31_N2
\u0|nios2_gen2_0|cpu|d_address_line_field[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_mem_baddr\(5),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(5),
	combout => \u0|nios2_gen2_0|cpu|d_address_line_field[0]~5_combout\);

-- Location: LCCOMB_X42_Y31_N30
\u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(5),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder_combout\);

-- Location: FF_X42_Y31_N31
\u0|nios2_gen2_0|cpu|A_dc_wb_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(0));

-- Location: FF_X42_Y31_N3
\u0|nios2_gen2_0|cpu|d_address_line_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_line_field[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_line_field\(0));

-- Location: LCCOMB_X41_Y35_N0
\u0|mm_interconnect_0|cmd_mux_001|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) = (\u0|nios2_gen2_0|cpu|ic_fill_line\(0) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_address_line_field\(0) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|ic_fill_line\(0) & (\u0|nios2_gen2_0|cpu|d_address_line_field\(0) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_line\(0),
	datab => \u0|nios2_gen2_0|cpu|d_address_line_field\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: FF_X41_Y35_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X41_Y35_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X38_Y35_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X38_Y35_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X37_Y36_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X37_Y36_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X38_Y38_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~54\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~54_combout\);

-- Location: LCCOMB_X38_Y38_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~54_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X36_Y38_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X36_Y38_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(31));

-- Location: LCCOMB_X38_Y38_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X38_Y38_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LCCOMB_X39_Y35_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X39_Y35_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X36_Y34_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X36_Y34_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X39_Y35_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~57\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\);

-- Location: LCCOMB_X36_Y38_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~58\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\);

-- Location: FF_X36_Y38_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(29));

-- Location: LCCOMB_X37_Y38_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X37_Y38_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29));

-- Location: LCCOMB_X35_Y35_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X35_Y35_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X38_Y35_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X38_Y35_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X36_Y38_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~47\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LCCOMB_X36_Y38_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X36_Y38_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(27));

-- Location: LCCOMB_X36_Y35_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X36_Y35_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LCCOMB_X37_Y34_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X37_Y34_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X37_Y34_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X38_Y34_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X38_Y34_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X38_Y34_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout\);

-- Location: LCCOMB_X39_Y34_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~8_combout\);

-- Location: FF_X39_Y34_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X50_Y36_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: FF_X50_Y36_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X35_Y35_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15_combout\);

-- Location: LCCOMB_X37_Y35_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X37_Y35_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X38_Y35_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X38_Y35_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X38_Y35_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~45\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\);

-- Location: LCCOMB_X36_Y38_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X36_Y38_N15
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(28));

-- Location: FF_X36_Y35_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LCCOMB_X36_Y34_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X36_Y34_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X36_Y34_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~43\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\);

-- Location: LCCOMB_X36_Y38_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\);

-- Location: FF_X36_Y38_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(26));

-- Location: LCCOMB_X37_Y36_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X37_Y36_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X40_Y34_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~49\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LCCOMB_X36_Y38_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~50\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X36_Y38_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(25));

-- Location: LCCOMB_X37_Y36_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X37_Y36_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X40_Y34_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~63\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\);

-- Location: LCCOMB_X36_Y38_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~64\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\);

-- Location: FF_X36_Y38_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(24));

-- Location: LCCOMB_X36_Y34_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X36_Y34_N21
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X36_Y34_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~59\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\);

-- Location: LCCOMB_X36_Y38_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~60\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\);

-- Location: FF_X36_Y38_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(23));

-- Location: FF_X38_Y36_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LCCOMB_X40_Y35_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X40_Y35_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X40_Y35_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\);

-- Location: LCCOMB_X42_Y34_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X42_Y34_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(2));

-- Location: FF_X52_Y34_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X52_Y34_N20
\u0|mm_interconnect_0|rsp_mux_001|src_data[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(2) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(2));

-- Location: FF_X52_Y34_N21
\u0|nios2_gen2_0|cpu|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(2));

-- Location: FF_X47_Y19_N19
\u0|nios2_gen2_0|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(24));

-- Location: LCCOMB_X47_Y19_N30
\u0|nios2_gen2_0|cpu|Equal314~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(24),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(23),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(26),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(25),
	combout => \u0|nios2_gen2_0|cpu|Equal314~0_combout\);

-- Location: LCCOMB_X41_Y25_N18
\u0|nios2_gen2_0|cpu|D_src2_reg[1]~140\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src2[1]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(22),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[1]~140_combout\);

-- Location: FF_X41_Y25_N19
\u0|nios2_gen2_0|cpu|E_src2_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[1]~140_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(1));

-- Location: LCCOMB_X49_Y34_N8
\u0|nios2_gen2_0|cpu|M_st_data[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src2_reg\(1),
	combout => \u0|nios2_gen2_0|cpu|M_st_data[1]~feeder_combout\);

-- Location: FF_X49_Y34_N9
\u0|nios2_gen2_0|cpu|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_st_data[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(1));

-- Location: LCCOMB_X50_Y34_N26
\u0|nios2_gen2_0|cpu|d_writedata[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_st_data\(1),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(1),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[1]~1_combout\);

-- Location: FF_X50_Y34_N27
\u0|nios2_gen2_0|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[1]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(1));

-- Location: LCCOMB_X44_Y36_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: M9K_X33_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y34_N28
\u0|mm_interconnect_0|rsp_mux_001|src_data[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(1) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(1));

-- Location: FF_X49_Y34_N29
\u0|nios2_gen2_0|cpu|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(1));

-- Location: FF_X47_Y19_N23
\u0|nios2_gen2_0|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(22));

-- Location: LCCOMB_X47_Y21_N30
\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(17),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\);

-- Location: FF_X47_Y21_N31
\u0|nios2_gen2_0|cpu|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_dst_regnum\(0));

-- Location: FF_X46_Y20_N9
\u0|nios2_gen2_0|cpu|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_dst_regnum\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_dst_regnum\(0));

-- Location: FF_X46_Y22_N25
\u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_dst_regnum\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(0));

-- Location: LCCOMB_X46_Y22_N24
\u0|nios2_gen2_0|cpu|A_dst_regnum~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M\(0),
	datad => \u0|nios2_gen2_0|cpu|A_exc_break~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dst_regnum~1_combout\);

-- Location: LCCOMB_X35_Y24_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[4]~109\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~98_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(4),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[4]~109_combout\);

-- Location: LCCOMB_X35_Y24_N4
\u0|nios2_gen2_0|cpu|D_src2_reg[4]~110\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[4]~109_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(4),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[4]~110_combout\);

-- Location: LCCOMB_X41_Y25_N24
\u0|nios2_gen2_0|cpu|E_src2[4]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[4]~110_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(4),
	combout => \u0|nios2_gen2_0|cpu|E_src2[4]~8_combout\);

-- Location: LCCOMB_X41_Y25_N0
\u0|nios2_gen2_0|cpu|D_src2_reg[4]~143\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2[4]~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal314~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(22),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[4]~143_combout\);

-- Location: FF_X41_Y25_N1
\u0|nios2_gen2_0|cpu|E_src2_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src2_reg[4]~143_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2_reg\(4));

-- Location: LCCOMB_X44_Y30_N24
\u0|nios2_gen2_0|cpu|M_st_data[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src2_reg\(4),
	combout => \u0|nios2_gen2_0|cpu|M_st_data[4]~feeder_combout\);

-- Location: FF_X44_Y30_N25
\u0|nios2_gen2_0|cpu|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_st_data[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_st_data\(4));

-- Location: LCCOMB_X50_Y34_N24
\u0|nios2_gen2_0|cpu|d_writedata[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_st_data\(4),
	datad => \u0|nios2_gen2_0|cpu|A_st_data\(4),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[4]~4_combout\);

-- Location: FF_X50_Y34_N25
\u0|nios2_gen2_0|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[4]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(4));

-- Location: LCCOMB_X57_Y29_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: M9K_X53_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2kl1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|ALT_INV_wren~0_combout\,
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y34_N8
\u0|mm_interconnect_0|rsp_mux_001|src_data[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(4) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(4));

-- Location: FF_X52_Y34_N9
\u0|nios2_gen2_0|cpu|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(4));

-- Location: LCCOMB_X49_Y35_N26
\u0|mm_interconnect_0|rsp_mux_001|src_data[11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(11) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(11));

-- Location: FF_X49_Y35_N27
\u0|nios2_gen2_0|cpu|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(11));

-- Location: LCCOMB_X52_Y35_N6
\u0|mm_interconnect_0|rsp_mux_001|src_data[12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(12) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(12));

-- Location: FF_X52_Y35_N7
\u0|nios2_gen2_0|cpu|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(12));

-- Location: LCCOMB_X52_Y35_N8
\u0|mm_interconnect_0|rsp_mux_001|src_data[13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(13) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(13));

-- Location: FF_X52_Y35_N9
\u0|nios2_gen2_0|cpu|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(13));

-- Location: LCCOMB_X52_Y35_N0
\u0|mm_interconnect_0|rsp_mux_001|src_data[14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(14) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(14));

-- Location: FF_X52_Y35_N1
\u0|nios2_gen2_0|cpu|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(14));

-- Location: LCCOMB_X49_Y35_N18
\u0|mm_interconnect_0|rsp_mux_001|src_data[15]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(15) = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(15));

-- Location: FF_X49_Y35_N19
\u0|nios2_gen2_0|cpu|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(15));

-- Location: LCCOMB_X49_Y35_N30
\u0|mm_interconnect_0|rsp_mux_001|src_data[16]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(16) = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(16));

-- Location: FF_X49_Y35_N31
\u0|nios2_gen2_0|cpu|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(16));

-- Location: LCCOMB_X47_Y31_N28
\u0|mm_interconnect_0|rsp_mux_001|src_data[21]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(21) = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(21));

-- Location: FF_X47_Y31_N29
\u0|nios2_gen2_0|cpu|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(21));

-- Location: M9K_X53_Y24_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_ic_data_module:lab2_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	portbre => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	ena1 => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: FF_X50_Y26_N15
\u0|nios2_gen2_0|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(21));

-- Location: LCCOMB_X46_Y21_N18
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(26),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\);

-- Location: LCCOMB_X47_Y21_N26
\u0|nios2_gen2_0|cpu|Equal312~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal312~0_combout\);

-- Location: LCCOMB_X47_Y21_N4
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal312~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_valid~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X47_Y21_N8
\u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X47_Y21_N14
\u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X47_Y21_N2
\u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datab => \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X47_Y21_N10
\u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~3_combout\);

-- Location: FF_X47_Y21_N11
\u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X46_Y21_N24
\u0|nios2_gen2_0|cpu|D_src1_reg[31]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal313~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\,
	datac => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(27),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\);

-- Location: FF_X34_Y25_N13
\u0|nios2_gen2_0|cpu|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~110_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(1));

-- Location: LCCOMB_X34_Y25_N24
\u0|nios2_gen2_0|cpu|D_src1_reg[1]~92\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~110_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[1]~92_combout\);

-- Location: LCCOMB_X34_Y25_N10
\u0|nios2_gen2_0|cpu|D_src1_reg[1]~93\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(1),
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(1),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[1]~92_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[1]~93_combout\);

-- Location: LCCOMB_X41_Y25_N8
\u0|nios2_gen2_0|cpu|D_src1_reg[1]~94\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(1),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[1]~93_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[1]~94_combout\);

-- Location: FF_X41_Y25_N9
\u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[1]~94_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2_q\);

-- Location: LCCOMB_X39_Y28_N14
\u0|nios2_gen2_0|cpu|E_logic_result[1]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[1]~6_combout\);

-- Location: LCCOMB_X41_Y25_N30
\u0|nios2_gen2_0|cpu|E_alu_result[1]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[1]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(1));

-- Location: LCCOMB_X34_Y25_N12
\u0|nios2_gen2_0|cpu|D_src2_reg[1]~115\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(1),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~110_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[1]~115_combout\);

-- Location: LCCOMB_X34_Y25_N6
\u0|nios2_gen2_0|cpu|D_src2_reg[1]~116\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(1),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[1]~115_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[1]~116_combout\);

-- Location: LCCOMB_X41_Y25_N22
\u0|nios2_gen2_0|cpu|E_src2[1]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(1),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[1]~116_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[1]~6_combout\);

-- Location: FF_X41_Y25_N23
\u0|nios2_gen2_0|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[1]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[0]~3_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(1));

-- Location: LCCOMB_X36_Y26_N16
\u0|nios2_gen2_0|cpu|E_rot_mask[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_rot_mask[2]~6_combout\);

-- Location: FF_X36_Y26_N17
\u0|nios2_gen2_0|cpu|M_rot_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_rot_mask[2]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_rot_mask\(2));

-- Location: LCCOMB_X35_Y26_N22
\u0|nios2_gen2_0|cpu|A_shift_rot_result~90\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_mask\(2),
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill1~q\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_pass1~q\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~90_combout\);

-- Location: LCCOMB_X35_Y27_N0
\u0|nios2_gen2_0|cpu|A_shift_rot_result~89\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(10),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(2),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~89_combout\);

-- Location: LCCOMB_X35_Y27_N14
\u0|nios2_gen2_0|cpu|A_shift_rot_result~88\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(26),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(18),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~88_combout\);

-- Location: LCCOMB_X43_Y27_N6
\u0|nios2_gen2_0|cpu|A_shift_rot_result~91\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~90_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datac => \u0|nios2_gen2_0|cpu|A_shift_rot_result~89_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~88_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~91_combout\);

-- Location: FF_X43_Y27_N7
\u0|nios2_gen2_0|cpu|A_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~91_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(10));

-- Location: FF_X43_Y27_N9
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(10));

-- Location: FF_X46_Y31_N27
\u0|nios2_gen2_0|cpu|A_slow_inst_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[10]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(10));

-- Location: LCCOMB_X43_Y27_N8
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~74\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(10),
	datad => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(10),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~74_combout\);

-- Location: LCCOMB_X43_Y27_N12
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~75\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(10),
	datab => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[10]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~74_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~75_combout\);

-- Location: LCCOMB_X39_Y24_N4
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~76\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~75_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~60_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~76_combout\);

-- Location: FF_X39_Y24_N23
\u0|nios2_gen2_0|cpu|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~76_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(10));

-- Location: LCCOMB_X39_Y24_N18
\u0|nios2_gen2_0|cpu|D_src1_reg[10]~65\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(10),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~76_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[10]~65_combout\);

-- Location: LCCOMB_X39_Y24_N20
\u0|nios2_gen2_0|cpu|D_src1_reg[10]~66\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(10),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[10]~65_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[10]~66_combout\);

-- Location: LCCOMB_X43_Y24_N22
\u0|nios2_gen2_0|cpu|D_src1_reg[10]~67\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[10]~66_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(10),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[10]~67_combout\);

-- Location: FF_X43_Y24_N23
\u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[10]~67_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2_q\);

-- Location: LCCOMB_X46_Y25_N10
\u0|nios2_gen2_0|cpu|M_target_pcb[10]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[10]~feeder_combout\);

-- Location: FF_X46_Y25_N11
\u0|nios2_gen2_0|cpu|M_target_pcb[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(10));

-- Location: LCCOMB_X46_Y25_N30
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_target_pcb\(10),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(8),
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]~7_combout\);

-- Location: LCCOMB_X46_Y25_N14
\u0|nios2_gen2_0|cpu|M_pc[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_pc\(8),
	combout => \u0|nios2_gen2_0|cpu|M_pc[8]~feeder_combout\);

-- Location: FF_X46_Y25_N15
\u0|nios2_gen2_0|cpu|M_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[8]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(8));

-- Location: FF_X46_Y25_N31
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(8));

-- Location: FF_X49_Y24_N1
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X49_Y24_N4
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(8),
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~24_combout\);

-- Location: LCCOMB_X49_Y24_N2
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~24_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(8),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~25_combout\);

-- Location: LCCOMB_X49_Y24_N20
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~26_combout\);

-- Location: LCCOMB_X49_Y24_N0
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(8),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(8),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27_combout\);

-- Location: FF_X49_Y24_N31
\u0|nios2_gen2_0|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~27_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(8));

-- Location: FF_X49_Y24_N3
\u0|nios2_gen2_0|cpu|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(8));

-- Location: LCCOMB_X54_Y27_N16
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(5),
	datad => \u0|nios2_gen2_0|cpu|D_pc\(8),
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~4_combout\);

-- Location: FF_X54_Y27_N17
\u0|nios2_gen2_0|cpu|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_line\(5));

-- Location: FF_X50_Y26_N19
\u0|nios2_gen2_0|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(20));

-- Location: LCCOMB_X47_Y21_N24
\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(20),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(25),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\);

-- Location: FF_X47_Y21_N25
\u0|nios2_gen2_0|cpu|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_dst_regnum\(3));

-- Location: LCCOMB_X47_Y19_N14
\u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_dst_regnum\(3),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \u0|nios2_gen2_0|cpu|E_dst_regnum\(4),
	combout => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X46_Y20_N6
\u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datab => \u0|nios2_gen2_0|cpu|E_dst_regnum\(0),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D~q\,
	combout => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X47_Y19_N28
\u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_dst_regnum\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|E_dst_regnum\(1),
	combout => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X46_Y19_N0
\u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~3_combout\);

-- Location: FF_X46_Y19_N1
\u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|F_stall~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X46_Y19_N8
\u0|nios2_gen2_0|cpu|D_src2_reg[26]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\);

-- Location: FF_X39_Y24_N25
\u0|nios2_gen2_0|cpu|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~82_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(8));

-- Location: LCCOMB_X39_Y24_N24
\u0|nios2_gen2_0|cpu|D_src2_reg[8]~101\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(8),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~82_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[8]~101_combout\);

-- Location: LCCOMB_X39_Y24_N2
\u0|nios2_gen2_0|cpu|D_src2_reg[8]~102\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(8),
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[8]~101_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[8]~102_combout\);

-- Location: LCCOMB_X43_Y24_N12
\u0|nios2_gen2_0|cpu|E_src2[8]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[8]~102_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(8),
	combout => \u0|nios2_gen2_0|cpu|E_src2[8]~12_combout\);

-- Location: FF_X43_Y24_N13
\u0|nios2_gen2_0|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[8]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(8));

-- Location: LCCOMB_X41_Y27_N20
\u0|nios2_gen2_0|cpu|Add8~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(8),
	combout => \u0|nios2_gen2_0|cpu|Add8~23_combout\);

-- Location: FF_X40_Y27_N1
\u0|nios2_gen2_0|cpu|M_mem_baddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~50_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(8));

-- Location: FF_X41_Y29_N27
\u0|nios2_gen2_0|cpu|A_mem_baddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_mem_baddr\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(8));

-- Location: LCCOMB_X42_Y31_N20
\u0|nios2_gen2_0|cpu|M_dc_dirty~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(8),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(7),
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(8),
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(7),
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~5_combout\);

-- Location: LCCOMB_X41_Y28_N26
\u0|nios2_gen2_0|cpu|M_dc_dirty~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(9),
	datab => \u0|nios2_gen2_0|cpu|A_mem_baddr\(9),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(10),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(10),
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~6_combout\);

-- Location: LCCOMB_X42_Y31_N18
\u0|nios2_gen2_0|cpu|M_dc_dirty~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(5),
	datab => \u0|nios2_gen2_0|cpu|A_mem_baddr\(5),
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(6),
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(6),
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~4_combout\);

-- Location: LCCOMB_X42_Y31_N10
\u0|nios2_gen2_0|cpu|M_dc_dirty~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_dc_dirty~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_dc_dirty~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_dc_dirty~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~7_combout\);

-- Location: LCCOMB_X39_Y29_N2
\u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(15),
	datab => \u0|nios2_gen2_0|cpu|A_mem_baddr\(16),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(15),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(16),
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2_combout\);

-- Location: LCCOMB_X39_Y29_N4
\u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(13),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(14),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(13),
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(14),
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1_combout\);

-- Location: LCCOMB_X39_Y29_N24
\u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(12),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(11),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(11),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(12),
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0_combout\);

-- Location: LCCOMB_X39_Y29_N20
\u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_dc_dirty~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3_combout\);

-- Location: FF_X43_Y30_N7
\u0|nios2_gen2_0|cpu|W_mem_baddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(4));

-- Location: FF_X40_Y30_N1
\u0|nios2_gen2_0|cpu|W_mem_baddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(11));

-- Location: LCCOMB_X40_Y30_N0
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(4),
	datab => \u0|nios2_gen2_0|cpu|W_mem_baddr\(4),
	datac => \u0|nios2_gen2_0|cpu|W_mem_baddr\(11),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(11),
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1_combout\);

-- Location: FF_X43_Y36_N17
\u0|nios2_gen2_0|cpu|W_mem_baddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(2));

-- Location: FF_X43_Y36_N7
\u0|nios2_gen2_0|cpu|W_mem_baddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(3));

-- Location: LCCOMB_X43_Y36_N16
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(3),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(2),
	datac => \u0|nios2_gen2_0|cpu|W_mem_baddr\(2),
	datad => \u0|nios2_gen2_0|cpu|W_mem_baddr\(3),
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0_combout\);

-- Location: FF_X44_Y31_N11
\u0|nios2_gen2_0|cpu|W_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_byte_en\(3));

-- Location: FF_X44_Y31_N31
\u0|nios2_gen2_0|cpu|W_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_byte_en\(2));

-- Location: LCCOMB_X44_Y31_N30
\u0|nios2_gen2_0|cpu|Equal332~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_mem_byte_en\(3),
	datab => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(3),
	datac => \u0|nios2_gen2_0|cpu|W_mem_byte_en\(2),
	datad => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal332~1_combout\);

-- Location: FF_X43_Y30_N1
\u0|nios2_gen2_0|cpu|W_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_byte_en\(0));

-- Location: FF_X43_Y30_N19
\u0|nios2_gen2_0|cpu|W_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_byte_en\(1));

-- Location: LCCOMB_X43_Y30_N0
\u0|nios2_gen2_0|cpu|Equal332~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(0),
	datab => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(1),
	datac => \u0|nios2_gen2_0|cpu|W_mem_byte_en\(0),
	datad => \u0|nios2_gen2_0|cpu|W_mem_byte_en\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal332~0_combout\);

-- Location: LCCOMB_X43_Y30_N12
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal332~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal332~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2_combout\);

-- Location: FF_X39_Y29_N7
\u0|nios2_gen2_0|cpu|W_mem_baddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(13));

-- Location: FF_X39_Y29_N11
\u0|nios2_gen2_0|cpu|W_mem_baddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(12));

-- Location: LCCOMB_X39_Y29_N10
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_mem_baddr\(13),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(13),
	datac => \u0|nios2_gen2_0|cpu|W_mem_baddr\(12),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(12),
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3_combout\);

-- Location: FF_X39_Y29_N1
\u0|nios2_gen2_0|cpu|W_mem_baddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(14));

-- Location: FF_X39_Y29_N17
\u0|nios2_gen2_0|cpu|W_mem_baddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(15));

-- Location: LCCOMB_X39_Y29_N0
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(15),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(14),
	datac => \u0|nios2_gen2_0|cpu|W_mem_baddr\(14),
	datad => \u0|nios2_gen2_0|cpu|W_mem_baddr\(15),
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4_combout\);

-- Location: FF_X39_Y29_N19
\u0|nios2_gen2_0|cpu|W_mem_baddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(16));

-- Location: LCCOMB_X39_Y29_N18
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_mem_baddr\(16),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(16),
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5_combout\);

-- Location: LCCOMB_X43_Y30_N20
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_dc_dirty~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6_combout\);

-- Location: LCCOMB_X43_Y30_N30
\u0|nios2_gen2_0|cpu|Equal329~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(4),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal329~0_combout\);

-- Location: LCCOMB_X44_Y30_N12
\u0|nios2_gen2_0|cpu|Equal330~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(1),
	datab => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(1),
	datac => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(0),
	datad => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(0),
	combout => \u0|nios2_gen2_0|cpu|Equal330~0_combout\);

-- Location: LCCOMB_X44_Y31_N22
\u0|nios2_gen2_0|cpu|Equal330~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(3),
	datab => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(3),
	datac => \u0|nios2_gen2_0|cpu|A_mem_byte_en\(2),
	datad => \u0|nios2_gen2_0|cpu|M_mem_byte_en\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal330~1_combout\);

-- Location: LCCOMB_X43_Y36_N18
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(3),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(2),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(3),
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(2),
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7_combout\);

-- Location: LCCOMB_X44_Y30_N22
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal330~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal330~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8_combout\);

-- Location: LCCOMB_X43_Y30_N26
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal329~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9_combout\);

-- Location: LCCOMB_X44_Y23_N18
\u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache~q\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_allowed~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\);

-- Location: FF_X49_Y26_N11
\u0|nios2_gen2_0|cpu|M_target_pcb[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2_q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(11));

-- Location: LCCOMB_X49_Y26_N10
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(9),
	datac => \u0|nios2_gen2_0|cpu|M_target_pcb\(11),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9_combout\);

-- Location: FF_X46_Y24_N29
\u0|nios2_gen2_0|cpu|M_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_pc\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(9));

-- Location: LCCOMB_X46_Y24_N28
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pc\(9),
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10_combout\);

-- Location: LCCOMB_X46_Y24_N20
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15~q\,
	datab => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15_combout\);

-- Location: FF_X46_Y24_N21
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(9));

-- Location: FF_X49_Y24_N13
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(9));

-- Location: FF_X50_Y24_N19
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~29_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(9));

-- Location: LCCOMB_X49_Y24_N24
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(9),
	datad => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(9),
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~28_combout\);

-- Location: LCCOMB_X49_Y24_N18
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~28_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~29_combout\);

-- Location: LCCOMB_X49_Y24_N12
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(9),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~29_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~30_combout\);

-- Location: LCCOMB_X49_Y24_N22
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(9),
	datac => \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31_combout\);

-- Location: FF_X49_Y24_N23
\u0|nios2_gen2_0|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~31_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(9));

-- Location: FF_X50_Y25_N21
\u0|nios2_gen2_0|cpu|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(9));

-- Location: LCCOMB_X49_Y24_N14
\u0|nios2_gen2_0|cpu|D_extra_pc[9]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(9),
	datab => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(9),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[9]~5_combout\);

-- Location: FF_X49_Y24_N15
\u0|nios2_gen2_0|cpu|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[9]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(9));

-- Location: LCCOMB_X43_Y25_N2
\u0|nios2_gen2_0|cpu|E_alu_result[11]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|E_extra_pc\(9),
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[11]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[11]~7_combout\);

-- Location: LCCOMB_X39_Y23_N8
\u0|nios2_gen2_0|cpu|E_alu_result[11]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~56_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result[11]~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(11));

-- Location: LCCOMB_X39_Y24_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[11]~62\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~73_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[11]~62_combout\);

-- Location: LCCOMB_X39_Y24_N26
\u0|nios2_gen2_0|cpu|D_src1_reg[11]~63\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(11),
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(11),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[11]~62_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[11]~63_combout\);

-- Location: LCCOMB_X43_Y24_N4
\u0|nios2_gen2_0|cpu|D_src1_reg[11]~64\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(11),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[11]~63_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[11]~64_combout\);

-- Location: FF_X43_Y24_N5
\u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[11]~64_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2_q\);

-- Location: FF_X40_Y27_N7
\u0|nios2_gen2_0|cpu|M_mem_baddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~56_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(11));

-- Location: LCCOMB_X39_Y30_N20
\u0|nios2_gen2_0|cpu|d_address_tag_field[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(11),
	datab => \u0|nios2_gen2_0|cpu|A_mem_baddr\(11),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_tag_field[0]~5_combout\);

-- Location: FF_X42_Y30_N9
\u0|nios2_gen2_0|cpu|A_dc_actual_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(0));

-- Location: LCCOMB_X39_Y30_N30
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(0),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder_combout\);

-- Location: FF_X39_Y30_N31
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(0));

-- Location: FF_X39_Y30_N21
\u0|nios2_gen2_0|cpu|d_address_tag_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_tag_field[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_tag_field\(0));

-- Location: LCCOMB_X44_Y37_N26
\u0|mm_interconnect_0|router|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~1_combout\ = (\u0|nios2_gen2_0|cpu|d_address_tag_field\(0) & (\u0|mm_interconnect_0|router|Equal1~0_combout\ & !\u0|nios2_gen2_0|cpu|d_address_tag_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_address_tag_field\(0),
	datac => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field\(1),
	combout => \u0|mm_interconnect_0|router|Equal1~1_combout\);

-- Location: LCCOMB_X44_Y37_N20
\u0|mm_interconnect_0|cmd_demux|src2_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ = (!\u0|mm_interconnect_0|router|Equal3~1_combout\ & (!\u0|mm_interconnect_0|router|Equal2~2_combout\ & (!\u0|mm_interconnect_0|router|Equal1~1_combout\ & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal3~1_combout\,
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\);

-- Location: FF_X44_Y37_N21
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(2));

-- Location: LCCOMB_X44_Y36_N6
\u0|mm_interconnect_0|cmd_demux|src2_valid~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ = (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(2)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(2),
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\);

-- Location: LCCOMB_X44_Y36_N20
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: FF_X44_Y36_N21
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: FF_X44_Y35_N19
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X44_Y35_N18
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q\))) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X46_Y35_N31
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X46_Y35_N0
\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q\ & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LCCOMB_X51_Y31_N30
\u0|mm_interconnect_0|rsp_mux_001|src_data[17]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(17) = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(17));

-- Location: FF_X51_Y31_N31
\u0|nios2_gen2_0|cpu|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(17),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(17));

-- Location: FF_X46_Y22_N11
\u0|nios2_gen2_0|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(28));

-- Location: LCCOMB_X46_Y22_N2
\u0|nios2_gen2_0|cpu|Equal313~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(28),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(31),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(30),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(29),
	combout => \u0|nios2_gen2_0|cpu|Equal313~0_combout\);

-- Location: LCCOMB_X46_Y21_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[31]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal313~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\,
	datac => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(27),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\);

-- Location: LCCOMB_X44_Y24_N22
\u0|nios2_gen2_0|cpu|D_src1_reg[9]~68\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~79_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[9]~68_combout\);

-- Location: LCCOMB_X44_Y24_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[9]~69\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[9]~68_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(9),
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(9),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[9]~69_combout\);

-- Location: LCCOMB_X44_Y25_N2
\u0|nios2_gen2_0|cpu|D_src1_reg[9]~70\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result\(9),
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[9]~69_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[9]~70_combout\);

-- Location: FF_X44_Y25_N3
\u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[9]~70_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2_q\);

-- Location: FF_X45_Y25_N13
\u0|nios2_gen2_0|cpu|M_target_pcb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2_q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(9));

-- Location: LCCOMB_X46_Y25_N20
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(7),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	datad => \u0|nios2_gen2_0|cpu|M_target_pcb\(9),
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]~6_combout\);

-- Location: LCCOMB_X45_Y25_N6
\u0|nios2_gen2_0|cpu|M_pc[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_pc\(7),
	combout => \u0|nios2_gen2_0|cpu|M_pc[7]~feeder_combout\);

-- Location: FF_X45_Y25_N7
\u0|nios2_gen2_0|cpu|M_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(7));

-- Location: FF_X46_Y25_N21
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(7));

-- Location: FF_X49_Y25_N19
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X49_Y25_N8
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(7),
	datac => \u0|nios2_gen2_0|cpu|D_pc\(7),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~20_combout\);

-- Location: LCCOMB_X49_Y25_N12
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~21_combout\);

-- Location: LCCOMB_X49_Y25_N18
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(7),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~22_combout\);

-- Location: LCCOMB_X45_Y25_N8
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(7),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\);

-- Location: FF_X49_Y25_N15
\u0|nios2_gen2_0|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(7));

-- Location: FF_X49_Y25_N9
\u0|nios2_gen2_0|cpu|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(7));

-- Location: LCCOMB_X54_Y27_N18
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(4),
	datad => \u0|nios2_gen2_0|cpu|D_pc\(7),
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~3_combout\);

-- Location: FF_X54_Y27_N19
\u0|nios2_gen2_0|cpu|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_line\(4));

-- Location: FF_X50_Y24_N31
\u0|nios2_gen2_0|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(13));

-- Location: LCCOMB_X42_Y22_N4
\u0|nios2_gen2_0|cpu|Equal149~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal149~3_combout\);

-- Location: LCCOMB_X43_Y23_N8
\u0|nios2_gen2_0|cpu|D_op_cmpge\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|Equal149~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_cmpge~combout\);

-- Location: LCCOMB_X43_Y23_N2
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_op_cmpge~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\);

-- Location: LCCOMB_X42_Y20_N4
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal95~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X43_Y23_N10
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal149~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal149~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_cmp~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X43_Y23_N12
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X43_Y23_N0
\u0|nios2_gen2_0|cpu|D_logic_op[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X43_Y23_N1
\u0|nios2_gen2_0|cpu|E_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_logic_op\(1));

-- Location: LCCOMB_X45_Y24_N14
\u0|nios2_gen2_0|cpu|E_logic_result[7]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(7),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[7]~11_combout\);

-- Location: LCCOMB_X45_Y24_N4
\u0|nios2_gen2_0|cpu|E_alu_result[7]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[7]~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_extra_pc\(5),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[7]~11_combout\);

-- Location: LCCOMB_X44_Y24_N2
\u0|nios2_gen2_0|cpu|E_alu_result[7]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result[7]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add8~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(7));

-- Location: LCCOMB_X34_Y25_N2
\u0|nios2_gen2_0|cpu|D_src2_reg[7]~103\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~86_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[7]~103_combout\);

-- Location: LCCOMB_X34_Y25_N28
\u0|nios2_gen2_0|cpu|D_src2_reg[7]~104\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_reg[7]~103_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(7),
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(7),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[7]~104_combout\);

-- Location: LCCOMB_X43_Y24_N14
\u0|nios2_gen2_0|cpu|E_src2[7]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(7),
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[7]~104_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[7]~11_combout\);

-- Location: FF_X43_Y24_N15
\u0|nios2_gen2_0|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[7]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[5]~2_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(7));

-- Location: LCCOMB_X40_Y28_N8
\u0|nios2_gen2_0|cpu|Add8~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(7),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~24_combout\);

-- Location: FF_X40_Y28_N31
\u0|nios2_gen2_0|cpu|M_mem_baddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Add8~48_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(7));

-- Location: FF_X41_Y29_N23
\u0|nios2_gen2_0|cpu|W_mem_baddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(7));

-- Location: FF_X41_Y29_N3
\u0|nios2_gen2_0|cpu|W_mem_baddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(8));

-- Location: LCCOMB_X41_Y29_N22
\u0|nios2_gen2_0|cpu|M_dc_dirty~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(7),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(8),
	datac => \u0|nios2_gen2_0|cpu|W_mem_baddr\(7),
	datad => \u0|nios2_gen2_0|cpu|W_mem_baddr\(8),
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~1_combout\);

-- Location: FF_X41_Y28_N19
\u0|nios2_gen2_0|cpu|W_mem_baddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(10));

-- Location: FF_X41_Y28_N5
\u0|nios2_gen2_0|cpu|W_mem_baddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(9));

-- Location: LCCOMB_X41_Y28_N4
\u0|nios2_gen2_0|cpu|M_dc_dirty~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(9),
	datab => \u0|nios2_gen2_0|cpu|W_mem_baddr\(10),
	datac => \u0|nios2_gen2_0|cpu|W_mem_baddr\(9),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(10),
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~2_combout\);

-- Location: FF_X41_Y29_N17
\u0|nios2_gen2_0|cpu|W_mem_baddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(5));

-- Location: FF_X41_Y29_N11
\u0|nios2_gen2_0|cpu|W_mem_baddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_mem_baddr\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_mem_baddr\(6));

-- Location: LCCOMB_X41_Y29_N16
\u0|nios2_gen2_0|cpu|M_dc_dirty~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(5),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(6),
	datac => \u0|nios2_gen2_0|cpu|W_mem_baddr\(5),
	datad => \u0|nios2_gen2_0|cpu|W_mem_baddr\(6),
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~0_combout\);

-- Location: LCCOMB_X41_Y29_N28
\u0|nios2_gen2_0|cpu|M_dc_dirty~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit~q\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_dirty~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_dc_dirty~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_dc_dirty~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~3_combout\);

-- Location: LCCOMB_X40_Y29_N28
\u0|nios2_gen2_0|cpu|M_dc_dirty~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_dc_dirty~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(7),
	datac => \u0|nios2_gen2_0|cpu|M_dc_dirty~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_dirty~8_combout\);

-- Location: FF_X40_Y29_N29
\u0|nios2_gen2_0|cpu|A_dc_dirty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_dirty~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_dirty~q\);

-- Location: LCCOMB_X40_Y29_N4
\u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_hit~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_dirty~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_st_cache~q\,
	datad => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0_combout\);

-- Location: LCCOMB_X40_Y29_N26
\u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_en_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~1_combout\);

-- Location: LCCOMB_X39_Y29_N12
\u0|nios2_gen2_0|cpu|M_dc_hit~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(11),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(12),
	combout => \u0|nios2_gen2_0|cpu|M_dc_hit~0_combout\);

-- Location: LCCOMB_X39_Y29_N30
\u0|nios2_gen2_0|cpu|M_dc_hit~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(15),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(16),
	combout => \u0|nios2_gen2_0|cpu|M_dc_hit~2_combout\);

-- Location: LCCOMB_X39_Y29_N28
\u0|nios2_gen2_0|cpu|M_dc_hit~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(13),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(14),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|M_dc_hit~1_combout\);

-- Location: LCCOMB_X39_Y29_N14
\u0|nios2_gen2_0|cpu|M_dc_hit~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_dc_hit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(6),
	datac => \u0|nios2_gen2_0|cpu|M_dc_hit~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_dc_hit~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_hit~3_combout\);

-- Location: LCCOMB_X40_Y31_N18
\u0|nios2_gen2_0|cpu|M_dc_want_fill\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache~q\,
	datac => \u0|nios2_gen2_0|cpu|M_dc_hit~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_dc_want_fill~combout\);

-- Location: FF_X40_Y31_N19
\u0|nios2_gen2_0|cpu|A_dc_want_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_dc_want_fill~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\);

-- Location: LCCOMB_X39_Y31_N26
\u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started~q\,
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~1_combout\);

-- Location: LCCOMB_X43_Y35_N0
\u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~1_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2_combout\);

-- Location: LCCOMB_X43_Y36_N10
\u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(2),
	datab => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(2),
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~6_combout\);

-- Location: LCCOMB_X43_Y36_N28
\u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_addr_accepted~combout\,
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~7_combout\);

-- Location: LCCOMB_X43_Y36_N14
\u0|nios2_gen2_0|cpu|d_address_offset_field[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\,
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field[2]~0_combout\);

-- Location: FF_X43_Y36_N29
\u0|nios2_gen2_0|cpu|d_address_offset_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|d_address_offset_field[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0));

-- Location: LCCOMB_X43_Y36_N24
\u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(3),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(3),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~4_combout\);

-- Location: LCCOMB_X43_Y36_N26
\u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_addr_accepted~combout\,
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~5_combout\);

-- Location: FF_X43_Y36_N27
\u0|nios2_gen2_0|cpu|d_address_offset_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|d_address_offset_field[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1));

-- Location: LCCOMB_X44_Y37_N16
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(1) & (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & \u0|mm_interconnect_0|router|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\);

-- Location: FF_X44_Y37_N17
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(0));

-- Location: LCCOMB_X44_Y34_N24
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & ((\u0|nios2_gen2_0|cpu|d_write~q\) # ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(0),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1_combout\);

-- Location: LCCOMB_X44_Y34_N18
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1_combout\ & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) 
-- & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X52_Y38_N0
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\ & (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \u0|jtag_uart_0|av_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~2_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|jtag_uart_0|av_waitrequest~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X52_Y38_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X44_Y34_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X44_Y34_N12
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]~q\) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X44_Y34_N4
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\))) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~q\)))) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~1_combout\);

-- Location: FF_X44_Y34_N5
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X46_Y34_N0
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~q\ & ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~q\)))) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~q\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][61]~q\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2_combout\);

-- Location: LCCOMB_X46_Y35_N10
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]~q\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0_combout\);

-- Location: LCCOMB_X46_Y35_N8
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3_combout\);

-- Location: LCCOMB_X43_Y35_N16
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~0_combout\ = \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3_combout\ $ 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count\(0) $ (((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\ & \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count\(0),
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~0_combout\);

-- Location: FF_X43_Y35_N17
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count\(0));

-- Location: LCCOMB_X43_Y35_N2
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\) # ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3_combout\ & 
-- !\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count\(0))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\ & ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0_combout\);

-- Location: FF_X43_Y35_N3
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\);

-- Location: LCCOMB_X44_Y37_N10
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\ = (\u0|nios2_gen2_0|cpu|d_write~q\) # ((\u0|nios2_gen2_0|cpu|d_read~q\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(3)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(3),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\);

-- Location: LCCOMB_X47_Y37_N22
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\ & 
-- (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|pio_0|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|pio_0|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: LCCOMB_X47_Y37_N12
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\ & !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X47_Y37_N13
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X47_Y37_N26
\u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1)) # (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) $ (((!\u0|pio_0|always0~0_combout\) 
-- # (!\u0|nios2_gen2_0|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|pio_0|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X47_Y37_N2
\u0|mm_interconnect_0|cmd_demux|WideOr0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\ = (!\u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\ & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|nios2_gen2_0|cpu|d_address_offset_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\);

-- Location: LCCOMB_X44_Y33_N26
\u0|mm_interconnect_0|cmd_demux|sink_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & \u0|mm_interconnect_0|router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X44_Y34_N6
\u0|mm_interconnect_0|cmd_demux|WideOr0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ = (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\) # ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ & (\u0|jtag_uart_0|av_waitrequest~q\ & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	datac => \u0|jtag_uart_0|av_waitrequest~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X46_Y36_N20
\u0|mm_interconnect_0|cmd_demux|WideOr0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|router|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\);

-- Location: LCCOMB_X44_Y36_N18
\u0|mm_interconnect_0|cmd_demux|WideOr0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\);

-- Location: LCCOMB_X44_Y36_N12
\u0|mm_interconnect_0|cmd_demux|WideOr0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\) # ((\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\) # 
-- (\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\);

-- Location: LCCOMB_X43_Y35_N4
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\) # ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\) # 
-- (!\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\);

-- Location: LCCOMB_X41_Y26_N16
\u0|nios2_gen2_0|cpu|E_st_bus~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_st~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_bus~0_combout\);

-- Location: FF_X41_Y26_N17
\u0|nios2_gen2_0|cpu|M_ctrl_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_bus~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass~q\);

-- Location: LCCOMB_X39_Y31_N12
\u0|nios2_gen2_0|cpu|d_write_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datad => \u0|nios2_gen2_0|cpu|M_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\);

-- Location: LCCOMB_X39_Y31_N8
\u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	combout => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0_combout\);

-- Location: FF_X39_Y31_N9
\u0|nios2_gen2_0|cpu|A_st_bypass_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~q\);

-- Location: LCCOMB_X39_Y31_N0
\u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	combout => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0_combout\);

-- Location: FF_X39_Y31_N1
\u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~q\);

-- Location: LCCOMB_X39_Y31_N18
\u0|nios2_gen2_0|cpu|d_write_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~q\,
	datad => \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~q\,
	combout => \u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\);

-- Location: LCCOMB_X39_Y31_N14
\u0|nios2_gen2_0|cpu|d_write_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_write_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting~combout\,
	datad => \u0|nios2_gen2_0|cpu|d_write_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_write_nxt~2_combout\);

-- Location: LCCOMB_X44_Y34_N0
\u0|nios2_gen2_0|cpu|d_write_nxt~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\,
	datab => \u0|nios2_gen2_0|cpu|d_write_nxt~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(3),
	combout => \u0|nios2_gen2_0|cpu|d_write_nxt~3_combout\);

-- Location: FF_X44_Y34_N1
\u0|nios2_gen2_0|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_write_nxt~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_write~q\);

-- Location: LCCOMB_X45_Y33_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X45_Y33_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~1_combout\);

-- Location: FF_X45_Y33_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X43_Y32_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_debug_mode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_debug_mode~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: FF_X43_Y32_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X42_Y33_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X41_Y36_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X36_Y34_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~3_combout\);

-- Location: LCCOMB_X37_Y36_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X37_Y36_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X36_Y34_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LCCOMB_X36_Y38_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\);

-- Location: FF_X36_Y38_N29
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(20));

-- Location: LCCOMB_X36_Y35_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\);

-- Location: FF_X36_Y35_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LCCOMB_X37_Y36_N30
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X37_Y36_N31
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X36_Y38_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\);

-- Location: LCCOMB_X36_Y38_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X36_Y38_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(21));

-- Location: LCCOMB_X36_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X36_Y35_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21));

-- Location: FF_X36_Y34_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X36_Y34_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~35\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\);

-- Location: LCCOMB_X36_Y38_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\);

-- Location: FF_X36_Y38_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(19));

-- Location: LCCOMB_X39_Y36_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X39_Y36_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LCCOMB_X39_Y35_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X39_Y35_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X37_Y35_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X37_Y35_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X39_Y36_N22
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\);

-- Location: LCCOMB_X39_Y36_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X39_Y36_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(17));

-- Location: FF_X39_Y36_N23
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17));

-- Location: LCCOMB_X38_Y34_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X38_Y34_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X37_Y34_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10),
	cin => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X39_Y36_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X39_Y37_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X39_Y37_N7
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: LCCOMB_X39_Y37_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\);

-- Location: FF_X39_Y37_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X38_Y35_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X38_Y35_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X38_Y35_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X38_Y35_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X38_Y35_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~37\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\);

-- Location: LCCOMB_X39_Y36_N2
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X39_Y36_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(18));

-- Location: LCCOMB_X38_Y37_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X38_Y37_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LCCOMB_X39_Y33_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X39_Y33_N1
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X43_Y32_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X36_Y35_N28
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X43_Y32_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X43_Y32_N18
\u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req~q\,
	datad => \u0|nios2_gen2_0|cpu|W_debug_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0_combout\);

-- Location: FF_X43_Y32_N19
\u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req~q\);

-- Location: LCCOMB_X43_Y32_N30
\u0|nios2_gen2_0|cpu|hbreak_req~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_debug_mode~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req~q\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X46_Y24_N4
\u0|nios2_gen2_0|cpu|hbreak_req~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\);

-- Location: LCCOMB_X49_Y28_N16
\u0|nios2_gen2_0|cpu|M_exc_any\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_any~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_exc_any~combout\);

-- Location: FF_X44_Y27_N25
\u0|nios2_gen2_0|cpu|A_exc_any\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_exc_any~q\);

-- Location: LCCOMB_X36_Y24_N22
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datab => \u0|nios2_gen2_0|cpu|A_slow_inst_sel~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\);

-- Location: LCCOMB_X45_Y27_N26
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(16),
	datad => \u0|nios2_gen2_0|cpu|A_inst_result\(0),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~3_combout\);

-- Location: FF_X45_Y27_N17
\u0|nios2_gen2_0|cpu|A_mul_cell_p1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(0));

-- Location: LCCOMB_X45_Y27_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mul_cell_p1\(0),
	datad => \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[8]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~4_combout\);

-- Location: LCCOMB_X43_Y31_N16
\u0|nios2_gen2_0|cpu|A_slow_inst_result[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdata_d1\(0),
	datab => \u0|nios2_gen2_0|cpu|d_readdata_d1\(16),
	datad => \u0|nios2_gen2_0|cpu|A_ld_align_sh16~q\,
	combout => \u0|nios2_gen2_0|cpu|A_slow_inst_result[0]~0_combout\);

-- Location: FF_X43_Y31_N17
\u0|nios2_gen2_0|cpu|A_slow_inst_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_slow_inst_result[0]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_slow_inst_result[8]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_ld_align_sh8~q\,
	ena => \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(0));

-- Location: LCCOMB_X36_Y26_N12
\u0|nios2_gen2_0|cpu|A_shift_rot_result~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_pass0~q\,
	datab => \u0|nios2_gen2_0|cpu|M_rot_sel_fill0~q\,
	datad => \u0|nios2_gen2_0|cpu|M_rot_mask\(0),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~2_combout\);

-- Location: LCCOMB_X37_Y26_N18
\u0|nios2_gen2_0|cpu|A_shift_rot_result~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(16),
	datab => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(8),
	datac => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datad => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~1_combout\);

-- Location: LCCOMB_X37_Y26_N0
\u0|nios2_gen2_0|cpu|A_shift_rot_result~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_rot_rn\(4),
	datab => \u0|nios2_gen2_0|cpu|M_rot_rn\(3),
	datac => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(0),
	datad => \u0|nios2_gen2_0|cpu|M_rot_prestep2\(24),
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~0_combout\);

-- Location: LCCOMB_X37_Y26_N8
\u0|nios2_gen2_0|cpu|A_shift_rot_result~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_shift_rot_result~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_shift_rot_result~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_rot_fill_bit~q\,
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_shift_rot_result~3_combout\);

-- Location: FF_X37_Y26_N9
\u0|nios2_gen2_0|cpu|A_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_shift_rot_result~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(0));

-- Location: LCCOMB_X35_Y24_N16
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|A_slow_inst_result\(0),
	datad => \u0|nios2_gen2_0|cpu|A_shift_rot_result\(0),
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~5_combout\);

-- Location: LCCOMB_X35_Y24_N10
\u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~7_combout\);

-- Location: LCCOMB_X39_Y24_N28
\u0|nios2_gen2_0|cpu|D_src1_reg[8]~71\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(8),
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~82_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[8]~71_combout\);

-- Location: LCCOMB_X39_Y24_N14
\u0|nios2_gen2_0|cpu|D_src1_reg[8]~72\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \u0|nios2_gen2_0|cpu|W_wr_data\(8),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[8]~71_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[8]~72_combout\);

-- Location: LCCOMB_X43_Y24_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[8]~73\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[8]~72_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(8),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[8]~73_combout\);

-- Location: FF_X43_Y24_N1
\u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[8]~73_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2_q\);

-- Location: LCCOMB_X46_Y25_N24
\u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder_combout\);

-- Location: FF_X46_Y25_N25
\u0|nios2_gen2_0|cpu|M_target_pcb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(8));

-- Location: LCCOMB_X46_Y25_N4
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(6),
	datab => \u0|nios2_gen2_0|cpu|M_target_pcb\(8),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]~5_combout\);

-- Location: LCCOMB_X46_Y25_N26
\u0|nios2_gen2_0|cpu|M_pc[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_pc\(6),
	combout => \u0|nios2_gen2_0|cpu|M_pc[6]~feeder_combout\);

-- Location: FF_X46_Y25_N27
\u0|nios2_gen2_0|cpu|M_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(6));

-- Location: FF_X46_Y25_N5
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(6));

-- Location: FF_X49_Y25_N21
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X49_Y25_N6
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(6),
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~16_combout\);

-- Location: LCCOMB_X49_Y25_N10
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_pc\(6),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~17_combout\);

-- Location: LCCOMB_X49_Y25_N16
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2_q\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~18_combout\);

-- Location: LCCOMB_X49_Y25_N20
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(6),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(6),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\);

-- Location: LCCOMB_X49_Y25_N30
\u0|nios2_gen2_0|cpu|F_pc[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc[6]~feeder_combout\);

-- Location: FF_X49_Y25_N31
\u0|nios2_gen2_0|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(6));

-- Location: FF_X49_Y25_N11
\u0|nios2_gen2_0|cpu|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(6));

-- Location: LCCOMB_X54_Y27_N20
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(3),
	datad => \u0|nios2_gen2_0|cpu|D_pc\(6),
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~2_combout\);

-- Location: FF_X54_Y27_N21
\u0|nios2_gen2_0|cpu|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_line\(3));

-- Location: FF_X50_Y24_N25
\u0|nios2_gen2_0|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(14));

-- Location: LCCOMB_X42_Y20_N22
\u0|nios2_gen2_0|cpu|D_op_cmpge~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X43_Y23_N22
\u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X43_Y23_N23
\u0|nios2_gen2_0|cpu|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_compare_op\(0));

-- Location: LCCOMB_X39_Y22_N26
\u0|nios2_gen2_0|cpu|E_br_result~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_compare_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_compare_op\(1),
	datac => \u0|nios2_gen2_0|cpu|Add8~98_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_br_result~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_br_result~2_combout\);

-- Location: LCCOMB_X44_Y23_N22
\u0|nios2_gen2_0|cpu|E_br_mispredict~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond~q\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_D~q\,
	combout => \u0|nios2_gen2_0|cpu|E_br_mispredict~0_combout\);

-- Location: FF_X44_Y23_N17
\u0|nios2_gen2_0|cpu|E_bht_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_data\(1));

-- Location: LCCOMB_X44_Y23_N28
\u0|nios2_gen2_0|cpu|E_br_mispredict\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_br_result~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_br_mispredict~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_bht_data\(1),
	combout => \u0|nios2_gen2_0|cpu|E_br_mispredict~combout\);

-- Location: FF_X44_Y23_N29
\u0|nios2_gen2_0|cpu|M_br_mispredict\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_br_mispredict~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_mispredict~q\);

-- Location: LCCOMB_X36_Y19_N24
\u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_br_mispredict~q\,
	combout => \u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell_combout\);

-- Location: LCCOMB_X44_Y23_N30
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datab => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_D~q\,
	combout => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\);

-- Location: FF_X39_Y22_N27
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_br_result~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(0));

-- Location: LCCOMB_X39_Y22_N4
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(0),
	datac => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(0));

-- Location: FF_X39_Y22_N5
\u0|nios2_gen2_0|cpu|F_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_bht_ptr\(0));

-- Location: LCCOMB_X38_Y23_N20
\u0|nios2_gen2_0|cpu|D_bht_ptr[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_bht_ptr\(0),
	combout => \u0|nios2_gen2_0|cpu|D_bht_ptr[0]~feeder_combout\);

-- Location: FF_X38_Y23_N21
\u0|nios2_gen2_0|cpu|D_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_bht_ptr[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_bht_ptr\(0));

-- Location: LCCOMB_X38_Y23_N28
\u0|nios2_gen2_0|cpu|E_bht_ptr[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_bht_ptr\(0),
	combout => \u0|nios2_gen2_0|cpu|E_bht_ptr[0]~feeder_combout\);

-- Location: FF_X38_Y23_N29
\u0|nios2_gen2_0|cpu|E_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_bht_ptr[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_ptr\(0));

-- Location: LCCOMB_X38_Y23_N18
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_bht_ptr\(0),
	combout => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder_combout\);

-- Location: FF_X38_Y23_N19
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(0));

-- Location: FF_X39_Y22_N31
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(1));

-- Location: LCCOMB_X39_Y22_N24
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(1),
	datac => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(1));

-- Location: FF_X39_Y22_N25
\u0|nios2_gen2_0|cpu|F_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_bht_ptr\(1));

-- Location: LCCOMB_X47_Y24_N10
\u0|nios2_gen2_0|cpu|D_bht_ptr[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_bht_ptr\(1),
	combout => \u0|nios2_gen2_0|cpu|D_bht_ptr[1]~feeder_combout\);

-- Location: FF_X47_Y24_N11
\u0|nios2_gen2_0|cpu|D_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_bht_ptr[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_bht_ptr\(1));

-- Location: LCCOMB_X47_Y24_N8
\u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_bht_ptr\(1),
	combout => \u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder_combout\);

-- Location: FF_X47_Y24_N9
\u0|nios2_gen2_0|cpu|E_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_ptr\(1));

-- Location: FF_X39_Y19_N1
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_bht_ptr\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(1));

-- Location: FF_X39_Y22_N3
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(2));

-- Location: LCCOMB_X39_Y22_N20
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(2),
	combout => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(2));

-- Location: FF_X39_Y22_N21
\u0|nios2_gen2_0|cpu|F_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_bht_ptr\(2));

-- Location: LCCOMB_X38_Y23_N22
\u0|nios2_gen2_0|cpu|D_bht_ptr[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_bht_ptr\(2),
	combout => \u0|nios2_gen2_0|cpu|D_bht_ptr[2]~feeder_combout\);

-- Location: FF_X38_Y23_N23
\u0|nios2_gen2_0|cpu|D_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_bht_ptr[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_bht_ptr\(2));

-- Location: FF_X38_Y23_N31
\u0|nios2_gen2_0|cpu|E_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_bht_ptr\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_ptr\(2));

-- Location: FF_X38_Y23_N5
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_bht_ptr\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(2));

-- Location: LCCOMB_X39_Y22_N14
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(2),
	combout => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder_combout\);

-- Location: FF_X39_Y22_N15
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(3));

-- Location: LCCOMB_X46_Y15_N24
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(3),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(3));

-- Location: FF_X46_Y15_N25
\u0|nios2_gen2_0|cpu|F_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_bht_ptr\(3));

-- Location: LCCOMB_X46_Y15_N10
\u0|nios2_gen2_0|cpu|D_bht_ptr[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_bht_ptr\(3),
	combout => \u0|nios2_gen2_0|cpu|D_bht_ptr[3]~feeder_combout\);

-- Location: FF_X46_Y15_N11
\u0|nios2_gen2_0|cpu|D_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_bht_ptr[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_bht_ptr\(3));

-- Location: LCCOMB_X47_Y21_N12
\u0|nios2_gen2_0|cpu|E_bht_ptr[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_bht_ptr\(3),
	combout => \u0|nios2_gen2_0|cpu|E_bht_ptr[3]~feeder_combout\);

-- Location: FF_X47_Y21_N13
\u0|nios2_gen2_0|cpu|E_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_bht_ptr[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_ptr\(3));

-- Location: LCCOMB_X47_Y22_N8
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_bht_ptr\(3),
	combout => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder_combout\);

-- Location: FF_X47_Y22_N9
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(3));

-- Location: FF_X39_Y22_N1
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(4));

-- Location: LCCOMB_X43_Y21_N24
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(4),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(4));

-- Location: FF_X43_Y21_N25
\u0|nios2_gen2_0|cpu|F_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_bht_ptr\(4));

-- Location: LCCOMB_X43_Y21_N10
\u0|nios2_gen2_0|cpu|D_bht_ptr[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_bht_ptr\(4),
	combout => \u0|nios2_gen2_0|cpu|D_bht_ptr[4]~feeder_combout\);

-- Location: FF_X43_Y21_N11
\u0|nios2_gen2_0|cpu|D_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_bht_ptr[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_bht_ptr\(4));

-- Location: LCCOMB_X43_Y21_N26
\u0|nios2_gen2_0|cpu|E_bht_ptr[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_bht_ptr\(4),
	combout => \u0|nios2_gen2_0|cpu|E_bht_ptr[4]~feeder_combout\);

-- Location: FF_X43_Y21_N27
\u0|nios2_gen2_0|cpu|E_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_bht_ptr[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_ptr\(4));

-- Location: FF_X43_Y21_N3
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_bht_ptr\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(4));

-- Location: LCCOMB_X39_Y22_N18
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(4),
	combout => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder_combout\);

-- Location: FF_X39_Y22_N19
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(5));

-- Location: LCCOMB_X39_Y22_N28
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(5),
	combout => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(5));

-- Location: FF_X39_Y22_N29
\u0|nios2_gen2_0|cpu|F_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_bht_ptr\(5));

-- Location: LCCOMB_X39_Y22_N12
\u0|nios2_gen2_0|cpu|D_bht_ptr[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_bht_ptr\(5),
	combout => \u0|nios2_gen2_0|cpu|D_bht_ptr[5]~feeder_combout\);

-- Location: FF_X39_Y22_N13
\u0|nios2_gen2_0|cpu|D_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_bht_ptr[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_bht_ptr\(5));

-- Location: LCCOMB_X36_Y24_N24
\u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_bht_ptr\(5),
	combout => \u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder_combout\);

-- Location: FF_X36_Y24_N25
\u0|nios2_gen2_0|cpu|E_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_ptr\(5));

-- Location: LCCOMB_X36_Y24_N30
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_bht_ptr\(5),
	combout => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5]~feeder_combout\);

-- Location: FF_X36_Y24_N31
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(5));

-- Location: LCCOMB_X39_Y22_N6
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(5),
	combout => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]~feeder_combout\);

-- Location: FF_X39_Y22_N7
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(6));

-- Location: LCCOMB_X39_Y22_N8
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~19_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(6),
	combout => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(6));

-- Location: FF_X39_Y22_N9
\u0|nios2_gen2_0|cpu|F_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_bht_ptr\(6));

-- Location: FF_X38_Y23_N25
\u0|nios2_gen2_0|cpu|D_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_bht_ptr\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_bht_ptr\(6));

-- Location: LCCOMB_X38_Y23_N0
\u0|nios2_gen2_0|cpu|E_bht_ptr[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_bht_ptr\(6),
	combout => \u0|nios2_gen2_0|cpu|E_bht_ptr[6]~feeder_combout\);

-- Location: FF_X38_Y23_N1
\u0|nios2_gen2_0|cpu|E_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_bht_ptr[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_ptr\(6));

-- Location: LCCOMB_X38_Y23_N6
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_bht_ptr\(6),
	combout => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]~feeder_combout\);

-- Location: FF_X38_Y23_N7
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(6));

-- Location: LCCOMB_X39_Y22_N10
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(6),
	combout => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]~feeder_combout\);

-- Location: FF_X39_Y22_N11
\u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(7));

-- Location: LCCOMB_X38_Y23_N26
\u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~23_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_br_cond_taken_history\(7),
	combout => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(7));

-- Location: FF_X38_Y23_N27
\u0|nios2_gen2_0|cpu|F_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_bht_ptr\(7));

-- Location: FF_X38_Y23_N3
\u0|nios2_gen2_0|cpu|D_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_bht_ptr\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_bht_ptr\(7));

-- Location: LCCOMB_X38_Y23_N10
\u0|nios2_gen2_0|cpu|E_bht_ptr[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_bht_ptr\(7),
	combout => \u0|nios2_gen2_0|cpu|E_bht_ptr[7]~feeder_combout\);

-- Location: FF_X38_Y23_N11
\u0|nios2_gen2_0|cpu|E_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_bht_ptr[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_ptr\(7));

-- Location: LCCOMB_X38_Y23_N8
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_bht_ptr\(7),
	combout => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]~feeder_combout\);

-- Location: FF_X38_Y23_N9
\u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered\(7));

-- Location: M9K_X33_Y19_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_bht_module:lab2_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 2,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 2,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered~combout\,
	portbre => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	clr0 => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y19_N0
\u0|nios2_gen2_0|cpu|E_bht_data[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_bht_data\(0),
	combout => \u0|nios2_gen2_0|cpu|E_bht_data[0]~feeder_combout\);

-- Location: FF_X38_Y19_N1
\u0|nios2_gen2_0|cpu|E_bht_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_bht_data[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_bht_data\(0));

-- Location: FF_X37_Y19_N1
\u0|nios2_gen2_0|cpu|M_bht_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_bht_data\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_data\(0));

-- Location: LCCOMB_X44_Y23_N26
\u0|nios2_gen2_0|cpu|M_bht_data[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_bht_data\(1),
	combout => \u0|nios2_gen2_0|cpu|M_bht_data[1]~feeder_combout\);

-- Location: FF_X44_Y23_N27
\u0|nios2_gen2_0|cpu|M_bht_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_bht_data[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_bht_data\(1));

-- Location: LCCOMB_X37_Y19_N0
\u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_br_mispredict~q\,
	datac => \u0|nios2_gen2_0|cpu|M_bht_data\(0),
	datad => \u0|nios2_gen2_0|cpu|M_bht_data\(1),
	combout => \u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0_combout\);

-- Location: FF_X50_Y24_N11
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~21_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(5));

-- Location: LCCOMB_X51_Y24_N16
\u0|nios2_gen2_0|cpu|D_extra_pc[5]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(5),
	datab => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(5),
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[5]~9_combout\);

-- Location: FF_X51_Y24_N17
\u0|nios2_gen2_0|cpu|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[5]~9_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(5));

-- Location: FF_X45_Y24_N3
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X51_Y24_N14
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(5),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(5),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~12_combout\);

-- Location: LCCOMB_X45_Y24_N28
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~13_combout\);

-- Location: LCCOMB_X45_Y24_N2
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(5),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~14_combout\);

-- Location: LCCOMB_X46_Y25_N28
\u0|nios2_gen2_0|cpu|M_target_pcb[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[7]~feeder_combout\);

-- Location: FF_X46_Y25_N29
\u0|nios2_gen2_0|cpu|M_target_pcb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(7));

-- Location: LCCOMB_X46_Y25_N12
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(5),
	datab => \u0|nios2_gen2_0|cpu|M_target_pcb\(7),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]~4_combout\);

-- Location: LCCOMB_X46_Y25_N22
\u0|nios2_gen2_0|cpu|M_pc[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_pc\(5),
	combout => \u0|nios2_gen2_0|cpu|M_pc[5]~feeder_combout\);

-- Location: FF_X46_Y25_N23
\u0|nios2_gen2_0|cpu|M_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(5));

-- Location: FF_X46_Y25_N13
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(5));

-- Location: LCCOMB_X45_Y24_N22
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(5),
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\);

-- Location: LCCOMB_X52_Y23_N18
\u0|nios2_gen2_0|cpu|F_pc[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc[5]~feeder_combout\);

-- Location: FF_X52_Y23_N19
\u0|nios2_gen2_0|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(5));

-- Location: FF_X51_Y24_N15
\u0|nios2_gen2_0|cpu|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(5));

-- Location: LCCOMB_X54_Y27_N22
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(2),
	datad => \u0|nios2_gen2_0|cpu|D_pc\(5),
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~1_combout\);

-- Location: FF_X54_Y27_N23
\u0|nios2_gen2_0|cpu|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_line\(2));

-- Location: FF_X42_Y21_N1
\u0|nios2_gen2_0|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(3));

-- Location: LCCOMB_X42_Y21_N2
\u0|nios2_gen2_0|cpu|Equal95~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~0_combout\);

-- Location: LCCOMB_X43_Y23_N16
\u0|nios2_gen2_0|cpu|Equal95~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal95~1_combout\);

-- Location: LCCOMB_X45_Y21_N20
\u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~3_combout\);

-- Location: FF_X45_Y21_N21
\u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect~q\);

-- Location: FF_X49_Y27_N13
\u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\);

-- Location: LCCOMB_X46_Y25_N18
\u0|nios2_gen2_0|cpu|M_target_pcb[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[6]~feeder_combout\);

-- Location: FF_X46_Y25_N19
\u0|nios2_gen2_0|cpu|M_target_pcb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(6));

-- Location: LCCOMB_X46_Y25_N6
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(4),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	datad => \u0|nios2_gen2_0|cpu|M_target_pcb\(6),
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]~3_combout\);

-- Location: FF_X45_Y25_N27
\u0|nios2_gen2_0|cpu|M_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_pc\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(4));

-- Location: FF_X46_Y25_N7
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(4));

-- Location: LCCOMB_X51_Y24_N20
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(4),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~8_combout\);

-- Location: LCCOMB_X51_Y24_N24
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(4),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~9_combout\);

-- Location: LCCOMB_X45_Y24_N16
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~10_combout\);

-- Location: FF_X45_Y24_N31
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X45_Y24_N30
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(4),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(4),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\);

-- Location: FF_X45_Y24_N25
\u0|nios2_gen2_0|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(4));

-- Location: FF_X51_Y24_N25
\u0|nios2_gen2_0|cpu|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(4));

-- Location: LCCOMB_X54_Y27_N0
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc\(4),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(1),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~0_combout\);

-- Location: FF_X54_Y27_N1
\u0|nios2_gen2_0|cpu|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_line\(1));

-- Location: FF_X43_Y21_N1
\u0|nios2_gen2_0|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(4));

-- Location: LCCOMB_X42_Y21_N14
\u0|nios2_gen2_0|cpu|D_ctrl_ld~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld~0_combout\);

-- Location: LCCOMB_X43_Y21_N18
\u0|nios2_gen2_0|cpu|D_ctrl_late_result~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal149~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~1_combout\);

-- Location: LCCOMB_X43_Y21_N28
\u0|nios2_gen2_0|cpu|D_ctrl_late_result~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal95~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~2_combout\);

-- Location: LCCOMB_X43_Y21_N16
\u0|nios2_gen2_0|cpu|D_ctrl_late_result~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_ld~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~3_combout\);

-- Location: FF_X43_Y21_N17
\u0|nios2_gen2_0|cpu|E_ctrl_late_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_late_result~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_late_result~q\);

-- Location: LCCOMB_X46_Y21_N16
\u0|nios2_gen2_0|cpu|D_data_depend~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D~q\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\,
	combout => \u0|nios2_gen2_0|cpu|D_data_depend~1_combout\);

-- Location: FF_X45_Y21_N31
\u0|nios2_gen2_0|cpu|M_ctrl_late_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_ctrl_late_result~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_late_result~q\);

-- Location: LCCOMB_X46_Y21_N22
\u0|nios2_gen2_0|cpu|D_data_depend~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D~q\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src~q\,
	combout => \u0|nios2_gen2_0|cpu|D_data_depend~0_combout\);

-- Location: LCCOMB_X45_Y21_N30
\u0|nios2_gen2_0|cpu|D_data_depend~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_late_result~q\,
	datab => \u0|nios2_gen2_0|cpu|D_data_depend~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_late_result~q\,
	datad => \u0|nios2_gen2_0|cpu|D_data_depend~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_data_depend~2_combout\);

-- Location: LCCOMB_X46_Y20_N2
\u0|nios2_gen2_0|cpu|D_valid\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datac => \u0|nios2_gen2_0|cpu|D_data_depend~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_issue~q\,
	combout => \u0|nios2_gen2_0|cpu|D_valid~combout\);

-- Location: LCCOMB_X46_Y20_N16
\u0|nios2_gen2_0|cpu|E_valid_from_D~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_valid~combout\,
	combout => \u0|nios2_gen2_0|cpu|E_valid_from_D~feeder_combout\);

-- Location: FF_X46_Y20_N17
\u0|nios2_gen2_0|cpu|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_valid_from_D~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_valid_from_D~q\);

-- Location: LCCOMB_X44_Y23_N24
\u0|nios2_gen2_0|cpu|E_valid\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_D~q\,
	combout => \u0|nios2_gen2_0|cpu|E_valid~combout\);

-- Location: FF_X44_Y23_N25
\u0|nios2_gen2_0|cpu|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_valid~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_valid_from_E~q\);

-- Location: LCCOMB_X44_Y23_N20
\u0|nios2_gen2_0|cpu|M_exc_allowed~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_pipe_flush~q\,
	datad => \u0|nios2_gen2_0|cpu|M_valid_from_E~q\,
	combout => \u0|nios2_gen2_0|cpu|M_exc_allowed~0_combout\);

-- Location: FF_X44_Y23_N21
\u0|nios2_gen2_0|cpu|A_exc_allowed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_exc_allowed~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_exc_allowed~q\);

-- Location: FF_X44_Y23_N3
\u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M~q\);

-- Location: LCCOMB_X43_Y32_N0
\u0|nios2_gen2_0|cpu|A_wr_dst_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_exc_allowed~q\,
	datac => \u0|nios2_gen2_0|cpu|A_exc_any~q\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M~q\,
	combout => \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X44_Y24_N26
\u0|nios2_gen2_0|cpu|D_src1_reg[5]~80\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~94_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[5]~80_combout\);

-- Location: LCCOMB_X44_Y24_N4
\u0|nios2_gen2_0|cpu|D_src1_reg[5]~81\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[5]~80_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_alu_result\(5),
	datac => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_wr_data\(5),
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[5]~81_combout\);

-- Location: LCCOMB_X43_Y24_N30
\u0|nios2_gen2_0|cpu|D_src1_reg[5]~82\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src1_reg[5]~81_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result\(5),
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[5]~82_combout\);

-- Location: FF_X43_Y24_N31
\u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[5]~82_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2_q\);

-- Location: LCCOMB_X49_Y24_N16
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(3),
	datad => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(3),
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~4_combout\);

-- Location: LCCOMB_X49_Y24_N6
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(9),
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~5_combout\);

-- Location: FF_X45_Y24_N27
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X45_Y24_N26
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(3),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~6_combout\);

-- Location: LCCOMB_X49_Y27_N6
\u0|nios2_gen2_0|cpu|M_pc[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_pc\(3),
	combout => \u0|nios2_gen2_0|cpu|M_pc[3]~feeder_combout\);

-- Location: FF_X49_Y27_N7
\u0|nios2_gen2_0|cpu|M_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(3));

-- Location: FF_X49_Y27_N9
\u0|nios2_gen2_0|cpu|M_target_pcb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2_q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(5));

-- Location: LCCOMB_X49_Y27_N8
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(3),
	datac => \u0|nios2_gen2_0|cpu|M_target_pcb\(5),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7_combout\);

-- Location: LCCOMB_X49_Y27_N30
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc\(3),
	datab => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8_combout\);

-- Location: FF_X49_Y27_N31
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(3));

-- Location: LCCOMB_X45_Y24_N20
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(3),
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\);

-- Location: LCCOMB_X52_Y23_N24
\u0|nios2_gen2_0|cpu|F_pc[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc[3]~feeder_combout\);

-- Location: FF_X52_Y23_N25
\u0|nios2_gen2_0|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(3));

-- Location: FF_X49_Y24_N17
\u0|nios2_gen2_0|cpu|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(3));

-- Location: LCCOMB_X49_Y27_N16
\u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(0),
	datad => \u0|nios2_gen2_0|cpu|D_pc\(3),
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X49_Y27_N17
\u0|nios2_gen2_0|cpu|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_line\(0));

-- Location: FF_X49_Y24_N19
\u0|nios2_gen2_0|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(15));

-- Location: LCCOMB_X45_Y21_N12
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X45_Y21_N22
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~11_combout\);

-- Location: LCCOMB_X43_Y23_N18
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\);

-- Location: FF_X43_Y23_N19
\u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\);

-- Location: LCCOMB_X41_Y27_N2
\u0|nios2_gen2_0|cpu|Add8~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(10),
	combout => \u0|nios2_gen2_0|cpu|Add8~21_combout\);

-- Location: FF_X41_Y28_N9
\u0|nios2_gen2_0|cpu|M_mem_baddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|Add8~54_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_mem_baddr\(10));

-- Location: LCCOMB_X41_Y28_N30
\u0|nios2_gen2_0|cpu|A_mem_baddr[10]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(10),
	combout => \u0|nios2_gen2_0|cpu|A_mem_baddr[10]~feeder_combout\);

-- Location: FF_X41_Y28_N31
\u0|nios2_gen2_0|cpu|A_mem_baddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mem_baddr[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_baddr\(10));

-- Location: LCCOMB_X39_Y30_N18
\u0|nios2_gen2_0|cpu|d_address_line_field[5]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(10),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(10),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_line_field[5]~0_combout\);

-- Location: LCCOMB_X39_Y30_N8
\u0|nios2_gen2_0|cpu|A_dc_wb_line[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_mem_baddr\(10),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_line[5]~feeder_combout\);

-- Location: FF_X39_Y30_N9
\u0|nios2_gen2_0|cpu|A_dc_wb_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_line[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(5));

-- Location: FF_X39_Y30_N19
\u0|nios2_gen2_0|cpu|d_address_line_field[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_line_field[5]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_line\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_line_field\(5));

-- Location: LCCOMB_X44_Y33_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|ic_fill_line\(5)) # ((\u0|nios2_gen2_0|cpu|d_address_line_field\(5) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|d_address_line_field\(5) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|d_address_line_field\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_line\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: FF_X44_Y33_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X45_Y35_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X45_Y35_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(6));

-- Location: FF_X45_Y35_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X45_Y35_N6
\u0|mm_interconnect_0|rsp_mux_001|src_data[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(6) = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(6));

-- Location: FF_X45_Y35_N7
\u0|nios2_gen2_0|cpu|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(6));

-- Location: FF_X50_Y28_N21
\u0|nios2_gen2_0|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(8));

-- Location: LCCOMB_X51_Y24_N12
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(2),
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~8_combout\);

-- Location: LCCOMB_X51_Y24_N10
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(2),
	datad => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~9_combout\);

-- Location: LCCOMB_X50_Y23_N24
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X50_Y23_N10
\u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder_combout\);

-- Location: FF_X50_Y23_N11
\u0|nios2_gen2_0|cpu|M_target_pcb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(4));

-- Location: LCCOMB_X50_Y23_N18
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	datab => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(2),
	datad => \u0|nios2_gen2_0|cpu|M_target_pcb\(4),
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]~2_combout\);

-- Location: LCCOMB_X50_Y23_N4
\u0|nios2_gen2_0|cpu|M_pc[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_pc\(2),
	combout => \u0|nios2_gen2_0|cpu|M_pc[2]~feeder_combout\);

-- Location: FF_X50_Y23_N5
\u0|nios2_gen2_0|cpu|M_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(2));

-- Location: FF_X50_Y23_N19
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(2));

-- Location: LCCOMB_X50_Y23_N6
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_extra_pc\(2),
	combout => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2]~feeder_combout\);

-- Location: FF_X50_Y23_N7
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X50_Y23_N26
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(2),
	datad => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(2),
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11_combout\);

-- Location: FF_X51_Y24_N27
\u0|nios2_gen2_0|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(2));

-- Location: FF_X51_Y24_N11
\u0|nios2_gen2_0|cpu|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(2));

-- Location: FF_X51_Y27_N17
\u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(2),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X52_Y27_N24
\u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~0_combout\);

-- Location: FF_X52_Y27_N25
\u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\);

-- Location: LCCOMB_X51_Y27_N4
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(1),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(2),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCCOMB_X51_Y27_N18
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(2),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCCOMB_X51_Y27_N14
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0_combout\);

-- Location: FF_X51_Y27_N19
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X45_Y21_N26
\u0|nios2_gen2_0|cpu|D_iw[12]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|nios2_gen2_0|cpu|D_iw[12]~feeder_combout\);

-- Location: FF_X45_Y21_N27
\u0|nios2_gen2_0|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_iw[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(12));

-- Location: FF_X47_Y23_N21
\u0|nios2_gen2_0|cpu|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(12),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(12));

-- Location: LCCOMB_X47_Y23_N30
\u0|nios2_gen2_0|cpu|E_op_break\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|E_op_rdctl~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_op_break~combout\);

-- Location: FF_X47_Y23_N31
\u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_op_break~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15~q\);

-- Location: FF_X49_Y27_N3
\u0|nios2_gen2_0|cpu|M_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_pc\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(13));

-- Location: FF_X49_Y27_N29
\u0|nios2_gen2_0|cpu|M_target_pcb[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2_q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(15));

-- Location: LCCOMB_X49_Y27_N28
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(13),
	datac => \u0|nios2_gen2_0|cpu|M_target_pcb\(15),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13_combout\);

-- Location: LCCOMB_X49_Y27_N2
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pc\(13),
	datad => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14_combout\);

-- Location: LCCOMB_X49_Y26_N20
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15~q\,
	datab => \u0|nios2_gen2_0|cpu|M_norm_intr_req~q\,
	datac => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17_combout\);

-- Location: FF_X49_Y26_N21
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(13));

-- Location: LCCOMB_X49_Y26_N24
\u0|nios2_gen2_0|cpu|F_pc_nxt[13]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~16_combout\);

-- Location: LCCOMB_X49_Y26_N16
\u0|nios2_gen2_0|cpu|F_pc_nxt[13]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc\(13),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datad => \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~17_combout\);

-- Location: LCCOMB_X49_Y26_N0
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_extra_pc\(13),
	combout => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]~0_combout\);

-- Location: FF_X49_Y26_N1
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(13));

-- Location: LCCOMB_X49_Y26_N8
\u0|nios2_gen2_0|cpu|F_pc_nxt[13]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~17_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(13),
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~18_combout\);

-- Location: LCCOMB_X49_Y26_N18
\u0|nios2_gen2_0|cpu|F_pc_nxt[13]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(13),
	datac => \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~19_combout\);

-- Location: FF_X49_Y26_N19
\u0|nios2_gen2_0|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~19_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(13));

-- Location: LCCOMB_X49_Y26_N22
\u0|nios2_gen2_0|cpu|D_pc[13]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_pc\(13),
	combout => \u0|nios2_gen2_0|cpu|D_pc[13]~feeder_combout\);

-- Location: FF_X49_Y26_N23
\u0|nios2_gen2_0|cpu|D_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_pc[13]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(13));

-- Location: FF_X52_Y26_N13
\u0|nios2_gen2_0|cpu|ic_fill_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(13),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_tag\(3));

-- Location: FF_X52_Y26_N1
\u0|nios2_gen2_0|cpu|ic_fill_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(14),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_tag\(4));

-- Location: LCCOMB_X52_Y26_N30
\u0|mm_interconnect_0|router_001|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~0_combout\ = (!\u0|nios2_gen2_0|cpu|ic_fill_tag\(3) & (\u0|nios2_gen2_0|cpu|ic_fill_tag\(4) & (!\u0|nios2_gen2_0|cpu|ic_fill_tag\(1) & !\u0|nios2_gen2_0|cpu|ic_fill_tag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_tag\(3),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_tag\(4),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_tag\(1),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_tag\(2),
	combout => \u0|mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X52_Y26_N26
\u0|mm_interconnect_0|router_001|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~1_combout\ = (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (!\u0|nios2_gen2_0|cpu|ic_fill_tag\(0) & \u0|nios2_gen2_0|cpu|ic_fill_line\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_tag\(0),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_line\(6),
	combout => \u0|mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X44_Y35_N8
\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ = (\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X45_Y32_N26
\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ = (\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\))) # 
-- (!\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & (((\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X45_Y31_N14
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\ = (\u0|nios2_gen2_0|cpu|i_read~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & 
-- (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ & !\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|i_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X41_Y35_N30
\u0|nios2_gen2_0|cpu|Add5~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(1),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(2),
	combout => \u0|nios2_gen2_0|cpu|Add5~0_combout\);

-- Location: LCCOMB_X41_Y35_N20
\u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	datac => \u0|nios2_gen2_0|cpu|Add5~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_pc\(2),
	combout => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~0_combout\);

-- Location: FF_X41_Y35_N21
\u0|nios2_gen2_0|cpu|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X41_Y35_N18
\u0|mm_interconnect_0|cmd_mux_001|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) = (\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(2) & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & (\u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(2) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_ap_offset\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: FF_X41_Y35_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X41_Y35_N14
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X42_Y35_N16
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X42_Y35_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X42_Y35_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\);

-- Location: LCCOMB_X42_Y35_N24
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X42_Y35_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|lab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(3));

-- Location: FF_X47_Y35_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|readdata\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X47_Y35_N14
\u0|mm_interconnect_0|rsp_mux_001|src_data[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(3) = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(3));

-- Location: FF_X47_Y35_N15
\u0|nios2_gen2_0|cpu|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(3));

-- Location: FF_X52_Y24_N17
\u0|nios2_gen2_0|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(16));

-- Location: LCCOMB_X43_Y24_N20
\u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~2_combout\);

-- Location: LCCOMB_X46_Y20_N26
\u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_valid~combout\,
	combout => \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0_combout\);

-- Location: FF_X46_Y20_N27
\u0|nios2_gen2_0|cpu|E_valid_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~q\);

-- Location: LCCOMB_X44_Y23_N16
\u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~q\,
	datab => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datad => \u0|nios2_gen2_0|cpu|A_pipe_flush~q\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\);

-- Location: LCCOMB_X46_Y26_N30
\u0|nios2_gen2_0|cpu|M_target_pcb[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[3]~feeder_combout\);

-- Location: FF_X46_Y26_N31
\u0|nios2_gen2_0|cpu|M_target_pcb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(3));

-- Location: LCCOMB_X46_Y26_N4
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_target_pcb\(3),
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	datad => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(1),
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]~1_combout\);

-- Location: LCCOMB_X46_Y26_N8
\u0|nios2_gen2_0|cpu|M_pc[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_pc\(1),
	combout => \u0|nios2_gen2_0|cpu|M_pc[1]~feeder_combout\);

-- Location: FF_X46_Y26_N9
\u0|nios2_gen2_0|cpu|M_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(1));

-- Location: FF_X46_Y26_N5
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(1));

-- Location: FF_X51_Y26_N11
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(1));

-- Location: LCCOMB_X50_Y28_N12
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(1),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(1),
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~4_combout\);

-- Location: LCCOMB_X50_Y28_N22
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X51_Y26_N10
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(1),
	datad => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X51_Y26_N8
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2_q\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\);

-- Location: FF_X51_Y26_N9
\u0|nios2_gen2_0|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(1));

-- Location: FF_X50_Y28_N13
\u0|nios2_gen2_0|cpu|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(1));

-- Location: FF_X51_Y27_N29
\u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X51_Y27_N28
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(1),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(1),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: LCCOMB_X51_Y27_N6
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]~feeder_combout\);

-- Location: FF_X51_Y27_N7
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X43_Y22_N20
\u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0_combout\);

-- Location: FF_X43_Y22_N21
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\);

-- Location: LCCOMB_X41_Y23_N14
\u0|nios2_gen2_0|cpu|D_src2_hazard_E\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~q\,
	datac => \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D~q\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\);

-- Location: FF_X34_Y25_N27
\u0|nios2_gen2_0|cpu|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~106_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_wr_data\(2));

-- Location: LCCOMB_X34_Y25_N26
\u0|nios2_gen2_0|cpu|D_src2_reg[2]~113\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~106_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[2]~113_combout\);

-- Location: LCCOMB_X34_Y25_N20
\u0|nios2_gen2_0|cpu|D_src2_reg[2]~114\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(2),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src2_reg[2]~113_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_alu_result\(2),
	combout => \u0|nios2_gen2_0|cpu|D_src2_reg[2]~114_combout\);

-- Location: LCCOMB_X41_Y25_N4
\u0|nios2_gen2_0|cpu|E_src2[2]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[2]~114_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result\(2),
	combout => \u0|nios2_gen2_0|cpu|E_src2[2]~7_combout\);

-- Location: FF_X41_Y25_N5
\u0|nios2_gen2_0|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[2]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[0]~3_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(2));

-- Location: LCCOMB_X39_Y28_N24
\u0|nios2_gen2_0|cpu|E_logic_result[2]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datab => \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[2]~7_combout\);

-- Location: FF_X50_Y25_N3
\u0|nios2_gen2_0|cpu|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(0));

-- Location: FF_X50_Y24_N1
\u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(0));

-- Location: LCCOMB_X49_Y25_N0
\u0|nios2_gen2_0|cpu|D_extra_pc[0]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_pc_plus_one\(0),
	datab => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(0),
	datac => \u0|nios2_gen2_0|cpu|D_bht_data\(1),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_extra_pc[0]~14_combout\);

-- Location: FF_X49_Y25_N1
\u0|nios2_gen2_0|cpu|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_extra_pc[0]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_extra_pc\(0));

-- Location: LCCOMB_X49_Y25_N28
\u0|nios2_gen2_0|cpu|E_alu_result[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_extra_pc\(0),
	datac => \u0|nios2_gen2_0|cpu|Add8~38_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result[2]~16_combout\);

-- Location: LCCOMB_X41_Y25_N12
\u0|nios2_gen2_0|cpu|E_alu_result[2]\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[2]~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result[2]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result\(2));

-- Location: LCCOMB_X34_Y25_N22
\u0|nios2_gen2_0|cpu|D_src1_reg[2]~89\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1[1]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~106_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_alu_result\(2),
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[2]~89_combout\);

-- Location: LCCOMB_X34_Y25_N0
\u0|nios2_gen2_0|cpu|D_src1_reg[2]~90\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_wr_data\(2),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[2]~89_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src1[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[2]~90_combout\);

-- Location: LCCOMB_X41_Y25_N6
\u0|nios2_gen2_0|cpu|D_src1_reg[2]~91\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|D_src1_reg[2]~90_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src1_reg[31]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_src1_reg[2]~91_combout\);

-- Location: FF_X41_Y25_N7
\u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_src1_reg[2]~91_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2_q\);

-- Location: LCCOMB_X50_Y23_N22
\u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2_q\,
	combout => \u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder_combout\);

-- Location: FF_X50_Y23_N23
\u0|nios2_gen2_0|cpu|M_target_pcb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_target_pcb\(2));

-- Location: LCCOMB_X50_Y23_N16
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_target_pcb\(2),
	datab => \u0|nios2_gen2_0|cpu|M_pc_plus_one\(0),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~q\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]~0_combout\);

-- Location: LCCOMB_X50_Y23_N8
\u0|nios2_gen2_0|cpu|M_pc[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_pc\(0),
	combout => \u0|nios2_gen2_0|cpu|M_pc[0]~feeder_combout\);

-- Location: FF_X50_Y23_N9
\u0|nios2_gen2_0|cpu|M_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pc[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pc\(0));

-- Location: FF_X50_Y23_N17
\u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|M_pc\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~11_combout\,
	sload => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(0));

-- Location: FF_X51_Y26_N5
\u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_extra_pc\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X51_Y26_N6
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial\(0),
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X51_Y26_N2
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_pc\(0),
	datad => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X51_Y26_N0
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2_q\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X51_Y26_N4
\u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr\(0),
	datac => \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr\(0),
	datad => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3_combout\);

-- Location: FF_X51_Y26_N15
\u0|nios2_gen2_0|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(0));

-- Location: FF_X51_Y26_N3
\u0|nios2_gen2_0|cpu|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_pc\(0));

-- Location: FF_X51_Y27_N1
\u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_pc\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X51_Y27_N10
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: FF_X51_Y27_N11
\u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0));

-- Location: FF_X42_Y21_N29
\u0|nios2_gen2_0|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(5));

-- Location: FF_X43_Y23_N9
\u0|nios2_gen2_0|cpu|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(5));

-- Location: LCCOMB_X42_Y25_N8
\u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0_combout\);

-- Location: LCCOMB_X42_Y25_N26
\u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal249~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~1_combout\);

-- Location: FF_X42_Y25_N27
\u0|nios2_gen2_0|cpu|M_ctrl_ld_cache\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache~q\);

-- Location: LCCOMB_X44_Y23_N6
\u0|nios2_gen2_0|cpu|M_valid~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache~q\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_allowed~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_valid~0_combout\);

-- Location: FF_X40_Y29_N17
\u0|nios2_gen2_0|cpu|A_valid_from_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_valid~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\);

-- Location: LCCOMB_X47_Y23_N24
\u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1_combout\);

-- Location: LCCOMB_X47_Y23_N20
\u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~2_combout\);

-- Location: LCCOMB_X47_Y23_N10
\u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal249~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0_combout\);

-- Location: FF_X47_Y23_N11
\u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i~q\);

-- Location: FF_X49_Y27_N11
\u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~q\);

-- Location: LCCOMB_X45_Y31_N0
\u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: FF_X52_Y27_N13
\u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~q\);

-- Location: LCCOMB_X52_Y27_N12
\u0|nios2_gen2_0|cpu|ic_tag_wren\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~q\,
	datad => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wren~combout\);

-- Location: LCCOMB_X49_Y27_N20
\u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\);

-- Location: LCCOMB_X49_Y27_N26
\u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_inst_result\(5),
	datab => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: FF_X49_Y27_N27
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(0));

-- Location: LCCOMB_X54_Y27_N2
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~feeder_combout\);

-- Location: FF_X54_Y27_N3
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_inst_result\(6),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_hold_waitrequest~q\,
	sload => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(1));

-- Location: LCCOMB_X54_Y27_N28
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~feeder_combout\);

-- Location: FF_X54_Y27_N29
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_inst_result\(7),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_hold_waitrequest~q\,
	sload => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(2));

-- Location: LCCOMB_X54_Y27_N6
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~feeder_combout\);

-- Location: FF_X54_Y27_N7
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_inst_result\(8),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_hold_waitrequest~q\,
	sload => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(3));

-- Location: LCCOMB_X54_Y27_N24
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~feeder_combout\);

-- Location: FF_X54_Y27_N25
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_inst_result\(9),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_hold_waitrequest~q\,
	sload => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(4));

-- Location: LCCOMB_X54_Y27_N26
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~feeder_combout\);

-- Location: FF_X54_Y27_N27
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_inst_result\(10),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|ALT_INV_hold_waitrequest~q\,
	sload => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(5));

-- Location: LCCOMB_X54_Y27_N30
\u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_inst_result\(11),
	datad => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~3_combout\);

-- Location: FF_X54_Y27_N31
\u0|nios2_gen2_0|cpu|ic_tag_wraddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_tag_wraddress\(6));

-- Location: LCCOMB_X51_Y27_N20
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X52_Y27_N10
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(0),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X52_Y27_N14
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\);

-- Location: FF_X52_Y27_N11
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~12_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(0));

-- Location: LCCOMB_X51_Y27_N2
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X52_Y27_N0
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(1),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: FF_X52_Y27_N1
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~10_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X51_Y27_N24
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X52_Y27_N22
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(2),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: FF_X52_Y27_N23
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X51_Y27_N22
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X52_Y27_N20
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(3),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: FF_X52_Y27_N21
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~14_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X51_Y27_N12
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X52_Y27_N2
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(4),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: FF_X52_Y27_N3
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X51_Y27_N8
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X52_Y27_N30
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(5),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: FF_X52_Y27_N31
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X51_Y27_N26
\u0|nios2_gen2_0|cpu|Equal276~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal276~0_combout\);

-- Location: LCCOMB_X52_Y27_N16
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[6]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal276~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(6),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: FF_X52_Y27_N17
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[6]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X51_Y27_N30
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X52_Y27_N28
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(7),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: FF_X52_Y27_N29
\u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_valid_bits\(7));

-- Location: M9K_X53_Y27_N0
\u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab2:u0|lab2_nios2_gen2_0:nios2_gen2_0|lab2_nios2_gen2_0_cpu:cpu|lab2_nios2_gen2_0_cpu_ic_tag_module:lab2_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tkc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|ic_tag_wren~combout\,
	portbre => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N26
\u0|nios2_gen2_0|cpu|F_ic_valid~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|F_ic_valid~0_combout\);

-- Location: LCCOMB_X51_Y24_N30
\u0|nios2_gen2_0|cpu|F_ic_valid~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datad => \u0|nios2_gen2_0|cpu|F_ic_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_valid~1_combout\);

-- Location: LCCOMB_X51_Y24_N8
\u0|nios2_gen2_0|cpu|F_ic_valid~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|F_ic_valid~2_combout\);

-- Location: LCCOMB_X52_Y24_N18
\u0|nios2_gen2_0|cpu|F_ic_valid~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_valid~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|F_ic_valid~3_combout\);

-- Location: LCCOMB_X51_Y24_N26
\u0|nios2_gen2_0|cpu|F_ic_hit~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_valid~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datad => \u0|nios2_gen2_0|cpu|F_ic_valid~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_hit~2_combout\);

-- Location: LCCOMB_X52_Y26_N4
\u0|nios2_gen2_0|cpu|F_ic_hit~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datac => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|F_ic_hit~1_combout\);

-- Location: LCCOMB_X52_Y26_N2
\u0|nios2_gen2_0|cpu|Equal272~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(14),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal272~0_combout\);

-- Location: LCCOMB_X52_Y26_N6
\u0|nios2_gen2_0|cpu|F_ic_hit~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datab => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|F_ic_hit~0_combout\);

-- Location: LCCOMB_X52_Y26_N20
\u0|nios2_gen2_0|cpu|F_ic_hit~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_hit~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_hit~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal272~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_hit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_hit~3_combout\);

-- Location: FF_X52_Y26_N21
\u0|nios2_gen2_0|cpu|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ic_hit~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw_valid~q\);

-- Location: LCCOMB_X51_Y27_N0
\u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset\(0),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(0),
	datad => \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0_combout\);

-- Location: LCCOMB_X51_Y27_N16
\u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(1),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_initial_offset\(2),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1_combout\);

-- Location: LCCOMB_X51_Y29_N0
\u0|nios2_gen2_0|cpu|ic_fill_active_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~2_combout\);

-- Location: FF_X51_Y29_N1
\u0|nios2_gen2_0|cpu|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_active~q\);

-- Location: LCCOMB_X49_Y24_N10
\u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_line\(6),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(9),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_line\(5),
	combout => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6_combout\);

-- Location: LCCOMB_X49_Y25_N22
\u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_line\(3),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_line\(4),
	combout => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X52_Y26_N24
\u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(14),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_line\(0),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_tag\(4),
	combout => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCCOMB_X52_Y26_N12
\u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_tag\(3),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_tag\(2),
	combout => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X50_Y25_N0
\u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_line\(2),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_line\(1),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(4),
	combout => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X52_Y26_N28
\u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_tag\(0),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_tag\(1),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(10),
	combout => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X52_Y26_N18
\u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X49_Y24_N28
\u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~combout\);

-- Location: FF_X49_Y24_N29
\u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line~q\);

-- Location: LCCOMB_X45_Y31_N12
\u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~q\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill~q\,
	datad => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt~combout\);

-- Location: FF_X45_Y31_N13
\u0|nios2_gen2_0|cpu|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill~q\);

-- Location: LCCOMB_X45_Y31_N30
\u0|nios2_gen2_0|cpu|D_ic_fill_starting~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line~q\,
	datac => \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~q\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill~q\,
	combout => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~2_combout\);

-- Location: LCCOMB_X45_Y31_N26
\u0|nios2_gen2_0|cpu|D_ic_fill_starting\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw_valid~q\,
	datab => \u0|nios2_gen2_0|cpu|ic_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_kill~q\,
	combout => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\);

-- Location: LCCOMB_X45_Y31_N18
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: FF_X45_Y31_N19
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X45_Y31_N8
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(0),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: FF_X45_Y31_N9
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X45_Y31_N22
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(0),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(1),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(2),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted~combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X45_Y31_N23
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X45_Y31_N20
\u0|nios2_gen2_0|cpu|Add6~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(2),
	datab => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(0),
	datac => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(1),
	datad => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(3),
	combout => \u0|nios2_gen2_0|cpu|Add6~0_combout\);

-- Location: LCCOMB_X45_Y31_N24
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add6~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X45_Y31_N25
\u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X45_Y31_N2
\u0|nios2_gen2_0|cpu|i_read_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|ic_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt\(3),
	combout => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\);

-- Location: LCCOMB_X45_Y31_N16
\u0|nios2_gen2_0|cpu|i_read_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ic_fill_starting~combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|i_read~q\,
	datad => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|i_read_nxt~1_combout\);

-- Location: FF_X45_Y31_N17
\u0|nios2_gen2_0|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|i_read_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_read~q\);

-- Location: LCCOMB_X45_Y31_N10
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & \u0|nios2_gen2_0|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X45_Y32_N24
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(0)) # (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X44_Y33_N4
\u0|mm_interconnect_0|cmd_mux_001|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) 
-- & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X43_Y33_N24
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X43_Y33_N25
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X43_Y33_N2
\u0|mm_interconnect_0|cmd_mux_001|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\)) # (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\);

-- Location: FF_X44_Y37_N29
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(1));

-- Location: LCCOMB_X44_Y37_N28
\u0|mm_interconnect_0|cmd_demux|src1_valid~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ = (\u0|mm_interconnect_0|router|Equal1~1_combout\ & (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(1)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\);

-- Location: LCCOMB_X42_Y33_N18
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\) # (\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X42_Y33_N27
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X42_Y33_N26
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X42_Y33_N25
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X44_Y33_N22
\u0|mm_interconnect_0|cmd_mux_001|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\) # ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X45_Y33_N20
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X45_Y33_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X46_Y35_N26
\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X47_Y35_N18
\u0|mm_interconnect_0|rsp_mux_001|src_data[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(0) = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(0));

-- Location: FF_X47_Y35_N19
\u0|nios2_gen2_0|cpu|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdata_d1\(0));

-- Location: FF_X42_Y21_N25
\u0|nios2_gen2_0|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(0));

-- Location: LCCOMB_X42_Y21_N8
\u0|nios2_gen2_0|cpu|Equal95~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~8_combout\);

-- Location: LCCOMB_X42_Y20_N24
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~13_combout\);

-- Location: LCCOMB_X42_Y20_N18
\u0|nios2_gen2_0|cpu|D_ctrl_illegal~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_older_non_sequential~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~14_combout\);

-- Location: LCCOMB_X45_Y20_N10
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~5_combout\);

-- Location: LCCOMB_X45_Y20_N0
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~4_combout\);

-- Location: LCCOMB_X45_Y20_N20
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~6_combout\);

-- Location: LCCOMB_X45_Y20_N14
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~7_combout\);

-- Location: LCCOMB_X45_Y21_N6
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|Equal149~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~8_combout\);

-- Location: LCCOMB_X43_Y21_N12
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~9_combout\);

-- Location: LCCOMB_X45_Y21_N24
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~10_combout\);

-- Location: LCCOMB_X46_Y24_N26
\u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_illegal~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~11_combout\);

-- Location: FF_X46_Y24_N27
\u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~11_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always~q\);

-- Location: LCCOMB_X45_Y23_N24
\u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always~q\,
	combout => \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~feeder_combout\);

-- Location: FF_X45_Y23_N25
\u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~q\);

-- Location: LCCOMB_X44_Y23_N10
\u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~q\,
	datab => \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|M_exc_any~combout\,
	datad => \u0|nios2_gen2_0|cpu|M_exc_allowed~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0_combout\);

-- Location: LCCOMB_X44_Y23_N8
\u0|nios2_gen2_0|cpu|M_pipe_flush_nxt\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_bht_data\(1),
	datac => \u0|nios2_gen2_0|cpu|E_br_mispredict~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_br_result~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|M_pipe_flush_nxt~combout\);

-- Location: FF_X44_Y23_N9
\u0|nios2_gen2_0|cpu|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_pipe_flush_nxt~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\);

-- Location: LCCOMB_X46_Y20_N20
\u0|nios2_gen2_0|cpu|F_stall~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_pipe_flush~q\,
	datab => \u0|nios2_gen2_0|cpu|D_issue~q\,
	datac => \u0|nios2_gen2_0|cpu|D_data_depend~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|F_stall~0_combout\);

-- Location: FF_X45_Y21_N13
\u0|nios2_gen2_0|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(11));

-- Location: FF_X47_Y23_N17
\u0|nios2_gen2_0|cpu|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_iw\(11));

-- Location: FF_X47_Y28_N25
\u0|nios2_gen2_0|cpu|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_iw\(11),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(11));

-- Location: LCCOMB_X47_Y28_N26
\u0|nios2_gen2_0|cpu|A_iw[11]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|A_iw[11]~feeder_combout\);

-- Location: FF_X47_Y28_N27
\u0|nios2_gen2_0|cpu|A_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_iw[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(11));

-- Location: LCCOMB_X42_Y25_N6
\u0|nios2_gen2_0|cpu|M_iw[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|M_iw[4]~feeder_combout\);

-- Location: FF_X42_Y25_N7
\u0|nios2_gen2_0|cpu|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(4));

-- Location: LCCOMB_X42_Y25_N22
\u0|nios2_gen2_0|cpu|A_iw[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|M_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|A_iw[4]~feeder_combout\);

-- Location: FF_X42_Y25_N23
\u0|nios2_gen2_0|cpu|A_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_iw[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(4));

-- Location: LCCOMB_X42_Y25_N0
\u0|nios2_gen2_0|cpu|M_iw[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|M_iw[3]~feeder_combout\);

-- Location: FF_X42_Y25_N1
\u0|nios2_gen2_0|cpu|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(3));

-- Location: FF_X41_Y28_N23
\u0|nios2_gen2_0|cpu|A_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(3));

-- Location: LCCOMB_X42_Y25_N12
\u0|nios2_gen2_0|cpu|M_iw[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|M_iw[5]~feeder_combout\);

-- Location: FF_X42_Y25_N13
\u0|nios2_gen2_0|cpu|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|M_iw[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_iw\(5));

-- Location: FF_X41_Y28_N13
\u0|nios2_gen2_0|cpu|A_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_iw\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_iw\(5));

-- Location: LCCOMB_X41_Y28_N22
\u0|nios2_gen2_0|cpu|A_op_eret~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|A_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|A_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|A_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|A_op_eret~1_combout\);

-- Location: LCCOMB_X43_Y32_N22
\u0|nios2_gen2_0|cpu|A_op_bret~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_op_eret~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|A_op_eret~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_op_eret~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_op_bret~0_combout\);

-- Location: LCCOMB_X43_Y32_N16
\u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_op_bret~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_exc_break_active~combout\,
	datac => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datad => \u0|nios2_gen2_0|cpu|W_debug_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0_combout\);

-- Location: LCCOMB_X43_Y32_N28
\u0|nios2_gen2_0|cpu|W_debug_mode~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_debug_mode~feeder_combout\);

-- Location: FF_X43_Y32_N29
\u0|nios2_gen2_0|cpu|W_debug_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_debug_mode~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_debug_mode~q\);

-- Location: LCCOMB_X39_Y38_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|W_debug_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X39_Y38_N5
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: FF_X39_Y38_N17
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X39_Y38_N0
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\);

-- Location: LCCOMB_X38_Y38_N4
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\);

-- Location: FF_X38_Y38_N11
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(35));

-- Location: LCCOMB_X39_Y36_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\);

-- Location: FF_X39_Y36_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X39_Y36_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LCCOMB_X39_Y34_N20
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|always1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X42_Y35_N6
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X42_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\);

-- Location: FF_X42_Y35_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X39_Y38_N3
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X39_Y38_N26
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X39_Y38_N27
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X39_Y38_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0));

-- Location: LCCOMB_X44_Y40_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: LCCOMB_X44_Y40_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\);

-- Location: FF_X44_Y40_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X45_Y41_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\);

-- Location: LCCOMB_X44_Y41_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X44_Y44_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X44_Y44_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\);

-- Location: FF_X44_Y44_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X44_Y44_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X44_Y44_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X44_Y40_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X44_Y41_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X44_Y40_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\);

-- Location: FF_X44_Y40_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X39_Y38_N12
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\);

-- Location: FF_X39_Y38_N13
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1));

-- Location: LCCOMB_X44_Y40_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\);

-- Location: LCCOMB_X44_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X44_Y40_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X45_Y40_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X45_Y40_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X45_Y41_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X44_Y44_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X45_Y45_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X44_Y44_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X45_Y45_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X45_Y45_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X45_Y45_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X45_Y45_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X45_Y45_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X45_Y45_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X45_Y45_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X45_Y45_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X45_Y45_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X46_Y45_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X46_Y45_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: LCCOMB_X46_Y45_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X45_Y45_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X45_Y45_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\);

-- Location: FF_X46_Y45_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X46_Y45_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X46_Y45_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X46_Y45_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout\);

-- Location: LCCOMB_X46_Y45_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\);

-- Location: FF_X46_Y45_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X46_Y45_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X46_Y45_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: FF_X46_Y45_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X46_Y45_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X46_Y45_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X46_Y45_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X46_Y45_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X45_Y45_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X45_Y45_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: FF_X45_Y45_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X46_Y45_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X46_Y45_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X45_Y45_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X45_Y45_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X45_Y45_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: FF_X45_Y45_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X46_Y45_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X46_Y45_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X46_Y45_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X45_Y45_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X45_Y45_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X45_Y41_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X46_Y42_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X46_Y42_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\);

-- Location: LCCOMB_X46_Y42_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\);

-- Location: LCCOMB_X45_Y45_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout\);

-- Location: FF_X46_Y42_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X46_Y42_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\);

-- Location: FF_X46_Y42_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X46_Y42_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\);

-- Location: LCCOMB_X46_Y42_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\);

-- Location: FF_X46_Y42_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X46_Y42_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\);

-- Location: FF_X46_Y42_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: FF_X46_Y42_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X46_Y42_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\);

-- Location: LCCOMB_X46_Y42_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout\);

-- Location: LCCOMB_X46_Y42_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\);

-- Location: LCCOMB_X46_Y42_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\);

-- Location: LCCOMB_X46_Y41_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X44_Y41_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X44_Y41_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X46_Y41_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X46_Y41_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X46_Y41_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X46_Y41_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X46_Y41_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X44_Y44_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X44_Y44_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X46_Y41_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X47_Y42_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X46_Y42_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: FF_X46_Y41_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X46_Y41_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X47_Y42_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: LCCOMB_X47_Y42_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: FF_X46_Y41_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X46_Y42_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\);

-- Location: LCCOMB_X46_Y42_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\);

-- Location: LCCOMB_X47_Y42_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: FF_X46_Y41_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X46_Y42_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\);

-- Location: LCCOMB_X46_Y42_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\);

-- Location: LCCOMB_X47_Y42_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X45_Y45_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X45_Y45_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X47_Y42_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X47_Y42_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X47_Y42_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X47_Y42_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X45_Y41_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X45_Y41_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: FF_X49_Y40_N9
\u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\);

-- Location: LCCOMB_X45_Y40_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datad => \u0|jtag_uart_0|lab2_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X44_Y44_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: LCCOMB_X44_Y44_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: FF_X44_Y44_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G11
\altera_internal_jtag~TCKUTAPclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X37_Y35_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X37_Y35_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X37_Y35_N10
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~39\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\);

-- Location: LCCOMB_X36_Y38_N8
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|lab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\);

-- Location: FF_X36_Y38_N9
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(22));

-- Location: LCCOMB_X36_Y35_N18
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	combout => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X36_Y35_N19
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22));

-- Location: FF_X42_Y38_N25
\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X42_Y38_N24
\u0|rst_controller_001|merged_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|merged_reset~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \u0|nios2_gen2_0|cpu|the_lab2_nios2_gen2_0_cpu_nios2_oci|the_lab2_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\,
	combout => \u0|rst_controller_001|merged_reset~0_combout\);

-- Location: CLKCTRL_G10
\u0|rst_controller_001|merged_reset~0clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller_001|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller_001|merged_reset~0clkctrl_outclk\);

-- Location: FF_X42_Y36_N29
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X42_Y36_N0
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X42_Y36_N1
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X42_Y36_N24
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X42_Y36_N25
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X42_Y36_N30
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X42_Y36_N31
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X42_Y36_N11
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X42_Y36_N14
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X42_Y36_N15
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2));

-- Location: FF_X42_Y36_N13
\u0|rst_controller_001|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_sync_rst_chain\(3));

-- Location: LCCOMB_X42_Y36_N16
\u0|rst_controller_001|r_sync_rst_chain~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|r_sync_rst_chain~1_combout\ = (\u0|rst_controller_001|r_sync_rst_chain\(3) & \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|r_sync_rst_chain\(3),
	datac => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller_001|r_sync_rst_chain~1_combout\);

-- Location: FF_X42_Y36_N17
\u0|rst_controller_001|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_sync_rst_chain\(2));

-- Location: LCCOMB_X42_Y36_N20
\u0|rst_controller_001|r_sync_rst_chain~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|r_sync_rst_chain~0_combout\ = (\u0|rst_controller_001|r_sync_rst_chain\(2) & \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|r_sync_rst_chain\(2),
	datac => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller_001|r_sync_rst_chain~0_combout\);

-- Location: FF_X42_Y36_N21
\u0|rst_controller_001|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_sync_rst_chain\(1));

-- Location: FF_X42_Y36_N5
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X42_Y36_N18
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u0|rst_controller_001|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X42_Y36_N19
\u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X42_Y36_N8
\u0|rst_controller_001|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|WideOr0~0_combout\ = (\u0|rst_controller_001|altera_reset_synchronizer_int_chain\(4)) # ((!\u0|rst_controller_001|r_sync_rst_chain\(1) & \u0|rst_controller_001|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|r_sync_rst_chain\(1),
	datac => \u0|rst_controller_001|r_sync_rst~q\,
	datad => \u0|rst_controller_001|altera_reset_synchronizer_int_chain\(4),
	combout => \u0|rst_controller_001|WideOr0~0_combout\);

-- Location: FF_X42_Y36_N9
\u0|rst_controller_001|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|r_sync_rst~q\);

-- Location: CLKCTRL_G14
\u0|rst_controller_001|r_sync_rst~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller_001|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X42_Y33_N29
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X42_Y33_N30
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & 
-- !\u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datac => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X42_Y33_N31
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: LCCOMB_X44_Y33_N2
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|nios2_gen2_0|cpu|i_read~q\)))) # (!\u0|nios2_gen2_0|cpu|d_read~q\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X45_Y33_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X45_Y33_N24
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q\))) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X46_Y35_N2
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder_combout\ = \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder_combout\);

-- Location: FF_X46_Y35_N3
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X52_Y35_N24
\u0|mm_interconnect_0|rsp_mux_001|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout\);

-- Location: FF_X52_Y35_N25
\u0|nios2_gen2_0|cpu|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_readdatavalid_d1~q\);

-- Location: FF_X42_Y21_N27
\u0|nios2_gen2_0|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(1));

-- Location: LCCOMB_X42_Y21_N10
\u0|nios2_gen2_0|cpu|Equal95~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|Equal95~10_combout\);

-- Location: LCCOMB_X45_Y21_N4
\u0|nios2_gen2_0|cpu|Equal95~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal95~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal95~9_combout\);

-- Location: LCCOMB_X43_Y21_N22
\u0|nios2_gen2_0|cpu|D_ctrl_logic\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal95~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal95~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal95~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\);

-- Location: FF_X43_Y21_N23
\u0|nios2_gen2_0|cpu|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\);

-- Location: LCCOMB_X40_Y24_N30
\u0|nios2_gen2_0|cpu|E_alu_result~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datac => \u0|nios2_gen2_0|cpu|E_ctrl_cmp~q\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_retaddr~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X44_Y27_N4
\u0|nios2_gen2_0|cpu|E_src2[31]~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[31]~32_combout\);

-- Location: LCCOMB_X44_Y27_N28
\u0|nios2_gen2_0|cpu|E_src2[31]~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_alu_result\(31),
	datab => \u0|nios2_gen2_0|cpu|E_src2[31]~32_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_wr_data\(31),
	datad => \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[31]~33_combout\);

-- Location: LCCOMB_X43_Y22_N6
\u0|nios2_gen2_0|cpu|E_src2[31]~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2[31]~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[31]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[31]~34_combout\);

-- Location: LCCOMB_X43_Y22_N2
\u0|nios2_gen2_0|cpu|E_src2[31]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_src2_hazard_E~combout\,
	datac => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_src2[31]~34_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[31]~16_combout\);

-- Location: LCCOMB_X43_Y22_N16
\u0|nios2_gen2_0|cpu|E_src2[31]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_src2[31]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[31]~feeder_combout\);

-- Location: FF_X43_Y22_N17
\u0|nios2_gen2_0|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[31]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(21),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|D_src2[16]~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm~q\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(31));

-- Location: LCCOMB_X43_Y23_N30
\u0|nios2_gen2_0|cpu|Add8~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(31),
	datab => \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract~q\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison~q\,
	combout => \u0|nios2_gen2_0|cpu|Add8~0_combout\);

-- Location: LCCOMB_X47_Y25_N2
\u0|nios2_gen2_0|cpu|E_ld_bus~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|E_ld_bus~0_combout\);

-- Location: LCCOMB_X42_Y25_N4
\u0|nios2_gen2_0|cpu|E_ld_bus~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|E_ld_bus~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal249~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_ld_bus~1_combout\);

-- Location: FF_X42_Y25_N5
\u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ld_bus~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass~q\);

-- Location: LCCOMB_X39_Y31_N28
\u0|nios2_gen2_0|cpu|d_read_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datad => \u0|nios2_gen2_0|cpu|M_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_read_nxt~0_combout\);

-- Location: LCCOMB_X39_Y31_N6
\u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datac => \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass~q\,
	datad => \u0|nios2_gen2_0|cpu|M_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0_combout\);

-- Location: FF_X39_Y31_N7
\u0|nios2_gen2_0|cpu|A_ld_bypass_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~q\);

-- Location: LCCOMB_X39_Y31_N4
\u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~q\,
	combout => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0_combout\);

-- Location: FF_X39_Y31_N5
\u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~q\);

-- Location: LCCOMB_X39_Y31_N24
\u0|nios2_gen2_0|cpu|d_read_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started~q\,
	combout => \u0|nios2_gen2_0|cpu|d_read_nxt~1_combout\);

-- Location: LCCOMB_X39_Y31_N10
\u0|nios2_gen2_0|cpu|d_read_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_read_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datad => \u0|nios2_gen2_0|cpu|d_read_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_read_nxt~2_combout\);

-- Location: LCCOMB_X43_Y35_N6
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X43_Y35_N26
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0_combout\);

-- Location: FF_X43_Y35_N7
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(0));

-- Location: LCCOMB_X43_Y35_N20
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2_combout\);

-- Location: FF_X43_Y35_N21
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(1));

-- Location: LCCOMB_X44_Y35_N10
\u0|nios2_gen2_0|cpu|Add20~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(1),
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(2),
	combout => \u0|nios2_gen2_0|cpu|Add20~1_combout\);

-- Location: LCCOMB_X43_Y35_N10
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add20~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1_combout\);

-- Location: FF_X43_Y35_N11
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(2));

-- Location: LCCOMB_X43_Y35_N24
\u0|nios2_gen2_0|cpu|Add20~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(0),
	datab => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(3),
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(1),
	combout => \u0|nios2_gen2_0|cpu|Add20~0_combout\);

-- Location: LCCOMB_X43_Y35_N28
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add20~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0_combout\);

-- Location: FF_X43_Y35_N29
\u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(3));

-- Location: LCCOMB_X43_Y35_N8
\u0|nios2_gen2_0|cpu|d_read_nxt~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read_nxt~2_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt\(3),
	combout => \u0|nios2_gen2_0|cpu|d_read_nxt~3_combout\);

-- Location: FF_X43_Y35_N9
\u0|nios2_gen2_0|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_read_nxt~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_read~q\);

-- Location: LCCOMB_X44_Y34_N8
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(0),
	datad => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~7_combout\);

-- Location: LCCOMB_X45_Y34_N12
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~q\,
	datad => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~2_combout\);

-- Location: FF_X44_Y34_N9
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~7_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(0));

-- Location: LCCOMB_X44_Y34_N14
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~5_combout\);

-- Location: FF_X44_Y34_N15
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(1));

-- Location: LCCOMB_X44_Y34_N20
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(1),
	datac => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~4_combout\);

-- Location: FF_X44_Y34_N21
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~4_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(2));

-- Location: LCCOMB_X45_Y34_N20
\u0|nios2_gen2_0|cpu|Add18~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(1),
	datab => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(2),
	datac => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(3),
	datad => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|Add18~0_combout\);

-- Location: LCCOMB_X44_Y34_N16
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~q\,
	datac => \u0|nios2_gen2_0|cpu|Add18~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~6_combout\);

-- Location: FF_X44_Y34_N17
\u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~6_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(3));

-- Location: LCCOMB_X43_Y34_N24
\u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(3),
	datab => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0_combout\);

-- Location: FF_X43_Y34_N25
\u0|nios2_gen2_0|cpu|A_dc_wb_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\);

-- Location: LCCOMB_X39_Y31_N16
\u0|nios2_gen2_0|cpu|A_dc_fill_starting~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_want_fill~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_has_started~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\);

-- Location: FF_X40_Y31_N13
\u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|A_ld_bypass_done~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1~q\);

-- Location: LCCOMB_X41_Y26_N24
\u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0_combout\);

-- Location: LCCOMB_X42_Y25_N2
\u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~1_combout\);

-- Location: FF_X42_Y25_N3
\u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache~q\);

-- Location: LCCOMB_X41_Y28_N20
\u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_mem_baddr\(4),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(3),
	datac => \u0|nios2_gen2_0|cpu|M_mem_baddr\(2),
	datad => \u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4_combout\);

-- Location: LCCOMB_X40_Y31_N24
\u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|M_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5_combout\);

-- Location: FF_X40_Y31_N25
\u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall~q\);

-- Location: LCCOMB_X40_Y31_N2
\u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ld_bypass_done~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0_combout\);

-- Location: LCCOMB_X40_Y31_N20
\u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~1_combout\);

-- Location: FF_X40_Y31_N21
\u0|nios2_gen2_0|cpu|A_dc_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\);

-- Location: LCCOMB_X41_Y31_N0
\u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\);

-- Location: LCCOMB_X39_Y30_N6
\u0|nios2_gen2_0|cpu|d_address_tag_field[5]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_mem_baddr\(16),
	datad => \u0|nios2_gen2_0|cpu|M_mem_baddr\(16),
	combout => \u0|nios2_gen2_0|cpu|d_address_tag_field[5]~0_combout\);

-- Location: LCCOMB_X40_Y30_N18
\u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]~feeder_combout\);

-- Location: FF_X40_Y30_N19
\u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(5));

-- Location: LCCOMB_X39_Y30_N22
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(5),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder_combout\);

-- Location: FF_X39_Y30_N23
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(5));

-- Location: FF_X39_Y30_N7
\u0|nios2_gen2_0|cpu|d_address_tag_field[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_tag_field[5]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(5),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_tag_field\(5));

-- Location: LCCOMB_X39_Y30_N0
\u0|nios2_gen2_0|cpu|d_address_tag_field[4]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_baddr\(15),
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(15),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_tag_field[4]~1_combout\);

-- Location: FF_X41_Y29_N19
\u0|nios2_gen2_0|cpu|A_dc_actual_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(4));

-- Location: LCCOMB_X39_Y30_N4
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|A_dc_actual_tag\(4),
	combout => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]~feeder_combout\);

-- Location: FF_X39_Y30_N5
\u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(4));

-- Location: FF_X39_Y30_N1
\u0|nios2_gen2_0|cpu|d_address_tag_field[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_tag_field[4]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|A_dc_wb_tag\(4),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_tag_field\(4));

-- Location: LCCOMB_X39_Y30_N16
\u0|mm_interconnect_0|router|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~0_combout\ = (\u0|nios2_gen2_0|cpu|d_address_tag_field\(5) & (!\u0|nios2_gen2_0|cpu|d_address_tag_field\(3) & (!\u0|nios2_gen2_0|cpu|d_address_tag_field\(2) & !\u0|nios2_gen2_0|cpu|d_address_tag_field\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_tag_field\(5),
	datab => \u0|nios2_gen2_0|cpu|d_address_tag_field\(3),
	datac => \u0|nios2_gen2_0|cpu|d_address_tag_field\(2),
	datad => \u0|nios2_gen2_0|cpu|d_address_tag_field\(4),
	combout => \u0|mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X44_Y37_N4
\u0|mm_interconnect_0|router|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~2_combout\ = (\u0|mm_interconnect_0|router|Equal1~0_combout\ & (!\u0|nios2_gen2_0|cpu|d_address_line_field\(0) & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & \u0|mm_interconnect_0|router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_address_line_field\(0),
	datac => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	combout => \u0|mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X44_Y37_N12
\u0|mm_interconnect_0|router|src_data[78]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|src_data[78]~1_combout\ = (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ & ((\u0|mm_interconnect_0|router|Equal3~1_combout\) # ((!\u0|mm_interconnect_0|router|Equal2~2_combout\ & 
-- !\u0|mm_interconnect_0|router|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal3~1_combout\,
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|router|src_data[78]~1_combout\);

-- Location: FF_X44_Y37_N13
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|router|src_data[78]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id\(1));

-- Location: LCCOMB_X44_Y37_N24
\u0|mm_interconnect_0|router|src_data[77]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|src_data[77]~0_combout\ = (\u0|mm_interconnect_0|router|Equal3~0_combout\ & (((\u0|mm_interconnect_0|router|Equal1~1_combout\ & \u0|nios2_gen2_0|cpu|d_address_offset_field\(1))) # 
-- (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2)))) # (!\u0|mm_interconnect_0|router|Equal3~0_combout\ & (((\u0|mm_interconnect_0|router|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datab => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	combout => \u0|mm_interconnect_0|router|src_data[77]~0_combout\);

-- Location: FF_X44_Y37_N25
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|router|src_data[77]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id\(0));

-- Location: LCCOMB_X44_Y37_N22
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id\(0) & ((\u0|mm_interconnect_0|router|Equal2~2_combout\ $ 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(4))) # (!\u0|mm_interconnect_0|router|src_data[77]~0_combout\))) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id\(0) & 
-- ((\u0|mm_interconnect_0|router|src_data[77]~0_combout\) # (\u0|mm_interconnect_0|router|Equal2~2_combout\ $ (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id\(0),
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(4),
	datad => \u0|mm_interconnect_0|router|src_data[77]~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1_combout\);

-- Location: LCCOMB_X44_Y37_N2
\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1_combout\) # (\u0|mm_interconnect_0|router|src_data[78]~1_combout\ $ (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|src_data[78]~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\);

-- Location: LCCOMB_X43_Y35_N12
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~2_combout\);

-- Location: LCCOMB_X43_Y35_N14
\u0|nios2_gen2_0|cpu|av_addr_accepted\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_addr_accepted~combout\);

-- Location: LCCOMB_X43_Y30_N16
\u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|M_mem_baddr\(4),
	datac => \u0|nios2_gen2_0|cpu|A_mem_baddr\(4),
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0_combout\);

-- Location: LCCOMB_X43_Y36_N20
\u0|nios2_gen2_0|cpu|Add19~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_address_offset_field\(1),
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|nios2_gen2_0|cpu|d_address_offset_field\(0),
	combout => \u0|nios2_gen2_0|cpu|Add19~0_combout\);

-- Location: LCCOMB_X43_Y36_N8
\u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_addr_accepted~combout\,
	datab => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add19~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~3_combout\);

-- Location: FF_X43_Y36_N9
\u0|nios2_gen2_0|cpu|d_address_offset_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|d_address_offset_field[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2));

-- Location: LCCOMB_X44_Y37_N30
\u0|mm_interconnect_0|router|Equal3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~1_combout\ = (!\u0|nios2_gen2_0|cpu|d_address_offset_field\(2) & \u0|mm_interconnect_0|router|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_address_offset_field\(2),
	datad => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal3~1_combout\);

-- Location: LCCOMB_X44_Y37_N6
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & ((\u0|nios2_gen2_0|cpu|d_write~q\) # ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(3)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel\(3),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~q\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X44_Y37_N8
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\ = (\u0|mm_interconnect_0|router|Equal3~1_combout\ & (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\ & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal3~1_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|av_waitrequest_generated~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\);

-- Location: LCCOMB_X46_Y34_N20
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~2_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\ & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~1_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~2_combout\);

-- Location: FF_X46_Y34_N21
\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X46_Y35_N12
\u0|mm_interconnect_0|rsp_mux|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X47_Y35_N24
\u0|mm_interconnect_0|rsp_mux|WideOr1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\);

-- Location: FF_X47_Y35_N25
\u0|nios2_gen2_0|cpu|d_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\);

-- Location: LCCOMB_X41_Y31_N24
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(0),
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X41_Y31_N22
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1_combout\);

-- Location: FF_X41_Y31_N25
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(0));

-- Location: LCCOMB_X41_Y31_N6
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(1),
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2_combout\);

-- Location: FF_X41_Y31_N7
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(1));

-- Location: LCCOMB_X41_Y31_N4
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(1),
	datab => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1_combout\);

-- Location: FF_X41_Y31_N5
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(2));

-- Location: LCCOMB_X41_Y31_N10
\u0|nios2_gen2_0|cpu|Add17~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(1),
	datab => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(0),
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(2),
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(3),
	combout => \u0|nios2_gen2_0|cpu|Add17~0_combout\);

-- Location: LCCOMB_X41_Y31_N18
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add17~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0_combout\);

-- Location: FF_X41_Y31_N19
\u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(3));

-- Location: LCCOMB_X40_Y31_N26
\u0|nios2_gen2_0|cpu|A_ld_bypass_done\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_readdatavalid_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt\(3),
	combout => \u0|nios2_gen2_0|cpu|A_ld_bypass_done~combout\);

-- Location: LCCOMB_X40_Y31_N12
\u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_bypass_done~combout\,
	datab => \u0|nios2_gen2_0|cpu|A_dc_fill_active~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1_combout\);

-- Location: LCCOMB_X40_Y29_N2
\u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done~q\,
	datab => \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_dirty~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0_combout\);

-- Location: LCCOMB_X41_Y26_N26
\u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv~combout\);

-- Location: FF_X41_Y26_N27
\u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv~q\);

-- Location: FF_X40_Y29_N31
\u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv~q\);

-- Location: LCCOMB_X40_Y29_N30
\u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_hit~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~1_combout\);

-- Location: LCCOMB_X40_Y29_N6
\u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	combout => \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~combout\);

-- Location: FF_X40_Y29_N7
\u0|nios2_gen2_0|cpu|A_dc_dcache_management_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done~q\);

-- Location: LCCOMB_X40_Y31_N16
\u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_ld_bypass_done~combout\,
	datab => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datac => \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done~q\,
	datad => \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass~q\,
	combout => \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2_combout\);

-- Location: LCCOMB_X41_Y26_N2
\u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0_combout\);

-- Location: LCCOMB_X41_Y27_N16
\u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|Equal249~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~1_combout\);

-- Location: FF_X41_Y27_N17
\u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~1_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management~q\);

-- Location: LCCOMB_X40_Y31_N14
\u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|M_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management~q\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datad => \u0|nios2_gen2_0|cpu|M_dc_want_fill~combout\,
	combout => \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0_combout\);

-- Location: FF_X41_Y34_N17
\u0|nios2_gen2_0|cpu|A_ctrl_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_st_bypass~q\);

-- Location: LCCOMB_X41_Y34_N16
\u0|nios2_gen2_0|cpu|A_mem_stall_stop_nxt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_dc_wb_active~q\,
	datab => \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_st_bypass~q\,
	datad => \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt\(3),
	combout => \u0|nios2_gen2_0|cpu|A_mem_stall_stop_nxt~0_combout\);

-- Location: LCCOMB_X40_Y31_N8
\u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|A_mem_stall_stop_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3_combout\);

-- Location: FF_X40_Y31_N9
\u0|nios2_gen2_0|cpu|A_mem_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_mem_stall~q\);

-- Location: LCCOMB_X41_Y26_N18
\u0|nios2_gen2_0|cpu|E_ld_st_bus~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|E_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|E_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|E_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|E_ld_st_bus~9_combout\);

-- Location: LCCOMB_X41_Y26_N10
\u0|nios2_gen2_0|cpu|E_ld_st_bus~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add8~96_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|E_ld_st_bus~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_ld_st_bus~8_combout\);

-- Location: FF_X41_Y26_N11
\u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_ld_st_bus~8_combout\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass~q\);

-- Location: FF_X41_Y29_N25
\u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass~q\,
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_A_mem_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass~q\);

-- Location: LCCOMB_X41_Y29_N24
\u0|nios2_gen2_0|cpu|A_mem_bypass_pending\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_stall~q\,
	datac => \u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass~q\,
	datad => \u0|nios2_gen2_0|cpu|A_valid_from_M~q\,
	combout => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\);

-- Location: LCCOMB_X50_Y34_N30
\u0|nios2_gen2_0|cpu|d_writedata[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|A_mem_bypass_pending~combout\,
	datab => \u0|nios2_gen2_0|cpu|A_st_data\(3),
	datad => \u0|nios2_gen2_0|cpu|M_st_data\(3),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[3]~3_combout\);

-- Location: FF_X50_Y34_N31
\u0|nios2_gen2_0|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[3]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~combout\,
	ena => \u0|nios2_gen2_0|cpu|d_writedata[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(3));

-- Location: FF_X54_Y37_N7
\u0|pio_0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(3));

-- Location: LCCOMB_X54_Y37_N0
\u1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux6~0_combout\ = (\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(3))) # (!\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(2) $ (((!\u0|pio_0|data_out\(3) & \u0|pio_0|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux6~0_combout\);

-- Location: LCCOMB_X54_Y37_N2
\u1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux5~0_combout\ = (\u0|pio_0|data_out\(3) & (((\u0|pio_0|data_out\(2)) # (\u0|pio_0|data_out\(1))))) # (!\u0|pio_0|data_out\(3) & (\u0|pio_0|data_out\(2) & (\u0|pio_0|data_out\(0) $ (\u0|pio_0|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux5~0_combout\);

-- Location: LCCOMB_X54_Y37_N28
\u1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux4~0_combout\ = (\u0|pio_0|data_out\(2) & (\u0|pio_0|data_out\(3))) # (!\u0|pio_0|data_out\(2) & (\u0|pio_0|data_out\(1) & ((\u0|pio_0|data_out\(3)) # (!\u0|pio_0|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux4~0_combout\);

-- Location: LCCOMB_X54_Y37_N16
\u1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux3~0_combout\ = (\u0|pio_0|data_out\(1) & ((\u0|pio_0|data_out\(3)) # ((\u0|pio_0|data_out\(2) & \u0|pio_0|data_out\(0))))) # (!\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(2) $ (((!\u0|pio_0|data_out\(3) & \u0|pio_0|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(2),
	datac => \u0|pio_0|data_out\(0),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux3~0_combout\);

-- Location: LCCOMB_X54_Y37_N10
\u1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux2~0_combout\ = (\u0|pio_0|data_out\(0)) # ((\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(3))) # (!\u0|pio_0|data_out\(1) & ((\u0|pio_0|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(2),
	datac => \u0|pio_0|data_out\(1),
	datad => \u0|pio_0|data_out\(0),
	combout => \u1|Mux2~0_combout\);

-- Location: LCCOMB_X54_Y37_N4
\u1|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux1~0_combout\ = (\u0|pio_0|data_out\(0) & ((\u0|pio_0|data_out\(1)) # (\u0|pio_0|data_out\(3) $ (!\u0|pio_0|data_out\(2))))) # (!\u0|pio_0|data_out\(0) & ((\u0|pio_0|data_out\(2) & (\u0|pio_0|data_out\(3))) # (!\u0|pio_0|data_out\(2) & 
-- ((\u0|pio_0|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux1~0_combout\);

-- Location: LCCOMB_X54_Y37_N6
\u1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux0~0_combout\ = (\u0|pio_0|data_out\(1) & (!\u0|pio_0|data_out\(3) & ((!\u0|pio_0|data_out\(0)) # (!\u0|pio_0|data_out\(2))))) # (!\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(2) $ ((\u0|pio_0|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(1),
	datab => \u0|pio_0|data_out\(2),
	datac => \u0|pio_0|data_out\(3),
	datad => \u0|pio_0|data_out\(0),
	combout => \u1|Mux0~0_combout\);

-- Location: LCCOMB_X54_Y37_N30
\u2|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux6~0_combout\ = (\u0|pio_0|data_out\(5) & (((\u0|pio_0|data_out\(7))))) # (!\u0|pio_0|data_out\(5) & (\u0|pio_0|data_out\(6) $ (((!\u0|pio_0|data_out\(7) & \u0|pio_0|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(6),
	datab => \u0|pio_0|data_out\(7),
	datac => \u0|pio_0|data_out\(4),
	datad => \u0|pio_0|data_out\(5),
	combout => \u2|Mux6~0_combout\);

-- Location: LCCOMB_X54_Y37_N8
\u2|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux5~0_combout\ = (\u0|pio_0|data_out\(6) & ((\u0|pio_0|data_out\(7)) # (\u0|pio_0|data_out\(4) $ (\u0|pio_0|data_out\(5))))) # (!\u0|pio_0|data_out\(6) & (\u0|pio_0|data_out\(7) & ((\u0|pio_0|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(6),
	datab => \u0|pio_0|data_out\(7),
	datac => \u0|pio_0|data_out\(4),
	datad => \u0|pio_0|data_out\(5),
	combout => \u2|Mux5~0_combout\);

-- Location: LCCOMB_X54_Y37_N26
\u2|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux4~0_combout\ = (\u0|pio_0|data_out\(6) & (\u0|pio_0|data_out\(7))) # (!\u0|pio_0|data_out\(6) & (\u0|pio_0|data_out\(5) & ((\u0|pio_0|data_out\(7)) # (!\u0|pio_0|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(6),
	datab => \u0|pio_0|data_out\(7),
	datac => \u0|pio_0|data_out\(4),
	datad => \u0|pio_0|data_out\(5),
	combout => \u2|Mux4~0_combout\);

-- Location: LCCOMB_X54_Y37_N14
\u2|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux3~0_combout\ = (\u0|pio_0|data_out\(5) & ((\u0|pio_0|data_out\(7)) # ((\u0|pio_0|data_out\(6) & \u0|pio_0|data_out\(4))))) # (!\u0|pio_0|data_out\(5) & (\u0|pio_0|data_out\(6) $ (((!\u0|pio_0|data_out\(7) & \u0|pio_0|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(6),
	datab => \u0|pio_0|data_out\(7),
	datac => \u0|pio_0|data_out\(4),
	datad => \u0|pio_0|data_out\(5),
	combout => \u2|Mux3~0_combout\);

-- Location: LCCOMB_X54_Y37_N24
\u2|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux2~0_combout\ = (\u0|pio_0|data_out\(4)) # ((\u0|pio_0|data_out\(5) & ((\u0|pio_0|data_out\(7)))) # (!\u0|pio_0|data_out\(5) & (\u0|pio_0|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(6),
	datab => \u0|pio_0|data_out\(4),
	datac => \u0|pio_0|data_out\(5),
	datad => \u0|pio_0|data_out\(7),
	combout => \u2|Mux2~0_combout\);

-- Location: LCCOMB_X54_Y37_N18
\u2|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux1~0_combout\ = (\u0|pio_0|data_out\(4) & ((\u0|pio_0|data_out\(5)) # (\u0|pio_0|data_out\(7) $ (!\u0|pio_0|data_out\(6))))) # (!\u0|pio_0|data_out\(4) & ((\u0|pio_0|data_out\(6) & (\u0|pio_0|data_out\(7))) # (!\u0|pio_0|data_out\(6) & 
-- ((\u0|pio_0|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(4),
	datab => \u0|pio_0|data_out\(7),
	datac => \u0|pio_0|data_out\(6),
	datad => \u0|pio_0|data_out\(5),
	combout => \u2|Mux1~0_combout\);

-- Location: LCCOMB_X54_Y37_N20
\u2|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux0~0_combout\ = (\u0|pio_0|data_out\(6) & (!\u0|pio_0|data_out\(7) & ((!\u0|pio_0|data_out\(5)) # (!\u0|pio_0|data_out\(4))))) # (!\u0|pio_0|data_out\(6) & ((\u0|pio_0|data_out\(7) $ (\u0|pio_0|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(6),
	datab => \u0|pio_0|data_out\(4),
	datac => \u0|pio_0|data_out\(7),
	datad => \u0|pio_0|data_out\(5),
	combout => \u2|Mux0~0_combout\);

-- Location: LCCOMB_X50_Y36_N24
\u3|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux6~0_combout\ = (\u0|pio_0|data_out\(9) & (\u0|pio_0|data_out\(11))) # (!\u0|pio_0|data_out\(9) & (\u0|pio_0|data_out\(10) $ (((!\u0|pio_0|data_out\(11) & \u0|pio_0|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(11),
	datab => \u0|pio_0|data_out\(9),
	datac => \u0|pio_0|data_out\(10),
	datad => \u0|pio_0|data_out\(8),
	combout => \u3|Mux6~0_combout\);

-- Location: LCCOMB_X50_Y36_N10
\u3|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux5~0_combout\ = (\u0|pio_0|data_out\(11) & ((\u0|pio_0|data_out\(9)) # ((\u0|pio_0|data_out\(10))))) # (!\u0|pio_0|data_out\(11) & (\u0|pio_0|data_out\(10) & (\u0|pio_0|data_out\(9) $ (\u0|pio_0|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(11),
	datab => \u0|pio_0|data_out\(9),
	datac => \u0|pio_0|data_out\(10),
	datad => \u0|pio_0|data_out\(8),
	combout => \u3|Mux5~0_combout\);

-- Location: LCCOMB_X50_Y36_N4
\u3|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux4~0_combout\ = (\u0|pio_0|data_out\(10) & (\u0|pio_0|data_out\(11))) # (!\u0|pio_0|data_out\(10) & (\u0|pio_0|data_out\(9) & ((\u0|pio_0|data_out\(11)) # (!\u0|pio_0|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(11),
	datab => \u0|pio_0|data_out\(9),
	datac => \u0|pio_0|data_out\(10),
	datad => \u0|pio_0|data_out\(8),
	combout => \u3|Mux4~0_combout\);

-- Location: LCCOMB_X50_Y36_N14
\u3|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux3~0_combout\ = (\u0|pio_0|data_out\(9) & ((\u0|pio_0|data_out\(11)) # ((\u0|pio_0|data_out\(10) & \u0|pio_0|data_out\(8))))) # (!\u0|pio_0|data_out\(9) & (\u0|pio_0|data_out\(10) $ (((!\u0|pio_0|data_out\(11) & \u0|pio_0|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(11),
	datab => \u0|pio_0|data_out\(9),
	datac => \u0|pio_0|data_out\(10),
	datad => \u0|pio_0|data_out\(8),
	combout => \u3|Mux3~0_combout\);

-- Location: LCCOMB_X50_Y36_N18
\u3|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux2~0_combout\ = (\u0|pio_0|data_out\(8)) # ((\u0|pio_0|data_out\(9) & (\u0|pio_0|data_out\(11))) # (!\u0|pio_0|data_out\(9) & ((\u0|pio_0|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(11),
	datab => \u0|pio_0|data_out\(8),
	datac => \u0|pio_0|data_out\(9),
	datad => \u0|pio_0|data_out\(10),
	combout => \u3|Mux2~0_combout\);

-- Location: LCCOMB_X50_Y36_N20
\u3|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux1~0_combout\ = (\u0|pio_0|data_out\(8) & ((\u0|pio_0|data_out\(9)) # (\u0|pio_0|data_out\(11) $ (!\u0|pio_0|data_out\(10))))) # (!\u0|pio_0|data_out\(8) & ((\u0|pio_0|data_out\(10) & (\u0|pio_0|data_out\(11))) # (!\u0|pio_0|data_out\(10) & 
-- ((\u0|pio_0|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(11),
	datab => \u0|pio_0|data_out\(8),
	datac => \u0|pio_0|data_out\(10),
	datad => \u0|pio_0|data_out\(9),
	combout => \u3|Mux1~0_combout\);

-- Location: LCCOMB_X50_Y36_N6
\u3|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux0~0_combout\ = (\u0|pio_0|data_out\(10) & (!\u0|pio_0|data_out\(11) & ((!\u0|pio_0|data_out\(9)) # (!\u0|pio_0|data_out\(8))))) # (!\u0|pio_0|data_out\(10) & ((\u0|pio_0|data_out\(11) $ (\u0|pio_0|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(10),
	datab => \u0|pio_0|data_out\(8),
	datac => \u0|pio_0|data_out\(11),
	datad => \u0|pio_0|data_out\(9),
	combout => \u3|Mux0~0_combout\);

-- Location: LCCOMB_X3_Y30_N0
\auto_hub|~GND\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X50_Y40_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X45_Y43_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	xe_ye => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	se => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	usr_pwd => VCC,
	tsen => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	usr_pwd => VCC,
	tsen => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


