{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM NORMAL " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132090 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132090 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PHYSICAL_SYNTHESIS_COMBO_LOGIC ON OFF " "Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC changed value from ON to OFF." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132090 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1543690132090 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM NORMAL " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132113 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132113 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PHYSICAL_SYNTHESIS_COMBO_LOGIC ON OFF " "Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC changed value from ON to OFF." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132113 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1543690132113 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM NORMAL " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132136 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132136 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PHYSICAL_SYNTHESIS_COMBO_LOGIC ON OFF " "Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC changed value from ON to OFF." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1543690132136 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1543690132136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543690133804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543690133809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  2 00:48:53 2018 " "Processing started: Sun Dec  2 00:48:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543690133809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690133809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pframe -c pframe " "Command: quartus_map --read_settings_files=on --write_settings_files=off pframe -c pframe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690133809 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690134025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543690134084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 asfifo_graycounter " "Found entity 1: asfifo_graycounter" {  } { { "../../../cores/asfifo/rtl/asfifo_graycounter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 asfifo " "Found entity 1: asfifo" {  } { { "../../../cores/asfifo/rtl/asfifo.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgafb_pixelfeed " "Found entity 1: vgafb_pixelfeed" {  } { { "../../../cores/vgafb/rtl/vgafb_pixelfeed.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144858 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do vgafb_fifo32to16.v(27) " "Verilog HDL Declaration warning at vgafb_fifo32to16.v(27): \"do\" is SystemVerilog-2005 keyword" {  } { { "../../../cores/vgafb/rtl/vgafb_fifo32to16.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_fifo32to16.v" 27 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1543690144859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_fifo32to16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_fifo32to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgafb_fifo32to16 " "Found entity 1: vgafb_fifo32to16" {  } { { "../../../cores/vgafb/rtl/vgafb_fifo32to16.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_fifo32to16.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgafb_ctlif " "Found entity 1: vgafb_ctlif" {  } { { "../../../cores/vgafb/rtl/vgafb_ctlif.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgafb " "Found entity 1: vgafb" {  } { { "../../../cores/vgafb/rtl/vgafb.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_lvds " "Found entity 1: video_lvds" {  } { { "../../../cores/lvds/rtl/video_lvds.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "../../../cores/lvds/rtl/serializer.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/serializer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpd_link " "Found entity 1: fpd_link" {  } { { "../../../cores/lvds/rtl/fpd_link.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash " "Found entity 1: spi_flash" {  } { { "../../../cores/spi_flash/rtl/spi_flash.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/simple_dual_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/simple_dual_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_ram " "Found entity 1: simple_dual_ram" {  } { { "../../../cores/spi_flash/rtl/simple_dual_ram.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/simple_dual_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "flash_ctrl.v(31) " "Verilog HDL warning at flash_ctrl.v(31): extended using \"x\" or \"z\"" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543690144867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "flash_ctrl.v(102) " "Verilog HDL warning at flash_ctrl.v(102): extended using \"x\" or \"z\"" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543690144867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_ctrl " "Found entity 1: flash_ctrl" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_rom " "Found entity 1: wb_rom" {  } { { "../../../cores/wb_mem/rtl/wb_rom.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "../../../cores/wb_mem/rtl/wb_ram.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_x1 " "Found entity 1: pll_x1" {  } { { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_3x5 " "Found entity 1: pll_3x5" {  } { { "../rtl/pll_3x5.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144872 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pframe.v(225) " "Verilog HDL warning at pframe.v(225): extended using \"x\" or \"z\"" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543690144873 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pframe.v(546) " "Verilog HDL warning at pframe.v(546): extended using \"x\" or \"z\"" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 546 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543690144873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pframe " "Found entity 1: pframe" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144874 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../cores/spi/spi_slave.v " "Can't analyze file -- file ../../../cores/spi/spi_slave.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543690144875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port_arbiter " "Found entity 1: wb_port_arbiter" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_generic.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_ecp5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_ecp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ecp5 " "Found entity 1: dpram_ecp5" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_ecp5.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_ecp5.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/bufram.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690144886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690144886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pframe " "Elaborating entity \"pframe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543690145007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_x1 pll_x1:pll_x1 " "Elaborating entity \"pll_x1\" for hierarchy \"pll_x1:pll_x1\"" {  } { { "../rtl/pframe.v" "pll_x1" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_x1:pll_x1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_x1:pll_x1\|altpll:altpll_component\"" {  } { { "../rtl/pll_x1.v" "altpll_component" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_x1:pll_x1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_x1:pll_x1\|altpll:altpll_component\"" {  } { { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_x1:pll_x1\|altpll:altpll_component " "Instantiated megafunction \"pll_x1:pll_x1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 27 " "Parameter \"loop_filter_r_bits\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_x1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_x1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 12 " "Parameter \"m\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 1 " "Parameter \"n\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 2 " "Parameter \"vco_post_scale\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 3 " "Parameter \"c0_high\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 3 " "Parameter \"c0_low\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode even " "Parameter \"c0_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_high 3 " "Parameter \"c1_high\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_initial 1 " "Parameter \"c1_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_low 3 " "Parameter \"c1_low\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_mode even " "Parameter \"c1_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_ph 0 " "Parameter \"c1_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_counter c1 " "Parameter \"clk1_counter\" = \"c1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145083 ""}  } { { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690145083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_x1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_x1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_x1_altpll " "Found entity 1: pll_x1_altpll" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_x1_altpll pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated " "Elaborating entity \"pll_x1_altpll\" for hierarchy \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_3x5 pll_3x5:pll_3x5 " "Elaborating entity \"pll_3x5\" for hierarchy \"pll_3x5:pll_3x5\"" {  } { { "../rtl/pframe.v" "pll_3x5" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_3x5:pll_3x5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_3x5:pll_3x5\|altpll:altpll_component\"" {  } { { "../rtl/pll_3x5.v" "altpll_component" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_3x5:pll_3x5\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_3x5:pll_3x5\|altpll:altpll_component\"" {  } { { "../rtl/pll_3x5.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_3x5:pll_3x5\|altpll:altpll_component " "Instantiated megafunction \"pll_3x5:pll_3x5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 7 " "Parameter \"clk1_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_3x5 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_3x5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145149 ""}  } { { "../rtl/pll_3x5.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690145149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_3x5_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_3x5_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_3x5_altpll " "Found entity 1: pll_3x5_altpll" {  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_3x5_altpll pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated " "Elaborating entity \"pll_3x5_altpll\" for hierarchy \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus5x6.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus5x6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conbus5x6 " "Found entity 1: conbus5x6" {  } { { "conbus5x6.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus5x6.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conbus5x6 conbus5x6:wbswitch " "Elaborating entity \"conbus5x6\" for hierarchy \"conbus5x6:wbswitch\"" {  } { { "../rtl/pframe.v" "wbswitch" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145203 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus_arb5.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus_arb5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conbus_arb5 " "Found entity 1: conbus_arb5" {  } { { "conbus_arb5.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus_arb5.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conbus_arb5 conbus5x6:wbswitch\|conbus_arb5:arb " "Elaborating entity \"conbus_arb5\" for hierarchy \"conbus5x6:wbswitch\|conbus_arb5:arb\"" {  } { { "conbus5x6.v" "arb" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/conbus/rtl/conbus5x6.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/csrbrg/rtl/csrbrg.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/csrbrg/rtl/csrbrg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 csrbrg " "Found entity 1: csrbrg" {  } { { "csrbrg.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/csrbrg/rtl/csrbrg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csrbrg csrbrg:csrbrg " "Elaborating entity \"csrbrg\" for hierarchy \"csrbrg:csrbrg\"" {  } { { "../rtl/pframe.v" "csrbrg" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpd_link fpd_link:FPD_Link " "Elaborating entity \"fpd_link\" for hierarchy \"fpd_link:FPD_Link\"" {  } { { "../rtl/pframe.v" "FPD_Link" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgafb fpd_link:FPD_Link\|vgafb:vgafb " "Elaborating entity \"vgafb\" for hierarchy \"fpd_link:FPD_Link\|vgafb:vgafb\"" {  } { { "../../../cores/lvds/rtl/fpd_link.v" "vgafb" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgafb_ctlif fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_ctlif:ctlif " "Elaborating entity \"vgafb_ctlif\" for hierarchy \"fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_ctlif:ctlif\"" {  } { { "../../../cores/vgafb/rtl/vgafb.v" "ctlif" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgafb_pixelfeed fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed " "Elaborating entity \"vgafb_pixelfeed\" for hierarchy \"fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\"" {  } { { "../../../cores/vgafb/rtl/vgafb.v" "pixelfeed" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgafb_fifo32to16 fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16 " "Elaborating entity \"vgafb_fifo32to16\" for hierarchy \"fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\"" {  } { { "../../../cores/vgafb/rtl/vgafb_pixelfeed.v" "fifo32to16" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asfifo fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo " "Elaborating entity \"asfifo\" for hierarchy \"fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\"" {  } { { "../../../cores/vgafb/rtl/vgafb.v" "fifo" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asfifo_graycounter fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_write " "Elaborating entity \"asfifo_graycounter\" for hierarchy \"fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_write\"" {  } { { "../../../cores/asfifo/rtl/asfifo.v" "counter_write" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 asfifo_graycounter.v(37) " "Verilog HDL assignment warning at asfifo_graycounter.v(37): truncated value with size 32 to match size of target (10)" {  } { { "../../../cores/asfifo/rtl/asfifo_graycounter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145232 "|pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 asfifo_graycounter.v(40) " "Verilog HDL assignment warning at asfifo_graycounter.v(40): truncated value with size 32 to match size of target (10)" {  } { { "../../../cores/asfifo/rtl/asfifo_graycounter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145232 "|pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_lvds fpd_link:FPD_Link\|video_lvds:lvds " "Elaborating entity \"video_lvds\" for hierarchy \"fpd_link:FPD_Link\|video_lvds:lvds\"" {  } { { "../../../cores/lvds/rtl/fpd_link.v" "lvds" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx " "Elaborating entity \"altlvds_tx\" for hierarchy \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\"" {  } { { "../../../cores/lvds/rtl/video_lvds.v" "lvds_tx" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx " "Elaborated megafunction instantiation \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\"" {  } { { "../../../cores/lvds/rtl/video_lvds.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx " "Instantiated megafunction \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 7 " "Parameter \"deserialization_factor\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 5 " "Parameter \"number_of_channels\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 350 " "Parameter \"output_data_rate\" = \"350\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145268 ""}  } { { "../../../cores/lvds/rtl/video_lvds.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690145268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_tx_1iq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lvds_tx_1iq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_1iq1 " "Found entity 1: lvds_tx_1iq1" {  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_1iq1 fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated " "Elaborating entity \"lvds_tx_1iq1\" for hierarchy \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_2qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_2qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_2qb " "Found entity 1: ddio_out_2qb" {  } { { "db/ddio_out_2qb.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/ddio_out_2qb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_2qb fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|ddio_out_2qb:ddio_out " "Elaborating entity \"ddio_out_2qb\" for hierarchy \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|ddio_out_2qb:ddio_out\"" {  } { { "db/lvds_tx_1iq1.tdf" "ddio_out" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_iq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_iq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_iq9 " "Found entity 1: cmpr_iq9" {  } { { "db/cmpr_iq9.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/cmpr_iq9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_iq9 fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|cmpr_iq9:cmpr10 " "Elaborating entity \"cmpr_iq9\" for hierarchy \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|cmpr_iq9:cmpr10\"" {  } { { "db/lvds_tx_1iq1.tdf" "cmpr10" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/cntr_djb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|cntr_djb:cntr2 " "Elaborating entity \"cntr_djb\" for hierarchy \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|cntr_djb:cntr2\"" {  } { { "db/lvds_tx_1iq1.tdf" "cntr2" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|cntr_djb:cntr2\|cmpr_pgc:cmpr22 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|cntr_djb:cntr2\|cmpr_pgc:cmpr22\"" {  } { { "db/cntr_djb.tdf" "cmpr22" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/cntr_djb.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_reg_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_reg_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_4hb " "Found entity 1: shift_reg_4hb" {  } { { "db/shift_reg_4hb.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/shift_reg_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_4hb fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|shift_reg_4hb:shift_reg12 " "Elaborating entity \"shift_reg_4hb\" for hierarchy \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|shift_reg_4hb:shift_reg12\"" {  } { { "db/lvds_tx_1iq1.tdf" "shift_reg12" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145508 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_top " "Found entity 1: lm32_top" {  } { { "lm32_top.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_top lm32_top:cpu " "Elaborating entity \"lm32_top\" for hierarchy \"lm32_top:cpu\"" {  } { { "../rtl/pframe.v" "cpu" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145524 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute lm32_cpu.v(652) " "Unrecognized synthesis attribute \"attribute\" at lm32_cpu.v(652)" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 652 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145530 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "instruction_d lm32_cpu.v(652) " "Unrecognized synthesis attribute \"instruction_d\" at lm32_cpu.v(652)" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 652 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145530 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_signal lm32_cpu.v(652) " "Unrecognized synthesis attribute \"preserve_signal\" at lm32_cpu.v(652)" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 652 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145530 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "true lm32_cpu.v(652) " "Unrecognized synthesis attribute \"true\" at lm32_cpu.v(652)" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 652 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145530 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute lm32_cpu.v(653) " "Unrecognized synthesis attribute \"attribute\" at lm32_cpu.v(653)" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 653 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145530 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "instruction_d lm32_cpu.v(653) " "Unrecognized synthesis attribute \"instruction_d\" at lm32_cpu.v(653)" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 653 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145531 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_driver lm32_cpu.v(653) " "Unrecognized synthesis attribute \"preserve_driver\" at lm32_cpu.v(653)" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 653 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145531 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "true lm32_cpu.v(653) " "Unrecognized synthesis attribute \"true\" at lm32_cpu.v(653)" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 653 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lm32_cpu.v(2310) " "Verilog HDL Expression warning at lm32_cpu.v(2310): truncated literal to match 3 bits" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 2310 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543690145533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_cpu " "Found entity 1: lm32_cpu" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145534 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_q_m lm32_cpu.v(1060) " "Verilog HDL Implicit Net warning at lm32_cpu.v(1060): created implicit net for \"load_q_m\"" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1060 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145534 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "store_q_m lm32_cpu.v(1061) " "Verilog HDL Implicit Net warning at lm32_cpu.v(1061): created implicit net for \"store_q_m\"" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1061 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145535 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eret_k_q_x lm32_cpu.v(1219) " "Verilog HDL Implicit Net warning at lm32_cpu.v(1219): created implicit net for \"eret_k_q_x\"" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145535 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "csr_write_enable_k_q_x lm32_cpu.v(1225) " "Verilog HDL Implicit Net warning at lm32_cpu.v(1225): created implicit net for \"csr_write_enable_k_q_x\"" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145535 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_d lm32_cpu.v(2079) " "Verilog HDL Implicit Net warning at lm32_cpu.v(2079): created implicit net for \"q_d\"" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 2079 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145535 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_m lm32_cpu.v(2128) " "Verilog HDL Implicit Net warning at lm32_cpu.v(2128): created implicit net for \"q_m\"" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 2128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_cpu lm32_top:cpu\|lm32_cpu:cpu " "Elaborating entity \"lm32_cpu\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\"" {  } { { "lm32_top.v" "cpu" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145540 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_result_sel_logic_x lm32_cpu.v(432) " "Verilog HDL or VHDL warning at lm32_cpu.v(432): object \"x_result_sel_logic_x\" assigned a value but never read" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543690145550 "|pframe|lm32_top:cpu|lm32_cpu:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eret_m lm32_cpu.v(495) " "Verilog HDL or VHDL warning at lm32_cpu.v(495): object \"eret_m\" assigned a value but never read" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543690145550 "|pframe|lm32_top:cpu|lm32_cpu:cpu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lm32_cpu.v(2310) " "Verilog HDL Case Statement warning at lm32_cpu.v(2310): case item expression covers a value already covered by a previous case item" {  } { { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 2310 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543690145550 "|pframe|lm32_top:cpu|lm32_cpu:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_instruction_unit " "Found entity 1: lm32_instruction_unit" {  } { { "lm32_instruction_unit.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_instruction_unit lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit " "Elaborating entity \"lm32_instruction_unit\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\"" {  } { { "lm32_cpu.v" "instruction_unit" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lm32_instruction_unit.v(663) " "Verilog HDL assignment warning at lm32_instruction_unit.v(663): truncated value with size 32 to match size of target (30)" {  } { { "lm32_instruction_unit.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145562 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_icache " "Found entity 1: lm32_icache" {  } { { "lm32_icache.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_icache lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache " "Elaborating entity \"lm32_icache\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\"" {  } { { "lm32_instruction_unit.v" "icache" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_instruction_unit.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145569 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lm32_icache.v(414) " "Verilog HDL Case Statement information at lm32_icache.v(414): all case item expressions in this case statement are onehot" {  } { { "lm32_icache.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v" 414 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543690145571 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lm32_icache.v(492) " "Verilog HDL Case Statement information at lm32_icache.v(492): all case item expressions in this case statement are onehot" {  } { { "lm32_icache.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v" 492 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543690145571 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_ram.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_ram " "Found entity 1: lm32_ram" {  } { { "lm32_ram.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_ram.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_ram lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_data_ram " "Elaborating entity \"lm32_ram\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_data_ram\"" {  } { { "lm32_icache.v" "memories\[0\].way_0_data_ram" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_ram lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram " "Elaborating entity \"lm32_ram\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\"" {  } { { "lm32_icache.v" "memories\[0\].way_0_tag_ram" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_icache.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_decoder " "Found entity 1: lm32_decoder" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_add lm32_decoder.v(341) " "Verilog HDL Implicit Net warning at lm32_decoder.v(341): created implicit net for \"op_add\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 341 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_and lm32_decoder.v(342) " "Verilog HDL Implicit Net warning at lm32_decoder.v(342): created implicit net for \"op_and\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 342 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_andhi lm32_decoder.v(343) " "Verilog HDL Implicit Net warning at lm32_decoder.v(343): created implicit net for \"op_andhi\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_b lm32_decoder.v(344) " "Verilog HDL Implicit Net warning at lm32_decoder.v(344): created implicit net for \"op_b\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_bi lm32_decoder.v(345) " "Verilog HDL Implicit Net warning at lm32_decoder.v(345): created implicit net for \"op_bi\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_be lm32_decoder.v(346) " "Verilog HDL Implicit Net warning at lm32_decoder.v(346): created implicit net for \"op_be\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_bg lm32_decoder.v(347) " "Verilog HDL Implicit Net warning at lm32_decoder.v(347): created implicit net for \"op_bg\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_bge lm32_decoder.v(348) " "Verilog HDL Implicit Net warning at lm32_decoder.v(348): created implicit net for \"op_bge\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_bgeu lm32_decoder.v(349) " "Verilog HDL Implicit Net warning at lm32_decoder.v(349): created implicit net for \"op_bgeu\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_bgu lm32_decoder.v(350) " "Verilog HDL Implicit Net warning at lm32_decoder.v(350): created implicit net for \"op_bgu\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 350 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_bne lm32_decoder.v(351) " "Verilog HDL Implicit Net warning at lm32_decoder.v(351): created implicit net for \"op_bne\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 351 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_call lm32_decoder.v(352) " "Verilog HDL Implicit Net warning at lm32_decoder.v(352): created implicit net for \"op_call\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 352 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_calli lm32_decoder.v(353) " "Verilog HDL Implicit Net warning at lm32_decoder.v(353): created implicit net for \"op_calli\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 353 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_cmpe lm32_decoder.v(354) " "Verilog HDL Implicit Net warning at lm32_decoder.v(354): created implicit net for \"op_cmpe\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 354 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_cmpg lm32_decoder.v(355) " "Verilog HDL Implicit Net warning at lm32_decoder.v(355): created implicit net for \"op_cmpg\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_cmpge lm32_decoder.v(356) " "Verilog HDL Implicit Net warning at lm32_decoder.v(356): created implicit net for \"op_cmpge\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_cmpgeu lm32_decoder.v(357) " "Verilog HDL Implicit Net warning at lm32_decoder.v(357): created implicit net for \"op_cmpgeu\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_cmpgu lm32_decoder.v(358) " "Verilog HDL Implicit Net warning at lm32_decoder.v(358): created implicit net for \"op_cmpgu\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_cmpne lm32_decoder.v(359) " "Verilog HDL Implicit Net warning at lm32_decoder.v(359): created implicit net for \"op_cmpne\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 359 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_divu lm32_decoder.v(361) " "Verilog HDL Implicit Net warning at lm32_decoder.v(361): created implicit net for \"op_divu\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 361 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_lb lm32_decoder.v(363) " "Verilog HDL Implicit Net warning at lm32_decoder.v(363): created implicit net for \"op_lb\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 363 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_lbu lm32_decoder.v(364) " "Verilog HDL Implicit Net warning at lm32_decoder.v(364): created implicit net for \"op_lbu\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 364 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_lh lm32_decoder.v(365) " "Verilog HDL Implicit Net warning at lm32_decoder.v(365): created implicit net for \"op_lh\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 365 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_lhu lm32_decoder.v(366) " "Verilog HDL Implicit Net warning at lm32_decoder.v(366): created implicit net for \"op_lhu\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_lw lm32_decoder.v(367) " "Verilog HDL Implicit Net warning at lm32_decoder.v(367): created implicit net for \"op_lw\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 367 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_modu lm32_decoder.v(369) " "Verilog HDL Implicit Net warning at lm32_decoder.v(369): created implicit net for \"op_modu\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 369 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_mul lm32_decoder.v(372) " "Verilog HDL Implicit Net warning at lm32_decoder.v(372): created implicit net for \"op_mul\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 372 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_nor lm32_decoder.v(374) " "Verilog HDL Implicit Net warning at lm32_decoder.v(374): created implicit net for \"op_nor\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 374 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_or lm32_decoder.v(375) " "Verilog HDL Implicit Net warning at lm32_decoder.v(375): created implicit net for \"op_or\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 375 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_orhi lm32_decoder.v(376) " "Verilog HDL Implicit Net warning at lm32_decoder.v(376): created implicit net for \"op_orhi\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 376 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_raise lm32_decoder.v(377) " "Verilog HDL Implicit Net warning at lm32_decoder.v(377): created implicit net for \"op_raise\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_rcsr lm32_decoder.v(378) " "Verilog HDL Implicit Net warning at lm32_decoder.v(378): created implicit net for \"op_rcsr\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sb lm32_decoder.v(379) " "Verilog HDL Implicit Net warning at lm32_decoder.v(379): created implicit net for \"op_sb\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 379 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sextb lm32_decoder.v(381) " "Verilog HDL Implicit Net warning at lm32_decoder.v(381): created implicit net for \"op_sextb\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 381 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sexth lm32_decoder.v(382) " "Verilog HDL Implicit Net warning at lm32_decoder.v(382): created implicit net for \"op_sexth\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 382 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sh lm32_decoder.v(384) " "Verilog HDL Implicit Net warning at lm32_decoder.v(384): created implicit net for \"op_sh\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sl lm32_decoder.v(386) " "Verilog HDL Implicit Net warning at lm32_decoder.v(386): created implicit net for \"op_sl\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sr lm32_decoder.v(388) " "Verilog HDL Implicit Net warning at lm32_decoder.v(388): created implicit net for \"op_sr\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 388 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sru lm32_decoder.v(389) " "Verilog HDL Implicit Net warning at lm32_decoder.v(389): created implicit net for \"op_sru\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sub lm32_decoder.v(390) " "Verilog HDL Implicit Net warning at lm32_decoder.v(390): created implicit net for \"op_sub\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 390 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_sw lm32_decoder.v(391) " "Verilog HDL Implicit Net warning at lm32_decoder.v(391): created implicit net for \"op_sw\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_user lm32_decoder.v(392) " "Verilog HDL Implicit Net warning at lm32_decoder.v(392): created implicit net for \"op_user\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_wcsr lm32_decoder.v(393) " "Verilog HDL Implicit Net warning at lm32_decoder.v(393): created implicit net for \"op_wcsr\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_xnor lm32_decoder.v(394) " "Verilog HDL Implicit Net warning at lm32_decoder.v(394): created implicit net for \"op_xnor\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_xor lm32_decoder.v(395) " "Verilog HDL Implicit Net warning at lm32_decoder.v(395): created implicit net for \"op_xor\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 395 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arith lm32_decoder.v(398) " "Verilog HDL Implicit Net warning at lm32_decoder.v(398): created implicit net for \"arith\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 398 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "logical lm32_decoder.v(399) " "Verilog HDL Implicit Net warning at lm32_decoder.v(399): created implicit net for \"logical\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 399 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmp lm32_decoder.v(400) " "Verilog HDL Implicit Net warning at lm32_decoder.v(400): created implicit net for \"cmp\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bra lm32_decoder.v(403) " "Verilog HDL Implicit Net warning at lm32_decoder.v(403): created implicit net for \"bra\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "call lm32_decoder.v(404) " "Verilog HDL Implicit Net warning at lm32_decoder.v(404): created implicit net for \"call\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 404 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shift lm32_decoder.v(406) " "Verilog HDL Implicit Net warning at lm32_decoder.v(406): created implicit net for \"shift\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sext lm32_decoder.v(416) " "Verilog HDL Implicit Net warning at lm32_decoder.v(416): created implicit net for \"sext\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 416 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiply lm32_decoder.v(419) " "Verilog HDL Implicit Net warning at lm32_decoder.v(419): created implicit net for \"multiply\"" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_decoder lm32_top:cpu\|lm32_cpu:cpu\|lm32_decoder:decoder " "Elaborating entity \"lm32_decoder\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_decoder:decoder\"" {  } { { "lm32_cpu.v" "decoder" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_user lm32_decoder.v(392) " "Verilog HDL or VHDL warning at lm32_decoder.v(392): object \"op_user\" assigned a value but never read" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543690145595 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_decoder:decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiply lm32_decoder.v(419) " "Verilog HDL or VHDL warning at lm32_decoder.v(419): object \"multiply\" assigned a value but never read" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543690145595 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lm32_decoder.v(597) " "Verilog HDL assignment warning at lm32_decoder.v(597): truncated value with size 32 to match size of target (30)" {  } { { "lm32_decoder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_decoder.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145595 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_decoder:decoder"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_load_store_unit.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_load_store_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_load_store_unit " "Found entity 1: lm32_load_store_unit" {  } { { "lm32_load_store_unit.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_load_store_unit.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_load_store_unit lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit " "Elaborating entity \"lm32_load_store_unit\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\"" {  } { { "lm32_cpu.v" "load_store_unit" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_dcache " "Found entity 1: lm32_dcache" {  } { { "lm32_dcache.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_dcache lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache " "Elaborating entity \"lm32_dcache\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\"" {  } { { "lm32_load_store_unit.v" "dcache" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_load_store_unit.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145616 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lm32_dcache.v(462) " "Verilog HDL Case Statement information at lm32_dcache.v(462): all case item expressions in this case statement are onehot" {  } { { "lm32_dcache.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v" 462 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543690145618 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lm32_dcache.v(515) " "Verilog HDL Case Statement information at lm32_dcache.v(515): all case item expressions in this case statement are onehot" {  } { { "lm32_dcache.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v" 515 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543690145618 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_ram lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram " "Elaborating entity \"lm32_ram\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\"" {  } { { "lm32_dcache.v" "memories\[0\].data_memories.way_0_data_ram" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_ram lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram " "Elaborating entity \"lm32_ram\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\"" {  } { { "lm32_dcache.v" "memories\[0\].way_0_tag_ram" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_dcache.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_adder.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_adder " "Found entity 1: lm32_adder" {  } { { "lm32_adder.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_adder.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145627 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_adder lm32_top:cpu\|lm32_cpu:cpu\|lm32_adder:adder " "Elaborating entity \"lm32_adder\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_adder:adder\"" {  } { { "lm32_cpu.v" "adder" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145628 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_addsub.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_addsub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_addsub " "Found entity 1: lm32_addsub" {  } { { "lm32_addsub.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_addsub.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_addsub lm32_top:cpu\|lm32_cpu:cpu\|lm32_adder:adder\|lm32_addsub:addsub " "Elaborating entity \"lm32_addsub\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_adder:adder\|lm32_addsub:addsub\"" {  } { { "lm32_adder.v" "addsub" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_adder.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145634 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_logic_op.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_logic_op.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_logic_op " "Found entity 1: lm32_logic_op" {  } { { "lm32_logic_op.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_logic_op.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145642 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_logic_op lm32_top:cpu\|lm32_cpu:cpu\|lm32_logic_op:logic_op " "Elaborating entity \"lm32_logic_op\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_logic_op:logic_op\"" {  } { { "lm32_cpu.v" "logic_op" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145644 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_shifter.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_shifter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_shifter " "Found entity 1: lm32_shifter" {  } { { "lm32_shifter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_shifter.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_shifter lm32_top:cpu\|lm32_cpu:cpu\|lm32_shifter:shifter " "Elaborating entity \"lm32_shifter\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_shifter:shifter\"" {  } { { "lm32_cpu.v" "shifter" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 lm32_shifter.v(149) " "Verilog HDL assignment warning at lm32_shifter.v(149): truncated value with size 64 to match size of target (32)" {  } { { "lm32_shifter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_shifter.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145652 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_multiplier " "Found entity 1: lm32_multiplier" {  } { { "lm32_multiplier.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_multiplier lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier " "Elaborating entity \"lm32_multiplier\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\"" {  } { { "lm32_cpu.v" "multiplier" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145658 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_mc_arithmetic.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_mc_arithmetic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_mc_arithmetic " "Found entity 1: lm32_mc_arithmetic" {  } { { "lm32_mc_arithmetic.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_mc_arithmetic.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_mc_arithmetic lm32_top:cpu\|lm32_cpu:cpu\|lm32_mc_arithmetic:mc_arithmetic " "Elaborating entity \"lm32_mc_arithmetic\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_mc_arithmetic:mc_arithmetic\"" {  } { { "lm32_cpu.v" "mc_arithmetic" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145667 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute lm32_interrupt.v(131) " "Unrecognized synthesis attribute \"attribute\" at lm32_interrupt.v(131)" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145673 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "asserted lm32_interrupt.v(131) " "Unrecognized synthesis attribute \"asserted\" at lm32_interrupt.v(131)" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145673 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_signal lm32_interrupt.v(131) " "Unrecognized synthesis attribute \"preserve_signal\" at lm32_interrupt.v(131)" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145673 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "true lm32_interrupt.v(131) " "Unrecognized synthesis attribute \"true\" at lm32_interrupt.v(131)" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lm32_interrupt " "Found entity 1: lm32_interrupt" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ie_csr_read_data lm32_interrupt.v(166) " "Verilog HDL Implicit Net warning at lm32_interrupt.v(166): created implicit net for \"ie_csr_read_data\"" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ip_csr_read_data lm32_interrupt.v(175) " "Verilog HDL Implicit Net warning at lm32_interrupt.v(175): created implicit net for \"ip_csr_read_data\"" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "im_csr_read_data lm32_interrupt.v(176) " "Verilog HDL Implicit Net warning at lm32_interrupt.v(176): created implicit net for \"im_csr_read_data\"" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_interrupt lm32_top:cpu\|lm32_cpu:cpu\|lm32_interrupt:interrupt_unit " "Elaborating entity \"lm32_interrupt\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_interrupt:interrupt_unit\"" {  } { { "lm32_cpu.v" "interrupt_unit" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ie_csr_read_data lm32_interrupt.v(166) " "Verilog HDL or VHDL warning at lm32_interrupt.v(166): object \"ie_csr_read_data\" assigned a value but never read" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543690145678 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ip_csr_read_data lm32_interrupt.v(175) " "Verilog HDL or VHDL warning at lm32_interrupt.v(175): object \"ip_csr_read_data\" assigned a value but never read" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543690145678 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "im_csr_read_data lm32_interrupt.v(176) " "Verilog HDL or VHDL warning at lm32_interrupt.v(176): object \"im_csr_read_data\" assigned a value but never read" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543690145678 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lm32_interrupt.v(166) " "Verilog HDL assignment warning at lm32_interrupt.v(166): truncated value with size 32 to match size of target (1)" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145678 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lm32_interrupt.v(175) " "Verilog HDL assignment warning at lm32_interrupt.v(175): truncated value with size 32 to match size of target (1)" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145678 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lm32_interrupt.v(176) " "Verilog HDL assignment warning at lm32_interrupt.v(176): truncated value with size 32 to match size of target (1)" {  } { { "lm32_interrupt.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_interrupt.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145678 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm32_ram lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0 " "Elaborating entity \"lm32_ram\" for hierarchy \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\"" {  } { { "lm32_cpu.v" "reg_0" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_rom wb_rom:rom " "Elaborating entity \"wb_rom\" for hierarchy \"wb_rom:rom\"" {  } { { "../rtl/pframe.v" "rom" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145683 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2831 0 3071 wb_rom.v(22) " "Verilog HDL warning at wb_rom.v(22): number of words (2831) in memory file does not match the number of elements in the address range \[0:3071\]" {  } { { "../../../cores/wb_mem/rtl/wb_rom.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1543690145684 "|pframe|wb_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 wb_rom.v(18) " "Net \"rom.data_a\" at wb_rom.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../../cores/wb_mem/rtl/wb_rom.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543690145684 "|pframe|wb_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 wb_rom.v(18) " "Net \"rom.waddr_a\" at wb_rom.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../../cores/wb_mem/rtl/wb_rom.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543690145684 "|pframe|wb_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 wb_rom.v(18) " "Net \"rom.we_a\" at wb_rom.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../../../cores/wb_mem/rtl/wb_rom.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_mem/rtl/wb_rom.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543690145684 "|pframe|wb_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash spi_flash:spi_flash " "Elaborating entity \"spi_flash\" for hierarchy \"spi_flash:spi_flash\"" {  } { { "../rtl/pframe.v" "spi_flash" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_ctrl spi_flash:spi_flash\|flash_ctrl:flash_ctrl " "Elaborating entity \"flash_ctrl\" for hierarchy \"spi_flash:spi_flash\|flash_ctrl:flash_ctrl\"" {  } { { "../../../cores/spi_flash/rtl/spi_flash.v" "flash_ctrl" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 flash_ctrl.v(47) " "Verilog HDL assignment warning at flash_ctrl.v(47): truncated value with size 32 to match size of target (4)" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145688 "|pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_ram spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem " "Elaborating entity \"simple_dual_ram\" for hierarchy \"spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\"" {  } { { "../../../cores/spi_flash/rtl/spi_flash.v" "page_pgm_mem" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/spi_flash.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145689 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break uart.v(38) " "Verilog HDL Declaration warning at uart.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "uart.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1543690145694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done uart.v(57) " "Verilog HDL Implicit Net warning at uart.v(57): created implicit net for \"rx_done\"" {  } { { "uart.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145695 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done uart.v(61) " "Verilog HDL Implicit Net warning at uart.v(61): created implicit net for \"tx_done\"" {  } { { "uart.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145695 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "break_transceiver uart.v(63) " "Verilog HDL Implicit Net warning at uart.v(63): created implicit net for \"break_transceiver\"" {  } { { "uart.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145695 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart uart.v(77) " "Verilog HDL Parameter Declaration warning at uart.v(77): Parameter Declaration in module \"uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1543690145695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart " "Elaborating entity \"uart\" for hierarchy \"uart:uart\"" {  } { { "../rtl/pframe.v" "uart" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart.v(89) " "Verilog HDL assignment warning at uart.v(89): truncated value with size 32 to match size of target (16)" {  } { { "uart.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145697 "|pframe|uart:uart"}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break uart_transceiver.v(36) " "Verilog HDL Declaration warning at uart_transceiver.v(36): \"break\" is SystemVerilog-2005 keyword" {  } { { "uart_transceiver.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart_transceiver.v" 36 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1543690145700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart_transceiver.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart_transceiver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transceiver " "Found entity 1: uart_transceiver" {  } { { "uart_transceiver.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart_transceiver.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transceiver uart:uart\|uart_transceiver:transceiver " "Elaborating entity \"uart_transceiver\" for hierarchy \"uart:uart\|uart_transceiver:transceiver\"" {  } { { "uart.v" "transceiver" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/uart/rtl/uart.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145702 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/sysctl/rtl/sysctl.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/sysctl/rtl/sysctl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysctl " "Found entity 1: sysctl" {  } { { "sysctl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/sysctl/rtl/sysctl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysctl sysctl:sysctl " "Elaborating entity \"sysctl\" for hierarchy \"sysctl:sysctl\"" {  } { { "../rtl/pframe.v" "sysctl" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sysctl.v(77) " "Verilog HDL assignment warning at sysctl.v(77): truncated value with size 32 to match size of target (8)" {  } { { "sysctl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/sysctl/rtl/sysctl.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145713 "|pframe|sysctl:sysctl"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alexx/Nextcloud/projects/github/photoframe/cores/memcard/rtl/memcard.v 1 1 " "Using design file /home/alexx/Nextcloud/projects/github/photoframe/cores/memcard/rtl/memcard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memcard " "Found entity 1: memcard" {  } { { "memcard.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/memcard/rtl/memcard.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543690145718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcard memcard:memcard " "Elaborating entity \"memcard\" for hierarchy \"memcard:memcard\"" {  } { { "../rtl/pframe.v" "memcard" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\"" {  } { { "../rtl/pframe.v" "wb_sdram_ctrl" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\"" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "sdram_ctrl" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(192) " "Verilog HDL assignment warning at sdram_ctrl.v(192): truncated value with size 32 to match size of target (4)" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145734 "|pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(203) " "Verilog HDL assignment warning at sdram_ctrl.v(203): truncated value with size 32 to match size of target (3)" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145735 "|pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port_arbiter wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter " "Elaborating entity \"wb_port_arbiter\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\"" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "wb_port_arbiter" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 wb_port_arbiter.v(197) " "Verilog HDL assignment warning at wb_port_arbiter.v(197): truncated value with size 32 to match size of target (2)" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145739 "|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "wbports\[0\].wb_port" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(382) " "Verilog HDL assignment warning at wb_port.v(382): truncated value with size 32 to match size of target (3)" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145744 "|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" "bufram" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/bufram.v" "dpram_altera.dpram_altera" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "altsyncram_component" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690145773 ""}  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690145773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ses1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ses1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ses1 " "Found entity 1: altsyncram_ses1" {  } { { "db/altsyncram_ses1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_ses1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690145832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690145832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ses1 wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated " "Elaborating entity \"altsyncram_ses1\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" "wrfifo" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690145837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543690145839 "|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_ctlif:ctlif\|vga_sda~synth " "Converted tri-state buffer \"fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_ctlif:ctlif\|vga_sda~synth\" feeding internal logic into a wire" {  } { { "../../../cores/vgafb/rtl/vgafb_ctlif.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543690147382 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1543690147382 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|ram_rtl_0 " "Inferred dual-clock RAM node \"spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149557 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\|mem_rtl_0 " "Inferred RAM node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149558 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_tag_ram\|mem_rtl_0 " "Inferred RAM node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_tag_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149559 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\|mem_rtl_0 " "Inferred RAM node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149560 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_data_ram\|mem_rtl_0 " "Inferred RAM node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_data_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149561 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_data_ram\|mem_rtl_0 " "Inferred RAM node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_data_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149562 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\|mem_rtl_0 " "Inferred RAM node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149563 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_1\|mem_rtl_0 " "Inferred RAM node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149564 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\|mem_rtl_0 " "Inferred RAM node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149565 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|mem_rtl_0 " "Inferred dual-clock RAM node \"fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149566 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\|storage_rtl_0 " "Inferred RAM node \"fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\|storage_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543690149566 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "row_active" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 119 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1543690149567 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" "mem" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1543690149567 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543690149567 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 19 " "Parameter WIDTH_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_tag_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_tag_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 19 " "Parameter WIDTH_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_data_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_data_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_data_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_data_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wb_rom:rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wb_rom:rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pframe.ram0_wb_rom_f324341d.hdl.mif " "Parameter INIT_FILE set to db/pframe.ram0_wb_rom_f324341d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\|storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\|storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543690152675 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543690152675 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|Mult0\"" {  } { { "lm32_multiplier.v" "Mult0" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v" 115 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543690152680 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543690152680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690152708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152708 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690152708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00d1 " "Found entity 1: altsyncram_00d1" {  } { { "db/altsyncram_00d1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_00d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690152763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690152763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690152771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[0\].way_0_tag_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 19 " "Parameter \"WIDTH_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152771 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690152771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvd1 " "Found entity 1: altsyncram_tvd1" {  } { { "db/altsyncram_tvd1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_tvd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690152822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690152822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690152838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].way_0_tag_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152838 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690152838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvd1 " "Found entity 1: altsyncram_rvd1" {  } { { "db/altsyncram_rvd1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_rvd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690152886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690152886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_data_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_data_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690152894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_data_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_instruction_unit:instruction_unit\|lm32_icache:icache\|lm32_ram:memories\[1\].way_0_data_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152894 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690152894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95e1 " "Found entity 1: altsyncram_95e1" {  } { { "db/altsyncram_95e1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_95e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690152948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690152948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690152964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_ram:reg_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690152964 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690152964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcc1 " "Found entity 1: altsyncram_mcc1" {  } { { "db/altsyncram_mcc1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_mcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690153016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690153016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690153033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_load_store_unit:load_store_unit\|lm32_dcache:dcache\|lm32_ram:memories\[0\].data_memories.way_0_data_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153033 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690153033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4e1 " "Found entity 1: altsyncram_p4e1" {  } { { "db/altsyncram_p4e1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_p4e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690153084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690153084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_rom:rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"wb_rom:rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690153092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_rom:rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"wb_rom:rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pframe.ram0_wb_rom_f324341d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pframe.ram0_wb_rom_f324341d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153092 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690153092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oj71 " "Found entity 1: altsyncram_oj71" {  } { { "db/altsyncram_oj71.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_oj71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690153145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690153145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690153154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153154 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690153154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_o8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690153202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690153202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\|altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\|altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690153210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\|altsyncram:storage_rtl_0 " "Instantiated megafunction \"fpd_link:FPD_Link\|vgafb:vgafb\|vgafb_pixelfeed:pixelfeed\|vgafb_fifo32to16:fifo32to16\|altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153210 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690153210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_occ1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_occ1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_occ1 " "Found entity 1: altsyncram_occ1" {  } { { "db/altsyncram_occ1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_occ1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690153264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690153264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|lpm_mult:Mult0\"" {  } { { "lm32_multiplier.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690153283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|lpm_mult:Mult0 " "Instantiated megafunction \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690153283 ""}  } { { "lm32_multiplier.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543690153283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543690153332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690153332 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "lm32_multiplier.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v" 115 -1 0 } } { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1169 0 0 } } { "lm32_top.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v" 336 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 416 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543690153531 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"lm32_top:cpu\|lm32_cpu:cpu\|lm32_multiplier:multiplier\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "lm32_multiplier.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_multiplier.v" 115 -1 0 } } { "lm32_cpu.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_cpu.v" 1169 0 0 } } { "lm32_top.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/lm32/rtl/lm32_top.v" 336 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 416 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543690153531 "|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543690153531 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543690153531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543690154020 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1543690154125 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1543690154125 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 172 -1 0 } } { "../../../cores/vgafb/rtl/vgafb_ctlif.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v" 29 -1 0 } } { "../../../cores/vgafb/rtl/vgafb_ctlif.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_ctlif.v" 104 -1 0 } } { "../../../cores/asfifo/rtl/asfifo.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v" 37 -1 0 } } { "../../../cores/vgafb/rtl/vgafb.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v" 104 -1 0 } } { "../../../cores/vgafb/rtl/vgafb.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb.v" 105 -1 0 } } { "../../../cores/asfifo/rtl/asfifo_graycounter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo_graycounter.v" 39 -1 0 } } { "../../../cores/asfifo/rtl/asfifo.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/asfifo/rtl/asfifo.v" 31 -1 0 } } { "../../../cores/vgafb/rtl/vgafb_pixelfeed.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/vgafb/rtl/vgafb_pixelfeed.v" 95 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1543690154204 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1543690154204 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke_pad VCC " "Pin \"sdram_cke_pad\" is stuck at VCC" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543690158591 "|pframe|sdram_cke_pad"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n_pad GND " "Pin \"sdram_cs_n_pad\" is stuck at GND" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543690158591 "|pframe|sdram_cs_n_pad"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543690158591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543690159094 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "73 " "73 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543690168767 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ses1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_ses1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/bufram.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v" 75 0 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" 195 0 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 599 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690168807 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ses1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ses1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/altsyncram_ses1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/dpram_altera.v" 66 0 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/bufram.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/bufram.v" 75 0 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port.v" 195 0 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "../../../cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 599 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690168808 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../rtl/pll_3x5.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 195 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1543690169162 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690169263 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/pframe.sdc " "Reading SDC File: '../rtl/pframe.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1543690170231 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_3x5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_3x5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543690170309 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_x1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_x1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543690170309 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_x1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_x1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543690170309 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543690170309 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 14 -multiply_by 7 -phase -12.86 -duty_cycle 50.00 -name \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 14 -multiply_by 7 -phase -12.86 -duty_cycle 50.00 -name \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543690170309 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690170309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1543690170309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\] " "Node: spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_dat\[8\] spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\] " "Register spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_dat\[8\] is being clocked by spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543690170333 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1543690170333 "|pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_read\|gray_count\[8\] " "Node: fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_read\|gray_count\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|status fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_read\|gray_count\[8\] " "Register fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|status is being clocked by fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_read\|gray_count\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543690170333 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1543690170333 "|pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read|gray_count[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\] " "Node: spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|altsyncram:ram_rtl_0\|altsyncram_00d1:auto_generated\|ram_block1a25~portb_address_reg0 spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\] " "Register spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|altsyncram:ram_rtl_0\|altsyncram_00d1:auto_generated\|ram_block1a25~portb_address_reg0 is being clocked by spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543690170333 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1543690170333 "|pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690170416 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1543690170419 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543690170419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543690170419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk50_pad " "  20.000    clk50_pad" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543690170419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.714 FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\] " "   5.714 FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543690170419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\] " "  40.000 FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543690170419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543690170419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543690170419 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543690170419 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690170419 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690170818 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 2391 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 2391 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1543690175941 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690175949 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 913 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 913 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1543690180055 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:11 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:11" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690180074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/output_files/pframe.map.smsg " "Generated suppressed messages file /home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/output_files/pframe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690180364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 5 3 0 0 " "Adding 18 node(s), including 5 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543690181197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543690181197 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_3x5.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 195 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1543690181556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9662 " "Implemented 9662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543690182158 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543690182158 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543690182158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9194 " "Implemented 9194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543690182158 ""} { "Info" "ICUT_CUT_TM_RAMS" "394 " "Implemented 394 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543690182158 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543690182158 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543690182158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543690182158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1203 " "Peak virtual memory: 1203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543690182219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  2 00:49:42 2018 " "Processing ended: Sun Dec  2 00:49:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543690182219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543690182219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543690182219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543690182219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543690183666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543690183668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  2 00:49:42 2018 " "Processing started: Sun Dec  2 00:49:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543690183668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543690183668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pframe -c pframe " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pframe -c pframe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543690183668 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543690183726 ""}
{ "Info" "0" "" "Project  = pframe" {  } {  } 0 0 "Project  = pframe" 0 0 "Fitter" 0 0 1543690183727 ""}
{ "Info" "0" "" "Revision = pframe" {  } {  } 0 0 "Revision = pframe" 0 0 "Fitter" 0 0 1543690183727 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1543690183924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543690183945 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pframe EP4CE15E22C8 " "Selected device EP4CE15E22C8 for design \"pframe\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543690184025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543690184097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543690184097 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_cmd_pad " "Input \"mc_cmd_pad\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 41 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543690184151 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 uart_rx_pad " "Input \"uart_rx_pad\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 36 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543690184151 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_dat_pad\[0\] " "Input \"mc_dat_pad\[0\]\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 40 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543690184151 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_dat_pad\[1\] " "Input \"mc_dat_pad\[1\]\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 40 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543690184151 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_dat_pad\[2\] " "Input \"mc_dat_pad\[2\]\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 40 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543690184151 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_dat_pad\[3\] " "Input \"mc_dat_pad\[3\]\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 40 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543690184151 ""}  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/alexx/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1543690184151 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_PLL_PRESERVE_COUNTER_ORDER_OPTION_USED" "advanced parameters are being used " "Clock router will preserve the counter order because advanced parameters are being used" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15550 "Clock router will preserve the counter order because %1!s!" 0 0 "Design Software" 0 -1 1543690184157 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543690184157 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543690184157 ""}  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543690184157 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|fast_clock 7 2 -90 -1429 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-1429 ps) for fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|fast_clock port" {  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 81 2 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543690184158 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|slow_clock 1 2 -13 -1429 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-1429 ps) for fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|slow_clock port" {  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 85 2 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543690184158 ""}  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 81 2 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543690184158 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543690184159 ""}  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543690184159 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1543690184441 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543690184448 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543690184681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543690184681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543690184681 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543690184681 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543690184699 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543690184699 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543690184699 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543690184699 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543690184703 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543690185447 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "5 " "Following 5 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx0_pad rx0_pad(n) " "Pin \"rx0_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx0_pad(n)\"" {  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx0_pad } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx0_pad" } { 0 "rx0_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx0_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690185963 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx1_pad rx1_pad(n) " "Pin \"rx1_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx1_pad(n)\"" {  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx1_pad } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx1_pad" } { 0 "rx1_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx1_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690185963 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx2_pad rx2_pad(n) " "Pin \"rx2_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx2_pad(n)\"" {  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx2_pad } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx2_pad" } { 0 "rx2_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx2_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690185963 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx3_pad rx3_pad(n) " "Pin \"rx3_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx3_pad(n)\"" {  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx3_pad } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx3_pad" } { 0 "rx3_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx3_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690185963 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "clk_pad clk_pad(n) " "Pin \"clk_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"clk_pad(n)\"" {  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { clk_pad } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_pad" } { 0 "clk_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { clk_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543690185963 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1543690185963 ""}
{ "Error" "EFIOMGR_INPUT_ONLY_IOSTD_ON_OUTPUT_AT_LOCATION" "LVDS rx0_pad 59 PAD_145 " "I/O standard LVDS on output or bidirectional pin rx0_pad is not supported by the device at location 59 (PAD_145) -- only input pins of this I/O standard are allowed at this location" { { "Info" "IFIOMGR_USE_LVDS_3R_FOR_LVDS" "LVDS_E_3R or mini-LVDS_E_3R LVDS 59 " "Consider using I/O standard LVDS_E_3R or mini-LVDS_E_3R instead of LVDS for pin at location 59; board resistor(s) will be needed" {  } {  } 0 169217 "Consider using I/O standard %1!s! instead of %2!s! for pin at location %3!s!; board resistor(s) will be needed" 0 0 "Design Software" 0 -1 1543690186161 ""}  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx0_pad } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx0_pad" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169218 "I/O standard %1!s! on output or bidirectional pin %2!s! is not supported by the device at location %3!s! (%4!s!) -- only input pins of this I/O standard are allowed at this location" 0 0 "Fitter" 0 -1 1543690186161 ""}
{ "Error" "EFIOMGR_INPUT_ONLY_IOSTD_ON_OUTPUT_AT_LOCATION" "LVDS clk_pad 50 PAD_131 " "I/O standard LVDS on output or bidirectional pin clk_pad is not supported by the device at location 50 (PAD_131) -- only input pins of this I/O standard are allowed at this location" { { "Info" "IFIOMGR_USE_LVDS_3R_FOR_LVDS" "LVDS_E_3R or mini-LVDS_E_3R LVDS 50 " "Consider using I/O standard LVDS_E_3R or mini-LVDS_E_3R instead of LVDS for pin at location 50; board resistor(s) will be needed" {  } {  } 0 169217 "Consider using I/O standard %1!s! instead of %2!s! for pin at location %3!s!; board resistor(s) will be needed" 0 0 "Design Software" 0 -1 1543690186162 ""}  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { clk_pad } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_pad" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169218 "I/O standard %1!s! on output or bidirectional pin %2!s! is not supported by the device at location %3!s! (%4!s!) -- only input pins of this I/O standard are allowed at this location" 0 0 "Fitter" 0 -1 1543690186162 ""}
{ "Error" "EFIOMGR_INPUT_ONLY_IOSTD_ON_OUTPUT_AT_LOCATION" "LVDS rx0_pad(n) 60 PAD_146 " "I/O standard LVDS on output or bidirectional pin rx0_pad(n) is not supported by the device at location 60 (PAD_146) -- only input pins of this I/O standard are allowed at this location" { { "Info" "IFIOMGR_USE_LVDS_3R_FOR_LVDS" "LVDS_E_3R or mini-LVDS_E_3R LVDS 60 " "Consider using I/O standard LVDS_E_3R or mini-LVDS_E_3R instead of LVDS for pin at location 60; board resistor(s) will be needed" {  } {  } 0 169217 "Consider using I/O standard %1!s! instead of %2!s! for pin at location %3!s!; board resistor(s) will be needed" 0 0 "Design Software" 0 -1 1543690186162 ""}  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { rx0_pad(n) } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx0_pad(n)" } } } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169218 "I/O standard %1!s! on output or bidirectional pin %2!s! is not supported by the device at location %3!s! (%4!s!) -- only input pins of this I/O standard are allowed at this location" 0 0 "Fitter" 0 -1 1543690186162 ""}
{ "Error" "EFIOMGR_INPUT_ONLY_IOSTD_ON_OUTPUT_AT_LOCATION" "LVDS clk_pad(n) 51 PAD_132 " "I/O standard LVDS on output or bidirectional pin clk_pad(n) is not supported by the device at location 51 (PAD_132) -- only input pins of this I/O standard are allowed at this location" { { "Info" "IFIOMGR_USE_LVDS_3R_FOR_LVDS" "LVDS_E_3R or mini-LVDS_E_3R LVDS 51 " "Consider using I/O standard LVDS_E_3R or mini-LVDS_E_3R instead of LVDS for pin at location 51; board resistor(s) will be needed" {  } {  } 0 169217 "Consider using I/O standard %1!s! instead of %2!s! for pin at location %3!s!; board resistor(s) will be needed" 0 0 "Design Software" 0 -1 1543690186162 ""}  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { clk_pad(n) } } } { "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexx/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_pad(n)" } } } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169218 "I/O standard %1!s! on output or bidirectional pin %2!s! is not supported by the device at location %3!s! (%4!s!) -- only input pins of this I/O standard are allowed at this location" 0 0 "Fitter" 0 -1 1543690186162 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543690186163 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1543690193832 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sdram_cke_pad VCC " "Pin sdram_cke_pad has VCC driving its datain port" {  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { sdram_cke_pad } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543690193870 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sdram_cs_n_pad GND " "Pin sdram_cs_n_pad has GND driving its datain port" {  } { { "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexx/altera/18.0/quartus/linux64/pin_planner.ppl" { sdram_cs_n_pad } } } { "../rtl/pframe.v" "" { Text "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543690193870 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1543690193870 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 9 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 5 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543690194562 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  2 00:49:54 2018 " "Processing ended: Sun Dec  2 00:49:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543690194562 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543690194562 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543690194562 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543690194562 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 168 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 168 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543690194751 ""}
