#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 10 12:15:43 2020
# Process ID: 12112
# Current directory: C:/CPE233/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13272 C:\CPE233\project_1\project_1.xpr
# Log file: C:/CPE233/project_1/vivado.log
# Journal file: C:/CPE233/project_1\vivado.jou
#----------------------------------------------------------ststart_guopopen_project C:/CPE233/project_1/project_1.xpupupdate_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Ryan Madden/Documents/GitHub/CPE133Labs/DigitalDesignLabs/Labs/CPE133 Labs/CPE133 Labs.srcs/constrs_1/new/const.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Ryan Madden/Documents/GitHub/CPE133Labs/DigitalDesignLabs/Labs/CPE133 Labs/CPE133 Labs.srcs/constrs_1/new/const.xdc}}
close [ open C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v w ]
add_files C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/CPE233/project_1/project_1.srcs/constrs_1
file mkdir C:/CPE233/project_1/project_1.srcs/constrs_1/new
close [ open C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc
synth_design -rtl -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v w ]
add_files -fileset sim_1 C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fibsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source fibsim.tcl
relaunch_sim
save_wave_config {C:/CPE233/project_1/fibsim_behav.wcfg}
close_sim
launch_simulation
source fibsim.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/CPE233/project_1/fibsim_behav1.wcfg}
add_files -fileset sim_1 -norecurse C:/CPE233/project_1/fibsim_behav1.wcfg
set_property xsim.view C:/CPE233/project_1/fibsim_behav1.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/CPE233/project_1/fibsim_behav1.wcfg
source fibsim.tcl
relaunch_sim
save_wave_config {C:/CPE233/project_1/fibsim_behav1.wcfg}
close_sim
close_design
launch_simulation
open_wave_config C:/CPE233/project_1/fibsim_behav1.wcfg
source fibsim.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/CPE233/project_1/fibsim_behav1.wcfg
source fibsim.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/CPE233/project_1/project_1.runs/impl_1/fibonacci_seq_gen.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/CPE233/project_1/project_1.runs/impl_1/fibonacci_seq_gen.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/CPE233/project_1/project_1.runs/impl_1/fibonacci_seq_gen.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/CPE233/project_1/project_1.runs/impl_1/fibonacci_seq_gen.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
