###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-06.ucsd.edu)
#  Generated on:      Fri Mar 21 22:41:14 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   out[82]              (^) checked with  leading edge of 'clk'
Beginpoint: pmem_out_q_reg_82_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.500
- Arrival Time                  0.498
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.299
     = Beginpoint Arrival Time       0.299
     +-----------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                    |             |       |       |  Time   |   Time   | 
     |--------------------+-------------+-------+-------+---------+----------| 
     | pmem_out_q_reg_82_ | CP ^        |       |       |   0.299 |    0.302 | 
     | pmem_out_q_reg_82_ | CP ^ -> Q ^ | DFQD4 | 0.191 |   0.491 |    0.493 | 
     |                    | out[82] ^   |       | 0.007 |   0.498 |    0.500 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin sfp_row_instance/div_inst5/acc_reg_14_/CP 
Endpoint:   sfp_row_instance/div_inst5/acc_reg_14_/D (^) checked with  leading 
edge of 'clk'
Beginpoint: sfp_row_instance/div_inst5/b1_reg_1_/Q   (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.261
- Setup                         0.100
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.161
- Arrival Time                  1.156
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.257
     = Beginpoint Arrival Time       0.257
     +-----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |              |          |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+---------+----------| 
     | sfp_row_instance/div_inst5/b1_reg_1_   | CP ^         |          |       |   0.257 |    0.263 | 
     | sfp_row_instance/div_inst5/b1_reg_1_   | CP ^ -> Q v  | DFKCNQD1 | 0.150 |   0.408 |    0.413 | 
     | sfp_row_instance/div_inst5/U98         | I v -> ZN ^  | CKND0    | 0.037 |   0.445 |    0.451 | 
     | sfp_row_instance/div_inst5/U29         | A1 ^ -> ZN v | NR2XD0   | 0.042 |   0.487 |    0.493 | 
     | sfp_row_instance/div_inst5/U100        | A2 v -> ZN ^ | OAI21D1  | 0.099 |   0.586 |    0.591 | 
     | sfp_row_instance/div_inst5/U106        | A1 ^ -> ZN v | AOI21D2  | 0.066 |   0.651 |    0.657 | 
     | sfp_row_instance/div_inst5/U24         | A1 v -> ZN ^ | OAI21D4  | 0.052 |   0.703 |    0.709 | 
     | sfp_row_instance/div_inst5/U189        | I ^ -> ZN v  | CKND1    | 0.050 |   0.753 |    0.758 | 
     | sfp_row_instance/div_inst5/U209        | A1 v -> ZN ^ | OAI21D0  | 0.121 |   0.874 |    0.880 | 
     | sfp_row_instance/div_inst5/U215        | A1 ^ -> ZN v | AOI21D0  | 0.094 |   0.968 |    0.974 | 
     | sfp_row_instance/div_inst5/U218        | A1 v -> Z ^  | CKXOR2D1 | 0.094 |   1.062 |    1.068 | 
     | sfp_row_instance/div_inst5/U42         | A2 ^ -> Z ^  | AO222D0  | 0.094 |   1.156 |    1.161 | 
     | sfp_row_instance/div_inst5/acc_reg_14_ | D ^          | DFKCNQD1 | 0.000 |   1.156 |    1.161 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out[85]              (^) checked with  leading edge of 'clk'
Beginpoint: pmem_out_q_reg_85_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.500
- Arrival Time                  0.494
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.299
     = Beginpoint Arrival Time       0.299
     +-----------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                    |             |       |       |  Time   |   Time   | 
     |--------------------+-------------+-------+-------+---------+----------| 
     | pmem_out_q_reg_85_ | CP ^        |       |       |   0.299 |    0.305 | 
     | pmem_out_q_reg_85_ | CP ^ -> Q ^ | DFQD4 | 0.188 |   0.487 |    0.494 | 
     |                    | out[85] ^   |       | 0.006 |   0.494 |    0.500 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out[80]              (^) checked with  leading edge of 'clk'
Beginpoint: pmem_out_q_reg_80_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.500
- Arrival Time                  0.494
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.299
     = Beginpoint Arrival Time       0.299
     +-----------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                    |             |       |       |  Time   |   Time   | 
     |--------------------+-------------+-------+-------+---------+----------| 
     | pmem_out_q_reg_80_ | CP ^        |       |       |   0.299 |    0.306 | 
     | pmem_out_q_reg_80_ | CP ^ -> Q ^ | DFQD4 | 0.187 |   0.486 |    0.493 | 
     |                    | out[80] ^   |       | 0.007 |   0.494 |    0.500 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   out[11]              (^) checked with  leading edge of 'clk'
Beginpoint: pmem_out_q_reg_11_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.500
- Arrival Time                  0.493
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.300
     = Beginpoint Arrival Time       0.300
     +-----------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell | Delay | Arrival | Required | 
     |                    |             |       |       |  Time   |   Time   | 
     |--------------------+-------------+-------+-------+---------+----------| 
     | pmem_out_q_reg_11_ | CP ^        |       |       |   0.300 |    0.306 | 
     | pmem_out_q_reg_11_ | CP ^ -> Q ^ | DFQD4 | 0.188 |   0.488 |    0.495 | 
     |                    | out[11] ^   |       | 0.005 |   0.493 |    0.500 | 
     +-----------------------------------------------------------------------+ 

