<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_axi_translator_1921/sim/my_sys_altera_merlin_axi_translator_1921_uetfduq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_translator_1921" />
 <file
   path="altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_5ioayuq.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_dxipmqi.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1921" />
 <file
   path="sim/my_sys.v"
   type="VERILOG"
   library="my_sys"
   hasInlineConfiguration="true" />
 <topLevel name="my_sys.my_sys" />
 <deviceFamily name="agilex" />
 <device name="AGMF039R47A2E2VR0" />
</simPackage>
