{"brand": "Cypress", "family": "Traveo II", "name": "CYT2B7", "bits": 32, "mode": 1, "segments": [{"name": "SRAM", "start": "0x08000000", "end": "0x0801ffff", "size": "0x20000", "type": "DATA"}, {"name": "DATA_FLASH", "start": "0x14000000", "end": "0x14017fff", "size": "0x18000", "type": "DATA"}], "peripherals": [{"name": "PERI_INTERCONNECT", "start": "0x40000000", "end": "0x40003fff", "size": "0x4000", "comment": "", "registers": []}, {"name": "PERI_GROUP", "start": "0x40004000", "end": "0x40007fff", "size": "0x4000", "comment": "", "registers": []}, {"name": "PERRY_TRIGGER", "start": "0x40008000", "end": "0x4000bfff", "size": "0x4000", "comment": "", "registers": []}, {"name": "PERI_TRIGGER_1", "start": "0x4000c000", "end": "0x4000ffff", "size": "0x4000", "comment": "", "registers": []}, {"name": "PERI_MS_INTERCONNECT", "start": "0x40010000", "end": "0x400107ff", "size": "0x800", "comment": "", "registers": []}, {"name": "PERI_MS_FIXED", "start": "0x40010800", "end": "0x4001ffff", "size": "0x10000", "comment": "", "registers": []}, {"name": "CRYPTO", "start": "0x40100000", "end": "0x4010ffff", "size": "0x10000", "comment": "", "registers": []}, {"name": "CPUSS", "start": "0x40200000", "end": "0x4020ffff", "size": "0x10000", "comment": "", "registers": []}, {"name": "FAULT", "start": "0x40210000", "end": "0x4021ffff", "size": "0x10000", "comment": "", "registers": []}, {"name": "IPC", "start": "0x40220000", "end": "0x40220fff", "size": "0x1000", "comment": "", "registers": []}, {"name": "IPC_INT", "start": "0x40221000", "end": "0x40221fff", "size": "0x1000", "comment": "", "registers": []}, {"name": "PROT", "start": "0x40230000", "end": "0x40231fff", "size": "0x2000", "comment": "", "registers": []}, {"name": "PROT_SHARED_MEM", "start": "0x40232000", "end": "0x40233fff", "size": "0x2000", "comment": "", "registers": []}, {"name": "PROT_STRUCT", "start": "0x40234000", "end": "0x40235fff", "size": "0x2000", "comment": "", "registers": []}, {"name": "FLASHC", "start": "0x40240000", "end": "0x4024ffff", "size": "0x10000", "comment": "", "registers": []}, {"name": "SRSS", "start": "0x40260000", "end": "0x402613ff", "size": "0x1400", "comment": "", "registers": []}, {"name": "SRSS_HIGH", "start": "0x40261400", "end": "0x4026170f", "size": "0x310", "comment": "", "registers": []}, {"name": "SRSS_REF", "start": "0x40261710", "end": "0x4026171f", "size": "0x10", "comment": "", "registers": []}, {"name": "SSRS_LOW", "start": "0x40261720", "end": "0x4026 172f", "size": "0x10", "comment": "", "registers": []}, {"name": "SSRS_INT_LOW", "start": "0x40261730", "end": "0x4026173f", "size": "0x10", "comment": "", "registers": []}, {"name": "SSRS_MULTI_WDT", "start": "0x40268000", "end": "0x402681ff", "size": "0x200", "comment": "", "registers": []}, {"name": "SSRS_RUN_WDT", "start": "0x4026C000", "end": "0x4026C0ff", "size": "0x100", "comment": "", "registers": []}, {"name": "SSRS_BACKUP", "start": " 0x40270000", "end": "0x40270fff", "size": "0x1000", "comment": "", "registers": []}, {"name": "BACKUP", "start": "0x40271000", "end": "0x4027100f", "size": "0x10", "comment": "", "registers": []}, {"name": "PDMA0_CTRL", "start": "0x40280000", "end": "0x40287fff", "size": "0x8000", "comment": "", "registers": []}, {"name": "PDMA0_CHNL", "start": "0x40288000", "end": "0x4028ffff", "size": "0x8000", "comment": "", "registers": []}, {"name": "PDMA1_CTRL", "start": "0x40290000", "end": "0x40297fff", "size": "0x8000", "comment": "", "registers": []}, {"name": "PDMA1_CHNL", "start": "0x40298000", "end": "0x4029ffff", "size": "0x8000", "comment": "", "registers": []}, {"name": "MDMA0_CTRL", "start": "0x402a0000", "end": "0x402a0fff", "size": "0x1000", "comment": "", "registers": []}, {"name": "MDMA0_CHNL", "start": "0x402a1000", "end": "0x402a13ff", "size": "0x400", "comment": "", "registers": []}, {"name": "EFUSE", "start": "0x402C0868", "end": "0x402C087f", "size": "0x18", "comment": "", "registers": []}, {"name": "HSIOM", "start": "0x40300000", "end": "0x4030017f", "size": "0x180", "comment": "", "registers": []}, {"name": "GPIO", "start": " 0x40310000", "end": "0x40310bff", "size": "0xc00", "comment": "", "registers": []}, {"name": "SMARTIO", "start": "0x40320000", "end": "0x40320bff", "size": "0xc00", "comment": "", "registers": []}, {"name": "SMARTIO_PORT", "start": "0x40320C00", "end": "0x403210ff", "size": "0x1100", "comment": "", "registers": []}, {"name": "TCPWM0", "start": "0x4038 0000", "end": "0x40387fff", "size": "0x8000", "comment": "", "registers": []}, {"name": "TCPWM0_1", "start": "0x40388000", "end": "0x403885ff", "size": "0x600", "comment": "", "registers": []}, {"name": "TCPWM0_2", "start": "0x40390000", "end": "0x403901ff", "size": "0x200", "comment": "", "registers": []}, {"name": "EVTGEN0", "start": "0x403F0000", "end": "0x403F07ff", "size": "0x800", "comment": "", "registers": []}, {"name": "EVTGEN0_STRUCT", "start": "0x403F0800", "end": "0x403F095f", "size": "0x160", "comment": "", "registers": []}, {"name": "LIN0", "start": "0x40500000", "end": "0x40507fff", "size": "0x8000", "comment": "", "registers": []}, {"name": "LIN0_CHNL", "start": "0x40508000", "end": "0x405087ff", "size": "0x800", "comment": "", "registers": []}, {"name": "CAN0_CTRL", "start": "0x40520000", "end": "0x405205ff", "size": "0x600", "comment": "", "registers": []}, {"name": "CAN0_MSG", "start": "0x40530000", "end": "0x40535fff", "size": "0x6000", "comment": "", "registers": []}, {"name": "CAN1_CTRL", "start": "0x40540000", "end": "0x405405ff", "size": "0x600", "comment": "", "registers": []}, {"name": "CAN1_MSG", "start": "0x40550000", "end": "0x40555fff", "size": "0x6000", "comment": "", "registers": []}, {"name": "SCB_UART_SPI_I2C", "start": "0x40600000", "end": "0x4060ffff", "size": "0x10000", "comment": "", "registers": []}, {"name": "SAR0", "start": "0x40900000", "end": "0x40900fff", "size": "0x1000", "comment": "", "registers": []}, {"name": "SAR1", "start": "0x40901000", "end": "0x40901fff", "size": "0x1000", "comment": "", "registers": []}, {"name": "SAR2", "start": "0x40902000", "end": "0x40902fff", "size": "0x1000", "comment": "", "registers": []}, {"name": "SAR0_STRUCT", "start": "0x40900800", "end": "0x40900dff", "size": "0x600", "comment": "", "registers": []}, {"name": "SAR1_STRUCT", "start": "0x40901800", "end": "0x40901fff", "size": "0x800", "comment": "", "registers": []}, {"name": "SAR2_STRUCT", "start": "0x40901800", "end": "0x409019ff", "size": "0x200", "comment": "", "registers": []}], "vector_table": [{"name": "StackPointer_Value", "value": -1, "addr": "0x0", "comment": "Stack pointer initial value"}, {"name": "Reset", "value": -1, "addr": "0x4", "comment": "Priority: -3"}, {"name": "NMI", "value": -1, "addr": "0x8", "comment": "Priority: -2"}, {"name": "HardFault", "value": -1, "addr": "0xc", "comment": "Priority: -1"}, {"name": "SVCall", "value": -1, "addr": "0x2c", "comment": "Priority: 3"}, {"name": "PendSV", "value": -1, "addr": "0x38", "comment": "Priority: 5"}, {"name": "SysTick", "value": -1, "addr": "0x3c", "comment": "Priority: 6"}, {"name": "IRQ0", "value": -1, "addr": "0x40", "comment": ""}, {"name": "IRQ1", "value": -1, "addr": "0x44", "comment": ""}, {"name": "IRQ2", "value": -1, "addr": "0x48", "comment": ""}, {"name": "IRQ3", "value": -1, "addr": "0x4c", "comment": ""}, {"name": "IRQ4", "value": -1, "addr": "0x50", "comment": ""}, {"name": "IRQ5", "value": -1, "addr": "0x54", "comment": ""}, {"name": "IRQ6", "value": -1, "addr": "0x58", "comment": ""}, {"name": "IRQ7", "value": -1, "addr": "0x5c", "comment": ""}, {"name": "IRQ8", "value": -1, "addr": "0x60", "comment": ""}, {"name": "IRQ9", "value": -1, "addr": "0x64", "comment": ""}, {"name": "IRQ10", "value": -1, "addr": "0x68", "comment": ""}, {"name": "IRQ11", "value": -1, "addr": "0x6c", "comment": ""}, {"name": "IRQ12", "value": -1, "addr": "0x70", "comment": ""}, {"name": "IRQ13", "value": -1, "addr": "0x74", "comment": ""}, {"name": "IRQ14", "value": -1, "addr": "0x78", "comment": ""}, {"name": "IRQ15", "value": -1, "addr": "0x7c", "comment": ""}]}