{:input (genetic.crossover/dumb-crossover 671274119 (genetic.mutation/change-constant-value 1226247311 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif")))) (genetic.mutation/change-constant-value 1226247311 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_9_:missing , \\wire:missing_edge , wire3_13, \\wire14_:missing , \\wire15_:missing , \\wire16_:missing , wire17_22, wire18_9);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire10_11;\n  wire \\wire11_:missing ;\n  input \\wire14_:missing ;\n  wire \\wire14_:missing ;\n  input \\wire15_:missing ;\n  wire \\wire15_:missing ;\n  input \\wire16_:missing ;\n  wire \\wire16_:missing ;\n  output wire17_22;\n  wire wire17_22;\n  output wire18_9;\n  wire wire18_9;\n  wire wire19_10_12;\n  wire wire19_13;\n  wire \\wire19_20_:missing_8 ;\n  wire wire19_22;\n  wire \\wire19_:missing ;\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  wire wire20_21;\n  wire wire20_9;\n  output wire3_13;\n  wire wire3_13;\n  wire wire6;\n  wire wire8_12;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_8_10 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire8_:missing  = 4'h6 >> { wire8_12, \\wire:missing_edge  };\n  assign \\wire9_:missing  = 4'h6 >> { \\wire1_9_:missing , \\wire:missing_edge  };\n  assign wire10_11 = 4'h8 >> { wire19_10_12, \\wire:missing_8_10  };\n  assign \\wire11_:missing  = 4'he >> { \\wire:missing_edge , wire10_11 };\n  assign \\wire19_:missing  = 2'h1 >> \\wire19_20_:missing_8 ;\n  assign wire20_21 = 4'h6 >> { wire20_9, \\wire19_20_:missing_8  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17_22 = wire19_22;\n  assign \\wire:missing_edge  = wire20_21;\n  assign wire3_13 = wire19_13;\n  assign wire8_12 = wire19_10_12;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:3.1-51.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_9_:missing , \\wire:missing_edge , wire3_13, \\wire14_:missing , \\wire15_:missing , \\wire16_:missing , wire17_22, wire18_9);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:9.9-9.25\" *)\n  input \\wire14_:missing ;\n  wire \\wire14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:11.9-11.25\" *)\n  input \\wire15_:missing ;\n  wire \\wire15_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:13.9-13.25\" *)\n  input \\wire16_:missing ;\n  wire \\wire16_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:15.10-15.19\" *)\n  output wire17_22;\n  wire wire17_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:17.10-17.18\" *)\n  output wire18_9;\n  wire wire18_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:20.8-20.17\" *)\n  wire wire19_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:22.8-22.17\" *)\n  wire wire19_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:24.9-24.26\" *)\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:26.8-26.17\" *)\n  wire wire20_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:28.10-28.18\" *)\n  output wire3_13;\n  wire wire3_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:30.8-30.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:35.10-35.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17_22 = 1'hx;\n  assign wire18_9 = 1'hx;\n  assign wire19_13 = 1'hx;\n  assign wire19_22 = 1'hx;\n  assign wire20_21 = 1'h0;\n  assign wire3_13 = 1'hx;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:19:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1/src/top.v'.\nSBY  1:19:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] Copy '/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1/src/F6CAD3D3.v'.\nSBY  1:19:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] Copy '/tmp/fuzzmount2DDF5D8C/F6CAD3D3.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1/src/F6CAD3D3.post.v'.\nSBY  1:19:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] engine_0: abc pdr\nSBY  1:19:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:19:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:42$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F6CAD3D3.v:42$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:19:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] base: Warning: Wire presynth.\\wire3_13 is used but has no driver.\nSBY  1:19:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] base: Warning: Wire presynth.\\wire18_9 is used but has no driver.\nSBY  1:19:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] base: Warning: Wire presynth.\\wire17_22 is used but has no driver.\nSBY  1:19:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  1:19:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  1:19:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] base: finished (returncode=0)\nSBY  1:19:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:19:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] aig: Warning: Wire presynth.\\wire3_13 is used but has no driver.\nSBY  1:19:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] aig: Warning: Wire presynth.\\wire18_9 is used but has no driver.\nSBY  1:19:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] aig: Warning: Wire presynth.\\wire17_22 is used but has no driver.\nSBY  1:19:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  1:19:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] aig: finished (returncode=0)\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] engine_0: Warning: The network has no constraints.\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] engine_0: finished (returncode=0)\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] engine_0: Status returned by engine: FAIL\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1'.\nSBY  1:19:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi97672f1] DONE (FAIL, rc=2)\n", :err ""}}}