

================================================================
== Vivado HLS Report for 'selu_float_float_selu3_config_struct_s'
================================================================
* Date:           Sun Jul 18 16:11:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.480 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       11|       11| 55.000 ns | 55.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     2504|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     12|      644|      400|     -|
|Memory               |        2|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      323|     -|
|Register             |        0|      -|     1054|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     12|     1698|     3387|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+-------+-----+----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +------------------------------------------+------------------------------------+---------+-------+-----+----+-----+
    |jedi_fcmp_32ns_32ns_1_2_1_U4568           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|  46|    0|
    |jedi_fcmp_32ns_32ns_1_2_1_U4569           |jedi_fcmp_32ns_32ns_1_2_1           |        0|      0|   66|  46|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4564  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|  77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4565  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|  77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4566  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|  77|    0|
    |jedi_fmul_32ns_32ns_32_3_max_dsp_1_U4567  |jedi_fmul_32ns_32ns_32_3_max_dsp_1  |        0|      3|  128|  77|    0|
    +------------------------------------------+------------------------------------+---------+-------+-----+----+-----+
    |Total                                     |                                    |        0|     12|  644| 400|    0|
    +------------------------------------------+------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                        Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |selu_table5_U  |selu_float_float_selu1_config_struct_s_selu_table26  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                     |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln339_1_fu_771_p2      |     +    |      0|  0|    9|           8|           9|
    |add_ln339_2_fu_951_p2      |     +    |      0|  0|    9|           8|           9|
    |add_ln339_3_fu_1123_p2     |     +    |      0|  0|    9|           8|           9|
    |add_ln339_4_fu_1302_p2     |     +    |      0|  0|    9|           8|           9|
    |add_ln339_fu_599_p2        |     +    |      0|  0|    9|           8|           9|
    |result_V_1_fu_685_p2       |     -    |      0|  0|   32|           1|          32|
    |result_V_3_fu_857_p2       |     -    |      0|  0|   32|           1|          32|
    |result_V_5_fu_1037_p2      |     -    |      0|  0|   32|           1|          32|
    |result_V_7_fu_1209_p2      |     -    |      0|  0|   32|           1|          32|
    |result_V_9_fu_1388_p2      |     -    |      0|  0|   32|           1|          32|
    |sub_ln1311_1_fu_785_p2     |     -    |      0|  0|    8|           7|           8|
    |sub_ln1311_2_fu_965_p2     |     -    |      0|  0|    8|           7|           8|
    |sub_ln1311_3_fu_1137_p2    |     -    |      0|  0|    8|           7|           8|
    |sub_ln1311_4_fu_1316_p2    |     -    |      0|  0|    8|           7|           8|
    |sub_ln1311_fu_613_p2       |     -    |      0|  0|    8|           7|           8|
    |and_ln776_1_fu_426_p2      |    and   |      0|  0|    2|           1|           1|
    |and_ln776_2_fu_467_p2      |    and   |      0|  0|    2|           1|           1|
    |and_ln776_3_fu_508_p2      |    and   |      0|  0|    2|           1|           1|
    |and_ln776_4_fu_549_p2      |    and   |      0|  0|    2|           1|           1|
    |and_ln776_fu_385_p2        |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_00001  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1169          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1172          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1176          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1179          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1183          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1186          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1189          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1192          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1196          |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1199          |    and   |      0|  0|    2|           1|           1|
    |icmp_ln776_1_fu_373_p2     |   icmp   |      0|  0|   20|          23|           1|
    |icmp_ln776_2_fu_408_p2     |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln776_3_fu_414_p2     |   icmp   |      0|  0|   20|          23|           1|
    |icmp_ln776_4_fu_449_p2     |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln776_5_fu_455_p2     |   icmp   |      0|  0|   20|          23|           1|
    |icmp_ln776_6_fu_490_p2     |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln776_7_fu_496_p2     |   icmp   |      0|  0|   20|          23|           1|
    |icmp_ln776_8_fu_531_p2     |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln776_9_fu_537_p2     |   icmp   |      0|  0|   20|          23|           1|
    |icmp_ln776_fu_367_p2       |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln780_1_fu_885_p2     |   icmp   |      0|  0|   20|          22|           1|
    |icmp_ln780_2_fu_1065_p2    |   icmp   |      0|  0|   20|          22|           1|
    |icmp_ln780_3_fu_1237_p2    |   icmp   |      0|  0|   20|          22|           1|
    |icmp_ln780_4_fu_1416_p2    |   icmp   |      0|  0|   20|          22|           1|
    |icmp_ln780_fu_713_p2       |   icmp   |      0|  0|   20|          22|           1|
    |r_V_2_fu_815_p2            |   lshr   |      0|  0|   66|          25|          25|
    |r_V_4_fu_995_p2            |   lshr   |      0|  0|   66|          25|          25|
    |r_V_6_fu_1167_p2           |   lshr   |      0|  0|   66|          25|          25|
    |r_V_8_fu_1346_p2           |   lshr   |      0|  0|   66|          25|          25|
    |r_V_fu_643_p2              |   lshr   |      0|  0|   66|          25|          25|
    |or_ln776_1_fu_420_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln776_2_fu_461_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln776_3_fu_502_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln776_4_fu_543_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln776_fu_379_p2         |    or    |      0|  0|    2|           1|           1|
    |p_Val2_25_fu_677_p3        |  select  |      0|  0|   32|           1|          32|
    |p_Val2_26_fu_691_p3        |  select  |      0|  0|   32|           1|          32|
    |p_Val2_27_fu_849_p3        |  select  |      0|  0|   32|           1|          32|
    |p_Val2_28_fu_863_p3        |  select  |      0|  0|   32|           1|          32|
    |p_Val2_29_fu_1029_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_30_fu_1043_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_31_fu_1201_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_32_fu_1215_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_33_fu_1380_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_34_fu_1394_p3       |  select  |      0|  0|   32|           1|          32|
    |select_ln780_1_fu_891_p3   |  select  |      0|  0|   10|           1|           2|
    |select_ln780_2_fu_1071_p3  |  select  |      0|  0|   10|           1|           2|
    |select_ln780_3_fu_1243_p3  |  select  |      0|  0|   10|           1|           2|
    |select_ln780_4_fu_1422_p3  |  select  |      0|  0|   10|           1|           2|
    |select_ln780_fu_719_p3     |  select  |      0|  0|   10|           1|           2|
    |ush_1_fu_795_p3            |  select  |      0|  0|    9|           1|           9|
    |ush_2_fu_975_p3            |  select  |      0|  0|    9|           1|           9|
    |ush_3_fu_1147_p3           |  select  |      0|  0|    9|           1|           9|
    |ush_4_fu_1326_p3           |  select  |      0|  0|    9|           1|           9|
    |ush_fu_623_p3              |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_649_p2            |    shl   |      0|  0|  243|          79|          79|
    |r_V_3_fu_821_p2            |    shl   |      0|  0|  243|          79|          79|
    |r_V_5_fu_1001_p2           |    shl   |      0|  0|  243|          79|          79|
    |r_V_7_fu_1173_p2           |    shl   |      0|  0|  243|          79|          79|
    |r_V_9_fu_1352_p2           |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0| 2504|         907|        1183|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |grp_fu_274_p0            |  21|          4|   32|        128|
    |grp_fu_274_p1            |  15|          3|   32|         96|
    |grp_fu_280_p0            |  21|          4|   32|        128|
    |grp_fu_280_p1            |  21|          4|   32|        128|
    |grp_fu_286_p0            |  15|          3|   32|         96|
    |grp_fu_291_p0            |  15|          3|   32|         96|
    |grp_fu_297_p0            |  21|          4|   32|        128|
    |grp_fu_303_p0            |  15|          3|   32|         96|
    |res_address0             |  38|          7|    3|         21|
    |res_address1             |  27|          5|    3|         15|
    |res_d0                   |  27|          5|   32|        160|
    |res_d1                   |  21|          4|   32|        128|
    |selu_table5_address0     |  21|          4|   10|         40|
    |selu_table5_address1     |  15|          3|   10|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 323|         62|  348|       1296|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln776_1_reg_1466         |   1|   0|    1|          0|
    |and_ln776_2_reg_1477         |   1|   0|    1|          0|
    |and_ln776_3_reg_1481         |   1|   0|    1|          0|
    |and_ln776_4_reg_1485         |   1|   0|    1|          0|
    |and_ln776_reg_1462           |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_port_reg_data_2_read      |  32|   0|   32|          0|
    |ap_port_reg_data_3_read      |  32|   0|   32|          0|
    |ap_port_reg_data_4_read      |  32|   0|   32|          0|
    |data_0_read_1_reg_1441       |  32|   0|   32|          0|
    |data_1_read_1_reg_1434       |  32|   0|   32|          0|
    |data_2_read_1_reg_1455       |  32|   0|   32|          0|
    |data_3_read_1_reg_1448       |  32|   0|   32|          0|
    |data_4_read_1_reg_1470       |  32|   0|   32|          0|
    |reg_312                      |  32|   0|   32|          0|
    |reg_312_pp0_iter2_reg        |  32|   0|   32|          0|
    |reg_318                      |  32|   0|   32|          0|
    |reg_318_pp0_iter2_reg        |  32|   0|   32|          0|
    |reg_324                      |  32|   0|   32|          0|
    |reg_324_pp0_iter2_reg        |  32|   0|   32|          0|
    |reg_330                      |  32|   0|   32|          0|
    |reg_330_pp0_iter2_reg        |  32|   0|   32|          0|
    |reg_336                      |  32|   0|   32|          0|
    |reg_336_pp0_iter2_reg        |  32|   0|   32|          0|
    |reg_342                      |  32|   0|   32|          0|
    |reg_346                      |  32|   0|   32|          0|
    |select_ln780_1_reg_1494      |  10|   0|   10|          0|
    |select_ln780_2_reg_1509      |  10|   0|   10|          0|
    |select_ln780_3_reg_1514      |  10|   0|   10|          0|
    |select_ln780_4_reg_1534      |  10|   0|   10|          0|
    |select_ln780_reg_1489        |  10|   0|   10|          0|
    |x_assign_4_reg_1519          |  32|   0|   32|          0|
    |and_ln776_1_reg_1466         |  64|  32|    1|          0|
    |and_ln776_2_reg_1477         |  64|  32|    1|          0|
    |and_ln776_3_reg_1481         |  64|  32|    1|          0|
    |and_ln776_4_reg_1485         |  64|  32|    1|          0|
    |and_ln776_reg_1462           |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1054| 160|  739|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | selu<float, float, selu3_config_struct> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | selu<float, float, selu3_config_struct> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | selu<float, float, selu3_config_struct> | return value |
|ap_done       | out |    1| ap_ctrl_hs | selu<float, float, selu3_config_struct> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | selu<float, float, selu3_config_struct> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | selu<float, float, selu3_config_struct> | return value |
|data_0_read   |  in |   32|   ap_none  |               data_0_read               |    scalar    |
|data_1_read   |  in |   32|   ap_none  |               data_1_read               |    scalar    |
|data_2_read   |  in |   32|   ap_none  |               data_2_read               |    scalar    |
|data_3_read   |  in |   32|   ap_none  |               data_3_read               |    scalar    |
|data_4_read   |  in |   32|   ap_none  |               data_4_read               |    scalar    |
|res_address0  | out |    3|  ap_memory |                   res                   |     array    |
|res_ce0       | out |    1|  ap_memory |                   res                   |     array    |
|res_we0       | out |    1|  ap_memory |                   res                   |     array    |
|res_d0        | out |   32|  ap_memory |                   res                   |     array    |
|res_address1  | out |    3|  ap_memory |                   res                   |     array    |
|res_ce1       | out |    1|  ap_memory |                   res                   |     array    |
|res_we1       | out |    1|  ap_memory |                   res                   |     array    |
|res_d1        | out |   32|  ap_memory |                   res                   |     array    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+

