//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.05"
//Thu Jul 14 14:42:10 2022

//Source file index table:
//file0 "\G:/Git/oscilloscope-fpga/fpga_project/src/adc_controller.vhd"
//file1 "\G:/Git/oscilloscope-fpga/fpga_project/src/dual_adc_bram/dual_adc_bram.vhd"
//file2 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_dcs/clock_sel.vhd"
//file3 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_osc/gowin_osc.vhd"
//file4 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_rpll/gowin_rpll.vhd"
//file5 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_sdpb/dual_bram.vhd"
//file6 "\G:/Git/oscilloscope-fpga/fpga_project/src/line_drawer.vhd"
//file7 "\G:/Git/oscilloscope-fpga/fpga_project/src/top_level.vhd"
//file8 "\G:/Git/oscilloscope-fpga/fpga_project/src/vga_controller.vhd"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  CLOCK_IN_d,
  LCD_CLOCK_d,
  sys_clock
)
;
input CLOCK_IN_d;
output LCD_CLOCK_d;
output sys_clock;
wire main_clock;
wire clkoutp_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(main_clock),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(LCD_CLOCK_d),
    .CLKOUTD3(sys_clock),
    .LOCK(lock_o),
    .CLKIN(CLOCK_IN_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1N-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=12;
defparam rpll_inst.FBDIV_SEL=49;
defparam rpll_inst.FCLKIN="24";
defparam rpll_inst.IDIV_SEL=2;
defparam rpll_inst.ODIV_SEL=2;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module dual_bram (
  sys_clock,
  LCD_CLOCK_d,
  bram_wr_clk_en,
  LCD_DEN_d,
  n229_1,
  bram_din,
  bram_wr_addr,
  bram_rd_addr,
  bram_qout
)
;
input sys_clock;
input LCD_CLOCK_d;
input bram_wr_clk_en;
input LCD_DEN_d;
input n229_1;
input [0:0] bram_din;
input [14:0] bram_wr_addr;
input [14:0] bram_rd_addr;
output [0:0] bram_qout;
wire dff_q_0;
wire [0:0] sdpb_inst_0_DO_o;
wire [0:0] sdpb_inst_1_DO_o;
wire [31:1] DO;
wire [31:1] DO_0;
wire VCC;
wire GND;
  DFFE dff_inst_0 (
    .Q(dff_q_0),
    .D(n229_1),
    .CLK(LCD_CLOCK_d),
    .CE(LCD_DEN_d) 
);
  SDPB sdpb_inst_0 (
    .DO({DO[31:1],sdpb_inst_0_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,bram_din[0]}),
    .BLKSELA({GND,GND,bram_wr_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(bram_wr_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(bram_wr_clk_en),
    .CEB(LCD_DEN_d),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=1;
defparam sdpb_inst_0.BIT_WIDTH_1=1;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:1],sdpb_inst_1_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,bram_din[0]}),
    .BLKSELA({GND,GND,bram_wr_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(bram_wr_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(bram_wr_clk_en),
    .CEB(LCD_DEN_d),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=1;
defparam sdpb_inst_1.BIT_WIDTH_1=1;
defparam sdpb_inst_1.BLK_SEL_0=3'b001;
defparam sdpb_inst_1.BLK_SEL_1=3'b001;
defparam sdpb_inst_1.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  MUX2 mux_inst_0 (
    .O(bram_qout[0]),
    .I0(sdpb_inst_0_DO_o[0]),
    .I1(sdpb_inst_1_DO_o[0]),
    .S0(dff_q_0) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_bram */
module vga_controller (
  LCD_CLOCK_d,
  sys_clock,
  frame_bram_din,
  rst_bram_start_Z,
  frame_bram_addr_Z,
  rst_bram_complete_Z,
  lcd_r_1_3,
  sig_vsync_5,
  sig_hsync_10,
  LCD_DEN_d,
  bram_qout
)
;
input LCD_CLOCK_d;
input sys_clock;
input frame_bram_din;
input rst_bram_start_Z;
input [14:0] frame_bram_addr_Z;
output rst_bram_complete_Z;
output lcd_r_1_3;
output sig_vsync_5;
output sig_hsync_10;
output LCD_DEN_d;
output [0:0] bram_qout;
wire bram_wr_clk_en;
wire n525_3;
wire n371_5;
wire n68_5;
wire n67_5;
wire n66_5;
wire n65_5;
wire n64_5;
wire n63_5;
wire n62_5;
wire n507_5;
wire n507_6;
wire LCD_DEN_d_5;
wire LCD_DEN_d_6;
wire n525_4;
wire x_Pixel_3_9;
wire n69_6;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire LCD_G_d_1_4;
wire LCD_G_d_1_5;
wire bram_rd_addr_1_6;
wire bram_rd_addr_2_6;
wire sig_hsync_6;
wire sig_hsync_7;
wire sig_vsync_6;
wire sig_vsync_7;
wire n117_17;
wire n117_18;
wire n507_7;
wire LCD_DEN_d_7;
wire n525_5;
wire n525_6;
wire n525_7;
wire LCD_G_d_1_6;
wire LCD_G_d_1_7;
wire LCD_G_d_1_8;
wire LCD_G_d_1_9;
wire sig_hsync_8;
wire sig_vsync_8;
wire LCD_DEN_d_8;
wire LCD_DEN_d_9;
wire n525_8;
wire LCD_G_d_1_10;
wire LCD_G_d_1_11;
wire LCD_G_d_1_12;
wire n117_20;
wire n67_8;
wire n69_8;
wire n320_11;
wire n304_68;
wire n70_8;
wire n507_10;
wire n71_8;
wire rst_data_wren;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_0_COUT;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n237_1;
wire n237_2;
wire n236_1;
wire n236_2;
wire n235_1;
wire n235_2;
wire n234_1;
wire n234_2;
wire n233_1;
wire n233_2;
wire n232_1;
wire n232_2;
wire n231_1;
wire n231_2;
wire n230_1;
wire n230_2;
wire n229_1;
wire n229_0_COUT;
wire n319_1;
wire n319_2;
wire n318_1;
wire n318_2;
wire n317_1;
wire n317_2;
wire n316_1;
wire n316_2;
wire n315_1;
wire n315_2;
wire n314_1;
wire n314_2;
wire n313_1;
wire n313_2;
wire n312_1;
wire n312_2;
wire n311_1;
wire n311_2;
wire n310_1;
wire n310_2;
wire n309_1;
wire n309_2;
wire n308_1;
wire n308_2;
wire n307_1;
wire n307_2;
wire n306_1;
wire n306_0_COUT;
wire y_Pixel_6_4;
wire mult_1032_DOUT_1_1;
wire mult_1032_DOUT_1_2;
wire mult_1032_DOUT_2_1;
wire mult_1032_DOUT_2_2;
wire mult_1032_DOUT_3_1;
wire mult_1032_DOUT_3_2;
wire mult_1032_DOUT_4_1;
wire mult_1032_DOUT_4_2;
wire mult_1032_DOUT_5_1;
wire mult_1032_DOUT_5_2;
wire mult_1032_DOUT_6_1;
wire mult_1032_DOUT_6_2;
wire mult_1032_DOUT_7_1;
wire mult_1032_DOUT_8_3;
wire y_Pixel_7_4;
wire y_Pixel_8_4;
wire y_Pixel_9_4;
wire y_Pixel_10_4;
wire y_Pixel_11_4;
wire y_Pixel_12_4;
wire y_Pixel_13_4;
wire mult_1033_DOUT_8_3;
wire n370_5;
wire n39_6;
wire [14:0] bram_wr_addr;
wire [8:3] x_Pixel;
wire [0:0] bram_din;
wire [14:0] bram_rd_addr;
wire [10:0] x_Count;
wire [14:0] rst_data_addr;
wire [14:0] rst_frame_buffer_count;
wire [9:0] y_Count;
wire [14:3] y_Pixel;
wire VCC;
wire GND;
  LUT3 bram_wr_addr_14_s0 (
    .F(bram_wr_addr[14]),
    .I0(rst_data_addr[14]),
    .I1(frame_bram_addr_Z[14]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_14_s0.INIT=8'hAC;
  LUT3 bram_wr_addr_13_s0 (
    .F(bram_wr_addr[13]),
    .I0(frame_bram_addr_Z[13]),
    .I1(rst_data_addr[13]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_13_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_12_s0 (
    .F(bram_wr_addr[12]),
    .I0(frame_bram_addr_Z[12]),
    .I1(rst_data_addr[12]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_12_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_11_s0 (
    .F(bram_wr_addr[11]),
    .I0(frame_bram_addr_Z[11]),
    .I1(rst_data_addr[11]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_11_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_10_s0 (
    .F(bram_wr_addr[10]),
    .I0(frame_bram_addr_Z[10]),
    .I1(rst_data_addr[10]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_10_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_9_s0 (
    .F(bram_wr_addr[9]),
    .I0(frame_bram_addr_Z[9]),
    .I1(rst_data_addr[9]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_9_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_8_s0 (
    .F(bram_wr_addr[8]),
    .I0(frame_bram_addr_Z[8]),
    .I1(rst_data_addr[8]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_8_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_7_s0 (
    .F(bram_wr_addr[7]),
    .I0(frame_bram_addr_Z[7]),
    .I1(rst_data_addr[7]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_7_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_6_s0 (
    .F(bram_wr_addr[6]),
    .I0(frame_bram_addr_Z[6]),
    .I1(rst_data_addr[6]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_6_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_5_s0 (
    .F(bram_wr_addr[5]),
    .I0(frame_bram_addr_Z[5]),
    .I1(rst_data_addr[5]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_5_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_4_s0 (
    .F(bram_wr_addr[4]),
    .I0(frame_bram_addr_Z[4]),
    .I1(rst_data_addr[4]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_4_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_3_s0 (
    .F(bram_wr_addr[3]),
    .I0(frame_bram_addr_Z[3]),
    .I1(rst_data_addr[3]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_3_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_2_s0 (
    .F(bram_wr_addr[2]),
    .I0(frame_bram_addr_Z[2]),
    .I1(rst_data_addr[2]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_2_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_1_s0 (
    .F(bram_wr_addr[1]),
    .I0(frame_bram_addr_Z[1]),
    .I1(rst_data_addr[1]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_1_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_0_s0 (
    .F(bram_wr_addr[0]),
    .I0(frame_bram_addr_Z[0]),
    .I1(rst_data_addr[0]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_0_s0.INIT=8'hCA;
  LUT2 bram_wr_clk_en_s0 (
    .F(bram_wr_clk_en),
    .I0(rst_data_wren),
    .I1(frame_bram_din) 
);
defparam bram_wr_clk_en_s0.INIT=4'hE;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(rst_frame_buffer_count[13]),
    .I1(n525_4),
    .I2(rst_frame_buffer_count[14]),
    .I3(rst_bram_start_Z) 
);
defparam n525_s0.INIT=16'h1F00;
  LUT3 n371_s2 (
    .F(n371_5),
    .I0(n525_4),
    .I1(rst_frame_buffer_count[13]),
    .I2(rst_frame_buffer_count[14]) 
);
defparam n371_s2.INIT=8'hE0;
  LUT2 x_Pixel_3_s3 (
    .F(x_Pixel[3]),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9) 
);
defparam x_Pixel_3_s3.INIT=4'h6;
  LUT4 x_Pixel_5_s3 (
    .F(x_Pixel[5]),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam x_Pixel_5_s3.INIT=16'h07F8;
  LUT2 bram_din_0_s1 (
    .F(bram_din[0]),
    .I0(rst_data_wren),
    .I1(frame_bram_din) 
);
defparam bram_din_0_s1.INIT=4'h4;
  LUT4 n68_s1 (
    .F(n68_5),
    .I0(y_Pixel[3]),
    .I1(n69_6),
    .I2(y_Pixel[4]),
    .I3(n507_6) 
);
defparam n68_s1.INIT=16'h7800;
  LUT3 n67_s1 (
    .F(n67_5),
    .I0(n67_8),
    .I1(y_Pixel[5]),
    .I2(n507_6) 
);
defparam n67_s1.INIT=8'h60;
  LUT3 n66_s1 (
    .F(n66_5),
    .I0(y_Count[5]),
    .I1(n66_6),
    .I2(n507_6) 
);
defparam n66_s1.INIT=8'h60;
  LUT4 n65_s1 (
    .F(n65_5),
    .I0(y_Count[5]),
    .I1(n66_6),
    .I2(y_Count[6]),
    .I3(n507_6) 
);
defparam n65_s1.INIT=16'h7800;
  LUT3 n64_s1 (
    .F(n64_5),
    .I0(n64_6),
    .I1(y_Count[7]),
    .I2(n507_6) 
);
defparam n64_s1.INIT=8'h60;
  LUT3 n63_s1 (
    .F(n63_5),
    .I0(n63_6),
    .I1(y_Count[8]),
    .I2(n507_6) 
);
defparam n63_s1.INIT=8'h60;
  LUT4 n62_s1 (
    .F(n62_5),
    .I0(n62_6),
    .I1(n66_6),
    .I2(y_Count[9]),
    .I3(n507_6) 
);
defparam n62_s1.INIT=16'h7800;
  LUT4 LCD_G_d_1_s (
    .F(lcd_r_1_3),
    .I0(x_Count[1]),
    .I1(LCD_G_d_1_4),
    .I2(LCD_G_d_1_5),
    .I3(bram_qout[0]) 
);
defparam LCD_G_d_1_s.INIT=16'h008F;
  LUT4 bram_rd_addr_0_s1 (
    .F(bram_rd_addr[0]),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(LCD_DEN_d_5),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_0_s1.INIT=16'h6000;
  LUT4 bram_rd_addr_1_s1 (
    .F(bram_rd_addr[1]),
    .I0(bram_rd_addr_1_6),
    .I1(x_Count[3]),
    .I2(LCD_DEN_d_5),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_1_s1.INIT=16'h9000;
  LUT4 bram_rd_addr_2_s1 (
    .F(bram_rd_addr[2]),
    .I0(bram_rd_addr_2_6),
    .I1(x_Count[4]),
    .I2(LCD_DEN_d_5),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_2_s1.INIT=16'h9000;
  LUT4 sig_vsync_s2 (
    .F(sig_vsync_5),
    .I0(sig_vsync_6),
    .I1(y_Pixel[4]),
    .I2(sig_vsync_7),
    .I3(y_Count[9]) 
);
defparam sig_vsync_s2.INIT=16'h8F10;
  LUT3 x_Pixel_4_s4 (
    .F(x_Pixel[4]),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[6]) 
);
defparam x_Pixel_4_s4.INIT=8'h87;
  LUT2 x_Pixel_6_s4 (
    .F(x_Pixel[6]),
    .I0(x_Count[8]),
    .I1(n117_17) 
);
defparam x_Pixel_6_s4.INIT=4'h9;
  LUT3 x_Pixel_7_s4 (
    .F(x_Pixel[7]),
    .I0(x_Count[8]),
    .I1(n117_17),
    .I2(x_Count[9]) 
);
defparam x_Pixel_7_s4.INIT=8'hE1;
  LUT4 n507_s1 (
    .F(n507_5),
    .I0(y_Pixel[3]),
    .I1(y_Pixel[4]),
    .I2(y_Count[9]),
    .I3(sig_vsync_7) 
);
defparam n507_s1.INIT=16'h8000;
  LUT4 n507_s2 (
    .F(n507_6),
    .I0(x_Count[4]),
    .I1(x_Count[3]),
    .I2(n507_7),
    .I3(sig_hsync_6) 
);
defparam n507_s2.INIT=16'h4000;
  LUT2 LCD_DEN_d_s0 (
    .F(LCD_DEN_d_5),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_7) 
);
defparam LCD_DEN_d_s0.INIT=4'h1;
  LUT4 LCD_DEN_d_s1 (
    .F(LCD_DEN_d_6),
    .I0(n117_17),
    .I1(n117_18),
    .I2(y_Count[9]),
    .I3(n62_6) 
);
defparam LCD_DEN_d_s1.INIT=16'h000B;
  LUT4 n525_s1 (
    .F(n525_4),
    .I0(n525_5),
    .I1(n525_6),
    .I2(rst_frame_buffer_count[9]),
    .I3(n525_7) 
);
defparam n525_s1.INIT=16'hF400;
  LUT4 x_Pixel_3_s4 (
    .F(x_Pixel_3_9),
    .I0(x_Count[2]),
    .I1(x_Count[1]),
    .I2(x_Count[3]),
    .I3(x_Count[4]) 
);
defparam x_Pixel_3_s4.INIT=16'hF800;
  LUT2 n69_s2 (
    .F(n69_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]) 
);
defparam n69_s2.INIT=4'h8;
  LUT4 n66_s2 (
    .F(n66_6),
    .I0(y_Pixel[3]),
    .I1(y_Pixel[4]),
    .I2(y_Pixel[5]),
    .I3(n69_6) 
);
defparam n66_s2.INIT=16'h8000;
  LUT3 n64_s2 (
    .F(n64_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(n66_6) 
);
defparam n64_s2.INIT=8'h80;
  LUT4 n63_s2 (
    .F(n63_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(n66_6) 
);
defparam n63_s2.INIT=16'h8000;
  LUT4 n62_s2 (
    .F(n62_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam n62_s2.INIT=16'h8000;
  LUT4 LCD_G_d_1_s0 (
    .F(LCD_G_d_1_4),
    .I0(LCD_G_d_1_6),
    .I1(LCD_G_d_1_7),
    .I2(x_Count[10]),
    .I3(x_Count[2]) 
);
defparam LCD_G_d_1_s0.INIT=16'h0E00;
  LUT4 LCD_G_d_1_s1 (
    .F(LCD_G_d_1_5),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(LCD_G_d_1_8),
    .I3(LCD_G_d_1_9) 
);
defparam LCD_G_d_1_s1.INIT=16'h00EF;
  LUT2 bram_rd_addr_1_s2 (
    .F(bram_rd_addr_1_6),
    .I0(x_Count[1]),
    .I1(x_Count[2]) 
);
defparam bram_rd_addr_1_s2.INIT=4'h8;
  LUT3 bram_rd_addr_2_s2 (
    .F(bram_rd_addr_2_6),
    .I0(x_Count[2]),
    .I1(x_Count[1]),
    .I2(x_Count[3]) 
);
defparam bram_rd_addr_2_s2.INIT=8'h07;
  LUT4 sig_hsync_s3 (
    .F(sig_hsync_6),
    .I0(x_Count[0]),
    .I1(x_Count[1]),
    .I2(sig_hsync_8),
    .I3(n117_18) 
);
defparam sig_hsync_s3.INIT=16'h1000;
  LUT4 sig_hsync_s4 (
    .F(sig_hsync_7),
    .I0(x_Count[3]),
    .I1(x_Count[4]),
    .I2(x_Count[5]),
    .I3(x_Count[7]) 
);
defparam sig_hsync_s4.INIT=16'h0001;
  LUT4 sig_vsync_s3 (
    .F(sig_vsync_6),
    .I0(y_Pixel[4]),
    .I1(y_Count[0]),
    .I2(y_Count[1]),
    .I3(y_Pixel[3]) 
);
defparam sig_vsync_s3.INIT=16'hF400;
  LUT4 sig_vsync_s4 (
    .F(sig_vsync_7),
    .I0(y_Pixel[5]),
    .I1(y_Count[5]),
    .I2(y_Count[6]),
    .I3(sig_vsync_8) 
);
defparam sig_vsync_s4.INIT=16'h0100;
  LUT4 n117_s11 (
    .F(n117_17),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam n117_s11.INIT=16'hF800;
  LUT2 n117_s12 (
    .F(n117_18),
    .I0(x_Count[8]),
    .I1(x_Count[9]) 
);
defparam n117_s12.INIT=4'h1;
  LUT3 n507_s3 (
    .F(n507_7),
    .I0(x_Count[5]),
    .I1(x_Count[7]),
    .I2(x_Count[10]) 
);
defparam n507_s3.INIT=8'h80;
  LUT4 LCD_DEN_d_s2 (
    .F(LCD_DEN_d_7),
    .I0(LCD_DEN_d_8),
    .I1(x_Count[4]),
    .I2(x_Count[5]),
    .I3(LCD_DEN_d_9) 
);
defparam LCD_DEN_d_s2.INIT=16'hF400;
  LUT4 n525_s2 (
    .F(n525_5),
    .I0(n525_8),
    .I1(rst_frame_buffer_count[5]),
    .I2(rst_frame_buffer_count[0]),
    .I3(rst_frame_buffer_count[6]) 
);
defparam n525_s2.INIT=16'h007F;
  LUT2 n525_s3 (
    .F(n525_6),
    .I0(rst_frame_buffer_count[8]),
    .I1(rst_frame_buffer_count[7]) 
);
defparam n525_s3.INIT=4'h8;
  LUT3 n525_s4 (
    .F(n525_7),
    .I0(rst_frame_buffer_count[12]),
    .I1(rst_frame_buffer_count[11]),
    .I2(rst_frame_buffer_count[10]) 
);
defparam n525_s4.INIT=8'h80;
  LUT4 LCD_G_d_1_s2 (
    .F(LCD_G_d_1_6),
    .I0(x_Count[8]),
    .I1(x_Count[6]),
    .I2(x_Count[9]),
    .I3(sig_hsync_7) 
);
defparam LCD_G_d_1_s2.INIT=16'h4000;
  LUT4 LCD_G_d_1_s3 (
    .F(LCD_G_d_1_7),
    .I0(LCD_G_d_1_10),
    .I1(x_Count[7]),
    .I2(x_Count[3]),
    .I3(x_Count[8]) 
);
defparam LCD_G_d_1_s3.INIT=16'h1000;
  LUT3 LCD_G_d_1_s4 (
    .F(LCD_G_d_1_8),
    .I0(x_Count[10]),
    .I1(x_Pixel_3_9),
    .I2(LCD_DEN_d_9) 
);
defparam LCD_G_d_1_s4.INIT=8'h40;
  LUT4 LCD_G_d_1_s5 (
    .F(LCD_G_d_1_9),
    .I0(y_Count[1]),
    .I1(LCD_G_d_1_11),
    .I2(y_Count[5]),
    .I3(LCD_G_d_1_12) 
);
defparam LCD_G_d_1_s5.INIT=16'h4000;
  LUT2 sig_hsync_s5 (
    .F(sig_hsync_8),
    .I0(x_Count[2]),
    .I1(x_Count[6]) 
);
defparam sig_hsync_s5.INIT=4'h1;
  LUT2 sig_vsync_s5 (
    .F(sig_vsync_8),
    .I0(y_Count[7]),
    .I1(y_Count[8]) 
);
defparam sig_vsync_s5.INIT=4'h1;
  LUT4 LCD_DEN_d_s3 (
    .F(LCD_DEN_d_8),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(x_Count[0]),
    .I3(x_Count[3]) 
);
defparam LCD_DEN_d_s3.INIT=16'h007F;
  LUT4 LCD_DEN_d_s4 (
    .F(LCD_DEN_d_9),
    .I0(x_Count[6]),
    .I1(x_Count[7]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam LCD_DEN_d_s4.INIT=16'h8000;
  LUT4 n525_s5 (
    .F(n525_8),
    .I0(rst_frame_buffer_count[4]),
    .I1(rst_frame_buffer_count[3]),
    .I2(rst_frame_buffer_count[2]),
    .I3(rst_frame_buffer_count[1]) 
);
defparam n525_s5.INIT=16'h8000;
  LUT4 LCD_G_d_1_s6 (
    .F(LCD_G_d_1_10),
    .I0(x_Count[4]),
    .I1(x_Count[5]),
    .I2(x_Count[6]),
    .I3(x_Count[9]) 
);
defparam LCD_G_d_1_s6.INIT=16'hFE7F;
  LUT3 LCD_G_d_1_s7 (
    .F(LCD_G_d_1_11),
    .I0(y_Count[9]),
    .I1(y_Pixel[3]),
    .I2(y_Count[6]) 
);
defparam LCD_G_d_1_s7.INIT=8'h14;
  LUT4 LCD_G_d_1_s8 (
    .F(LCD_G_d_1_12),
    .I0(y_Pixel[4]),
    .I1(y_Pixel[5]),
    .I2(y_Count[8]),
    .I3(y_Count[7]) 
);
defparam LCD_G_d_1_s8.INIT=16'h1428;
  LUT4 x_Pixel_8_s5 (
    .F(x_Pixel[8]),
    .I0(n117_17),
    .I1(x_Count[8]),
    .I2(x_Count[9]),
    .I3(x_Count[10]) 
);
defparam x_Pixel_8_s5.INIT=16'hFE01;
  LUT4 n117_s13 (
    .F(n117_20),
    .I0(x_Count[10]),
    .I1(n117_17),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam n117_s13.INIT=16'h0001;
  LUT4 n67_s3 (
    .F(n67_8),
    .I0(y_Pixel[3]),
    .I1(y_Pixel[4]),
    .I2(y_Count[0]),
    .I3(y_Count[1]) 
);
defparam n67_s3.INIT=16'h8000;
  LUT4 n69_s3 (
    .F(n69_8),
    .I0(y_Pixel[3]),
    .I1(y_Count[0]),
    .I2(y_Count[1]),
    .I3(n507_6) 
);
defparam n69_s3.INIT=16'h6A00;
  LUT4 sig_hsync_s6 (
    .F(sig_hsync_10),
    .I0(sig_hsync_6),
    .I1(sig_hsync_7),
    .I2(x_Count[10]),
    .I3(LCD_DEN_d_7) 
);
defparam sig_hsync_s6.INIT=16'hFFF8;
  LUT4 bram_rd_addr_14_s2 (
    .F(bram_rd_addr[14]),
    .I0(n229_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_14_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_13_s2 (
    .F(bram_rd_addr[13]),
    .I0(n230_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_13_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_12_s2 (
    .F(bram_rd_addr[12]),
    .I0(n231_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_12_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_11_s2 (
    .F(bram_rd_addr[11]),
    .I0(n232_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_11_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_10_s2 (
    .F(bram_rd_addr[10]),
    .I0(n233_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_10_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_9_s2 (
    .F(bram_rd_addr[9]),
    .I0(n234_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_9_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_8_s2 (
    .F(bram_rd_addr[8]),
    .I0(n235_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_8_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_7_s2 (
    .F(bram_rd_addr[7]),
    .I0(n236_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_7_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_6_s2 (
    .F(bram_rd_addr[6]),
    .I0(n237_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_6_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_5_s2 (
    .F(bram_rd_addr[5]),
    .I0(n238_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_5_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_4_s2 (
    .F(bram_rd_addr[4]),
    .I0(n239_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_4_s2.INIT=16'h0200;
  LUT4 bram_rd_addr_3_s2 (
    .F(bram_rd_addr[3]),
    .I0(n240_1),
    .I1(x_Count[10]),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_6) 
);
defparam bram_rd_addr_3_s2.INIT=16'h0200;
  LUT3 LCD_DEN_d_s5 (
    .F(LCD_DEN_d),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_7),
    .I2(LCD_DEN_d_6) 
);
defparam LCD_DEN_d_s5.INIT=8'h10;
  LUT4 n320_s3 (
    .F(n320_11),
    .I0(rst_frame_buffer_count[0]),
    .I1(n525_4),
    .I2(rst_frame_buffer_count[13]),
    .I3(rst_frame_buffer_count[14]) 
);
defparam n320_s3.INIT=16'hA955;
  LUT3 n304_s47 (
    .F(n304_68),
    .I0(n525_4),
    .I1(rst_frame_buffer_count[13]),
    .I2(rst_frame_buffer_count[14]) 
);
defparam n304_s47.INIT=8'h1F;
  LUT3 n70_s3 (
    .F(n70_8),
    .I0(y_Count[1]),
    .I1(y_Count[0]),
    .I2(n507_6) 
);
defparam n70_s3.INIT=8'h6A;
  LUT4 n507_s4 (
    .F(n507_10),
    .I0(y_Count[1]),
    .I1(y_Count[0]),
    .I2(n507_6),
    .I3(n507_5) 
);
defparam n507_s4.INIT=16'hF4F0;
  LUT4 n71_s3 (
    .F(n71_8),
    .I0(y_Count[1]),
    .I1(y_Count[0]),
    .I2(n507_6),
    .I3(n507_5) 
);
defparam n71_s3.INIT=16'h383C;
  DFFR x_Count_9_s0 (
    .Q(x_Count[9]),
    .D(n30_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_9_s0.INIT=1'b0;
  DFFR x_Count_8_s0 (
    .Q(x_Count[8]),
    .D(n31_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_8_s0.INIT=1'b0;
  DFFR x_Count_7_s0 (
    .Q(x_Count[7]),
    .D(n32_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_7_s0.INIT=1'b0;
  DFFR x_Count_6_s0 (
    .Q(x_Count[6]),
    .D(n33_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_6_s0.INIT=1'b0;
  DFFR x_Count_5_s0 (
    .Q(x_Count[5]),
    .D(n34_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_5_s0.INIT=1'b0;
  DFFR x_Count_4_s0 (
    .Q(x_Count[4]),
    .D(n35_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_4_s0.INIT=1'b0;
  DFFR x_Count_3_s0 (
    .Q(x_Count[3]),
    .D(n36_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_3_s0.INIT=1'b0;
  DFFR x_Count_2_s0 (
    .Q(x_Count[2]),
    .D(n37_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_2_s0.INIT=1'b0;
  DFFR x_Count_1_s0 (
    .Q(x_Count[1]),
    .D(n38_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_1_s0.INIT=1'b0;
  DFFR x_Count_0_s0 (
    .Q(x_Count[0]),
    .D(n39_6),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_0_s0.INIT=1'b0;
  DFFE rst_data_addr_14_s0 (
    .Q(rst_data_addr[14]),
    .D(rst_frame_buffer_count[14]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_14_s0.INIT=1'b0;
  DFFE rst_data_addr_13_s0 (
    .Q(rst_data_addr[13]),
    .D(rst_frame_buffer_count[13]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_13_s0.INIT=1'b0;
  DFFE rst_data_addr_12_s0 (
    .Q(rst_data_addr[12]),
    .D(rst_frame_buffer_count[12]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_12_s0.INIT=1'b0;
  DFFE rst_data_addr_11_s0 (
    .Q(rst_data_addr[11]),
    .D(rst_frame_buffer_count[11]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_11_s0.INIT=1'b0;
  DFFE rst_data_addr_10_s0 (
    .Q(rst_data_addr[10]),
    .D(rst_frame_buffer_count[10]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_10_s0.INIT=1'b0;
  DFFE rst_data_addr_9_s0 (
    .Q(rst_data_addr[9]),
    .D(rst_frame_buffer_count[9]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_9_s0.INIT=1'b0;
  DFFE rst_data_addr_8_s0 (
    .Q(rst_data_addr[8]),
    .D(rst_frame_buffer_count[8]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_8_s0.INIT=1'b0;
  DFFE rst_data_addr_7_s0 (
    .Q(rst_data_addr[7]),
    .D(rst_frame_buffer_count[7]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_7_s0.INIT=1'b0;
  DFFE rst_data_addr_6_s0 (
    .Q(rst_data_addr[6]),
    .D(rst_frame_buffer_count[6]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_6_s0.INIT=1'b0;
  DFFE rst_data_addr_5_s0 (
    .Q(rst_data_addr[5]),
    .D(rst_frame_buffer_count[5]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_5_s0.INIT=1'b0;
  DFFE rst_data_addr_4_s0 (
    .Q(rst_data_addr[4]),
    .D(rst_frame_buffer_count[4]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_4_s0.INIT=1'b0;
  DFFE rst_data_addr_3_s0 (
    .Q(rst_data_addr[3]),
    .D(rst_frame_buffer_count[3]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_3_s0.INIT=1'b0;
  DFFE rst_data_addr_2_s0 (
    .Q(rst_data_addr[2]),
    .D(rst_frame_buffer_count[2]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_2_s0.INIT=1'b0;
  DFFE rst_data_addr_1_s0 (
    .Q(rst_data_addr[1]),
    .D(rst_frame_buffer_count[1]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_1_s0.INIT=1'b0;
  DFFE rst_data_addr_0_s0 (
    .Q(rst_data_addr[0]),
    .D(rst_frame_buffer_count[0]),
    .CLK(sys_clock),
    .CE(n525_3) 
);
defparam rst_data_addr_0_s0.INIT=1'b0;
  DFFR rst_data_wren_s0 (
    .Q(rst_data_wren),
    .D(n304_68),
    .CLK(sys_clock),
    .RESET(n370_5) 
);
defparam rst_data_wren_s0.INIT=1'b0;
  DFFR rst_bram_complete_s0 (
    .Q(rst_bram_complete_Z),
    .D(n371_5),
    .CLK(sys_clock),
    .RESET(n370_5) 
);
  DFFRE rst_frame_buffer_count_14_s0 (
    .Q(rst_frame_buffer_count[14]),
    .D(n306_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_14_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_13_s0 (
    .Q(rst_frame_buffer_count[13]),
    .D(n307_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_13_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_12_s0 (
    .Q(rst_frame_buffer_count[12]),
    .D(n308_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_12_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_11_s0 (
    .Q(rst_frame_buffer_count[11]),
    .D(n309_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_11_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_10_s0 (
    .Q(rst_frame_buffer_count[10]),
    .D(n310_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_10_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_9_s0 (
    .Q(rst_frame_buffer_count[9]),
    .D(n311_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_9_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_8_s0 (
    .Q(rst_frame_buffer_count[8]),
    .D(n312_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_8_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_7_s0 (
    .Q(rst_frame_buffer_count[7]),
    .D(n313_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_7_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_6_s0 (
    .Q(rst_frame_buffer_count[6]),
    .D(n314_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_6_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_5_s0 (
    .Q(rst_frame_buffer_count[5]),
    .D(n315_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_5_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_4_s0 (
    .Q(rst_frame_buffer_count[4]),
    .D(n316_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_4_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_3_s0 (
    .Q(rst_frame_buffer_count[3]),
    .D(n317_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_3_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_2_s0 (
    .Q(rst_frame_buffer_count[2]),
    .D(n318_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_2_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_1_s0 (
    .Q(rst_frame_buffer_count[1]),
    .D(n319_1),
    .CLK(sys_clock),
    .CE(n304_68),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_1_s0.INIT=1'b0;
  DFFR x_Count_10_s0 (
    .Q(x_Count[10]),
    .D(n29_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n507_10) 
);
defparam x_Count_10_s0.INIT=1'b0;
  DFFE y_Count_9_s1 (
    .Q(y_Count[9]),
    .D(n62_5),
    .CLK(LCD_CLOCK_d),
    .CE(n507_10) 
);
defparam y_Count_9_s1.INIT=1'b0;
  DFFE y_Count_8_s1 (
    .Q(y_Count[8]),
    .D(n63_5),
    .CLK(LCD_CLOCK_d),
    .CE(n507_10) 
);
defparam y_Count_8_s1.INIT=1'b0;
  DFFE y_Count_7_s1 (
    .Q(y_Count[7]),
    .D(n64_5),
    .CLK(LCD_CLOCK_d),
    .CE(n507_10) 
);
defparam y_Count_7_s1.INIT=1'b0;
  DFFE y_Count_6_s1 (
    .Q(y_Count[6]),
    .D(n65_5),
    .CLK(LCD_CLOCK_d),
    .CE(n507_10) 
);
defparam y_Count_6_s1.INIT=1'b0;
  DFFE y_Count_5_s1 (
    .Q(y_Count[5]),
    .D(n66_5),
    .CLK(LCD_CLOCK_d),
    .CE(n507_10) 
);
defparam y_Count_5_s1.INIT=1'b0;
  DFFE y_Count_4_s1 (
    .Q(y_Pixel[5]),
    .D(n67_5),
    .CLK(LCD_CLOCK_d),
    .CE(n507_10) 
);
defparam y_Count_4_s1.INIT=1'b0;
  DFFE y_Count_3_s1 (
    .Q(y_Pixel[4]),
    .D(n68_5),
    .CLK(LCD_CLOCK_d),
    .CE(n507_10) 
);
defparam y_Count_3_s1.INIT=1'b0;
  DFFE y_Count_2_s1 (
    .Q(y_Pixel[3]),
    .D(n69_8),
    .CLK(LCD_CLOCK_d),
    .CE(n507_10) 
);
defparam y_Count_2_s1.INIT=1'b0;
  DFFR rst_frame_buffer_count_0_s1 (
    .Q(rst_frame_buffer_count[0]),
    .D(n320_11),
    .CLK(sys_clock),
    .RESET(n370_5) 
);
defparam rst_frame_buffer_count_0_s1.INIT=1'b0;
  DFF y_Count_1_s3 (
    .Q(y_Count[1]),
    .D(n70_8),
    .CLK(LCD_CLOCK_d) 
);
defparam y_Count_1_s3.INIT=1'b0;
  DFF y_Count_0_s3 (
    .Q(y_Count[0]),
    .D(n71_8),
    .CLK(LCD_CLOCK_d) 
);
defparam y_Count_0_s3.INIT=1'b0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(x_Count[1]),
    .I1(x_Count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(x_Count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(x_Count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(x_Count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(x_Count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(x_Count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(x_Count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(x_Count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(x_Count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_0_COUT),
    .I0(x_Count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(x_Pixel[3]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(x_Pixel[4]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(x_Pixel[5]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n237_s (
    .SUM(n237_1),
    .COUT(n237_2),
    .I0(x_Pixel[6]),
    .I1(y_Pixel[6]),
    .I3(GND),
    .CIN(n238_2) 
);
defparam n237_s.ALU_MODE=0;
  ALU n236_s (
    .SUM(n236_1),
    .COUT(n236_2),
    .I0(x_Pixel[7]),
    .I1(y_Pixel[7]),
    .I3(GND),
    .CIN(n237_2) 
);
defparam n236_s.ALU_MODE=0;
  ALU n235_s (
    .SUM(n235_1),
    .COUT(n235_2),
    .I0(x_Pixel[8]),
    .I1(y_Pixel[8]),
    .I3(GND),
    .CIN(n236_2) 
);
defparam n235_s.ALU_MODE=0;
  ALU n234_s (
    .SUM(n234_1),
    .COUT(n234_2),
    .I0(n117_20),
    .I1(y_Pixel[9]),
    .I3(GND),
    .CIN(n235_2) 
);
defparam n234_s.ALU_MODE=0;
  ALU n233_s (
    .SUM(n233_1),
    .COUT(n233_2),
    .I0(GND),
    .I1(y_Pixel[10]),
    .I3(GND),
    .CIN(n234_2) 
);
defparam n233_s.ALU_MODE=0;
  ALU n232_s (
    .SUM(n232_1),
    .COUT(n232_2),
    .I0(GND),
    .I1(y_Pixel[11]),
    .I3(GND),
    .CIN(n233_2) 
);
defparam n232_s.ALU_MODE=0;
  ALU n231_s (
    .SUM(n231_1),
    .COUT(n231_2),
    .I0(GND),
    .I1(y_Pixel[12]),
    .I3(GND),
    .CIN(n232_2) 
);
defparam n231_s.ALU_MODE=0;
  ALU n230_s (
    .SUM(n230_1),
    .COUT(n230_2),
    .I0(GND),
    .I1(y_Pixel[13]),
    .I3(GND),
    .CIN(n231_2) 
);
defparam n230_s.ALU_MODE=0;
  ALU n229_s (
    .SUM(n229_1),
    .COUT(n229_0_COUT),
    .I0(GND),
    .I1(y_Pixel[14]),
    .I3(GND),
    .CIN(n230_2) 
);
defparam n229_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_1),
    .COUT(n319_2),
    .I0(rst_frame_buffer_count[1]),
    .I1(rst_frame_buffer_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_1),
    .COUT(n318_2),
    .I0(rst_frame_buffer_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_2) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_1),
    .COUT(n317_2),
    .I0(rst_frame_buffer_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n318_2) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_1),
    .COUT(n316_2),
    .I0(rst_frame_buffer_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n317_2) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_1),
    .COUT(n315_2),
    .I0(rst_frame_buffer_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n316_2) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_1),
    .COUT(n314_2),
    .I0(rst_frame_buffer_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_2) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_1),
    .COUT(n313_2),
    .I0(rst_frame_buffer_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_2) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_1),
    .COUT(n312_2),
    .I0(rst_frame_buffer_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_2) 
);
defparam n312_s.ALU_MODE=0;
  ALU n311_s (
    .SUM(n311_1),
    .COUT(n311_2),
    .I0(rst_frame_buffer_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n312_2) 
);
defparam n311_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_1),
    .COUT(n310_2),
    .I0(rst_frame_buffer_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n311_2) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_1),
    .COUT(n309_2),
    .I0(rst_frame_buffer_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n310_2) 
);
defparam n309_s.ALU_MODE=0;
  ALU n308_s (
    .SUM(n308_1),
    .COUT(n308_2),
    .I0(rst_frame_buffer_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n309_2) 
);
defparam n308_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_1),
    .COUT(n307_2),
    .I0(rst_frame_buffer_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n308_2) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_1),
    .COUT(n306_0_COUT),
    .I0(rst_frame_buffer_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n307_2) 
);
defparam n306_s.ALU_MODE=0;
  ALU y_Pixel_6_s (
    .SUM(y_Pixel[6]),
    .COUT(y_Pixel_6_4),
    .I0(y_Count[5]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_1_s (
    .SUM(mult_1032_DOUT_1_1),
    .COUT(mult_1032_DOUT_1_2),
    .I0(y_Count[6]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_6_4) 
);
defparam mult_1032_DOUT_1_s.ALU_MODE=0;
  ALU mult_1032_DOUT_2_s (
    .SUM(mult_1032_DOUT_2_1),
    .COUT(mult_1032_DOUT_2_2),
    .I0(y_Count[7]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_1_2) 
);
defparam mult_1032_DOUT_2_s.ALU_MODE=0;
  ALU mult_1032_DOUT_3_s (
    .SUM(mult_1032_DOUT_3_1),
    .COUT(mult_1032_DOUT_3_2),
    .I0(y_Count[8]),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_2_2) 
);
defparam mult_1032_DOUT_3_s.ALU_MODE=0;
  ALU mult_1032_DOUT_4_s (
    .SUM(mult_1032_DOUT_4_1),
    .COUT(mult_1032_DOUT_4_2),
    .I0(y_Count[9]),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(mult_1032_DOUT_3_2) 
);
defparam mult_1032_DOUT_4_s.ALU_MODE=0;
  ALU mult_1032_DOUT_5_s (
    .SUM(mult_1032_DOUT_5_1),
    .COUT(mult_1032_DOUT_5_2),
    .I0(GND),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(mult_1032_DOUT_4_2) 
);
defparam mult_1032_DOUT_5_s.ALU_MODE=0;
  ALU mult_1032_DOUT_6_s (
    .SUM(mult_1032_DOUT_6_1),
    .COUT(mult_1032_DOUT_6_2),
    .I0(GND),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(mult_1032_DOUT_5_2) 
);
defparam mult_1032_DOUT_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_7_s (
    .SUM(mult_1032_DOUT_7_1),
    .COUT(mult_1032_DOUT_8_3),
    .I0(GND),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(mult_1032_DOUT_6_2) 
);
defparam mult_1032_DOUT_7_s.ALU_MODE=0;
  ALU y_Pixel_7_s (
    .SUM(y_Pixel[7]),
    .COUT(y_Pixel_7_4),
    .I0(mult_1032_DOUT_1_1),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_7_s.ALU_MODE=0;
  ALU y_Pixel_8_s (
    .SUM(y_Pixel[8]),
    .COUT(y_Pixel_8_4),
    .I0(mult_1032_DOUT_2_1),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_7_4) 
);
defparam y_Pixel_8_s.ALU_MODE=0;
  ALU y_Pixel_9_s (
    .SUM(y_Pixel[9]),
    .COUT(y_Pixel_9_4),
    .I0(mult_1032_DOUT_3_1),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(y_Pixel_8_4) 
);
defparam y_Pixel_9_s.ALU_MODE=0;
  ALU y_Pixel_10_s (
    .SUM(y_Pixel[10]),
    .COUT(y_Pixel_10_4),
    .I0(mult_1032_DOUT_4_1),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(y_Pixel_9_4) 
);
defparam y_Pixel_10_s.ALU_MODE=0;
  ALU y_Pixel_11_s (
    .SUM(y_Pixel[11]),
    .COUT(y_Pixel_11_4),
    .I0(mult_1032_DOUT_5_1),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(y_Pixel_10_4) 
);
defparam y_Pixel_11_s.ALU_MODE=0;
  ALU y_Pixel_12_s (
    .SUM(y_Pixel[12]),
    .COUT(y_Pixel_12_4),
    .I0(mult_1032_DOUT_6_1),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(y_Pixel_11_4) 
);
defparam y_Pixel_12_s.ALU_MODE=0;
  ALU y_Pixel_13_s (
    .SUM(y_Pixel[13]),
    .COUT(y_Pixel_13_4),
    .I0(mult_1032_DOUT_7_1),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(y_Pixel_12_4) 
);
defparam y_Pixel_13_s.ALU_MODE=0;
  ALU y_Pixel_14_s (
    .SUM(y_Pixel[14]),
    .COUT(mult_1033_DOUT_8_3),
    .I0(mult_1032_DOUT_8_3),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(y_Pixel_13_4) 
);
defparam y_Pixel_14_s.ALU_MODE=0;
  INV n370_s2 (
    .O(n370_5),
    .I(rst_bram_start_Z) 
);
  INV n39_s2 (
    .O(n39_6),
    .I(x_Count[0]) 
);
  dual_bram dual_port_ram (
    .sys_clock(sys_clock),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .bram_wr_clk_en(bram_wr_clk_en),
    .LCD_DEN_d(LCD_DEN_d),
    .n229_1(n229_1),
    .bram_din(bram_din[0]),
    .bram_wr_addr(bram_wr_addr[14:0]),
    .bram_rd_addr(bram_rd_addr[14:0]),
    .bram_qout(bram_qout[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vga_controller */
module dual_adc_bram (
  sys_clock,
  adc_bram_wr_clk_en,
  adc_data_wren_Z,
  adc_bram_din,
  adc_bram_wr_addr,
  adc_data_addr_Z,
  adc_data_out
)
;
input sys_clock;
input adc_bram_wr_clk_en;
input adc_data_wren_Z;
input [6:0] adc_bram_din;
input [7:0] adc_bram_wr_addr;
input [7:0] adc_data_addr_Z;
output [6:0] adc_data_out;
wire [31:7] DO;
wire VCC;
wire GND;
  SDPB sdpb_inst_0 (
    .DO({DO[31:7],adc_data_out[6:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adc_bram_din[6:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,adc_bram_wr_addr[7:0],GND,GND,GND}),
    .ADB({GND,GND,GND,adc_data_addr_Z[7:0],GND,GND,GND}),
    .CLKA(sys_clock),
    .CLKB(sys_clock),
    .CEA(adc_bram_wr_clk_en),
    .CEB(adc_data_wren_Z),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=8;
defparam sdpb_inst_0.BIT_WIDTH_1=8;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_adc_bram */
module adc_controller (
  sys_clock,
  finished_drawing_Z,
  adc_interrupt_Z,
  rst_bram_complete_Z,
  adc_data_wren_Z,
  ADC_DATA_d,
  adc_data_addr_Z,
  rst_bram_start_Z,
  start_drawing_Z,
  ADC_RD_d,
  adc_data_out
)
;
input sys_clock;
input finished_drawing_Z;
input adc_interrupt_Z;
input rst_bram_complete_Z;
input adc_data_wren_Z;
input [7:0] ADC_DATA_d;
input [7:0] adc_data_addr_Z;
output rst_bram_start_Z;
output start_drawing_Z;
output ADC_RD_d;
output [6:0] adc_data_out;
wire n165_19;
wire n130_4;
wire adc_state_2_9;
wire n193_10;
wire n175_10;
wire n174_10;
wire n173_10;
wire n172_10;
wire n171_10;
wire n170_10;
wire n169_12;
wire n166_34;
wire n167_30;
wire n168_30;
wire n176_10;
wire n130_5;
wire disp_state_1_9;
wire adc_state_2_10;
wire n176_11;
wire n130_6;
wire n130_7;
wire n130_8;
wire n130_9;
wire n130_10;
wire n130_11;
wire n130_12;
wire n130_13;
wire n166_36;
wire n79_6;
wire n176_13;
wire n62_8;
wire n185_10;
wire n302_19;
wire n303_19;
wire adc_bram_wr_clk_en;
wire start_disp_draw;
wire finished_disp_draw;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_2;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_0_COUT;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_2;
wire n103_1;
wire n103_2;
wire n102_1;
wire n102_2;
wire n101_1;
wire n101_2;
wire n100_1;
wire n100_2;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_0_COUT;
wire n391_DOUT_0_1_SUM;
wire n391_DOUT_0_4;
wire n391_DOUT_1_5;
wire n391_DOUT_1_4;
wire n391_DOUT_2_5;
wire n391_DOUT_2_4;
wire n391_DOUT_3_5;
wire n391_DOUT_3_4;
wire n391_DOUT_4_5;
wire n391_DOUT_4_4;
wire n391_DOUT_5_5;
wire n391_DOUT_5_4;
wire n391_DOUT_6_5;
wire n391_DOUT_6_4;
wire n391_DOUT_7_4;
wire n391_DOUT_8_4;
wire n392_DOUT_0_1_SUM;
wire n392_DOUT_0_4;
wire n392_DOUT_1_5;
wire n392_DOUT_1_4;
wire n392_DOUT_2_5;
wire n392_DOUT_2_4;
wire n392_DOUT_3_5;
wire n392_DOUT_3_4;
wire n392_DOUT_4_5;
wire n392_DOUT_4_4;
wire n392_DOUT_5_5;
wire n392_DOUT_5_4;
wire n392_DOUT_6_5;
wire n392_DOUT_6_4;
wire n392_DOUT_7_4;
wire n392_DOUT_8_4;
wire n393_DOUT_0_1_SUM;
wire n393_DOUT_0_4;
wire n393_DOUT_1_1_SUM;
wire n393_DOUT_1_4;
wire n45_6;
wire n45_5;
wire n44_6;
wire n44_5;
wire n43_6;
wire n43_5;
wire n42_6;
wire n42_5;
wire n41_6;
wire n41_5;
wire n40_5;
wire n39_9;
wire n31_6;
wire n32_6;
wire n33_6;
wire n34_6;
wire n35_6;
wire n36_6;
wire n37_6;
wire n169_13;
wire n304_8;
wire n304_9;
wire n305_8;
wire n305_9;
wire n129_6;
wire [6:0] adc_bram_din;
wire [7:0] adc_bram_wr_addr;
wire [7:0] adc_mem_addr_count;
wire [31:0] waiting_state_count;
wire [2:0] adc_state;
wire [1:0] disp_state;
wire VCC;
wire GND;
  LUT4 n165_s11 (
    .F(n165_19),
    .I0(adc_interrupt_Z),
    .I1(adc_state[1]),
    .I2(adc_state[0]),
    .I3(adc_state[2]) 
);
defparam n165_s11.INIT=16'h03DC;
  LUT2 n130_s1 (
    .F(n130_4),
    .I0(adc_state[2]),
    .I1(n130_5) 
);
defparam n130_s1.INIT=4'h8;
  LUT4 adc_state_2_s4 (
    .F(adc_state_2_9),
    .I0(n130_5),
    .I1(adc_state[0]),
    .I2(adc_state_2_10),
    .I3(adc_state[2]) 
);
defparam adc_state_2_s4.INIT=16'hEFF3;
  LUT2 n193_s5 (
    .F(n193_10),
    .I0(finished_disp_draw),
    .I1(adc_state[0]) 
);
defparam n193_s5.INIT=4'h4;
  LUT2 n175_s5 (
    .F(n175_10),
    .I0(n45_6),
    .I1(n166_36) 
);
defparam n175_s5.INIT=4'h8;
  LUT2 n174_s5 (
    .F(n174_10),
    .I0(n44_6),
    .I1(n166_36) 
);
defparam n174_s5.INIT=4'h8;
  LUT2 n173_s5 (
    .F(n173_10),
    .I0(n43_6),
    .I1(n166_36) 
);
defparam n173_s5.INIT=4'h8;
  LUT2 n172_s5 (
    .F(n172_10),
    .I0(n42_6),
    .I1(n166_36) 
);
defparam n172_s5.INIT=4'h8;
  LUT2 n171_s5 (
    .F(n171_10),
    .I0(n41_6),
    .I1(n166_36) 
);
defparam n171_s5.INIT=4'h8;
  LUT2 n170_s5 (
    .F(n170_10),
    .I0(n40_5),
    .I1(n166_36) 
);
defparam n170_s5.INIT=4'h8;
  LUT2 n169_s6 (
    .F(n169_12),
    .I0(n39_9),
    .I1(n166_36) 
);
defparam n169_s6.INIT=4'h8;
  LUT2 n166_s23 (
    .F(n166_34),
    .I0(adc_state[2]),
    .I1(n176_13) 
);
defparam n166_s23.INIT=4'h4;
  LUT4 n167_s21 (
    .F(n167_30),
    .I0(n176_10),
    .I1(adc_state[2]),
    .I2(adc_state[0]),
    .I3(adc_state[1]) 
);
defparam n167_s21.INIT=16'h0230;
  LUT4 n168_s21 (
    .F(n168_30),
    .I0(n176_10),
    .I1(adc_state[1]),
    .I2(adc_state[2]),
    .I3(adc_state[0]) 
);
defparam n168_s21.INIT=16'h000B;
  LUT3 n176_s6 (
    .F(n176_10),
    .I0(n176_11),
    .I1(adc_mem_addr_count[7]),
    .I2(adc_mem_addr_count[6]) 
);
defparam n176_s6.INIT=8'h40;
  LUT4 n130_s2 (
    .F(n130_5),
    .I0(n130_6),
    .I1(n130_7),
    .I2(n130_8),
    .I3(waiting_state_count[31]) 
);
defparam n130_s2.INIT=16'h004F;
  LUT3 disp_state_1_s4 (
    .F(disp_state_1_9),
    .I0(start_disp_draw),
    .I1(rst_bram_complete_Z),
    .I2(disp_state[0]) 
);
defparam disp_state_1_s4.INIT=8'h35;
  LUT4 adc_state_2_s5 (
    .F(adc_state_2_10),
    .I0(adc_interrupt_Z),
    .I1(finished_disp_draw),
    .I2(adc_state[2]),
    .I3(adc_state[1]) 
);
defparam adc_state_2_s5.INIT=16'h0CF5;
  LUT3 n176_s7 (
    .F(n176_11),
    .I0(adc_mem_addr_count[5]),
    .I1(adc_mem_addr_count[4]),
    .I2(adc_mem_addr_count[3]) 
);
defparam n176_s7.INIT=8'h01;
  LUT4 n130_s3 (
    .F(n130_6),
    .I0(n130_9),
    .I1(waiting_state_count[10]),
    .I2(waiting_state_count[11]),
    .I3(n130_10) 
);
defparam n130_s3.INIT=16'hBF00;
  LUT2 n130_s4 (
    .F(n130_7),
    .I0(waiting_state_count[17]),
    .I1(waiting_state_count[16]) 
);
defparam n130_s4.INIT=4'h8;
  LUT4 n130_s5 (
    .F(n130_8),
    .I0(waiting_state_count[30]),
    .I1(n130_11),
    .I2(n130_12),
    .I3(n130_13) 
);
defparam n130_s5.INIT=16'h4000;
  LUT4 n130_s6 (
    .F(n130_9),
    .I0(waiting_state_count[7]),
    .I1(waiting_state_count[6]),
    .I2(waiting_state_count[8]),
    .I3(waiting_state_count[9]) 
);
defparam n130_s6.INIT=16'h001F;
  LUT4 n130_s7 (
    .F(n130_10),
    .I0(waiting_state_count[15]),
    .I1(waiting_state_count[14]),
    .I2(waiting_state_count[13]),
    .I3(waiting_state_count[12]) 
);
defparam n130_s7.INIT=16'h0001;
  LUT4 n130_s8 (
    .F(n130_11),
    .I0(waiting_state_count[29]),
    .I1(waiting_state_count[28]),
    .I2(waiting_state_count[27]),
    .I3(waiting_state_count[18]) 
);
defparam n130_s8.INIT=16'h0001;
  LUT4 n130_s9 (
    .F(n130_12),
    .I0(waiting_state_count[22]),
    .I1(waiting_state_count[21]),
    .I2(waiting_state_count[20]),
    .I3(waiting_state_count[19]) 
);
defparam n130_s9.INIT=16'h0001;
  LUT4 n130_s10 (
    .F(n130_13),
    .I0(waiting_state_count[26]),
    .I1(waiting_state_count[25]),
    .I2(waiting_state_count[24]),
    .I3(waiting_state_count[23]) 
);
defparam n130_s10.INIT=16'h0001;
  LUT4 n166_s24 (
    .F(n166_36),
    .I0(adc_state[0]),
    .I1(n176_11),
    .I2(adc_mem_addr_count[7]),
    .I3(adc_mem_addr_count[6]) 
);
defparam n166_s24.INIT=16'h4555;
  LUT4 n79_s2 (
    .F(n79_6),
    .I0(n176_11),
    .I1(adc_mem_addr_count[7]),
    .I2(adc_mem_addr_count[6]),
    .I3(n185_10) 
);
defparam n79_s2.INIT=16'h4000;
  LUT4 n176_s8 (
    .F(n176_13),
    .I0(n176_11),
    .I1(adc_mem_addr_count[7]),
    .I2(adc_mem_addr_count[6]),
    .I3(n185_10) 
);
defparam n176_s8.INIT=16'hBF00;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(adc_mem_addr_count[0]),
    .I1(adc_state[0]),
    .I2(adc_state[1]) 
);
defparam n62_s3.INIT=8'h9A;
  LUT2 n185_s5 (
    .F(n185_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]) 
);
defparam n185_s5.INIT=4'h4;
  LUT4 n302_s11 (
    .F(n302_19),
    .I0(disp_state[1]),
    .I1(disp_state[0]),
    .I2(finished_drawing_Z),
    .I3(disp_state_1_9) 
);
defparam n302_s11.INIT=16'h0246;
  LUT3 n303_s11 (
    .F(n303_19),
    .I0(disp_state[1]),
    .I1(disp_state[0]),
    .I2(disp_state_1_9) 
);
defparam n303_s11.INIT=8'h41;
  DFFR adc_bram_din_6_s0 (
    .Q(adc_bram_din[6]),
    .D(n169_12),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam adc_bram_din_6_s0.INIT=1'b0;
  DFFR adc_bram_din_5_s0 (
    .Q(adc_bram_din[5]),
    .D(n170_10),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam adc_bram_din_5_s0.INIT=1'b0;
  DFFR adc_bram_din_4_s0 (
    .Q(adc_bram_din[4]),
    .D(n171_10),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam adc_bram_din_4_s0.INIT=1'b0;
  DFFR adc_bram_din_3_s0 (
    .Q(adc_bram_din[3]),
    .D(n172_10),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam adc_bram_din_3_s0.INIT=1'b0;
  DFFR adc_bram_din_2_s0 (
    .Q(adc_bram_din[2]),
    .D(n173_10),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam adc_bram_din_2_s0.INIT=1'b0;
  DFFR adc_bram_din_1_s0 (
    .Q(adc_bram_din[1]),
    .D(n174_10),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam adc_bram_din_1_s0.INIT=1'b0;
  DFFR adc_bram_din_0_s0 (
    .Q(adc_bram_din[0]),
    .D(n175_10),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam adc_bram_din_0_s0.INIT=1'b0;
  DFFR adc_bram_wr_clk_en_s0 (
    .Q(adc_bram_wr_clk_en),
    .D(n166_36),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam adc_bram_wr_clk_en_s0.INIT=1'b0;
  DFFR start_disp_draw_s0 (
    .Q(start_disp_draw),
    .D(n193_10),
    .CLK(sys_clock),
    .RESET(n169_13) 
);
defparam start_disp_draw_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_7_s0 (
    .Q(adc_bram_wr_addr[7]),
    .D(adc_mem_addr_count[7]),
    .CLK(sys_clock),
    .CE(n176_13) 
);
defparam adc_bram_wr_addr_7_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_6_s0 (
    .Q(adc_bram_wr_addr[6]),
    .D(adc_mem_addr_count[6]),
    .CLK(sys_clock),
    .CE(n176_13) 
);
defparam adc_bram_wr_addr_6_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_5_s0 (
    .Q(adc_bram_wr_addr[5]),
    .D(adc_mem_addr_count[5]),
    .CLK(sys_clock),
    .CE(n176_13) 
);
defparam adc_bram_wr_addr_5_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_4_s0 (
    .Q(adc_bram_wr_addr[4]),
    .D(adc_mem_addr_count[4]),
    .CLK(sys_clock),
    .CE(n176_13) 
);
defparam adc_bram_wr_addr_4_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_3_s0 (
    .Q(adc_bram_wr_addr[3]),
    .D(adc_mem_addr_count[3]),
    .CLK(sys_clock),
    .CE(n176_13) 
);
defparam adc_bram_wr_addr_3_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_2_s0 (
    .Q(adc_bram_wr_addr[2]),
    .D(adc_mem_addr_count[2]),
    .CLK(sys_clock),
    .CE(n176_13) 
);
defparam adc_bram_wr_addr_2_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_1_s0 (
    .Q(adc_bram_wr_addr[1]),
    .D(adc_mem_addr_count[1]),
    .CLK(sys_clock),
    .CE(n176_13) 
);
defparam adc_bram_wr_addr_1_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_0_s0 (
    .Q(adc_bram_wr_addr[0]),
    .D(adc_mem_addr_count[0]),
    .CLK(sys_clock),
    .CE(n176_13) 
);
defparam adc_bram_wr_addr_0_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_7_s0 (
    .Q(adc_mem_addr_count[7]),
    .D(n55_1),
    .CLK(sys_clock),
    .CE(n185_10),
    .RESET(n79_6) 
);
defparam adc_mem_addr_count_7_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_6_s0 (
    .Q(adc_mem_addr_count[6]),
    .D(n56_1),
    .CLK(sys_clock),
    .CE(n185_10),
    .RESET(n79_6) 
);
defparam adc_mem_addr_count_6_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_5_s0 (
    .Q(adc_mem_addr_count[5]),
    .D(n57_1),
    .CLK(sys_clock),
    .CE(n185_10),
    .RESET(n79_6) 
);
defparam adc_mem_addr_count_5_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_4_s0 (
    .Q(adc_mem_addr_count[4]),
    .D(n58_1),
    .CLK(sys_clock),
    .CE(n185_10),
    .RESET(n79_6) 
);
defparam adc_mem_addr_count_4_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_3_s0 (
    .Q(adc_mem_addr_count[3]),
    .D(n59_1),
    .CLK(sys_clock),
    .CE(n185_10),
    .RESET(n79_6) 
);
defparam adc_mem_addr_count_3_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_2_s0 (
    .Q(adc_mem_addr_count[2]),
    .D(n60_1),
    .CLK(sys_clock),
    .CE(n185_10),
    .RESET(n79_6) 
);
defparam adc_mem_addr_count_2_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_1_s0 (
    .Q(adc_mem_addr_count[1]),
    .D(n61_1),
    .CLK(sys_clock),
    .CE(n185_10),
    .RESET(n79_6) 
);
defparam adc_mem_addr_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_31_s0 (
    .Q(waiting_state_count[31]),
    .D(n98_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_31_s0.INIT=1'b0;
  DFFRE waiting_state_count_30_s0 (
    .Q(waiting_state_count[30]),
    .D(n99_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_30_s0.INIT=1'b0;
  DFFRE waiting_state_count_29_s0 (
    .Q(waiting_state_count[29]),
    .D(n100_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_29_s0.INIT=1'b0;
  DFFRE waiting_state_count_28_s0 (
    .Q(waiting_state_count[28]),
    .D(n101_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_28_s0.INIT=1'b0;
  DFFRE waiting_state_count_27_s0 (
    .Q(waiting_state_count[27]),
    .D(n102_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_27_s0.INIT=1'b0;
  DFFRE waiting_state_count_26_s0 (
    .Q(waiting_state_count[26]),
    .D(n103_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_26_s0.INIT=1'b0;
  DFFRE waiting_state_count_25_s0 (
    .Q(waiting_state_count[25]),
    .D(n104_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_25_s0.INIT=1'b0;
  DFFRE waiting_state_count_24_s0 (
    .Q(waiting_state_count[24]),
    .D(n105_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_24_s0.INIT=1'b0;
  DFFRE waiting_state_count_23_s0 (
    .Q(waiting_state_count[23]),
    .D(n106_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_23_s0.INIT=1'b0;
  DFFRE waiting_state_count_22_s0 (
    .Q(waiting_state_count[22]),
    .D(n107_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_22_s0.INIT=1'b0;
  DFFRE waiting_state_count_21_s0 (
    .Q(waiting_state_count[21]),
    .D(n108_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_21_s0.INIT=1'b0;
  DFFRE waiting_state_count_20_s0 (
    .Q(waiting_state_count[20]),
    .D(n109_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_20_s0.INIT=1'b0;
  DFFRE waiting_state_count_19_s0 (
    .Q(waiting_state_count[19]),
    .D(n110_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_19_s0.INIT=1'b0;
  DFFRE waiting_state_count_18_s0 (
    .Q(waiting_state_count[18]),
    .D(n111_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_18_s0.INIT=1'b0;
  DFFRE waiting_state_count_17_s0 (
    .Q(waiting_state_count[17]),
    .D(n112_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_17_s0.INIT=1'b0;
  DFFRE waiting_state_count_16_s0 (
    .Q(waiting_state_count[16]),
    .D(n113_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_16_s0.INIT=1'b0;
  DFFRE waiting_state_count_15_s0 (
    .Q(waiting_state_count[15]),
    .D(n114_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_15_s0.INIT=1'b0;
  DFFRE waiting_state_count_14_s0 (
    .Q(waiting_state_count[14]),
    .D(n115_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_14_s0.INIT=1'b0;
  DFFRE waiting_state_count_13_s0 (
    .Q(waiting_state_count[13]),
    .D(n116_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_13_s0.INIT=1'b0;
  DFFRE waiting_state_count_12_s0 (
    .Q(waiting_state_count[12]),
    .D(n117_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_12_s0.INIT=1'b0;
  DFFRE waiting_state_count_11_s0 (
    .Q(waiting_state_count[11]),
    .D(n118_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_11_s0.INIT=1'b0;
  DFFRE waiting_state_count_10_s0 (
    .Q(waiting_state_count[10]),
    .D(n119_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_10_s0.INIT=1'b0;
  DFFRE waiting_state_count_9_s0 (
    .Q(waiting_state_count[9]),
    .D(n120_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_9_s0.INIT=1'b0;
  DFFRE waiting_state_count_8_s0 (
    .Q(waiting_state_count[8]),
    .D(n121_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_8_s0.INIT=1'b0;
  DFFRE waiting_state_count_7_s0 (
    .Q(waiting_state_count[7]),
    .D(n122_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_7_s0.INIT=1'b0;
  DFFRE waiting_state_count_6_s0 (
    .Q(waiting_state_count[6]),
    .D(n123_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_6_s0.INIT=1'b0;
  DFFRE waiting_state_count_5_s0 (
    .Q(waiting_state_count[5]),
    .D(n124_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_5_s0.INIT=1'b0;
  DFFRE waiting_state_count_4_s0 (
    .Q(waiting_state_count[4]),
    .D(n125_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_4_s0.INIT=1'b0;
  DFFRE waiting_state_count_3_s0 (
    .Q(waiting_state_count[3]),
    .D(n126_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_3_s0.INIT=1'b0;
  DFFRE waiting_state_count_2_s0 (
    .Q(waiting_state_count[2]),
    .D(n127_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_2_s0.INIT=1'b0;
  DFFRE waiting_state_count_1_s0 (
    .Q(waiting_state_count[1]),
    .D(n128_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_0_s0 (
    .Q(waiting_state_count[0]),
    .D(n129_6),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n130_4) 
);
defparam waiting_state_count_0_s0.INIT=1'b0;
  DFFR rst_bram_start_s0 (
    .Q(rst_bram_start_Z),
    .D(n304_9),
    .CLK(sys_clock),
    .RESET(n304_8) 
);
  DFFR start_drawing_s0 (
    .Q(start_drawing_Z),
    .D(n305_9),
    .CLK(sys_clock),
    .RESET(n305_8) 
);
  DFFR finished_disp_draw_s0 (
    .Q(finished_disp_draw),
    .D(finished_drawing_Z),
    .CLK(sys_clock),
    .RESET(n305_8) 
);
defparam finished_disp_draw_s0.INIT=1'b0;
  DFF adc_rd_s0 (
    .Q(ADC_RD_d),
    .D(n165_19),
    .CLK(sys_clock) 
);
  DFFE adc_state_2_s1 (
    .Q(adc_state[2]),
    .D(n166_34),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_2_s1.INIT=1'b0;
  DFFE adc_state_1_s1 (
    .Q(adc_state[1]),
    .D(n167_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_1_s1.INIT=1'b0;
  DFFE adc_state_0_s1 (
    .Q(adc_state[0]),
    .D(n168_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_0_s1.INIT=1'b0;
  DFFR adc_mem_addr_count_0_s1 (
    .Q(adc_mem_addr_count[0]),
    .D(n62_8),
    .CLK(sys_clock),
    .RESET(n79_6) 
);
defparam adc_mem_addr_count_0_s1.INIT=1'b0;
  DFF disp_state_1_s5 (
    .Q(disp_state[1]),
    .D(n302_19),
    .CLK(sys_clock) 
);
defparam disp_state_1_s5.INIT=1'b0;
  DFF disp_state_0_s3 (
    .Q(disp_state[0]),
    .D(n303_19),
    .CLK(sys_clock) 
);
defparam disp_state_0_s3.INIT=1'b0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(adc_mem_addr_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(adc_mem_addr_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(adc_mem_addr_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_2),
    .I0(adc_mem_addr_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(adc_mem_addr_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n57_2) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_0_COUT),
    .I0(adc_mem_addr_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(waiting_state_count[1]),
    .I1(waiting_state_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(waiting_state_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(waiting_state_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(waiting_state_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(waiting_state_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(waiting_state_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(waiting_state_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(waiting_state_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(waiting_state_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(waiting_state_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(waiting_state_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(waiting_state_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(waiting_state_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(waiting_state_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(waiting_state_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(waiting_state_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(waiting_state_count[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(waiting_state_count[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(waiting_state_count[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(waiting_state_count[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(waiting_state_count[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(waiting_state_count[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(waiting_state_count[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(waiting_state_count[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_2),
    .I0(waiting_state_count[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n103_s (
    .SUM(n103_1),
    .COUT(n103_2),
    .I0(waiting_state_count[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n104_2) 
);
defparam n103_s.ALU_MODE=0;
  ALU n102_s (
    .SUM(n102_1),
    .COUT(n102_2),
    .I0(waiting_state_count[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n103_2) 
);
defparam n102_s.ALU_MODE=0;
  ALU n101_s (
    .SUM(n101_1),
    .COUT(n101_2),
    .I0(waiting_state_count[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n102_2) 
);
defparam n101_s.ALU_MODE=0;
  ALU n100_s (
    .SUM(n100_1),
    .COUT(n100_2),
    .I0(waiting_state_count[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n101_2) 
);
defparam n100_s.ALU_MODE=0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(waiting_state_count[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n100_2) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_0_COUT),
    .I0(waiting_state_count[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n391_DOUT_0_s0 (
    .SUM(n391_DOUT_0_1_SUM),
    .COUT(n391_DOUT_0_4),
    .I0(n37_6),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n391_DOUT_0_s0.ALU_MODE=1;
  ALU n391_DOUT_1_s0 (
    .SUM(n391_DOUT_1_5),
    .COUT(n391_DOUT_1_4),
    .I0(n36_6),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n391_DOUT_0_4) 
);
defparam n391_DOUT_1_s0.ALU_MODE=1;
  ALU n391_DOUT_2_s0 (
    .SUM(n391_DOUT_2_5),
    .COUT(n391_DOUT_2_4),
    .I0(n35_6),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n391_DOUT_1_4) 
);
defparam n391_DOUT_2_s0.ALU_MODE=1;
  ALU n391_DOUT_3_s0 (
    .SUM(n391_DOUT_3_5),
    .COUT(n391_DOUT_3_4),
    .I0(n34_6),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n391_DOUT_2_4) 
);
defparam n391_DOUT_3_s0.ALU_MODE=1;
  ALU n391_DOUT_4_s0 (
    .SUM(n391_DOUT_4_5),
    .COUT(n391_DOUT_4_4),
    .I0(n33_6),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n391_DOUT_3_4) 
);
defparam n391_DOUT_4_s0.ALU_MODE=1;
  ALU n391_DOUT_5_s0 (
    .SUM(n391_DOUT_5_5),
    .COUT(n391_DOUT_5_4),
    .I0(n32_6),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n391_DOUT_4_4) 
);
defparam n391_DOUT_5_s0.ALU_MODE=1;
  ALU n391_DOUT_6_s0 (
    .SUM(n391_DOUT_6_5),
    .COUT(n391_DOUT_6_4),
    .I0(n31_6),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n391_DOUT_5_4) 
);
defparam n391_DOUT_6_s0.ALU_MODE=1;
  ALU n391_DOUT_7_s0 (
    .SUM(n391_DOUT_7_4),
    .COUT(n391_DOUT_8_4),
    .I0(GND),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n391_DOUT_6_4) 
);
defparam n391_DOUT_7_s0.ALU_MODE=1;
  ALU n392_DOUT_0_s0 (
    .SUM(n392_DOUT_0_1_SUM),
    .COUT(n392_DOUT_0_4),
    .I0(n391_DOUT_1_5),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n392_DOUT_0_s0.ALU_MODE=1;
  ALU n392_DOUT_1_s0 (
    .SUM(n392_DOUT_1_5),
    .COUT(n392_DOUT_1_4),
    .I0(n391_DOUT_2_5),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n392_DOUT_0_4) 
);
defparam n392_DOUT_1_s0.ALU_MODE=1;
  ALU n392_DOUT_2_s0 (
    .SUM(n392_DOUT_2_5),
    .COUT(n392_DOUT_2_4),
    .I0(n391_DOUT_3_5),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n392_DOUT_1_4) 
);
defparam n392_DOUT_2_s0.ALU_MODE=1;
  ALU n392_DOUT_3_s0 (
    .SUM(n392_DOUT_3_5),
    .COUT(n392_DOUT_3_4),
    .I0(n391_DOUT_4_5),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n392_DOUT_2_4) 
);
defparam n392_DOUT_3_s0.ALU_MODE=1;
  ALU n392_DOUT_4_s0 (
    .SUM(n392_DOUT_4_5),
    .COUT(n392_DOUT_4_4),
    .I0(n391_DOUT_5_5),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n392_DOUT_3_4) 
);
defparam n392_DOUT_4_s0.ALU_MODE=1;
  ALU n392_DOUT_5_s0 (
    .SUM(n392_DOUT_5_5),
    .COUT(n392_DOUT_5_4),
    .I0(n391_DOUT_6_5),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n392_DOUT_4_4) 
);
defparam n392_DOUT_5_s0.ALU_MODE=1;
  ALU n392_DOUT_6_s0 (
    .SUM(n392_DOUT_6_5),
    .COUT(n392_DOUT_6_4),
    .I0(n391_DOUT_7_4),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n392_DOUT_5_4) 
);
defparam n392_DOUT_6_s0.ALU_MODE=1;
  ALU n392_DOUT_7_s0 (
    .SUM(n392_DOUT_7_4),
    .COUT(n392_DOUT_8_4),
    .I0(n391_DOUT_8_4),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n392_DOUT_6_4) 
);
defparam n392_DOUT_7_s0.ALU_MODE=1;
  ALU n393_DOUT_0_s0 (
    .SUM(n393_DOUT_0_1_SUM),
    .COUT(n393_DOUT_0_4),
    .I0(n392_DOUT_1_5),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n393_DOUT_0_s0.ALU_MODE=1;
  ALU n393_DOUT_1_s0 (
    .SUM(n393_DOUT_1_1_SUM),
    .COUT(n393_DOUT_1_4),
    .I0(n392_DOUT_2_5),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n393_DOUT_0_4) 
);
defparam n393_DOUT_1_s0.ALU_MODE=1;
  ALU n45_s0 (
    .SUM(n45_6),
    .COUT(n45_5),
    .I0(n392_DOUT_3_5),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n393_DOUT_1_4) 
);
defparam n45_s0.ALU_MODE=1;
  ALU n44_s0 (
    .SUM(n44_6),
    .COUT(n44_5),
    .I0(n392_DOUT_4_5),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n45_5) 
);
defparam n44_s0.ALU_MODE=1;
  ALU n43_s0 (
    .SUM(n43_6),
    .COUT(n43_5),
    .I0(n392_DOUT_5_5),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n44_5) 
);
defparam n43_s0.ALU_MODE=1;
  ALU n42_s0 (
    .SUM(n42_6),
    .COUT(n42_5),
    .I0(n392_DOUT_6_5),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n43_5) 
);
defparam n42_s0.ALU_MODE=1;
  ALU n41_s0 (
    .SUM(n41_6),
    .COUT(n41_5),
    .I0(n392_DOUT_7_4),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n42_5) 
);
defparam n41_s0.ALU_MODE=1;
  ALU n40_s0 (
    .SUM(n40_5),
    .COUT(n39_9),
    .I0(n392_DOUT_8_4),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n41_5) 
);
defparam n40_s0.ALU_MODE=1;
  INV n31_s2 (
    .O(n31_6),
    .I(ADC_DATA_d[7]) 
);
  INV n32_s2 (
    .O(n32_6),
    .I(ADC_DATA_d[6]) 
);
  INV n33_s2 (
    .O(n33_6),
    .I(ADC_DATA_d[5]) 
);
  INV n34_s2 (
    .O(n34_6),
    .I(ADC_DATA_d[4]) 
);
  INV n35_s2 (
    .O(n35_6),
    .I(ADC_DATA_d[3]) 
);
  INV n36_s2 (
    .O(n36_6),
    .I(ADC_DATA_d[2]) 
);
  INV n37_s2 (
    .O(n37_6),
    .I(ADC_DATA_d[1]) 
);
  INV n169_s7 (
    .O(n169_13),
    .I(adc_state[1]) 
);
  INV n304_s4 (
    .O(n304_8),
    .I(disp_state[0]) 
);
  INV n304_s5 (
    .O(n304_9),
    .I(rst_bram_complete_Z) 
);
  INV n305_s4 (
    .O(n305_8),
    .I(disp_state[1]) 
);
  INV n305_s5 (
    .O(n305_9),
    .I(finished_drawing_Z) 
);
  INV n129_s2 (
    .O(n129_6),
    .I(waiting_state_count[0]) 
);
  dual_adc_bram adc_data_buffer (
    .sys_clock(sys_clock),
    .adc_bram_wr_clk_en(adc_bram_wr_clk_en),
    .adc_data_wren_Z(adc_data_wren_Z),
    .adc_bram_din(adc_bram_din[6:0]),
    .adc_bram_wr_addr(adc_bram_wr_addr[7:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0]),
    .adc_data_out(adc_data_out[6:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_controller */
module line_drawer (
  sys_clock,
  start_drawing_Z,
  adc_data_out,
  frame_bram_din,
  finished_drawing_Z,
  adc_data_wren_Z,
  frame_bram_addr_Z,
  adc_data_addr_Z
)
;
input sys_clock;
input start_drawing_Z;
input [6:0] adc_data_out;
output frame_bram_din;
output finished_drawing_Z;
output adc_data_wren_Z;
output [14:0] frame_bram_addr_Z;
output [7:0] adc_data_addr_Z;
wire n368_12;
wire n387_13;
wire n194_10;
wire n206_17;
wire n208_17;
wire n210_17;
wire n224_17;
wire n306_12;
wire n309_11;
wire n312_11;
wire n315_11;
wire n318_11;
wire n321_11;
wire n324_11;
wire n327_11;
wire n329_14;
wire n331_13;
wire n333_13;
wire n335_13;
wire n337_13;
wire n339_13;
wire n341_13;
wire n362_10;
wire n403_11;
wire n405_11;
wire n407_11;
wire n409_11;
wire n226_13;
wire n228_11;
wire n230_11;
wire n232_11;
wire n234_11;
wire n236_11;
wire n238_11;
wire n387_15;
wire n389_13;
wire n391_13;
wire n393_13;
wire n395_13;
wire n397_13;
wire n399_13;
wire n401_13;
wire n411_13;
wire n413_13;
wire n415_13;
wire n385_16;
wire n29_7;
wire n28_7;
wire n27_7;
wire n26_7;
wire n25_7;
wire n23_5;
wire n142_30;
wire line_draw_state_13_9;
wire line_draw_state_12_9;
wire line_draw_state_11_9;
wire line_draw_state_10_9;
wire line_draw_state_9_9;
wire line_draw_state_5_9;
wire line_draw_state_4_9;
wire line_draw_state_2_9;
wire line_draw_state_1_9;
wire n196_18;
wire n194_11;
wire n306_13;
wire n329_16;
wire n329_17;
wire n331_14;
wire n331_15;
wire n331_16;
wire n333_14;
wire n333_16;
wire n335_14;
wire n335_15;
wire n337_15;
wire n337_16;
wire n339_14;
wire n339_15;
wire n341_14;
wire n362_11;
wire n403_12;
wire n405_12;
wire n407_12;
wire n409_12;
wire n228_12;
wire n232_12;
wire n365_14;
wire n368_15;
wire n368_16;
wire n142_31;
wire n329_18;
wire n329_19;
wire n329_20;
wire n331_17;
wire n335_16;
wire n335_17;
wire n337_17;
wire n341_15;
wire line_draw_state_8_11;
wire line_draw_state_7_11;
wire line_draw_state_6_11;
wire line_draw_state_0_11;
wire n24_9;
wire n152_6;
wire n337_19;
wire n333_18;
wire n329_22;
wire n368_18;
wire n306_16;
wire n365_16;
wire n259_5;
wire n240_14;
wire n226_15;
wire n41_15_SUM;
wire n41_18;
wire n40_15_SUM;
wire n40_18;
wire n41_16_SUM;
wire n41_20;
wire n40_16_SUM;
wire n40_20;
wire n41_17_SUM;
wire n41_22;
wire n40_17_SUM;
wire n40_22;
wire n41_18_SUM;
wire n41_24;
wire n40_18_SUM;
wire n40_24;
wire n41_19_SUM;
wire n41_26;
wire n40_19_SUM;
wire n40_26;
wire n41_20_SUM;
wire n41_28;
wire n40_20_SUM;
wire n40_28;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_0_COUT;
wire n65_3;
wire n65_4;
wire n64_3;
wire n64_4;
wire n63_3;
wire n63_4;
wire n62_3;
wire n62_4;
wire n61_3;
wire n61_4;
wire n60_3;
wire n60_4;
wire n59_3;
wire n59_4;
wire n58_3;
wire n58_4;
wire n57_3;
wire n57_1_COUT;
wire n81_1;
wire n81_2;
wire n80_1;
wire n80_2;
wire n79_1;
wire n79_2;
wire n78_1;
wire n78_2;
wire n77_1;
wire n77_2;
wire n76_1;
wire n76_2;
wire n75_1;
wire n75_2;
wire n74_1;
wire n74_2;
wire n73_1;
wire n73_2;
wire n72_1;
wire n72_2;
wire n71_1;
wire n71_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_0_COUT;
wire n82_1_SUM;
wire n82_3;
wire n83_1_SUM;
wire n83_3;
wire n84_1_SUM;
wire n84_3;
wire n85_1_SUM;
wire n85_3;
wire n86_1_SUM;
wire n86_3;
wire n87_1_SUM;
wire n87_3;
wire n88_1_SUM;
wire n88_3;
wire n467_5;
wire n30_10;
wire [7:0] time_x0;
wire [6:0] voltage_y0;
wire [7:0] time_x1;
wire [6:0] voltage_y1;
wire [7:0] addr_x_count;
wire [14:0] line_draw_state;
wire [14:0] line_draw_state_next;
wire [7:0] addr_x_value;
wire [6:0] addr_y_value;
wire [14:0] addr_y_value_mult;
wire VCC;
wire GND;
  LUT4 n212_s0 (
    .F(n368_12),
    .I0(line_draw_state[6]),
    .I1(line_draw_state[7]),
    .I2(line_draw_state[8]),
    .I3(line_draw_state[9]) 
);
defparam n212_s0.INIT=16'hFFFE;
  LUT3 n387_s8 (
    .F(n387_13),
    .I0(line_draw_state[2]),
    .I1(line_draw_state[4]),
    .I2(line_draw_state[5]) 
);
defparam n387_s8.INIT=8'hFE;
  LUT4 n194_s6 (
    .F(n194_10),
    .I0(line_draw_state_next[14]),
    .I1(line_draw_state[1]),
    .I2(n194_11),
    .I3(n152_6) 
);
defparam n194_s6.INIT=16'hFFF8;
  LUT2 n206_s11 (
    .F(n206_17),
    .I0(line_draw_state[1]),
    .I1(line_draw_state_next[8]) 
);
defparam n206_s11.INIT=4'h8;
  LUT2 n208_s11 (
    .F(n208_17),
    .I0(line_draw_state[1]),
    .I1(line_draw_state_next[7]) 
);
defparam n208_s11.INIT=4'h8;
  LUT2 n210_s11 (
    .F(n210_17),
    .I0(line_draw_state[1]),
    .I1(line_draw_state_next[6]) 
);
defparam n210_s11.INIT=4'h8;
  LUT2 n224_s11 (
    .F(n224_17),
    .I0(line_draw_state[1]),
    .I1(line_draw_state_next[0]) 
);
defparam n224_s11.INIT=4'h8;
  LUT4 n306_s7 (
    .F(n306_12),
    .I0(n306_13),
    .I1(time_x1[7]),
    .I2(n306_16),
    .I3(time_x0[7]) 
);
defparam n306_s7.INIT=16'h4F44;
  LUT4 n309_s7 (
    .F(n309_11),
    .I0(n306_13),
    .I1(time_x1[6]),
    .I2(n306_16),
    .I3(time_x0[6]) 
);
defparam n309_s7.INIT=16'h4F44;
  LUT4 n312_s7 (
    .F(n312_11),
    .I0(n306_13),
    .I1(time_x1[5]),
    .I2(n306_16),
    .I3(time_x0[5]) 
);
defparam n312_s7.INIT=16'h4F44;
  LUT4 n315_s7 (
    .F(n315_11),
    .I0(n306_13),
    .I1(time_x1[4]),
    .I2(n306_16),
    .I3(time_x0[4]) 
);
defparam n315_s7.INIT=16'h4F44;
  LUT4 n318_s7 (
    .F(n318_11),
    .I0(n306_13),
    .I1(time_x1[3]),
    .I2(n306_16),
    .I3(time_x0[3]) 
);
defparam n318_s7.INIT=16'h4F44;
  LUT4 n321_s7 (
    .F(n321_11),
    .I0(n306_13),
    .I1(time_x1[2]),
    .I2(n306_16),
    .I3(time_x0[2]) 
);
defparam n321_s7.INIT=16'h4F44;
  LUT4 n324_s7 (
    .F(n324_11),
    .I0(n306_13),
    .I1(time_x1[1]),
    .I2(n306_16),
    .I3(time_x0[1]) 
);
defparam n324_s7.INIT=16'h4F44;
  LUT4 n327_s7 (
    .F(n327_11),
    .I0(n306_13),
    .I1(time_x1[0]),
    .I2(n306_16),
    .I3(time_x0[0]) 
);
defparam n327_s7.INIT=16'h4F44;
  LUT4 n329_s9 (
    .F(n329_14),
    .I0(n329_22),
    .I1(n329_16),
    .I2(addr_y_value[6]),
    .I3(n329_17) 
);
defparam n329_s9.INIT=16'h7D55;
  LUT3 n331_s9 (
    .F(n331_13),
    .I0(n331_14),
    .I1(n331_15),
    .I2(n331_16) 
);
defparam n331_s9.INIT=8'hEF;
  LUT4 n333_s9 (
    .F(n333_13),
    .I0(n329_17),
    .I1(n333_14),
    .I2(n333_18),
    .I3(n333_16) 
);
defparam n333_s9.INIT=16'hF8FF;
  LUT4 n335_s9 (
    .F(n335_13),
    .I0(voltage_y0[3]),
    .I1(line_draw_state[9]),
    .I2(n335_14),
    .I3(n335_15) 
);
defparam n335_s9.INIT=16'hF8FF;
  LUT4 n337_s9 (
    .F(n337_13),
    .I0(addr_y_value[2]),
    .I1(n337_19),
    .I2(n337_15),
    .I3(n337_16) 
);
defparam n337_s9.INIT=16'h2FFF;
  LUT3 n339_s9 (
    .F(n339_13),
    .I0(n88_3),
    .I1(n339_14),
    .I2(n339_15) 
);
defparam n339_s9.INIT=8'h2F;
  LUT3 n341_s9 (
    .F(n341_13),
    .I0(n385_16),
    .I1(voltage_y1[0]),
    .I2(n341_14) 
);
defparam n341_s9.INIT=8'h8F;
  LUT4 n362_s5 (
    .F(n362_10),
    .I0(n362_11),
    .I1(n40_28),
    .I2(n41_28),
    .I3(line_draw_state[9]) 
);
defparam n362_s5.INIT=16'h0200;
  LUT3 n403_s7 (
    .F(n403_11),
    .I0(line_draw_state[4]),
    .I1(n65_3),
    .I2(n403_12) 
);
defparam n403_s7.INIT=8'h8F;
  LUT3 n405_s7 (
    .F(n405_11),
    .I0(line_draw_state[4]),
    .I1(addr_y_value_mult[2]),
    .I2(n405_12) 
);
defparam n405_s7.INIT=8'h8F;
  LUT3 n407_s7 (
    .F(n407_11),
    .I0(line_draw_state[4]),
    .I1(addr_y_value_mult[1]),
    .I2(n407_12) 
);
defparam n407_s7.INIT=8'h8F;
  LUT3 n409_s7 (
    .F(n409_11),
    .I0(line_draw_state[4]),
    .I1(addr_y_value_mult[0]),
    .I2(n409_12) 
);
defparam n409_s7.INIT=8'h8F;
  LUT4 n226_s7 (
    .F(n226_13),
    .I0(addr_x_count[7]),
    .I1(line_draw_state[13]),
    .I2(line_draw_state[11]),
    .I3(n23_5) 
);
defparam n226_s7.INIT=16'hF888;
  LUT4 n228_s6 (
    .F(n228_11),
    .I0(line_draw_state[13]),
    .I1(n228_12),
    .I2(line_draw_state[11]),
    .I3(addr_x_count[6]) 
);
defparam n228_s6.INIT=16'hBAC0;
  LUT4 n230_s6 (
    .F(n230_11),
    .I0(addr_x_count[5]),
    .I1(line_draw_state[13]),
    .I2(line_draw_state[11]),
    .I3(n25_7) 
);
defparam n230_s6.INIT=16'hF888;
  LUT4 n232_s6 (
    .F(n232_11),
    .I0(line_draw_state[13]),
    .I1(n232_12),
    .I2(line_draw_state[11]),
    .I3(addr_x_count[4]) 
);
defparam n232_s6.INIT=16'hBAC0;
  LUT4 n234_s6 (
    .F(n234_11),
    .I0(addr_x_count[3]),
    .I1(line_draw_state[13]),
    .I2(line_draw_state[11]),
    .I3(n27_7) 
);
defparam n234_s6.INIT=16'hF888;
  LUT4 n236_s6 (
    .F(n236_11),
    .I0(addr_x_count[2]),
    .I1(line_draw_state[13]),
    .I2(line_draw_state[11]),
    .I3(n28_7) 
);
defparam n236_s6.INIT=16'hF888;
  LUT4 n238_s6 (
    .F(n238_11),
    .I0(line_draw_state[13]),
    .I1(addr_x_count[0]),
    .I2(line_draw_state[11]),
    .I3(addr_x_count[1]) 
);
defparam n238_s6.INIT=16'hBAC0;
  LUT4 n387_s9 (
    .F(n387_15),
    .I0(line_draw_state[4]),
    .I1(n57_3),
    .I2(line_draw_state[2]),
    .I3(n67_1) 
);
defparam n387_s9.INIT=16'hF888;
  LUT4 n389_s8 (
    .F(n389_13),
    .I0(line_draw_state[4]),
    .I1(n58_3),
    .I2(line_draw_state[2]),
    .I3(n68_1) 
);
defparam n389_s8.INIT=16'hF888;
  LUT4 n391_s8 (
    .F(n391_13),
    .I0(line_draw_state[4]),
    .I1(n59_3),
    .I2(line_draw_state[2]),
    .I3(n69_1) 
);
defparam n391_s8.INIT=16'hF888;
  LUT4 n393_s8 (
    .F(n393_13),
    .I0(line_draw_state[4]),
    .I1(n60_3),
    .I2(line_draw_state[2]),
    .I3(n70_1) 
);
defparam n393_s8.INIT=16'hF888;
  LUT4 n395_s8 (
    .F(n395_13),
    .I0(line_draw_state[4]),
    .I1(n61_3),
    .I2(line_draw_state[2]),
    .I3(n71_1) 
);
defparam n395_s8.INIT=16'hF888;
  LUT4 n397_s8 (
    .F(n397_13),
    .I0(line_draw_state[4]),
    .I1(n62_3),
    .I2(line_draw_state[2]),
    .I3(n72_1) 
);
defparam n397_s8.INIT=16'hF888;
  LUT4 n399_s8 (
    .F(n399_13),
    .I0(line_draw_state[4]),
    .I1(n63_3),
    .I2(line_draw_state[2]),
    .I3(n73_1) 
);
defparam n399_s8.INIT=16'hF888;
  LUT4 n401_s8 (
    .F(n401_13),
    .I0(line_draw_state[4]),
    .I1(n64_3),
    .I2(line_draw_state[2]),
    .I3(n74_1) 
);
defparam n401_s8.INIT=16'hF888;
  LUT4 n411_s8 (
    .F(n411_13),
    .I0(line_draw_state[5]),
    .I1(addr_y_value[2]),
    .I2(line_draw_state[2]),
    .I3(n79_1) 
);
defparam n411_s8.INIT=16'hF888;
  LUT4 n413_s8 (
    .F(n413_13),
    .I0(line_draw_state[5]),
    .I1(addr_y_value[1]),
    .I2(line_draw_state[2]),
    .I3(n80_1) 
);
defparam n413_s8.INIT=16'hF888;
  LUT4 n415_s8 (
    .F(n415_13),
    .I0(line_draw_state[2]),
    .I1(n81_1),
    .I2(addr_y_value[0]),
    .I3(line_draw_state[5]) 
);
defparam n415_s8.INIT=16'hF888;
  LUT4 n385_s11 (
    .F(n385_16),
    .I0(line_draw_state[7]),
    .I1(line_draw_state[6]),
    .I2(n88_3),
    .I3(line_draw_state[8]) 
);
defparam n385_s11.INIT=16'hFF0E;
  LUT2 n29_s3 (
    .F(n29_7),
    .I0(addr_x_count[1]),
    .I1(addr_x_count[0]) 
);
defparam n29_s3.INIT=4'h6;
  LUT3 n28_s3 (
    .F(n28_7),
    .I0(addr_x_count[1]),
    .I1(addr_x_count[0]),
    .I2(addr_x_count[2]) 
);
defparam n28_s3.INIT=8'h78;
  LUT4 n27_s3 (
    .F(n27_7),
    .I0(addr_x_count[2]),
    .I1(addr_x_count[1]),
    .I2(addr_x_count[0]),
    .I3(addr_x_count[3]) 
);
defparam n27_s3.INIT=16'h7F80;
  LUT2 n26_s3 (
    .F(n26_7),
    .I0(addr_x_count[4]),
    .I1(n232_12) 
);
defparam n26_s3.INIT=4'h6;
  LUT3 n25_s3 (
    .F(n25_7),
    .I0(addr_x_count[4]),
    .I1(n232_12),
    .I2(addr_x_count[5]) 
);
defparam n25_s3.INIT=8'h78;
  LUT3 n23_s2 (
    .F(n23_5),
    .I0(addr_x_count[6]),
    .I1(n228_12),
    .I2(addr_x_count[7]) 
);
defparam n23_s2.INIT=8'h78;
  LUT3 n142_s21 (
    .F(n142_30),
    .I0(n142_31),
    .I1(addr_x_count[7]),
    .I2(addr_x_count[6]) 
);
defparam n142_s21.INIT=8'hBF;
  LUT4 line_draw_state_13_s4 (
    .F(line_draw_state_13_9),
    .I0(n142_30),
    .I1(line_draw_state[0]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[14]) 
);
defparam line_draw_state_13_s4.INIT=16'hF8FF;
  LUT3 line_draw_state_12_s4 (
    .F(line_draw_state_12_9),
    .I0(line_draw_state[13]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[14]) 
);
defparam line_draw_state_12_s4.INIT=8'hEF;
  LUT3 line_draw_state_11_s4 (
    .F(line_draw_state_11_9),
    .I0(start_drawing_Z),
    .I1(line_draw_state[12]),
    .I2(line_draw_state[14]) 
);
defparam line_draw_state_11_s4.INIT=8'hEF;
  LUT3 line_draw_state_10_s4 (
    .F(line_draw_state_10_9),
    .I0(line_draw_state[11]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[14]) 
);
defparam line_draw_state_10_s4.INIT=8'hEF;
  LUT3 line_draw_state_9_s4 (
    .F(line_draw_state_9_9),
    .I0(line_draw_state[10]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[14]) 
);
defparam line_draw_state_9_s4.INIT=8'hEF;
  LUT3 line_draw_state_5_s4 (
    .F(line_draw_state_5_9),
    .I0(start_drawing_Z),
    .I1(n368_12),
    .I2(line_draw_state[14]) 
);
defparam line_draw_state_5_s4.INIT=8'hEF;
  LUT3 line_draw_state_4_s4 (
    .F(line_draw_state_4_9),
    .I0(line_draw_state[5]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[14]) 
);
defparam line_draw_state_4_s4.INIT=8'hEF;
  LUT3 line_draw_state_2_s4 (
    .F(line_draw_state_2_9),
    .I0(line_draw_state[4]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[14]) 
);
defparam line_draw_state_2_s4.INIT=8'hEF;
  LUT3 line_draw_state_1_s4 (
    .F(line_draw_state_1_9),
    .I0(line_draw_state[2]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[14]) 
);
defparam line_draw_state_1_s4.INIT=8'hEF;
  LUT3 n196_s12 (
    .F(n196_18),
    .I0(line_draw_state[0]),
    .I1(n142_30),
    .I2(line_draw_state[14]) 
);
defparam n196_s12.INIT=8'hF8;
  LUT2 n194_s7 (
    .F(n194_11),
    .I0(start_drawing_Z),
    .I1(line_draw_state[14]) 
);
defparam n194_s7.INIT=4'h4;
  LUT4 n306_s8 (
    .F(n306_13),
    .I0(n88_3),
    .I1(line_draw_state[7]),
    .I2(line_draw_state[8]),
    .I3(line_draw_state[6]) 
);
defparam n306_s8.INIT=16'h000B;
  LUT3 n329_s11 (
    .F(n329_16),
    .I0(addr_y_value[5]),
    .I1(addr_y_value[4]),
    .I2(n329_20) 
);
defparam n329_s11.INIT=8'h80;
  LUT2 n329_s12 (
    .F(n329_17),
    .I0(line_draw_state[7]),
    .I1(n88_3) 
);
defparam n329_s12.INIT=4'h8;
  LUT4 n331_s10 (
    .F(n331_14),
    .I0(addr_y_value[4]),
    .I1(n331_17),
    .I2(addr_y_value[5]),
    .I3(n368_16) 
);
defparam n331_s10.INIT=16'hB400;
  LUT4 n331_s11 (
    .F(n331_15),
    .I0(addr_y_value[4]),
    .I1(n329_20),
    .I2(addr_y_value[5]),
    .I3(n329_17) 
);
defparam n331_s11.INIT=16'h7800;
  LUT4 n331_s12 (
    .F(n331_16),
    .I0(voltage_y0[5]),
    .I1(line_draw_state[9]),
    .I2(voltage_y1[5]),
    .I3(n385_16) 
);
defparam n331_s12.INIT=16'h0777;
  LUT2 n333_s10 (
    .F(n333_14),
    .I0(addr_y_value[4]),
    .I1(n329_20) 
);
defparam n333_s10.INIT=4'h6;
  LUT4 n333_s12 (
    .F(n333_16),
    .I0(voltage_y0[4]),
    .I1(line_draw_state[9]),
    .I2(voltage_y1[4]),
    .I3(n385_16) 
);
defparam n333_s12.INIT=16'h0777;
  LUT2 n335_s10 (
    .F(n335_14),
    .I0(voltage_y1[3]),
    .I1(n385_16) 
);
defparam n335_s10.INIT=4'h8;
  LUT4 n335_s11 (
    .F(n335_15),
    .I0(n368_16),
    .I1(n335_16),
    .I2(n329_17),
    .I3(n335_17) 
);
defparam n335_s11.INIT=16'hDD0D;
  LUT4 n337_s11 (
    .F(n337_15),
    .I0(addr_y_value[2]),
    .I1(n329_17),
    .I2(n337_17),
    .I3(addr_y_value[0]) 
);
defparam n337_s11.INIT=16'h1F70;
  LUT4 n337_s12 (
    .F(n337_16),
    .I0(voltage_y0[2]),
    .I1(line_draw_state[9]),
    .I2(voltage_y1[2]),
    .I3(n385_16) 
);
defparam n337_s12.INIT=16'h0777;
  LUT4 n339_s10 (
    .F(n339_14),
    .I0(line_draw_state[6]),
    .I1(line_draw_state[7]),
    .I2(addr_y_value[0]),
    .I3(addr_y_value[1]) 
);
defparam n339_s10.INIT=16'h5335;
  LUT4 n339_s11 (
    .F(n339_15),
    .I0(voltage_y0[1]),
    .I1(line_draw_state[9]),
    .I2(voltage_y1[1]),
    .I3(n385_16) 
);
defparam n339_s11.INIT=16'h0777;
  LUT3 n341_s10 (
    .F(n341_14),
    .I0(voltage_y0[0]),
    .I1(line_draw_state[9]),
    .I2(n341_15) 
);
defparam n341_s10.INIT=8'h07;
  LUT2 n362_s6 (
    .F(n362_11),
    .I0(voltage_y1[6]),
    .I1(voltage_y0[6]) 
);
defparam n362_s6.INIT=4'h9;
  LUT4 n403_s8 (
    .F(n403_12),
    .I0(line_draw_state[5]),
    .I1(addr_y_value[6]),
    .I2(line_draw_state[2]),
    .I3(n75_1) 
);
defparam n403_s8.INIT=16'h0777;
  LUT4 n405_s8 (
    .F(n405_12),
    .I0(line_draw_state[5]),
    .I1(addr_y_value[5]),
    .I2(line_draw_state[2]),
    .I3(n76_1) 
);
defparam n405_s8.INIT=16'h0777;
  LUT4 n407_s8 (
    .F(n407_12),
    .I0(line_draw_state[5]),
    .I1(addr_y_value[4]),
    .I2(line_draw_state[2]),
    .I3(n77_1) 
);
defparam n407_s8.INIT=16'h0777;
  LUT4 n409_s8 (
    .F(n409_12),
    .I0(line_draw_state[5]),
    .I1(addr_y_value[3]),
    .I2(line_draw_state[2]),
    .I3(n78_1) 
);
defparam n409_s8.INIT=16'h0777;
  LUT3 n228_s7 (
    .F(n228_12),
    .I0(addr_x_count[5]),
    .I1(addr_x_count[4]),
    .I2(n232_12) 
);
defparam n228_s7.INIT=8'h80;
  LUT4 n232_s7 (
    .F(n232_12),
    .I0(addr_x_count[3]),
    .I1(addr_x_count[2]),
    .I2(addr_x_count[1]),
    .I3(addr_x_count[0]) 
);
defparam n232_s7.INIT=16'h8000;
  LUT3 n365_s9 (
    .F(n365_14),
    .I0(voltage_y1[6]),
    .I1(voltage_y0[6]),
    .I2(n40_28) 
);
defparam n365_s9.INIT=8'h4D;
  LUT4 n368_s9 (
    .F(n368_15),
    .I0(voltage_y1[6]),
    .I1(n40_28),
    .I2(voltage_y0[6]),
    .I3(n41_28) 
);
defparam n368_s9.INIT=16'h8EAF;
  LUT2 n368_s10 (
    .F(n368_16),
    .I0(line_draw_state[6]),
    .I1(n88_3) 
);
defparam n368_s10.INIT=4'h8;
  LUT3 n142_s22 (
    .F(n142_31),
    .I0(addr_x_count[5]),
    .I1(addr_x_count[4]),
    .I2(addr_x_count[3]) 
);
defparam n142_s22.INIT=8'h01;
  LUT4 n329_s13 (
    .F(n329_18),
    .I0(addr_y_value[5]),
    .I1(addr_y_value[4]),
    .I2(n331_17),
    .I3(addr_y_value[6]) 
);
defparam n329_s13.INIT=16'h10EF;
  LUT4 n329_s14 (
    .F(n329_19),
    .I0(voltage_y0[6]),
    .I1(line_draw_state[9]),
    .I2(voltage_y1[6]),
    .I3(n385_16) 
);
defparam n329_s14.INIT=16'h0777;
  LUT4 n329_s15 (
    .F(n329_20),
    .I0(addr_y_value[0]),
    .I1(addr_y_value[3]),
    .I2(addr_y_value[2]),
    .I3(addr_y_value[1]) 
);
defparam n329_s15.INIT=16'h8000;
  LUT4 n331_s13 (
    .F(n331_17),
    .I0(addr_y_value[0]),
    .I1(addr_y_value[3]),
    .I2(addr_y_value[2]),
    .I3(addr_y_value[1]) 
);
defparam n331_s13.INIT=16'h0001;
  LUT4 n335_s12 (
    .F(n335_16),
    .I0(addr_y_value[0]),
    .I1(addr_y_value[2]),
    .I2(addr_y_value[1]),
    .I3(addr_y_value[3]) 
);
defparam n335_s12.INIT=16'h01FE;
  LUT4 n335_s13 (
    .F(n335_17),
    .I0(addr_y_value[0]),
    .I1(addr_y_value[2]),
    .I2(addr_y_value[1]),
    .I3(addr_y_value[3]) 
);
defparam n335_s13.INIT=16'h807F;
  LUT4 n337_s13 (
    .F(n337_17),
    .I0(addr_y_value[0]),
    .I1(addr_y_value[2]),
    .I2(addr_y_value[1]),
    .I3(n368_16) 
);
defparam n337_s13.INIT=16'hFC75;
  LUT4 n341_s11 (
    .F(n341_15),
    .I0(line_draw_state[7]),
    .I1(line_draw_state[6]),
    .I2(addr_y_value[0]),
    .I3(n88_3) 
);
defparam n341_s11.INIT=16'h0E00;
  LUT4 line_draw_state_8_s5 (
    .F(line_draw_state_8_11),
    .I0(start_drawing_Z),
    .I1(line_draw_state[1]),
    .I2(line_draw_state_next[8]),
    .I3(line_draw_state[14]) 
);
defparam line_draw_state_8_s5.INIT=16'hEAFF;
  LUT4 line_draw_state_7_s5 (
    .F(line_draw_state_7_11),
    .I0(start_drawing_Z),
    .I1(line_draw_state[1]),
    .I2(line_draw_state_next[7]),
    .I3(line_draw_state[14]) 
);
defparam line_draw_state_7_s5.INIT=16'hEAFF;
  LUT4 line_draw_state_6_s5 (
    .F(line_draw_state_6_11),
    .I0(start_drawing_Z),
    .I1(line_draw_state[1]),
    .I2(line_draw_state_next[6]),
    .I3(line_draw_state[14]) 
);
defparam line_draw_state_6_s5.INIT=16'hEAFF;
  LUT4 line_draw_state_0_s5 (
    .F(line_draw_state_0_11),
    .I0(start_drawing_Z),
    .I1(line_draw_state[1]),
    .I2(line_draw_state_next[0]),
    .I3(line_draw_state[14]) 
);
defparam line_draw_state_0_s5.INIT=16'hEAFF;
  LUT4 n24_s4 (
    .F(n24_9),
    .I0(addr_x_count[6]),
    .I1(addr_x_count[5]),
    .I2(addr_x_count[4]),
    .I3(n232_12) 
);
defparam n24_s4.INIT=16'h6AAA;
  LUT4 n152_s2 (
    .F(n152_6),
    .I0(n142_31),
    .I1(addr_x_count[7]),
    .I2(addr_x_count[6]),
    .I3(line_draw_state[0]) 
);
defparam n152_s2.INIT=16'h4000;
  LUT4 n337_s14 (
    .F(n337_19),
    .I0(n329_17),
    .I1(line_draw_state[6]),
    .I2(n88_3),
    .I3(addr_y_value[1]) 
);
defparam n337_s14.INIT=16'h3F55;
  LUT4 n333_s13 (
    .F(n333_18),
    .I0(addr_y_value[4]),
    .I1(n331_17),
    .I2(line_draw_state[6]),
    .I3(n88_3) 
);
defparam n333_s13.INIT=16'h6000;
  LUT4 n329_s16 (
    .F(n329_22),
    .I0(n329_18),
    .I1(line_draw_state[6]),
    .I2(n88_3),
    .I3(n329_19) 
);
defparam n329_s16.INIT=16'hBF00;
  LUT4 n368_s11 (
    .F(n368_18),
    .I0(n368_15),
    .I1(line_draw_state[9]),
    .I2(line_draw_state[6]),
    .I3(n88_3) 
);
defparam n368_s11.INIT=16'hF444;
  LUT3 n306_s10 (
    .F(n306_16),
    .I0(line_draw_state[9]),
    .I1(line_draw_state[7]),
    .I2(n88_3) 
);
defparam n306_s10.INIT=8'h15;
  LUT4 n365_s10 (
    .F(n365_16),
    .I0(line_draw_state[9]),
    .I1(n365_14),
    .I2(line_draw_state[7]),
    .I3(n88_3) 
);
defparam n365_s10.INIT=16'hF222;
  LUT3 n259_s1 (
    .F(n259_5),
    .I0(line_draw_state[10]),
    .I1(line_draw_state[11]),
    .I2(line_draw_state[13]) 
);
defparam n259_s1.INIT=8'hFE;
  LUT4 n240_s8 (
    .F(n240_14),
    .I0(adc_data_addr_Z[0]),
    .I1(line_draw_state[13]),
    .I2(line_draw_state[11]),
    .I3(addr_x_count[0]) 
);
defparam n240_s8.INIT=16'hCEF2;
  LUT2 n226_s8 (
    .F(n226_15),
    .I0(line_draw_state[13]),
    .I1(line_draw_state[11]) 
);
defparam n226_s8.INIT=4'hE;
  DFF frame_bram_out_s0 (
    .Q(frame_bram_din),
    .D(line_draw_state[1]),
    .CLK(sys_clock) 
);
  DFFR finished_drawing_s0 (
    .Q(finished_drawing_Z),
    .D(n142_30),
    .CLK(sys_clock),
    .RESET(n467_5) 
);
  DFF adc_data_wren_s0 (
    .Q(adc_data_wren_Z),
    .D(n259_5),
    .CLK(sys_clock) 
);
  DFFE time_x0_7_s0 (
    .Q(time_x0[7]),
    .D(addr_x_count[7]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam time_x0_7_s0.INIT=1'b0;
  DFFE time_x0_6_s0 (
    .Q(time_x0[6]),
    .D(addr_x_count[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam time_x0_6_s0.INIT=1'b0;
  DFFE time_x0_5_s0 (
    .Q(time_x0[5]),
    .D(addr_x_count[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam time_x0_5_s0.INIT=1'b0;
  DFFE time_x0_4_s0 (
    .Q(time_x0[4]),
    .D(addr_x_count[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam time_x0_4_s0.INIT=1'b0;
  DFFE time_x0_3_s0 (
    .Q(time_x0[3]),
    .D(addr_x_count[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam time_x0_3_s0.INIT=1'b0;
  DFFE time_x0_2_s0 (
    .Q(time_x0[2]),
    .D(addr_x_count[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam time_x0_2_s0.INIT=1'b0;
  DFFE time_x0_1_s0 (
    .Q(time_x0[1]),
    .D(addr_x_count[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam time_x0_1_s0.INIT=1'b0;
  DFFE time_x0_0_s0 (
    .Q(time_x0[0]),
    .D(addr_x_count[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam time_x0_0_s0.INIT=1'b0;
  DFFE voltage_y0_6_s0 (
    .Q(voltage_y0[6]),
    .D(adc_data_out[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[12]) 
);
defparam voltage_y0_6_s0.INIT=1'b0;
  DFFE voltage_y0_5_s0 (
    .Q(voltage_y0[5]),
    .D(adc_data_out[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[12]) 
);
defparam voltage_y0_5_s0.INIT=1'b0;
  DFFE voltage_y0_4_s0 (
    .Q(voltage_y0[4]),
    .D(adc_data_out[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[12]) 
);
defparam voltage_y0_4_s0.INIT=1'b0;
  DFFE voltage_y0_3_s0 (
    .Q(voltage_y0[3]),
    .D(adc_data_out[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[12]) 
);
defparam voltage_y0_3_s0.INIT=1'b0;
  DFFE voltage_y0_2_s0 (
    .Q(voltage_y0[2]),
    .D(adc_data_out[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[12]) 
);
defparam voltage_y0_2_s0.INIT=1'b0;
  DFFE voltage_y0_1_s0 (
    .Q(voltage_y0[1]),
    .D(adc_data_out[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[12]) 
);
defparam voltage_y0_1_s0.INIT=1'b0;
  DFFE voltage_y0_0_s0 (
    .Q(voltage_y0[0]),
    .D(adc_data_out[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[12]) 
);
defparam voltage_y0_0_s0.INIT=1'b0;
  DFFE time_x1_7_s0 (
    .Q(time_x1[7]),
    .D(n23_5),
    .CLK(sys_clock),
    .CE(line_draw_state[11]) 
);
defparam time_x1_7_s0.INIT=1'b0;
  DFFE time_x1_6_s0 (
    .Q(time_x1[6]),
    .D(n24_9),
    .CLK(sys_clock),
    .CE(line_draw_state[11]) 
);
defparam time_x1_6_s0.INIT=1'b0;
  DFFE time_x1_5_s0 (
    .Q(time_x1[5]),
    .D(n25_7),
    .CLK(sys_clock),
    .CE(line_draw_state[11]) 
);
defparam time_x1_5_s0.INIT=1'b0;
  DFFE time_x1_4_s0 (
    .Q(time_x1[4]),
    .D(n26_7),
    .CLK(sys_clock),
    .CE(line_draw_state[11]) 
);
defparam time_x1_4_s0.INIT=1'b0;
  DFFE time_x1_3_s0 (
    .Q(time_x1[3]),
    .D(n27_7),
    .CLK(sys_clock),
    .CE(line_draw_state[11]) 
);
defparam time_x1_3_s0.INIT=1'b0;
  DFFE time_x1_2_s0 (
    .Q(time_x1[2]),
    .D(n28_7),
    .CLK(sys_clock),
    .CE(line_draw_state[11]) 
);
defparam time_x1_2_s0.INIT=1'b0;
  DFFE time_x1_1_s0 (
    .Q(time_x1[1]),
    .D(n29_7),
    .CLK(sys_clock),
    .CE(line_draw_state[11]) 
);
defparam time_x1_1_s0.INIT=1'b0;
  DFFE time_x1_0_s0 (
    .Q(time_x1[0]),
    .D(n30_10),
    .CLK(sys_clock),
    .CE(line_draw_state[11]) 
);
defparam time_x1_0_s0.INIT=1'b0;
  DFFE voltage_y1_6_s0 (
    .Q(voltage_y1[6]),
    .D(adc_data_out[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[10]) 
);
defparam voltage_y1_6_s0.INIT=1'b0;
  DFFE voltage_y1_5_s0 (
    .Q(voltage_y1[5]),
    .D(adc_data_out[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[10]) 
);
defparam voltage_y1_5_s0.INIT=1'b0;
  DFFE voltage_y1_4_s0 (
    .Q(voltage_y1[4]),
    .D(adc_data_out[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[10]) 
);
defparam voltage_y1_4_s0.INIT=1'b0;
  DFFE voltage_y1_3_s0 (
    .Q(voltage_y1[3]),
    .D(adc_data_out[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[10]) 
);
defparam voltage_y1_3_s0.INIT=1'b0;
  DFFE voltage_y1_2_s0 (
    .Q(voltage_y1[2]),
    .D(adc_data_out[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[10]) 
);
defparam voltage_y1_2_s0.INIT=1'b0;
  DFFE voltage_y1_1_s0 (
    .Q(voltage_y1[1]),
    .D(adc_data_out[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[10]) 
);
defparam voltage_y1_1_s0.INIT=1'b0;
  DFFE voltage_y1_0_s0 (
    .Q(voltage_y1[0]),
    .D(adc_data_out[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[10]) 
);
defparam voltage_y1_0_s0.INIT=1'b0;
  DFFE frame_bram_addr_14_s0 (
    .Q(frame_bram_addr_Z[14]),
    .D(addr_y_value_mult[14]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_13_s0 (
    .Q(frame_bram_addr_Z[13]),
    .D(addr_y_value_mult[13]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_12_s0 (
    .Q(frame_bram_addr_Z[12]),
    .D(addr_y_value_mult[12]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_11_s0 (
    .Q(frame_bram_addr_Z[11]),
    .D(addr_y_value_mult[11]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_10_s0 (
    .Q(frame_bram_addr_Z[10]),
    .D(addr_y_value_mult[10]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_9_s0 (
    .Q(frame_bram_addr_Z[9]),
    .D(addr_y_value_mult[9]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_8_s0 (
    .Q(frame_bram_addr_Z[8]),
    .D(addr_y_value_mult[8]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_7_s0 (
    .Q(frame_bram_addr_Z[7]),
    .D(addr_y_value_mult[7]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_6_s0 (
    .Q(frame_bram_addr_Z[6]),
    .D(addr_y_value_mult[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_5_s0 (
    .Q(frame_bram_addr_Z[5]),
    .D(addr_y_value_mult[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_4_s0 (
    .Q(frame_bram_addr_Z[4]),
    .D(addr_y_value_mult[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_3_s0 (
    .Q(frame_bram_addr_Z[3]),
    .D(addr_y_value_mult[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_2_s0 (
    .Q(frame_bram_addr_Z[2]),
    .D(addr_y_value_mult[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_1_s0 (
    .Q(frame_bram_addr_Z[1]),
    .D(addr_y_value_mult[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFE frame_bram_addr_0_s0 (
    .Q(frame_bram_addr_Z[0]),
    .D(addr_y_value_mult[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[1]) 
);
  DFFRE addr_x_count_7_s0 (
    .Q(addr_x_count[7]),
    .D(n23_5),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n152_6) 
);
defparam addr_x_count_7_s0.INIT=1'b0;
  DFFRE addr_x_count_6_s0 (
    .Q(addr_x_count[6]),
    .D(n24_9),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n152_6) 
);
defparam addr_x_count_6_s0.INIT=1'b0;
  DFFRE addr_x_count_5_s0 (
    .Q(addr_x_count[5]),
    .D(n25_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n152_6) 
);
defparam addr_x_count_5_s0.INIT=1'b0;
  DFFRE addr_x_count_4_s0 (
    .Q(addr_x_count[4]),
    .D(n26_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n152_6) 
);
defparam addr_x_count_4_s0.INIT=1'b0;
  DFFRE addr_x_count_3_s0 (
    .Q(addr_x_count[3]),
    .D(n27_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n152_6) 
);
defparam addr_x_count_3_s0.INIT=1'b0;
  DFFRE addr_x_count_2_s0 (
    .Q(addr_x_count[2]),
    .D(n28_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n152_6) 
);
defparam addr_x_count_2_s0.INIT=1'b0;
  DFFRE addr_x_count_1_s0 (
    .Q(addr_x_count[1]),
    .D(n29_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n152_6) 
);
defparam addr_x_count_1_s0.INIT=1'b0;
  DFFRE addr_x_count_0_s0 (
    .Q(addr_x_count[0]),
    .D(n30_10),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n152_6) 
);
defparam addr_x_count_0_s0.INIT=1'b0;
  DFFS line_draw_state_14_s1 (
    .Q(line_draw_state[14]),
    .D(n194_10),
    .CLK(sys_clock),
    .SET(GND) 
);
defparam line_draw_state_14_s1.INIT=1'b1;
  DFFSE line_draw_state_next_14_s4 (
    .Q(line_draw_state_next[14]),
    .D(GND),
    .CLK(sys_clock),
    .CE(n368_12),
    .SET(GND) 
);
defparam line_draw_state_next_14_s4.INIT=1'b1;
  DFFE adc_data_addr_7_s1 (
    .Q(adc_data_addr_Z[7]),
    .D(n226_13),
    .CLK(sys_clock),
    .CE(n226_15) 
);
defparam adc_data_addr_7_s1.INIT=1'b0;
  DFFE adc_data_addr_6_s1 (
    .Q(adc_data_addr_Z[6]),
    .D(n228_11),
    .CLK(sys_clock),
    .CE(n226_15) 
);
defparam adc_data_addr_6_s1.INIT=1'b0;
  DFFE adc_data_addr_5_s1 (
    .Q(adc_data_addr_Z[5]),
    .D(n230_11),
    .CLK(sys_clock),
    .CE(n226_15) 
);
defparam adc_data_addr_5_s1.INIT=1'b0;
  DFFE adc_data_addr_4_s1 (
    .Q(adc_data_addr_Z[4]),
    .D(n232_11),
    .CLK(sys_clock),
    .CE(n226_15) 
);
defparam adc_data_addr_4_s1.INIT=1'b0;
  DFFE adc_data_addr_3_s1 (
    .Q(adc_data_addr_Z[3]),
    .D(n234_11),
    .CLK(sys_clock),
    .CE(n226_15) 
);
defparam adc_data_addr_3_s1.INIT=1'b0;
  DFFE adc_data_addr_2_s1 (
    .Q(adc_data_addr_Z[2]),
    .D(n236_11),
    .CLK(sys_clock),
    .CE(n226_15) 
);
defparam adc_data_addr_2_s1.INIT=1'b0;
  DFFE adc_data_addr_1_s1 (
    .Q(adc_data_addr_Z[1]),
    .D(n238_11),
    .CLK(sys_clock),
    .CE(n226_15) 
);
defparam adc_data_addr_1_s1.INIT=1'b0;
  DFFE addr_x_value_7_s1 (
    .Q(addr_x_value[7]),
    .D(n306_12),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_x_value_7_s1.INIT=1'b0;
  DFFE addr_x_value_6_s1 (
    .Q(addr_x_value[6]),
    .D(n309_11),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_x_value_6_s1.INIT=1'b0;
  DFFE addr_x_value_5_s1 (
    .Q(addr_x_value[5]),
    .D(n312_11),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_x_value_5_s1.INIT=1'b0;
  DFFE addr_x_value_4_s1 (
    .Q(addr_x_value[4]),
    .D(n315_11),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_x_value_4_s1.INIT=1'b0;
  DFFE addr_x_value_3_s1 (
    .Q(addr_x_value[3]),
    .D(n318_11),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_x_value_3_s1.INIT=1'b0;
  DFFE addr_x_value_2_s1 (
    .Q(addr_x_value[2]),
    .D(n321_11),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_x_value_2_s1.INIT=1'b0;
  DFFE addr_x_value_1_s1 (
    .Q(addr_x_value[1]),
    .D(n324_11),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_x_value_1_s1.INIT=1'b0;
  DFFE addr_x_value_0_s1 (
    .Q(addr_x_value[0]),
    .D(n327_11),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_x_value_0_s1.INIT=1'b0;
  DFFE addr_y_value_6_s1 (
    .Q(addr_y_value[6]),
    .D(n329_14),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_y_value_6_s1.INIT=1'b0;
  DFFE addr_y_value_5_s1 (
    .Q(addr_y_value[5]),
    .D(n331_13),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_y_value_5_s1.INIT=1'b0;
  DFFE addr_y_value_4_s1 (
    .Q(addr_y_value[4]),
    .D(n333_13),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_y_value_4_s1.INIT=1'b0;
  DFFE addr_y_value_3_s1 (
    .Q(addr_y_value[3]),
    .D(n335_13),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_y_value_3_s1.INIT=1'b0;
  DFFE addr_y_value_2_s1 (
    .Q(addr_y_value[2]),
    .D(n337_13),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_y_value_2_s1.INIT=1'b0;
  DFFE addr_y_value_1_s1 (
    .Q(addr_y_value[1]),
    .D(n339_13),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_y_value_1_s1.INIT=1'b0;
  DFFE addr_y_value_0_s1 (
    .Q(addr_y_value[0]),
    .D(n341_13),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam addr_y_value_0_s1.INIT=1'b0;
  DFFE line_draw_state_next_8_s1 (
    .Q(line_draw_state_next[8]),
    .D(n362_10),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam line_draw_state_next_8_s1.INIT=1'b0;
  DFFE line_draw_state_next_7_s1 (
    .Q(line_draw_state_next[7]),
    .D(n365_16),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam line_draw_state_next_7_s1.INIT=1'b0;
  DFFE line_draw_state_next_6_s1 (
    .Q(line_draw_state_next[6]),
    .D(n368_18),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam line_draw_state_next_6_s1.INIT=1'b0;
  DFFE line_draw_state_next_0_s1 (
    .Q(line_draw_state_next[0]),
    .D(n385_16),
    .CLK(sys_clock),
    .CE(n368_12) 
);
defparam line_draw_state_next_0_s1.INIT=1'b0;
  DFFE addr_y_value_mult_14_s1 (
    .Q(addr_y_value_mult[14]),
    .D(n387_15),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_14_s1.INIT=1'b0;
  DFFE addr_y_value_mult_13_s1 (
    .Q(addr_y_value_mult[13]),
    .D(n389_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_13_s1.INIT=1'b0;
  DFFE addr_y_value_mult_12_s1 (
    .Q(addr_y_value_mult[12]),
    .D(n391_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_12_s1.INIT=1'b0;
  DFFE addr_y_value_mult_11_s1 (
    .Q(addr_y_value_mult[11]),
    .D(n393_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_11_s1.INIT=1'b0;
  DFFE addr_y_value_mult_10_s1 (
    .Q(addr_y_value_mult[10]),
    .D(n395_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_10_s1.INIT=1'b0;
  DFFE addr_y_value_mult_9_s1 (
    .Q(addr_y_value_mult[9]),
    .D(n397_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_9_s1.INIT=1'b0;
  DFFE addr_y_value_mult_8_s1 (
    .Q(addr_y_value_mult[8]),
    .D(n399_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_8_s1.INIT=1'b0;
  DFFE addr_y_value_mult_7_s1 (
    .Q(addr_y_value_mult[7]),
    .D(n401_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_7_s1.INIT=1'b0;
  DFFE addr_y_value_mult_6_s1 (
    .Q(addr_y_value_mult[6]),
    .D(n403_11),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_6_s1.INIT=1'b0;
  DFFE addr_y_value_mult_5_s1 (
    .Q(addr_y_value_mult[5]),
    .D(n405_11),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_5_s1.INIT=1'b0;
  DFFE addr_y_value_mult_4_s1 (
    .Q(addr_y_value_mult[4]),
    .D(n407_11),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_4_s1.INIT=1'b0;
  DFFE addr_y_value_mult_3_s1 (
    .Q(addr_y_value_mult[3]),
    .D(n409_11),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_3_s1.INIT=1'b0;
  DFFE addr_y_value_mult_2_s1 (
    .Q(addr_y_value_mult[2]),
    .D(n411_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_2_s1.INIT=1'b0;
  DFFE addr_y_value_mult_1_s1 (
    .Q(addr_y_value_mult[1]),
    .D(n413_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_1_s1.INIT=1'b0;
  DFFE addr_y_value_mult_0_s1 (
    .Q(addr_y_value_mult[0]),
    .D(n415_13),
    .CLK(sys_clock),
    .CE(n387_13) 
);
defparam addr_y_value_mult_0_s1.INIT=1'b0;
  DFFE line_draw_state_13_s2 (
    .Q(line_draw_state[13]),
    .D(n196_18),
    .CLK(sys_clock),
    .CE(line_draw_state_13_9) 
);
defparam line_draw_state_13_s2.INIT=1'b0;
  DFFE line_draw_state_12_s2 (
    .Q(line_draw_state[12]),
    .D(line_draw_state[13]),
    .CLK(sys_clock),
    .CE(line_draw_state_12_9) 
);
defparam line_draw_state_12_s2.INIT=1'b0;
  DFFE line_draw_state_11_s2 (
    .Q(line_draw_state[11]),
    .D(line_draw_state[12]),
    .CLK(sys_clock),
    .CE(line_draw_state_11_9) 
);
defparam line_draw_state_11_s2.INIT=1'b0;
  DFFE line_draw_state_10_s2 (
    .Q(line_draw_state[10]),
    .D(line_draw_state[11]),
    .CLK(sys_clock),
    .CE(line_draw_state_10_9) 
);
defparam line_draw_state_10_s2.INIT=1'b0;
  DFFE line_draw_state_9_s2 (
    .Q(line_draw_state[9]),
    .D(line_draw_state[10]),
    .CLK(sys_clock),
    .CE(line_draw_state_9_9) 
);
defparam line_draw_state_9_s2.INIT=1'b0;
  DFFE line_draw_state_8_s2 (
    .Q(line_draw_state[8]),
    .D(n206_17),
    .CLK(sys_clock),
    .CE(line_draw_state_8_11) 
);
defparam line_draw_state_8_s2.INIT=1'b0;
  DFFE line_draw_state_7_s2 (
    .Q(line_draw_state[7]),
    .D(n208_17),
    .CLK(sys_clock),
    .CE(line_draw_state_7_11) 
);
defparam line_draw_state_7_s2.INIT=1'b0;
  DFFE line_draw_state_6_s2 (
    .Q(line_draw_state[6]),
    .D(n210_17),
    .CLK(sys_clock),
    .CE(line_draw_state_6_11) 
);
defparam line_draw_state_6_s2.INIT=1'b0;
  DFFE line_draw_state_5_s2 (
    .Q(line_draw_state[5]),
    .D(n368_12),
    .CLK(sys_clock),
    .CE(line_draw_state_5_9) 
);
defparam line_draw_state_5_s2.INIT=1'b0;
  DFFE line_draw_state_4_s2 (
    .Q(line_draw_state[4]),
    .D(line_draw_state[5]),
    .CLK(sys_clock),
    .CE(line_draw_state_4_9) 
);
defparam line_draw_state_4_s2.INIT=1'b0;
  DFFE line_draw_state_2_s2 (
    .Q(line_draw_state[2]),
    .D(line_draw_state[4]),
    .CLK(sys_clock),
    .CE(line_draw_state_2_9) 
);
defparam line_draw_state_2_s2.INIT=1'b0;
  DFFE line_draw_state_1_s2 (
    .Q(line_draw_state[1]),
    .D(line_draw_state[2]),
    .CLK(sys_clock),
    .CE(line_draw_state_1_9) 
);
defparam line_draw_state_1_s2.INIT=1'b0;
  DFFE line_draw_state_0_s2 (
    .Q(line_draw_state[0]),
    .D(n224_17),
    .CLK(sys_clock),
    .CE(line_draw_state_0_11) 
);
defparam line_draw_state_0_s2.INIT=1'b0;
  DFF adc_data_addr_0_s2 (
    .Q(adc_data_addr_Z[0]),
    .D(n240_14),
    .CLK(sys_clock) 
);
defparam adc_data_addr_0_s2.INIT=1'b0;
  ALU n41_s14 (
    .SUM(n41_15_SUM),
    .COUT(n41_18),
    .I0(GND),
    .I1(voltage_y1[0]),
    .I3(GND),
    .CIN(voltage_y0[0]) 
);
defparam n41_s14.ALU_MODE=1;
  ALU n40_s14 (
    .SUM(n40_15_SUM),
    .COUT(n40_18),
    .I0(GND),
    .I1(voltage_y0[0]),
    .I3(GND),
    .CIN(voltage_y1[0]) 
);
defparam n40_s14.ALU_MODE=1;
  ALU n41_s15 (
    .SUM(n41_16_SUM),
    .COUT(n41_20),
    .I0(voltage_y0[1]),
    .I1(voltage_y1[1]),
    .I3(GND),
    .CIN(n41_18) 
);
defparam n41_s15.ALU_MODE=1;
  ALU n40_s15 (
    .SUM(n40_16_SUM),
    .COUT(n40_20),
    .I0(voltage_y1[1]),
    .I1(voltage_y0[1]),
    .I3(GND),
    .CIN(n40_18) 
);
defparam n40_s15.ALU_MODE=1;
  ALU n41_s16 (
    .SUM(n41_17_SUM),
    .COUT(n41_22),
    .I0(voltage_y0[2]),
    .I1(voltage_y1[2]),
    .I3(GND),
    .CIN(n41_20) 
);
defparam n41_s16.ALU_MODE=1;
  ALU n40_s16 (
    .SUM(n40_17_SUM),
    .COUT(n40_22),
    .I0(voltage_y1[2]),
    .I1(voltage_y0[2]),
    .I3(GND),
    .CIN(n40_20) 
);
defparam n40_s16.ALU_MODE=1;
  ALU n41_s17 (
    .SUM(n41_18_SUM),
    .COUT(n41_24),
    .I0(voltage_y0[3]),
    .I1(voltage_y1[3]),
    .I3(GND),
    .CIN(n41_22) 
);
defparam n41_s17.ALU_MODE=1;
  ALU n40_s17 (
    .SUM(n40_18_SUM),
    .COUT(n40_24),
    .I0(voltage_y1[3]),
    .I1(voltage_y0[3]),
    .I3(GND),
    .CIN(n40_22) 
);
defparam n40_s17.ALU_MODE=1;
  ALU n41_s18 (
    .SUM(n41_19_SUM),
    .COUT(n41_26),
    .I0(voltage_y0[4]),
    .I1(voltage_y1[4]),
    .I3(GND),
    .CIN(n41_24) 
);
defparam n41_s18.ALU_MODE=1;
  ALU n40_s18 (
    .SUM(n40_19_SUM),
    .COUT(n40_26),
    .I0(voltage_y1[4]),
    .I1(voltage_y0[4]),
    .I3(GND),
    .CIN(n40_24) 
);
defparam n40_s18.ALU_MODE=1;
  ALU n41_s19 (
    .SUM(n41_20_SUM),
    .COUT(n41_28),
    .I0(voltage_y0[5]),
    .I1(voltage_y1[5]),
    .I3(GND),
    .CIN(n41_26) 
);
defparam n41_s19.ALU_MODE=1;
  ALU n40_s19 (
    .SUM(n40_20_SUM),
    .COUT(n40_28),
    .I0(voltage_y1[5]),
    .I1(voltage_y0[5]),
    .I3(GND),
    .CIN(n40_26) 
);
defparam n40_s19.ALU_MODE=1;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(addr_y_value_mult[0]),
    .I1(addr_y_value_mult[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(addr_y_value_mult[1]),
    .I1(addr_y_value_mult[2]),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(addr_y_value_mult[2]),
    .I1(addr_y_value_mult[3]),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(addr_y_value_mult[3]),
    .I1(addr_y_value_mult[4]),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(addr_y_value_mult[4]),
    .I1(addr_y_value_mult[5]),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(addr_y_value_mult[5]),
    .I1(addr_y_value_mult[6]),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(addr_y_value_mult[6]),
    .I1(addr_y_value_mult[7]),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_0_COUT),
    .I0(addr_y_value_mult[7]),
    .I1(addr_y_value_mult[8]),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  ALU n65_s0 (
    .SUM(n65_3),
    .COUT(n65_4),
    .I0(addr_y_value_mult[0]),
    .I1(addr_y_value_mult[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam n65_s0.ALU_MODE=0;
  ALU n64_s0 (
    .SUM(n64_3),
    .COUT(n64_4),
    .I0(n64_1),
    .I1(addr_y_value_mult[4]),
    .I3(GND),
    .CIN(n65_4) 
);
defparam n64_s0.ALU_MODE=0;
  ALU n63_s0 (
    .SUM(n63_3),
    .COUT(n63_4),
    .I0(n63_1),
    .I1(addr_y_value_mult[5]),
    .I3(GND),
    .CIN(n64_4) 
);
defparam n63_s0.ALU_MODE=0;
  ALU n62_s0 (
    .SUM(n62_3),
    .COUT(n62_4),
    .I0(n62_1),
    .I1(addr_y_value_mult[6]),
    .I3(GND),
    .CIN(n63_4) 
);
defparam n62_s0.ALU_MODE=0;
  ALU n61_s0 (
    .SUM(n61_3),
    .COUT(n61_4),
    .I0(n61_1),
    .I1(addr_y_value_mult[7]),
    .I3(GND),
    .CIN(n62_4) 
);
defparam n61_s0.ALU_MODE=0;
  ALU n60_s0 (
    .SUM(n60_3),
    .COUT(n60_4),
    .I0(n60_1),
    .I1(addr_y_value_mult[8]),
    .I3(GND),
    .CIN(n61_4) 
);
defparam n60_s0.ALU_MODE=0;
  ALU n59_s0 (
    .SUM(n59_3),
    .COUT(n59_4),
    .I0(n59_1),
    .I1(addr_y_value_mult[9]),
    .I3(GND),
    .CIN(n60_4) 
);
defparam n59_s0.ALU_MODE=0;
  ALU n58_s0 (
    .SUM(n58_3),
    .COUT(n58_4),
    .I0(n58_1),
    .I1(addr_y_value_mult[10]),
    .I3(GND),
    .CIN(n59_4) 
);
defparam n58_s0.ALU_MODE=0;
  ALU n57_s0 (
    .SUM(n57_3),
    .COUT(n57_1_COUT),
    .I0(n57_1),
    .I1(addr_y_value_mult[11]),
    .I3(GND),
    .CIN(n58_4) 
);
defparam n57_s0.ALU_MODE=0;
  ALU n81_s (
    .SUM(n81_1),
    .COUT(n81_2),
    .I0(addr_y_value_mult[0]),
    .I1(addr_x_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n81_s.ALU_MODE=0;
  ALU n80_s (
    .SUM(n80_1),
    .COUT(n80_2),
    .I0(addr_y_value_mult[1]),
    .I1(addr_x_value[1]),
    .I3(GND),
    .CIN(n81_2) 
);
defparam n80_s.ALU_MODE=0;
  ALU n79_s (
    .SUM(n79_1),
    .COUT(n79_2),
    .I0(addr_y_value_mult[2]),
    .I1(addr_x_value[2]),
    .I3(GND),
    .CIN(n80_2) 
);
defparam n79_s.ALU_MODE=0;
  ALU n78_s (
    .SUM(n78_1),
    .COUT(n78_2),
    .I0(addr_y_value_mult[3]),
    .I1(addr_x_value[3]),
    .I3(GND),
    .CIN(n79_2) 
);
defparam n78_s.ALU_MODE=0;
  ALU n77_s (
    .SUM(n77_1),
    .COUT(n77_2),
    .I0(addr_y_value_mult[4]),
    .I1(addr_x_value[4]),
    .I3(GND),
    .CIN(n78_2) 
);
defparam n77_s.ALU_MODE=0;
  ALU n76_s (
    .SUM(n76_1),
    .COUT(n76_2),
    .I0(addr_y_value_mult[5]),
    .I1(addr_x_value[5]),
    .I3(GND),
    .CIN(n77_2) 
);
defparam n76_s.ALU_MODE=0;
  ALU n75_s (
    .SUM(n75_1),
    .COUT(n75_2),
    .I0(addr_y_value_mult[6]),
    .I1(addr_x_value[6]),
    .I3(GND),
    .CIN(n76_2) 
);
defparam n75_s.ALU_MODE=0;
  ALU n74_s (
    .SUM(n74_1),
    .COUT(n74_2),
    .I0(addr_y_value_mult[7]),
    .I1(addr_x_value[7]),
    .I3(GND),
    .CIN(n75_2) 
);
defparam n74_s.ALU_MODE=0;
  ALU n73_s (
    .SUM(n73_1),
    .COUT(n73_2),
    .I0(addr_y_value_mult[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n74_2) 
);
defparam n73_s.ALU_MODE=0;
  ALU n72_s (
    .SUM(n72_1),
    .COUT(n72_2),
    .I0(addr_y_value_mult[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n73_2) 
);
defparam n72_s.ALU_MODE=0;
  ALU n71_s (
    .SUM(n71_1),
    .COUT(n71_2),
    .I0(addr_y_value_mult[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n72_2) 
);
defparam n71_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(addr_y_value_mult[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n71_2) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(addr_y_value_mult[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(addr_y_value_mult[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_0_COUT),
    .I0(addr_y_value_mult[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n82_s0 (
    .SUM(n82_1_SUM),
    .COUT(n82_3),
    .I0(addr_y_value[0]),
    .I1(voltage_y1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n82_s0.ALU_MODE=3;
  ALU n83_s0 (
    .SUM(n83_1_SUM),
    .COUT(n83_3),
    .I0(addr_y_value[1]),
    .I1(voltage_y1[1]),
    .I3(GND),
    .CIN(n82_3) 
);
defparam n83_s0.ALU_MODE=3;
  ALU n84_s0 (
    .SUM(n84_1_SUM),
    .COUT(n84_3),
    .I0(addr_y_value[2]),
    .I1(voltage_y1[2]),
    .I3(GND),
    .CIN(n83_3) 
);
defparam n84_s0.ALU_MODE=3;
  ALU n85_s0 (
    .SUM(n85_1_SUM),
    .COUT(n85_3),
    .I0(addr_y_value[3]),
    .I1(voltage_y1[3]),
    .I3(GND),
    .CIN(n84_3) 
);
defparam n85_s0.ALU_MODE=3;
  ALU n86_s0 (
    .SUM(n86_1_SUM),
    .COUT(n86_3),
    .I0(addr_y_value[4]),
    .I1(voltage_y1[4]),
    .I3(GND),
    .CIN(n85_3) 
);
defparam n86_s0.ALU_MODE=3;
  ALU n87_s0 (
    .SUM(n87_1_SUM),
    .COUT(n87_3),
    .I0(addr_y_value[5]),
    .I1(voltage_y1[5]),
    .I3(GND),
    .CIN(n86_3) 
);
defparam n87_s0.ALU_MODE=3;
  ALU n88_s0 (
    .SUM(n88_1_SUM),
    .COUT(n88_3),
    .I0(addr_y_value[6]),
    .I1(voltage_y1[6]),
    .I3(GND),
    .CIN(n87_3) 
);
defparam n88_s0.ALU_MODE=3;
  INV n467_s2 (
    .O(n467_5),
    .I(line_draw_state[0]) 
);
  INV n30_s6 (
    .O(n30_10),
    .I(addr_x_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* line_drawer */
module top_level (
  CLOCK_IN,
  LCD_CLOCK,
  LCD_HSYNC,
  LCD_VSYNC,
  LCD_DEN,
  LCD_R,
  LCD_G,
  LCD_B,
  ADC_DATA,
  ADC_RD,
  ADC_INT
)
;
input CLOCK_IN;
output LCD_CLOCK;
output LCD_HSYNC;
output LCD_VSYNC;
output LCD_DEN;
output [4:0] LCD_R;
output [5:0] LCD_G;
output [4:0] LCD_B;
input [7:0] ADC_DATA;
output ADC_RD;
input ADC_INT;
wire CLOCK_IN_d;
wire adc_interrupt_Z;
wire LCD_CLOCK_d;
wire sys_clock;
wire rst_bram_complete_Z;
wire lcd_r_1_3;
wire sig_vsync_5;
wire sig_hsync_10;
wire LCD_DEN_d;
wire rst_bram_start_Z;
wire start_drawing_Z;
wire ADC_RD_d;
wire frame_bram_din;
wire finished_drawing_Z;
wire adc_data_wren_Z;
wire [7:0] ADC_DATA_d;
wire [0:0] bram_qout;
wire [6:0] adc_data_out;
wire [14:0] frame_bram_addr_Z;
wire [7:0] adc_data_addr_Z;
wire VCC;
wire GND;
  IBUF CLOCK_IN_ibuf (
    .O(CLOCK_IN_d),
    .I(CLOCK_IN) 
);
  IBUF ADC_DATA_0_ibuf (
    .O(ADC_DATA_d[0]),
    .I(ADC_DATA[0]) 
);
  IBUF ADC_DATA_1_ibuf (
    .O(ADC_DATA_d[1]),
    .I(ADC_DATA[1]) 
);
  IBUF ADC_DATA_2_ibuf (
    .O(ADC_DATA_d[2]),
    .I(ADC_DATA[2]) 
);
  IBUF ADC_DATA_3_ibuf (
    .O(ADC_DATA_d[3]),
    .I(ADC_DATA[3]) 
);
  IBUF ADC_DATA_4_ibuf (
    .O(ADC_DATA_d[4]),
    .I(ADC_DATA[4]) 
);
  IBUF ADC_DATA_5_ibuf (
    .O(ADC_DATA_d[5]),
    .I(ADC_DATA[5]) 
);
  IBUF ADC_DATA_6_ibuf (
    .O(ADC_DATA_d[6]),
    .I(ADC_DATA[6]) 
);
  IBUF ADC_DATA_7_ibuf (
    .O(ADC_DATA_d[7]),
    .I(ADC_DATA[7]) 
);
  IBUF ADC_INT_ibuf (
    .O(adc_interrupt_Z),
    .I(ADC_INT) 
);
  OBUF LCD_CLOCK_obuf (
    .O(LCD_CLOCK),
    .I(LCD_CLOCK_d) 
);
  OBUF LCD_HSYNC_obuf (
    .O(LCD_HSYNC),
    .I(sig_hsync_10) 
);
  OBUF LCD_VSYNC_obuf (
    .O(LCD_VSYNC),
    .I(sig_vsync_5) 
);
  OBUF LCD_DEN_obuf (
    .O(LCD_DEN),
    .I(LCD_DEN_d) 
);
  OBUF LCD_R_0_obuf (
    .O(LCD_R[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_R_1_obuf (
    .O(LCD_R[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_R_2_obuf (
    .O(LCD_R[2]),
    .I(GND) 
);
  OBUF LCD_R_3_obuf (
    .O(LCD_R[3]),
    .I(GND) 
);
  OBUF LCD_R_4_obuf (
    .O(LCD_R[4]),
    .I(GND) 
);
  OBUF LCD_G_0_obuf (
    .O(LCD_G[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_G_1_obuf (
    .O(LCD_G[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_G_2_obuf (
    .O(LCD_G[2]),
    .I(GND) 
);
  OBUF LCD_G_3_obuf (
    .O(LCD_G[3]),
    .I(GND) 
);
  OBUF LCD_G_4_obuf (
    .O(LCD_G[4]),
    .I(GND) 
);
  OBUF LCD_G_5_obuf (
    .O(LCD_G[5]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_0_obuf (
    .O(LCD_B[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_B_1_obuf (
    .O(LCD_B[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_B_2_obuf (
    .O(LCD_B[2]),
    .I(GND) 
);
  OBUF LCD_B_3_obuf (
    .O(LCD_B[3]),
    .I(GND) 
);
  OBUF LCD_B_4_obuf (
    .O(LCD_B[4]),
    .I(GND) 
);
  OBUF ADC_RD_obuf (
    .O(ADC_RD),
    .I(ADC_RD_d) 
);
  Gowin_rPLL pll_clock (
    .CLOCK_IN_d(CLOCK_IN_d),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .sys_clock(sys_clock)
);
  vga_controller display (
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .sys_clock(sys_clock),
    .frame_bram_din(frame_bram_din),
    .rst_bram_start_Z(rst_bram_start_Z),
    .frame_bram_addr_Z(frame_bram_addr_Z[14:0]),
    .rst_bram_complete_Z(rst_bram_complete_Z),
    .lcd_r_1_3(lcd_r_1_3),
    .sig_vsync_5(sig_vsync_5),
    .sig_hsync_10(sig_hsync_10),
    .LCD_DEN_d(LCD_DEN_d),
    .bram_qout(bram_qout[0])
);
  adc_controller adc (
    .sys_clock(sys_clock),
    .finished_drawing_Z(finished_drawing_Z),
    .adc_interrupt_Z(adc_interrupt_Z),
    .rst_bram_complete_Z(rst_bram_complete_Z),
    .adc_data_wren_Z(adc_data_wren_Z),
    .ADC_DATA_d(ADC_DATA_d[7:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0]),
    .rst_bram_start_Z(rst_bram_start_Z),
    .start_drawing_Z(start_drawing_Z),
    .ADC_RD_d(ADC_RD_d),
    .adc_data_out(adc_data_out[6:0])
);
  line_drawer line_draw (
    .sys_clock(sys_clock),
    .start_drawing_Z(start_drawing_Z),
    .adc_data_out(adc_data_out[6:0]),
    .frame_bram_din(frame_bram_din),
    .finished_drawing_Z(finished_drawing_Z),
    .adc_data_wren_Z(adc_data_wren_Z),
    .frame_bram_addr_Z(frame_bram_addr_Z[14:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top_level */
