

================================================================
== Vivado HLS Report for 'load_data353167'
================================================================
* Date:           Sun Apr 28 15:57:11 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+------+----------+-----------+-----------+-------+----------+
        |                             |   Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name          | min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------+-----+------+----------+-----------+-----------+-------+----------+
        |- Loop 1                     |    ?|     ?|         ?|          -|          -|     64|    no    |
        | + Loop 1.1                  |    ?|     ?|         ?|          -|          -|      2|    no    |
        |  ++ Loop 1.1.1              |    ?|     ?|         ?|          -|          -|      2|    no    |
        |   +++ Loop 1.1.1.1          |    ?|     ?|         1|          -|          -|      ?|    no    |
        |   +++ Loop 1.1.1.2          |   14|  1232| 14 ~ 154 |          -|          -| 1 ~ 8 |    no    |
        |    ++++ Loop 1.1.1.2.1      |   12|   152|  12 ~ 19 |          -|          -| 1 ~ 8 |    no    |
        |     +++++ Loop 1.1.1.2.1.1  |    2|     9|         3|          1|          1| 1 ~ 8 |    yes   |
        +-----------------------------+-----+------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_296)
	2  / (tmp_296)
4 --> 
	5  / (!tmp_300)
	3  / (tmp_300)
5 --> 
	5  / (!tmp_301)
	6  / (tmp_301)
6 --> 
	7  / (!exitcond2_i_i_i)
	4  / (exitcond2_i_i_i)
7 --> 
	8  / (!exitcond1_i_i_i)
	6  / (exitcond1_i_i_i)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	18  / (exitcond_i_i_i)
	16  / (!exitcond_i_i_i)
16 --> 
	17  / true
17 --> 
	15  / true
18 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 40 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%outputs_offset2_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outputs_offset2)"   --->   Operation 41 'read' 'outputs_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %inputs_offset1)"   --->   Operation 42 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 43 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i31P(i31* %outputs_offset_out, i31 %outputs_offset_read)"   --->   Operation 44 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%inputs_offset_cast_i = zext i31 %inputs_offset_read to i32"   --->   Operation 55 'zext' 'inputs_offset_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %outputs_offset_c, i10 %outputs_offset2_read)"   --->   Operation 64 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inputs_offset_cast_i_1 = zext i18 %inputs_offset1_read to i19" [mobile_net_hls_v1/conv.hpp:1108]   --->   Operation 68 'zext' 'inputs_offset_cast_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.65ns)   --->   "br label %0" [mobile_net_hls_v1/conv.hpp:1108]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_304 = phi i10 [ 0, %entry ], [ %n, %11 ]"   --->   Operation 70 'phi' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_305 = zext i10 %tmp_304 to i32" [mobile_net_hls_v1/conv.hpp:1108]   --->   Operation 71 'zext' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_304, i32 9)" [mobile_net_hls_v1/conv.hpp:1108]   --->   Operation 72 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 73 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exit, label %.preheader12.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:1108]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.78ns)   --->   "%tmp_i_i_i_i_i = sub i10 -512, %tmp_304" [mobile_net_hls_v1/conv.hpp:1116]   --->   Operation 75 'sub' 'tmp_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_294 = trunc i10 %tmp_i_i_i_i_i to i4" [mobile_net_hls_v1/conv.hpp:1116]   --->   Operation 76 'trunc' 'tmp_294' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.91ns)   --->   "%tmp_15_i_i_i_i_i = icmp ugt i10 %tmp_i_i_i_i_i, 8" [mobile_net_hls_v1/conv.hpp:1116]   --->   Operation 77 'icmp' 'tmp_15_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.39ns)   --->   "%nLoops = select i1 %tmp_15_i_i_i_i_i, i4 -8, i4 %tmp_294" [mobile_net_hls_v1/conv.hpp:1116]   --->   Operation 78 'select' 'nLoops' <Predicate = (!tmp)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%nLoops_cast10_i_i_i_s = zext i4 %nLoops to i10" [mobile_net_hls_v1/conv.hpp:1116]   --->   Operation 79 'zext' 'nLoops_cast10_i_i_i_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.78ns)   --->   "%tmp_16_i_i_i_i_i = add i10 %tmp_304, %nLoops_cast10_i_i_i_s" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 80 'add' 'tmp_16_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_16_i_i_i_i_i, i32 9)" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 81 'bitselect' 'tmp_295' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.65ns)   --->   "br label %.preheader12.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:1109]   --->   Operation 82 'br' <Predicate = (!tmp)> <Delay = 0.65>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 83 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.72>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_306 = phi i5 [ %r, %10 ], [ 0, %.preheader12.preheader.i.i.i.i.i ]"   --->   Operation 84 'phi' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_307 = zext i5 %tmp_306 to i32" [mobile_net_hls_v1/conv.hpp:1109]   --->   Operation 85 'zext' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %tmp_306, i32 4)" [mobile_net_hls_v1/conv.hpp:1109]   --->   Operation 86 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 87 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_296, label %11, label %.preheader11.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:1109]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.78ns)   --->   "%tmp_18_i_i_i_i_i = sub i5 -16, %tmp_306" [mobile_net_hls_v1/conv.hpp:1117]   --->   Operation 89 'sub' 'tmp_18_i_i_i_i_i' <Predicate = (!tmp_296)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_297 = trunc i5 %tmp_18_i_i_i_i_i to i4" [mobile_net_hls_v1/conv.hpp:1117]   --->   Operation 90 'trunc' 'tmp_297' <Predicate = (!tmp_296)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.75ns)   --->   "%tmp_19_i_i_i_i_i = icmp ugt i5 %tmp_18_i_i_i_i_i, 8" [mobile_net_hls_v1/conv.hpp:1117]   --->   Operation 91 'icmp' 'tmp_19_i_i_i_i_i' <Predicate = (!tmp_296)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.39ns)   --->   "%rLoops = select i1 %tmp_19_i_i_i_i_i, i4 -8, i4 %tmp_297" [mobile_net_hls_v1/conv.hpp:1117]   --->   Operation 92 'select' 'rLoops' <Predicate = (!tmp_296)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%rLoops_cast_i_i_i_i_s = zext i4 %rLoops to i5" [mobile_net_hls_v1/conv.hpp:1117]   --->   Operation 93 'zext' 'rLoops_cast_i_i_i_i_s' <Predicate = (!tmp_296)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.78ns)   --->   "%tmp_20_i_i_i_i_i = add i5 %tmp_306, %rLoops_cast_i_i_i_i_s" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 94 'add' 'tmp_20_i_i_i_i_i' <Predicate = (!tmp_296)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_298 = trunc i10 %tmp_304 to i9" [mobile_net_hls_v1/conv.hpp:1108]   --->   Operation 95 'trunc' 'tmp_298' <Predicate = (!tmp_296)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %tmp_20_i_i_i_i_i, i32 4)" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 96 'bitselect' 'tmp_299' <Predicate = (!tmp_296)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.65ns)   --->   "br label %.preheader11.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:1110]   --->   Operation 97 'br' <Predicate = (!tmp_296)> <Delay = 0.65>
ST_3 : Operation 98 [1/1] (0.78ns)   --->   "%n = add i10 %tmp_304, 8" [mobile_net_hls_v1/conv.hpp:1108]   --->   Operation 98 'add' 'n' <Predicate = (tmp_296)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %0" [mobile_net_hls_v1/conv.hpp:1108]   --->   Operation 99 'br' <Predicate = (tmp_296)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_308 = phi i5 [ %c, %"copy_input_fmem2buffer<16, 256>.exit.i.i_ifconv.i.i.i" ], [ 0, %.preheader11.preheader.i.i.i.i.i ]"   --->   Operation 100 'phi' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_309 = zext i5 %tmp_308 to i32" [mobile_net_hls_v1/conv.hpp:1110]   --->   Operation 101 'zext' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %tmp_308, i32 4)" [mobile_net_hls_v1/conv.hpp:1110]   --->   Operation 102 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 103 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_300, label %10, label %.preheader.i.i.i.i.i.preheader" [mobile_net_hls_v1/conv.hpp:1110]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:1113]   --->   Operation 105 'br' <Predicate = (!tmp_300)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.78ns)   --->   "%r = add i5 %tmp_306, 8" [mobile_net_hls_v1/conv.hpp:1109]   --->   Operation 106 'add' 'r' <Predicate = (tmp_300)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader12.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:1109]   --->   Operation 107 'br' <Predicate = (tmp_300)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.93>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_301 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:1113]   --->   Operation 108 'nbwritereq' 'tmp_301' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_301, label %1, label %.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:1113]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.78ns)   --->   "%tmp_23_i_i_i_i_i = sub i5 -16, %tmp_308" [mobile_net_hls_v1/conv.hpp:1118]   --->   Operation 110 'sub' 'tmp_23_i_i_i_i_i' <Predicate = (tmp_301)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_302 = trunc i5 %tmp_23_i_i_i_i_i to i4" [mobile_net_hls_v1/conv.hpp:1118]   --->   Operation 111 'trunc' 'tmp_302' <Predicate = (tmp_301)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.75ns)   --->   "%tmp_24_i_i_i_i_i = icmp ugt i5 %tmp_23_i_i_i_i_i, 8" [mobile_net_hls_v1/conv.hpp:1118]   --->   Operation 112 'icmp' 'tmp_24_i_i_i_i_i' <Predicate = (tmp_301)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.39ns)   --->   "%cLoops = select i1 %tmp_24_i_i_i_i_i, i4 -8, i4 %tmp_302" [mobile_net_hls_v1/conv.hpp:1118]   --->   Operation 113 'select' 'cLoops' <Predicate = (tmp_301)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%cLoops_cast_i_i_i_i_s = zext i4 %cLoops to i5" [mobile_net_hls_v1/conv.hpp:1118]   --->   Operation 114 'zext' 'cLoops_cast_i_i_i_i_s' <Predicate = (tmp_301)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_22_i_i_i = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %tmp_306, i32 1, i32 3)" [mobile_net_hls_v1/conv.hpp:1109]   --->   Operation 115 'partselect' 'tmp_22_i_i_i' <Predicate = (tmp_301)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%base_addr = call i17 @_ssdm_op_BitConcatenate.i17.i9.i3.i5(i9 %tmp_298, i3 %tmp_22_i_i_i, i5 %tmp_308)" [mobile_net_hls_v1/conv.hpp:1080->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 116 'bitconcatenate' 'base_addr' <Predicate = (tmp_301)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%base_addr_cast_i_i_i = zext i17 %base_addr to i18" [mobile_net_hls_v1/conv.hpp:1080->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 117 'zext' 'base_addr_cast_i_i_i' <Predicate = (tmp_301)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_40_i_i_i = zext i4 %cLoops to i32" [mobile_net_hls_v1/conv.hpp:1118]   --->   Operation 118 'zext' 'tmp_40_i_i_i' <Predicate = (tmp_301)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.65ns)   --->   "br label %2" [mobile_net_hls_v1/conv.hpp:1082->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 119 'br' <Predicate = (tmp_301)> <Delay = 0.65>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%base_addr_d1_0_i_i_i = phi i18 [ %base_addr_cast_i_i_i, %1 ], [ %base_addr_d1_13, %9 ]"   --->   Operation 120 'phi' 'base_addr_d1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tn_0_i_i_i_i_i_i = phi i4 [ 0, %1 ], [ %tn, %9 ]"   --->   Operation 121 'phi' 'tn_0_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.72ns)   --->   "%exitcond2_i_i_i = icmp eq i4 %tn_0_i_i_i_i_i_i, %nLoops" [mobile_net_hls_v1/conv.hpp:1082->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 122 'icmp' 'exitcond2_i_i_i' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.79ns)   --->   "%tn = add i4 %tn_0_i_i_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:1082->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 123 'add' 'tn' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i_i_i, label %"copy_input_fmem2buffer<16, 256>.exit.i.i_ifconv.i.i.i", label %3" [mobile_net_hls_v1/conv.hpp:1082->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_29_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str86)" [mobile_net_hls_v1/conv.hpp:1083->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 125 'specregionbegin' 'tmp_29_i_i_i_i_i' <Predicate = (!exitcond2_i_i_i)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 8, i32 4, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1084->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 126 'speclooptripcount' <Predicate = (!exitcond2_i_i_i)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.65ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:1085->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 127 'br' <Predicate = (!exitcond2_i_i_i)> <Delay = 0.65>
ST_6 : Operation 128 [1/1] (0.78ns)   --->   "%tmp_31_i_i_i_i_i = add i5 %tmp_308, %cLoops_cast_i_i_i_i_s" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 128 'add' 'tmp_31_i_i_i_i_i' <Predicate = (exitcond2_i_i_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_310)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %tmp_31_i_i_i_i_i, i32 4)" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 129 'bitselect' 'tmp_303' <Predicate = (exitcond2_i_i_i)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_310)   --->   "%tmp4_i_i_i = and i1 %tmp_295, %tmp_303" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 130 'and' 'tmp4_i_i_i' <Predicate = (exitcond2_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_310)   --->   "%sel_tmp1_i_i_i = and i1 %tmp4_i_i_i, %tmp_299" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 131 'and' 'sel_tmp1_i_i_i' <Predicate = (exitcond2_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_310 = xor i1 %sel_tmp1_i_i_i, true" [mobile_net_hls_v1/conv.hpp:1122]   --->   Operation 132 'xor' 'tmp_310' <Predicate = (exitcond2_i_i_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (1.83ns)   --->   "%full_n_i_0_i_i_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_n_V, i32 %tmp_305)" [mobile_net_hls_v1/conv.hpp:1127]   --->   Operation 133 'nbwrite' 'full_n_i_0_i_i_i_i_i' <Predicate = (exitcond2_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 134 [1/1] (1.83ns)   --->   "%full_n_i3_0_i_i_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_r_V, i32 %tmp_307)" [mobile_net_hls_v1/conv.hpp:1128]   --->   Operation 134 'nbwrite' 'full_n_i3_0_i_i_i_i_s' <Predicate = (exitcond2_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 135 [1/1] (1.83ns)   --->   "%full_n_i5_0_i_i_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_c_V, i32 %tmp_309)" [mobile_net_hls_v1/conv.hpp:1129]   --->   Operation 135 'nbwrite' 'full_n_i5_0_i_i_i_i_s' <Predicate = (exitcond2_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 136 [1/1] (1.83ns)   --->   "%full_n_i7_0_i_i_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %data_buffer_V, i1 %tmp_310)" [mobile_net_hls_v1/conv.hpp:1130]   --->   Operation 136 'nbwrite' 'full_n_i7_0_i_i_i_i_s' <Predicate = (exitcond2_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 137 [1/1] (0.78ns)   --->   "%c = add i5 %tmp_308, 8" [mobile_net_hls_v1/conv.hpp:1110]   --->   Operation 137 'add' 'c' <Predicate = (exitcond2_i_i_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader11.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:1110]   --->   Operation 138 'br' <Predicate = (exitcond2_i_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tr_0_i_i_i_i_i_i = phi i4 [ 0, %3 ], [ %tr, %8 ]"   --->   Operation 139 'phi' 'tr_0_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.72ns)   --->   "%exitcond1_i_i_i = icmp eq i4 %tr_0_i_i_i_i_i_i, %rLoops" [mobile_net_hls_v1/conv.hpp:1085->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 140 'icmp' 'exitcond1_i_i_i' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.79ns)   --->   "%tr = add i4 %tr_0_i_i_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:1085->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 141 'add' 'tr' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i_i, label %9, label %5" [mobile_net_hls_v1/conv.hpp:1085->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_311 = trunc i4 %tr_0_i_i_i_i_i_i to i3" [mobile_net_hls_v1/conv.hpp:1085->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 143 'trunc' 'tmp_311' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_33_i_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_311, i4 0)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 144 'bitconcatenate' 'tmp_33_i_i_i' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_34_i_i_i = zext i7 %tmp_33_i_i_i to i18" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 145 'zext' 'tmp_34_i_i_i' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.87ns)   --->   "%tmp_35_i_i_i = add i18 %base_addr_d1_0_i_i_i, %tmp_34_i_i_i" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 146 'add' 'tmp_35_i_i_i' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_36_i_i_i = zext i18 %tmp_35_i_i_i to i19" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 147 'zext' 'tmp_36_i_i_i' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.87ns)   --->   "%tmp_37_i_i_i = add i19 %tmp_36_i_i_i, %inputs_offset_cast_i_1" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 148 'add' 'tmp_37_i_i_i' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_38_cast_i_i_i = zext i19 %tmp_37_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 149 'zext' 'tmp_38_cast_i_i_i' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (1.00ns)   --->   "%sum_i_i_i = add i32 %tmp_38_cast_i_i_i, %inputs_offset_cast_i" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 150 'add' 'sum_i_i_i' <Predicate = (!exitcond1_i_i_i)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%sum_cast_i_i_i = zext i32 %sum_i_i_i to i64" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 151 'zext' 'sum_cast_i_i_i' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr half* %inputs, i64 %sum_cast_i_i_i" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 152 'getelementptr' 'inputs_addr' <Predicate = (!exitcond1_i_i_i)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.87ns)   --->   "%base_addr_d1_13 = add i18 %base_addr_d1_0_i_i_i, 256" [mobile_net_hls_v1/conv.hpp:1095->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 153 'add' 'base_addr_d1_13' <Predicate = (exitcond1_i_i_i)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str86, i32 %tmp_29_i_i_i_i_i)" [mobile_net_hls_v1/conv.hpp:1096->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 154 'specregionend' 'empty_117' <Predicate = (exitcond1_i_i_i)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "br label %2" [mobile_net_hls_v1/conv.hpp:1082->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 155 'br' <Predicate = (exitcond1_i_i_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 156 [7/7] (3.67ns)   --->   "%inputs_addr_i_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 %tmp_40_i_i_i)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 156 'readreq' 'inputs_addr_i_i_i_rd' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 157 [6/7] (3.67ns)   --->   "%inputs_addr_i_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 %tmp_40_i_i_i)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 157 'readreq' 'inputs_addr_i_i_i_rd' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.67>
ST_10 : Operation 158 [5/7] (3.67ns)   --->   "%inputs_addr_i_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 %tmp_40_i_i_i)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 158 'readreq' 'inputs_addr_i_i_i_rd' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.67>
ST_11 : Operation 159 [4/7] (3.67ns)   --->   "%inputs_addr_i_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 %tmp_40_i_i_i)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 159 'readreq' 'inputs_addr_i_i_i_rd' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.67>
ST_12 : Operation 160 [3/7] (3.67ns)   --->   "%inputs_addr_i_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 %tmp_40_i_i_i)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 160 'readreq' 'inputs_addr_i_i_i_rd' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.67>
ST_13 : Operation 161 [2/7] (3.67ns)   --->   "%inputs_addr_i_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 %tmp_40_i_i_i)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 161 'readreq' 'inputs_addr_i_i_i_rd' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.67>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_33_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str87)" [mobile_net_hls_v1/conv.hpp:1086->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 162 'specregionbegin' 'tmp_33_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 8, i32 4, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1088->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 163 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/7] (3.67ns)   --->   "%inputs_addr_i_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 %tmp_40_i_i_i)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 164 'readreq' 'inputs_addr_i_i_i_rd' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 165 [1/1] (0.65ns)   --->   "br label %6" [mobile_net_hls_v1/conv.hpp:1090->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.65>

State 15 <SV = 14> <Delay = 0.79>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i_i_i = phi i4 [ 0, %5 ], [ %i, %7 ]"   --->   Operation 166 'phi' 'i_0_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 0)"   --->   Operation 167 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.72ns)   --->   "%exitcond_i_i_i = icmp eq i4 %i_0_i_i_i_i_i_i, %cLoops" [mobile_net_hls_v1/conv.hpp:1090->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 168 'icmp' 'exitcond_i_i_i' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.79ns)   --->   "%i = add i4 %i_0_i_i_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:1090->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 169 'add' 'i' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i, label %8, label %7" [mobile_net_hls_v1/conv.hpp:1090->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.67>
ST_16 : Operation 171 [1/1] (3.67ns)   --->   "%tmp_312 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 171 'read' 'tmp_312' <Predicate = (!exitcond_i_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.63>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_45_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str88)" [mobile_net_hls_v1/conv.hpp:1092->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 172 'specregionbegin' 'tmp_45_i_i_i_i_i' <Predicate = (!exitcond_i_i_i)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1092->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 173 'specpipeline' <Predicate = (!exitcond_i_i_i)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (1.63ns)   --->   "%full_n_i_0_i_i_i_i_i_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_312)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 174 'nbwrite' 'full_n_i_0_i_i_i_i_i_1' <Predicate = (!exitcond_i_i_i)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str88, i32 %tmp_45_i_i_i_i_i)" [mobile_net_hls_v1/conv.hpp:1093->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 175 'specregionend' 'empty' <Predicate = (!exitcond_i_i_i)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "br label %6" [mobile_net_hls_v1/conv.hpp:1090->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 176 'br' <Predicate = (!exitcond_i_i_i)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str87, i32 %tmp_33_i_i_i_i_i)" [mobile_net_hls_v1/conv.hpp:1094->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 177 'specregionend' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:1085->mobile_net_hls_v1/conv.hpp:1120]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19            (specinterface    ) [ 0000000000000000000]
StgValue_20            (specinterface    ) [ 0000000000000000000]
StgValue_21            (specinterface    ) [ 0000000000000000000]
StgValue_22            (specinterface    ) [ 0000000000000000000]
StgValue_23            (specinterface    ) [ 0000000000000000000]
StgValue_24            (specinterface    ) [ 0000000000000000000]
StgValue_25            (specinterface    ) [ 0000000000000000000]
StgValue_26            (specinterface    ) [ 0000000000000000000]
StgValue_27            (specinterface    ) [ 0000000000000000000]
StgValue_28            (specinterface    ) [ 0000000000000000000]
StgValue_29            (specinterface    ) [ 0000000000000000000]
StgValue_30            (specinterface    ) [ 0000000000000000000]
StgValue_31            (specinterface    ) [ 0000000000000000000]
StgValue_32            (specinterface    ) [ 0000000000000000000]
StgValue_33            (specinterface    ) [ 0000000000000000000]
StgValue_34            (specinterface    ) [ 0000000000000000000]
StgValue_35            (specinterface    ) [ 0000000000000000000]
StgValue_36            (specinterface    ) [ 0000000000000000000]
StgValue_37            (specinterface    ) [ 0000000000000000000]
StgValue_38            (specinterface    ) [ 0000000000000000000]
StgValue_39            (specinterface    ) [ 0000000000000000000]
outputs_offset_read    (read             ) [ 0000000000000000000]
outputs_offset2_read   (read             ) [ 0000000000000000000]
inputs_offset1_read    (read             ) [ 0000000000000000000]
inputs_offset_read     (read             ) [ 0000000000000000000]
StgValue_44            (write            ) [ 0000000000000000000]
StgValue_45            (specinterface    ) [ 0000000000000000000]
StgValue_46            (specinterface    ) [ 0000000000000000000]
StgValue_47            (specinterface    ) [ 0000000000000000000]
StgValue_48            (specinterface    ) [ 0000000000000000000]
StgValue_49            (specinterface    ) [ 0000000000000000000]
StgValue_50            (specinterface    ) [ 0000000000000000000]
StgValue_51            (specinterface    ) [ 0000000000000000000]
StgValue_52            (specinterface    ) [ 0000000000000000000]
StgValue_53            (specinterface    ) [ 0000000000000000000]
StgValue_54            (specinterface    ) [ 0000000000000000000]
inputs_offset_cast_i   (zext             ) [ 0011111111111111111]
StgValue_56            (specinterface    ) [ 0000000000000000000]
StgValue_57            (specinterface    ) [ 0000000000000000000]
StgValue_58            (specinterface    ) [ 0000000000000000000]
StgValue_59            (specinterface    ) [ 0000000000000000000]
StgValue_60            (specinterface    ) [ 0000000000000000000]
StgValue_61            (specinterface    ) [ 0000000000000000000]
StgValue_62            (specinterface    ) [ 0000000000000000000]
StgValue_63            (specinterface    ) [ 0000000000000000000]
StgValue_64            (write            ) [ 0000000000000000000]
StgValue_65            (specinterface    ) [ 0000000000000000000]
StgValue_66            (specmemcore      ) [ 0000000000000000000]
StgValue_67            (specinterface    ) [ 0000000000000000000]
inputs_offset_cast_i_1 (zext             ) [ 0011111111111111111]
StgValue_69            (br               ) [ 0111111111111111111]
tmp_304                (phi              ) [ 0011111111111111111]
tmp_305                (zext             ) [ 0001111111111111111]
tmp                    (bitselect        ) [ 0011111111111111111]
StgValue_73            (speclooptripcount) [ 0000000000000000000]
StgValue_74            (br               ) [ 0000000000000000000]
tmp_i_i_i_i_i          (sub              ) [ 0000000000000000000]
tmp_294                (trunc            ) [ 0000000000000000000]
tmp_15_i_i_i_i_i       (icmp             ) [ 0000000000000000000]
nLoops                 (select           ) [ 0001111111111111111]
nLoops_cast10_i_i_i_s  (zext             ) [ 0000000000000000000]
tmp_16_i_i_i_i_i       (add              ) [ 0000000000000000000]
tmp_295                (bitselect        ) [ 0001111111111111111]
StgValue_82            (br               ) [ 0011111111111111111]
StgValue_83            (ret              ) [ 0000000000000000000]
tmp_306                (phi              ) [ 0001111111111111111]
tmp_307                (zext             ) [ 0000111111111111111]
tmp_296                (bitselect        ) [ 0011111111111111111]
StgValue_87            (speclooptripcount) [ 0000000000000000000]
StgValue_88            (br               ) [ 0000000000000000000]
tmp_18_i_i_i_i_i       (sub              ) [ 0000000000000000000]
tmp_297                (trunc            ) [ 0000000000000000000]
tmp_19_i_i_i_i_i       (icmp             ) [ 0000000000000000000]
rLoops                 (select           ) [ 0000111111111111111]
rLoops_cast_i_i_i_i_s  (zext             ) [ 0000000000000000000]
tmp_20_i_i_i_i_i       (add              ) [ 0000000000000000000]
tmp_298                (trunc            ) [ 0000111111111111111]
tmp_299                (bitselect        ) [ 0000111111111111111]
StgValue_97            (br               ) [ 0011111111111111111]
n                      (add              ) [ 0111111111111111111]
StgValue_99            (br               ) [ 0111111111111111111]
tmp_308                (phi              ) [ 0000111111111111111]
tmp_309                (zext             ) [ 0000011111111111111]
tmp_300                (bitselect        ) [ 0011111111111111111]
StgValue_103           (speclooptripcount) [ 0000000000000000000]
StgValue_104           (br               ) [ 0000000000000000000]
StgValue_105           (br               ) [ 0000000000000000000]
r                      (add              ) [ 0011111111111111111]
StgValue_107           (br               ) [ 0011111111111111111]
tmp_301                (nbwritereq       ) [ 0011111111111111111]
StgValue_109           (br               ) [ 0000000000000000000]
tmp_23_i_i_i_i_i       (sub              ) [ 0000000000000000000]
tmp_302                (trunc            ) [ 0000000000000000000]
tmp_24_i_i_i_i_i       (icmp             ) [ 0000000000000000000]
cLoops                 (select           ) [ 0000001111111111111]
cLoops_cast_i_i_i_i_s  (zext             ) [ 0000001111111111111]
tmp_22_i_i_i           (partselect       ) [ 0000000000000000000]
base_addr              (bitconcatenate   ) [ 0000000000000000000]
base_addr_cast_i_i_i   (zext             ) [ 0011111111111111111]
tmp_40_i_i_i           (zext             ) [ 0000001111111111111]
StgValue_119           (br               ) [ 0011111111111111111]
base_addr_d1_0_i_i_i   (phi              ) [ 0000001111111111111]
tn_0_i_i_i_i_i_i       (phi              ) [ 0000001000000000000]
exitcond2_i_i_i        (icmp             ) [ 0011111111111111111]
tn                     (add              ) [ 0011111111111111111]
StgValue_124           (br               ) [ 0000000000000000000]
tmp_29_i_i_i_i_i       (specregionbegin  ) [ 0000000111111111111]
StgValue_126           (speclooptripcount) [ 0000000000000000000]
StgValue_127           (br               ) [ 0011111111111111111]
tmp_31_i_i_i_i_i       (add              ) [ 0000000000000000000]
tmp_303                (bitselect        ) [ 0000000000000000000]
tmp4_i_i_i             (and              ) [ 0000000000000000000]
sel_tmp1_i_i_i         (and              ) [ 0000000000000000000]
tmp_310                (xor              ) [ 0000000000000000000]
full_n_i_0_i_i_i_i_i   (nbwrite          ) [ 0000000000000000000]
full_n_i3_0_i_i_i_i_s  (nbwrite          ) [ 0000000000000000000]
full_n_i5_0_i_i_i_i_s  (nbwrite          ) [ 0000000000000000000]
full_n_i7_0_i_i_i_i_s  (nbwrite          ) [ 0000000000000000000]
c                      (add              ) [ 0011111111111111111]
StgValue_138           (br               ) [ 0011111111111111111]
tr_0_i_i_i_i_i_i       (phi              ) [ 0000000100000000000]
exitcond1_i_i_i        (icmp             ) [ 0011111111111111111]
tr                     (add              ) [ 0011111111111111111]
StgValue_142           (br               ) [ 0000000000000000000]
tmp_311                (trunc            ) [ 0000000000000000000]
tmp_33_i_i_i           (bitconcatenate   ) [ 0000000000000000000]
tmp_34_i_i_i           (zext             ) [ 0000000000000000000]
tmp_35_i_i_i           (add              ) [ 0000000000000000000]
tmp_36_i_i_i           (zext             ) [ 0000000000000000000]
tmp_37_i_i_i           (add              ) [ 0000000000000000000]
tmp_38_cast_i_i_i      (zext             ) [ 0000000000000000000]
sum_i_i_i              (add              ) [ 0000000000000000000]
sum_cast_i_i_i         (zext             ) [ 0000000000000000000]
inputs_addr            (getelementptr    ) [ 0000000011111111110]
base_addr_d1_13        (add              ) [ 0011111111111111111]
empty_117              (specregionend    ) [ 0000000000000000000]
StgValue_155           (br               ) [ 0011111111111111111]
tmp_33_i_i_i_i_i       (specregionbegin  ) [ 0000000000000001111]
StgValue_163           (speclooptripcount) [ 0000000000000000000]
inputs_addr_i_i_i_rd   (readreq          ) [ 0000000000000000000]
StgValue_165           (br               ) [ 0011111111111111111]
i_0_i_i_i_i_i_i        (phi              ) [ 0000000000000001000]
StgValue_167           (speclooptripcount) [ 0000000000000000000]
exitcond_i_i_i         (icmp             ) [ 0011111111111111111]
i                      (add              ) [ 0011111111111111111]
StgValue_170           (br               ) [ 0000000000000000000]
tmp_312                (read             ) [ 0000000000000001010]
tmp_45_i_i_i_i_i       (specregionbegin  ) [ 0000000000000000000]
StgValue_173           (specpipeline     ) [ 0000000000000000000]
full_n_i_0_i_i_i_i_i_1 (nbwrite          ) [ 0000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000]
StgValue_176           (br               ) [ 0011111111111111111]
empty_116              (specregionend    ) [ 0000000000000000000]
StgValue_178           (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_buffer_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_buffer_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_n_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_r_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_c_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outputs_offset2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outputs_offset_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outputs_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outputs_offset_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="outputs_offset_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="0"/>
<pin id="142" dir="0" index="1" bw="31" slack="0"/>
<pin id="143" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="outputs_offset2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset2_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inputs_offset1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="18" slack="0"/>
<pin id="154" dir="0" index="1" bw="18" slack="0"/>
<pin id="155" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="inputs_offset_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="0" index="1" bw="31" slack="0"/>
<pin id="161" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="StgValue_44_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="31" slack="0"/>
<pin id="167" dir="0" index="2" bw="31" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_64_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_301_nbwritereq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_301/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="full_n_i_0_i_i_i_i_i_nbwrite_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="4"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="full_n_i3_0_i_i_i_i_s_nbwrite_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="3"/>
<pin id="199" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i3_0_i_i_i_i_s/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="full_n_i5_0_i_i_i_i_s_nbwrite_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="2"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i5_0_i_i_i_i_s/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="full_n_i7_0_i_i_i_i_s_nbwrite_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i7_0_i_i_i_i_s/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="1"/>
<pin id="219" dir="0" index="2" bw="4" slack="3"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_i_i_i_rd/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_312_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="9"/>
<pin id="225" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_312/16 "/>
</bind>
</comp>

<comp id="227" class="1004" name="full_n_i_0_i_i_i_i_i_1_nbwrite_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="1"/>
<pin id="231" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_i_i_i_i_i_1/17 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_304_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="1"/>
<pin id="236" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_304 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_304_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="10" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_304/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_306_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_306 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_306_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_306/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_308_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_308 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_308_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_308/4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="base_addr_d1_0_i_i_i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="18" slack="1"/>
<pin id="272" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d1_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="base_addr_d1_0_i_i_i_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="17" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="18" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d1_0_i_i_i/6 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tn_0_i_i_i_i_i_i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tn_0_i_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="tn_0_i_i_i_i_i_i_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn_0_i_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tr_0_i_i_i_i_i_i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tr_0_i_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="tr_0_i_i_i_i_i_i_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr_0_i_i_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_0_i_i_i_i_i_i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_0_i_i_i_i_i_i_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i_i_i_i/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="inputs_offset_cast_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputs_offset_cast_i/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="inputs_offset_cast_i_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="18" slack="0"/>
<pin id="319" dir="1" index="1" bw="19" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputs_offset_cast_i_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_305_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_305/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_i_i_i_i_i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="0" index="1" bw="10" slack="0"/>
<pin id="336" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_294_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_294/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_15_i_i_i_i_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="nLoops_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="0" index="2" bw="4" slack="0"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nLoops/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="nLoops_cast10_i_i_i_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nLoops_cast10_i_i_i_s/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_16_i_i_i_i_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_295_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_295/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_307_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_307/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_296_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="0" index="2" bw="4" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_296/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_18_i_i_i_i_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_297_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_297/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_19_i_i_i_i_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="rLoops_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rLoops/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="rLoops_cast_i_i_i_i_s_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rLoops_cast_i_i_i_i_s/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_20_i_i_i_i_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_298_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="1"/>
<pin id="423" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_298/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_299_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="0" index="2" bw="4" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_299/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="n_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="1"/>
<pin id="435" dir="0" index="1" bw="5" slack="0"/>
<pin id="436" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_309_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_309/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_300_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="5" slack="0"/>
<pin id="446" dir="0" index="2" bw="4" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_300/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="r_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="1"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_23_i_i_i_i_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="1"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23_i_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_302_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_302/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_24_i_i_i_i_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_i_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="cLoops_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="4" slack="0"/>
<pin id="476" dir="0" index="2" bw="4" slack="0"/>
<pin id="477" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cLoops/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="cLoops_cast_i_i_i_i_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cLoops_cast_i_i_i_i_s/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_22_i_i_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="2"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="0" index="3" bw="3" slack="0"/>
<pin id="490" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22_i_i_i/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="base_addr_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="17" slack="0"/>
<pin id="497" dir="0" index="1" bw="9" slack="2"/>
<pin id="498" dir="0" index="2" bw="3" slack="0"/>
<pin id="499" dir="0" index="3" bw="5" slack="1"/>
<pin id="500" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="base_addr/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="base_addr_cast_i_i_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="17" slack="0"/>
<pin id="506" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="base_addr_cast_i_i_i/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_40_i_i_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_i_i_i/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="exitcond2_i_i_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="4"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i_i_i/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tn_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tn/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_31_i_i_i_i_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="2"/>
<pin id="525" dir="0" index="1" bw="4" slack="1"/>
<pin id="526" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_303_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="5" slack="0"/>
<pin id="531" dir="0" index="2" bw="4" slack="0"/>
<pin id="532" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_303/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp4_i_i_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="4"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4_i_i_i/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sel_tmp1_i_i_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="3"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i_i_i/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_310_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_310/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="c_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="2"/>
<pin id="555" dir="0" index="1" bw="5" slack="0"/>
<pin id="556" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="exitcond1_i_i_i_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="0" index="1" bw="4" slack="4"/>
<pin id="562" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i_i/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tr_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_311_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_311/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_33_i_i_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33_i_i_i/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_34_i_i_i_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_i_i_i/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_35_i_i_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="18" slack="1"/>
<pin id="588" dir="0" index="1" bw="7" slack="0"/>
<pin id="589" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35_i_i_i/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_36_i_i_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="18" slack="0"/>
<pin id="594" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_i_i_i/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_37_i_i_i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="18" slack="0"/>
<pin id="598" dir="0" index="1" bw="18" slack="6"/>
<pin id="599" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37_i_i_i/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_38_cast_i_i_i_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="19" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast_i_i_i/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sum_i_i_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="19" slack="0"/>
<pin id="607" dir="0" index="1" bw="31" slack="6"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i_i/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sum_cast_i_i_i_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast_i_i_i/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="inputs_addr_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="base_addr_d1_13_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="18" slack="1"/>
<pin id="622" dir="0" index="1" bw="10" slack="0"/>
<pin id="623" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d1_13/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="exitcond_i_i_i_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="0" index="1" bw="4" slack="10"/>
<pin id="629" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i_i/15 "/>
</bind>
</comp>

<comp id="631" class="1004" name="i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="637" class="1005" name="inputs_offset_cast_i_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="6"/>
<pin id="639" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="inputs_offset_cast_i "/>
</bind>
</comp>

<comp id="642" class="1005" name="inputs_offset_cast_i_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="19" slack="6"/>
<pin id="644" dir="1" index="1" bw="19" slack="6"/>
</pin_list>
<bind>
<opset="inputs_offset_cast_i_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_305_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="4"/>
<pin id="649" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_305 "/>
</bind>
</comp>

<comp id="655" class="1005" name="nLoops_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="4"/>
<pin id="657" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="nLoops "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_295_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="4"/>
<pin id="662" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_295 "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_307_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="3"/>
<pin id="667" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_307 "/>
</bind>
</comp>

<comp id="673" class="1005" name="rLoops_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="4"/>
<pin id="675" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="rLoops "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_298_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="2"/>
<pin id="680" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_298 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_299_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="3"/>
<pin id="685" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_299 "/>
</bind>
</comp>

<comp id="688" class="1005" name="n_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="1"/>
<pin id="690" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_309_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="2"/>
<pin id="695" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_309 "/>
</bind>
</comp>

<comp id="701" class="1005" name="r_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="1"/>
<pin id="703" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="709" class="1005" name="cLoops_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="10"/>
<pin id="711" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="cLoops "/>
</bind>
</comp>

<comp id="714" class="1005" name="cLoops_cast_i_i_i_i_s_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="1"/>
<pin id="716" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cLoops_cast_i_i_i_i_s "/>
</bind>
</comp>

<comp id="719" class="1005" name="base_addr_cast_i_i_i_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="18" slack="1"/>
<pin id="721" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_cast_i_i_i "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_40_i_i_i_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="3"/>
<pin id="726" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_40_i_i_i "/>
</bind>
</comp>

<comp id="732" class="1005" name="tn_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="0"/>
<pin id="734" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tn "/>
</bind>
</comp>

<comp id="737" class="1005" name="c_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="1"/>
<pin id="739" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="745" class="1005" name="tr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="0"/>
<pin id="747" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tr "/>
</bind>
</comp>

<comp id="750" class="1005" name="inputs_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="1"/>
<pin id="752" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="base_addr_d1_13_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="18" slack="1"/>
<pin id="758" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d1_13 "/>
</bind>
</comp>

<comp id="761" class="1005" name="exitcond_i_i_i_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i_i "/>
</bind>
</comp>

<comp id="765" class="1005" name="i_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="0"/>
<pin id="767" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_312_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="1"/>
<pin id="772" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_312 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="140" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="146" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="90" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="92" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="112" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="112" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="112" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="114" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="122" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="132" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="138" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="78" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="78" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="279"><net_src comp="273" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="283"><net_src comp="100" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="100" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="100" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="158" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="152" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="238" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="238" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="238" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="333" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="76" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="339" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="238" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="250" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="80" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="250" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="82" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="86" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="250" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="387" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="88" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="76" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="393" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="250" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="234" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="234" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="74" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="262" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="80" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="262" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="82" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="246" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="88" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="258" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="457" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="88" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="463" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="246" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="92" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="501"><net_src comp="98" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="485" pin="4"/><net_sink comp="495" pin=2"/></net>

<net id="503"><net_src comp="258" pin="1"/><net_sink comp="495" pin=3"/></net>

<net id="507"><net_src comp="495" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="473" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="284" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="284" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="102" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="258" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="80" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="528" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="110" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="546" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="557"><net_src comp="258" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="88" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="295" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="295" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="102" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="295" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="116" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="100" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="270" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="0" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="270" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="118" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="306" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="306" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="102" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="313" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="645"><net_src comp="317" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="650"><net_src comp="321" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="658"><net_src comp="349" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="663"><net_src comp="367" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="668"><net_src comp="375" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="676"><net_src comp="403" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="681"><net_src comp="421" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="686"><net_src comp="425" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="691"><net_src comp="433" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="696"><net_src comp="439" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="704"><net_src comp="451" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="712"><net_src comp="473" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="717"><net_src comp="481" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="722"><net_src comp="504" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="727"><net_src comp="508" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="735"><net_src comp="517" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="740"><net_src comp="553" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="748"><net_src comp="564" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="753"><net_src comp="614" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="759"><net_src comp="620" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="764"><net_src comp="626" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="631" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="773"><net_src comp="222" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buffer_V | {17 }
	Port: data_buffer_V | {5 6 }
	Port: data_n_V | {6 }
	Port: data_r_V | {6 }
	Port: data_c_V | {6 }
	Port: outputs_offset_c | {1 }
	Port: outputs_offset_out | {1 }
 - Input state : 
	Port: load_data353167 : inputs | {8 9 10 11 12 13 14 16 }
	Port: load_data353167 : inputs_offset | {1 }
	Port: load_data353167 : inputs_offset1 | {1 }
	Port: load_data353167 : outputs_offset2 | {1 }
	Port: load_data353167 : outputs_offset | {1 }
  - Chain level:
	State 1
	State 2
		tmp_305 : 1
		tmp : 1
		StgValue_74 : 2
		tmp_i_i_i_i_i : 1
		tmp_294 : 2
		tmp_15_i_i_i_i_i : 2
		nLoops : 3
		nLoops_cast10_i_i_i_s : 4
		tmp_16_i_i_i_i_i : 5
		tmp_295 : 6
	State 3
		tmp_307 : 1
		tmp_296 : 1
		StgValue_88 : 2
		tmp_18_i_i_i_i_i : 1
		tmp_297 : 2
		tmp_19_i_i_i_i_i : 2
		rLoops : 3
		rLoops_cast_i_i_i_i_s : 4
		tmp_20_i_i_i_i_i : 5
		tmp_299 : 6
	State 4
		tmp_309 : 1
		tmp_300 : 1
		StgValue_104 : 2
	State 5
		tmp_302 : 1
		tmp_24_i_i_i_i_i : 1
		cLoops : 2
		cLoops_cast_i_i_i_i_s : 3
		base_addr : 1
		base_addr_cast_i_i_i : 2
		tmp_40_i_i_i : 3
	State 6
		exitcond2_i_i_i : 1
		tn : 1
		StgValue_124 : 2
		tmp_303 : 1
		tmp4_i_i_i : 2
		sel_tmp1_i_i_i : 2
		tmp_310 : 2
		full_n_i7_0_i_i_i_i_s : 2
	State 7
		exitcond1_i_i_i : 1
		tr : 1
		StgValue_142 : 2
		tmp_311 : 1
		tmp_33_i_i_i : 2
		tmp_34_i_i_i : 3
		tmp_35_i_i_i : 4
		tmp_36_i_i_i : 5
		tmp_37_i_i_i : 6
		tmp_38_cast_i_i_i : 7
		sum_i_i_i : 8
		sum_cast_i_i_i : 9
		inputs_addr : 10
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		exitcond_i_i_i : 1
		i : 1
		StgValue_170 : 2
	State 16
	State 17
		empty : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |        tmp_16_i_i_i_i_i_fu_361        |    0    |    17   |
|          |        tmp_20_i_i_i_i_i_fu_415        |    0    |    15   |
|          |                n_fu_433               |    0    |    17   |
|          |                r_fu_451               |    0    |    15   |
|          |               tn_fu_517               |    0    |    12   |
|          |        tmp_31_i_i_i_i_i_fu_523        |    0    |    15   |
|    add   |                c_fu_553               |    0    |    15   |
|          |               tr_fu_564               |    0    |    12   |
|          |          tmp_35_i_i_i_fu_586          |    0    |    25   |
|          |          tmp_37_i_i_i_fu_596          |    0    |    25   |
|          |            sum_i_i_i_fu_605           |    0    |    38   |
|          |         base_addr_d1_13_fu_620        |    0    |    25   |
|          |                i_fu_631               |    0    |    12   |
|----------|---------------------------------------|---------|---------|
|          |        tmp_15_i_i_i_i_i_fu_343        |    0    |    13   |
|          |        tmp_19_i_i_i_i_i_fu_397        |    0    |    11   |
|   icmp   |        tmp_24_i_i_i_i_i_fu_467        |    0    |    11   |
|          |         exitcond2_i_i_i_fu_512        |    0    |    9    |
|          |         exitcond1_i_i_i_fu_559        |    0    |    9    |
|          |         exitcond_i_i_i_fu_626         |    0    |    9    |
|----------|---------------------------------------|---------|---------|
|          |          tmp_i_i_i_i_i_fu_333         |    0    |    17   |
|    sub   |        tmp_18_i_i_i_i_i_fu_387        |    0    |    15   |
|          |        tmp_23_i_i_i_i_i_fu_457        |    0    |    15   |
|----------|---------------------------------------|---------|---------|
|          |             nLoops_fu_349             |    0    |    4    |
|  select  |             rLoops_fu_403             |    0    |    4    |
|          |             cLoops_fu_473             |    0    |    4    |
|----------|---------------------------------------|---------|---------|
|    and   |           tmp4_i_i_i_fu_536           |    0    |    2    |
|          |         sel_tmp1_i_i_i_fu_541         |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|    xor   |             tmp_310_fu_546            |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |    outputs_offset_read_read_fu_140    |    0    |    0    |
|          |    outputs_offset2_read_read_fu_146   |    0    |    0    |
|   read   |    inputs_offset1_read_read_fu_152    |    0    |    0    |
|          |     inputs_offset_read_read_fu_158    |    0    |    0    |
|          |          tmp_312_read_fu_222          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        StgValue_44_write_fu_164       |    0    |    0    |
|          |        StgValue_64_write_fu_172       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|nbwritereq|       tmp_301_nbwritereq_fu_180       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |  full_n_i_0_i_i_i_i_i_nbwrite_fu_188  |    0    |    0    |
|          |  full_n_i3_0_i_i_i_i_s_nbwrite_fu_195 |    0    |    0    |
|  nbwrite |  full_n_i5_0_i_i_i_i_s_nbwrite_fu_202 |    0    |    0    |
|          |  full_n_i7_0_i_i_i_i_s_nbwrite_fu_209 |    0    |    0    |
|          | full_n_i_0_i_i_i_i_i_1_nbwrite_fu_227 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  readreq |           grp_readreq_fu_216          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |      inputs_offset_cast_i_fu_313      |    0    |    0    |
|          |     inputs_offset_cast_i_1_fu_317     |    0    |    0    |
|          |             tmp_305_fu_321            |    0    |    0    |
|          |      nLoops_cast10_i_i_i_s_fu_357     |    0    |    0    |
|          |             tmp_307_fu_375            |    0    |    0    |
|          |      rLoops_cast_i_i_i_i_s_fu_411     |    0    |    0    |
|   zext   |             tmp_309_fu_439            |    0    |    0    |
|          |      cLoops_cast_i_i_i_i_s_fu_481     |    0    |    0    |
|          |      base_addr_cast_i_i_i_fu_504      |    0    |    0    |
|          |          tmp_40_i_i_i_fu_508          |    0    |    0    |
|          |          tmp_34_i_i_i_fu_582          |    0    |    0    |
|          |          tmp_36_i_i_i_fu_592          |    0    |    0    |
|          |        tmp_38_cast_i_i_i_fu_601       |    0    |    0    |
|          |         sum_cast_i_i_i_fu_610         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               tmp_fu_325              |    0    |    0    |
|          |             tmp_295_fu_367            |    0    |    0    |
| bitselect|             tmp_296_fu_379            |    0    |    0    |
|          |             tmp_299_fu_425            |    0    |    0    |
|          |             tmp_300_fu_443            |    0    |    0    |
|          |             tmp_303_fu_528            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             tmp_294_fu_339            |    0    |    0    |
|          |             tmp_297_fu_393            |    0    |    0    |
|   trunc  |             tmp_298_fu_421            |    0    |    0    |
|          |             tmp_302_fu_463            |    0    |    0    |
|          |             tmp_311_fu_570            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|          tmp_22_i_i_i_fu_485          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|            base_addr_fu_495           |    0    |    0    |
|          |          tmp_33_i_i_i_fu_574          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   370   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| base_addr_cast_i_i_i_reg_719 |   18   |
| base_addr_d1_0_i_i_i_reg_270 |   18   |
|    base_addr_d1_13_reg_756   |   18   |
| cLoops_cast_i_i_i_i_s_reg_714|    5   |
|        cLoops_reg_709        |    4   |
|           c_reg_737          |    5   |
|    exitcond_i_i_i_reg_761    |    1   |
|    i_0_i_i_i_i_i_i_reg_302   |    4   |
|           i_reg_765          |    4   |
|      inputs_addr_reg_750     |   16   |
|inputs_offset_cast_i_1_reg_642|   19   |
| inputs_offset_cast_i_reg_637 |   32   |
|        nLoops_reg_655        |    4   |
|           n_reg_688          |   10   |
|        rLoops_reg_673        |    4   |
|           r_reg_701          |    5   |
|        tmp_295_reg_660       |    1   |
|        tmp_298_reg_678       |    9   |
|        tmp_299_reg_683       |    1   |
|        tmp_304_reg_234       |   10   |
|        tmp_305_reg_647       |   32   |
|        tmp_306_reg_246       |    5   |
|        tmp_307_reg_665       |   32   |
|        tmp_308_reg_258       |    5   |
|        tmp_309_reg_693       |   32   |
|        tmp_312_reg_770       |   16   |
|     tmp_40_i_i_i_reg_724     |   32   |
|   tn_0_i_i_i_i_i_i_reg_280   |    4   |
|          tn_reg_732          |    4   |
|   tr_0_i_i_i_i_i_i_reg_291   |    4   |
|          tr_reg_745          |    4   |
+------------------------------+--------+
|             Total            |   358  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| tmp_304_reg_234 |  p0  |   2  |  10  |   20   ||    9    |
| tmp_306_reg_246 |  p0  |   2  |   5  |   10   ||    9    |
| tmp_308_reg_258 |  p0  |   2  |   5  |   10   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   40   ||  1.968  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   370  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   358  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   358  |   397  |
+-----------+--------+--------+--------+
