Library {
  Name			  "xbsDSP48_r3"
  Version		  5.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  on
  Created		  "Mon Jul 12 16:20:00 2004"
  Creator		  "arvinds"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "arvinds"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Sep 15 16:40:52 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:952>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  SimulationMode	  "normal"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      SampleTime	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsDSP48_r3"
    Location		    [88, 84, 1356, 976]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "74"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "AdderTemplate"
      Ports		      [6, 1]
      Position		      [865, 48, 965, 247]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_Ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\nset_param(this_gcb,'linkstatus','none');"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport_lab"
"el('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_label('i"
"nput',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('output'"
",1,'P');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"AdderTemplate"
	Location		[52, 96, 1235, 823]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 108, 55, 122]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 248, 55, 262]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [645, 368, 675, 382]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [645, 468, 675, 482]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [645, 568, 675, 582]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [645, 668, 675, 682]
	  Port			  "6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ASlice"
	  Ports			  [1, 1]
	  Position		  [450, 76, 495, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [1010, 359, 1050, 391]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "off"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BSlice"
	  Ports			  [1, 1]
	  Position		  [445, 156, 490, 184]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [930, 360, 975, 390]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP48"
	  Ports			  [7, 1]
	  Position		  [705, 22, 880, 728]
	  SourceBlock		  "xbsIndex_r3/DSP48"
	  SourceType		  "Xilinx DSP48"
	  pipeline_a		  "1"
	  use_b			  "Direct from B Port"
	  pipeline_b		  "1"
	  pipeline_bcin		  "0"
	  pipeline_c		  "on"
	  pipeline_p		  "on"
	  pipeline_mult		  "on"
	  pipeline_opmode	  "on"
	  pipeline_sub		  "on"
	  pipeline_carryin	  "on"
	  pipeline_carryinsel	  "on"
	  use_op		  "off"
	  use_creg		  "on"
	  use_pcin		  "off"
	  use_pcout		  "off"
	  use_bcout		  "off"
	  access_rst		  "off"
	  rst_all		  "off"
	  rst_a			  "off"
	  rst_b			  "off"
	  rst_bcin		  "off"
	  rst_c			  "off"
	  rst_p			  "off"
	  rst_mult		  "off"
	  rst_carry_in		  "off"
	  rst_ctrl		  "off"
	  access_en		  "off"
	  en_all		  "off"
	  en_a			  "off"
	  en_b			  "off"
	  en_bcin		  "off"
	  en_c			  "off"
	  en_p			  "off"
	  en_mult		  "off"
	  en_carry_in		  "off"
	  en_ctrl		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecA1"
	  Ports			  [1, 1]
	  Position		  [570, 70, 615, 100]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecB1"
	  Ports			  [1, 1]
	  Position		  [570, 160, 615, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [1085, 360, 1130, 390]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [1165, 373, 1195, 387]
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [630, 0]
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [315, 0]
	  Branch {
	    Points		    [30, 0; 0, -25]
	    DstBlock		    "ASlice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [30, 0; 0, 55]
	    DstBlock		    "BSlice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "PrecB1"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PrecA1"
	  SrcPort		  1
	  Points		  [35, 0; 0, -10]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ASlice"
	  SrcPort		  1
	  Points		  [30, 0; 0, -5]
	  DstBlock		  "PrecA1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BSlice"
	  SrcPort		  1
	  Points		  [35, 0; 0, 5]
	  DstBlock		  "PrecB1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "AdderTemplatenc"
      Ports		      [6, 1]
      Position		      [1110, 53, 1210, 252]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_Ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\nset_param(this_gcb,'linkstatus','none');"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport_lab"
"el('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_label('i"
"nput',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('output'"
",1,'P');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"AdderTemplatenc"
	Location		[414, 187, 1430, 901]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 108, 55, 122]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 248, 55, 262]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [490, 323, 525, 337]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [500, 428, 530, 442]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [500, 543, 530, 557]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [500, 658, 530, 672]
	  Port			  "6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ASlice"
	  Ports			  [1, 1]
	  Position		  [450, 76, 495, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [1010, 359, 1050, 391]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "off"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BSlice"
	  Ports			  [1, 1]
	  Position		  [445, 156, 490, 184]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [930, 360, 975, 390]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP48"
	  Ports			  [6, 1]
	  Position		  [705, 26, 880, 734]
	  SourceBlock		  "xbsIndex_r3/DSP48"
	  SourceType		  "Xilinx DSP48"
	  pipeline_a		  "1"
	  use_b			  "Direct from B Port"
	  pipeline_b		  "1"
	  pipeline_bcin		  "0"
	  pipeline_c		  "on"
	  pipeline_p		  "on"
	  pipeline_mult		  "on"
	  pipeline_opmode	  "on"
	  pipeline_sub		  "on"
	  pipeline_carryin	  "on"
	  pipeline_carryinsel	  "on"
	  use_op		  "off"
	  use_creg		  "off"
	  use_pcin		  "off"
	  use_pcout		  "off"
	  use_bcout		  "off"
	  access_rst		  "off"
	  rst_all		  "off"
	  rst_a			  "off"
	  rst_b			  "off"
	  rst_bcin		  "off"
	  rst_c			  "off"
	  rst_mult		  "off"
	  rst_p			  "off"
	  rst_ctrl		  "off"
	  rst_carry_in		  "off"
	  access_en		  "off"
	  en_all		  "off"
	  en_a			  "off"
	  en_b			  "off"
	  en_bcin		  "off"
	  en_c			  "off"
	  en_mult		  "off"
	  en_p			  "off"
	  en_carry_in		  "off"
	  en_ctrl		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecA1"
	  Ports			  [1, 1]
	  Position		  [570, 70, 615, 100]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecB1"
	  Ports			  [1, 1]
	  Position		  [570, 160, 615, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [130, 245, 150, 265]
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [1085, 360, 1130, 390]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [1165, 373, 1195, 387]
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [315, 0]
	  Branch {
	    Points		    [30, 0; 0, -25]
	    DstBlock		    "ASlice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [30, 0; 0, 55]
	    DstBlock		    "BSlice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "PrecB1"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PrecA1"
	  SrcPort		  1
	  Points		  [35, 0; 0, -5]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ASlice"
	  SrcPort		  1
	  Points		  [30, 0; 0, -5]
	  DstBlock		  "PrecA1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BSlice"
	  SrcPort		  1
	  Points		  [35, 0; 0, 5]
	  DstBlock		  "PrecB1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP48 Macro"
      Ports		      [4, 1]
      Position		      [510, 149, 630, 381]
      ModelCloseFcn	      "xlDSP48gui('XL_MODEL_CLOSED');"
      OpenFcn		      "xlDSP48gui('XL_OPEN_GUI');"
      TreatAsAtomicUnit	      off
      MaskDescription	      "Dynamic Operator block provides an interface fo"
"r using DSP48 block in reconfigurable mode. Multiple instructions can be exec"
"uted on DSP48 at 1-instruction/cycle. Allows only for operating DSP48 in eith"
"er Adder Mode or Mult Mode and not both.  Cascading of DSP48 through the use "
"of PCIN and BCIN is not supported. Must only be used when more than 1 operati"
"on needs to be performed. \nInstruction list  is suplied as an array of srtin"
"gs.\ninstr {1,1} = ' P = P + A + C'\ninstr {2,1} = 'P = N + J'\n\nAll outputs"
" must only be assigned to P.\nOperators Supported:+,-,*\nOperands : Alphanume"
"ric  identifiers excluding In* and Out*\nCarry-in are either always included "
"or are always excluded and only Carry from fabric can be selected.\nHardware "
"Notes: Inaddition to a DSP48 block Multiplexers are instantiated to route opm"
"ode,operands and subtract_sel"
      MaskPromptString	      "Instruction List|Number of Bits in A|Binary Poi"
"nt  in A|Arithmetic Type A|Inputs to Port A|Number of Bits in B|Binary Point "
"in B|Arithmetic Type B|Inputs to Port B|Number of Bits in C|Binary Point in C"
"|Arithmetic Type C|Inputs to port C|Override With Doubles|Output Type|Number "
"of Output Bits|Output Binary Point|Output Arithmetic Type|Provide PCOUT|Provi"
"de BCOUT|Pipeline Options|mode|rst|en|synth_opt|custom_pipleine|Sample Time|S"
"ysgen Version|statestr"
      MaskStyleString	      "edit,edit,edit,popup(Signed  (2's comp)|Unsigne"
"d),edit,edit,edit,popup(Signed  (2's comp)|Unsigned),edit,edit,edit,popup(Sig"
"ned  (2's comp)|Unsigned),edit,checkbox,popup(Full|User Defined),edit,edit,po"
"pup(Signed  (2's comp)|Unsigned),checkbox,checkbox,popup(Max Speed|Min Area|C"
"ustom),popup(Adder|Multiplier),checkbox,checkbox,checkbox,edit,edit,edit,edit"
      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
      MaskCallbackString      "||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,off,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,off,on,o"
"ff,off,off,on,on,on,on,on,on,on,on,on,off,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "instrlist=&1;n_bits_a=@2;bin_pt_a=@3;arith_type"
"_a=@4;portalist=&5;n_bits_b=@6;bin_pt_b=@7;arith_type_b=@8;portblist=&9;n_bit"
"s_c=@10;bin_pt_c=@11;arith_type_c=@12;portclist=&13;dbl_ovrd=@14;precision=@1"
"5;n_bits=@16;bin_pt=@17;arith_type=@18;pcout=@19;bcout=@20;pipeline=@21;mode="
"@22;rst=@23;en=@24;synth_opt=@25;custom_opt=@26;period=@27;xlBlockVersion=&28"
";statestr=&29;"
      MaskInitialization      "this_gcb = gcb;\nthis_gcs = gcs;\n[bg,fg] = xlc"
"map('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iP"
"os(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY"
"] = xlogo(iPos);\nset_param(this_gcb,'linkstatus','none');\n%cflag = xlchecks"
"ameDSP48(this_gcb);\nxlinitpaneDSP48(this_gcb);\n\n\n\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'Sel');\nport_label('input',2,'coeff');\npo"
"rt_label('input',3,'result');\nport_label('input',4,'BCIN');\nport_label('out"
"put',1,'P');\n"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "p =p+coeff*bcin\np=coeff*bcin\np=coeff* bcin + "
"result\n|18|11|Signed  (2's comp)|coeff               |18|0|Signed  (2's comp"
")|datain;zero             |30|0|Signed  (2's comp)|result              |off|U"
"ser Defined|16|2|Signed  (2's comp)|off|off|Max Speed|Multiplier|off|off|on|["
"1,1,1,1,1,1,1,1,2,2]|1   |6.3|\\|p =p+coeff*bcin\np=coeff*bcin\np=coeff* bcin"
" + result\n\\|18\\|11\\|Signed  (2's comp)\\|coeff               \\|18\\|0\\|"
"Signed  (2's comp)\\|datain;zero             \\|30\\|0\\|Signed  (2's comp)\\"
"|result              \\|off\\|User Defined\\|16\\|2\\|Signed  (2's comp)\\|of"
"f\\|off\\|Max Speed\\|Multiplier\\|off\\|off\\|on\\|[1,1,1,1,1,1,1,1,2,2]\\|1"
"   \\|6.3"
      System {
	Name			"DSP48 Macro"
	Location		[251, 82, 1229, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Sel"
	  Position		  [160, 278, 180, 302]
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [35, 53, 55, 77]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "result"
	  Position		  [35, 210, 55, 230]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "BCIN"
	  Position		  [420, 745, 440, 765]
	  Port			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "A_reg"
	  Ports			  [3, 1]
	  Position		  [405, 275, 455, 315]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  SourceBlock		  "xbsDSP48_r3/DSP48reg"
	  SourceType		  "Unknown"
	  nreg			  "1"
	  pnreg			  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Aligncoeff"
	  Ports			  [1, 1]
	  Position		  [145, 46, 195, 84]
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of bits|Binary Point|Arithmetic type"
"|Port width|dbl_ovrd"
	  MaskStyleString	  "edit,edit,popup(Signed  (2's comp)|Unsigned"
"),edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "n_bits=@1;bin_pt=@2;arith_type=@3;portwidth"
"=@4;dbl_ovrd=@5;"
	  MaskInitialization	  "this_gcb = gcb;\nset_param(this_gcb,'linkst"
"atus','none');\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'P"
"osition');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\n"
"iCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight"
" iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18|11|Signed  (2's comp)|18|0"
	  System {
	    Name		    "Aligncoeff"
	    Location		    [180, 688, 895, 925]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Align"
	      Ports		      [1, 1]
	      Position		      [80, 30, 125, 60]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Prec"
	      Ports		      [1, 1]
	      Position		      [240, 30, 285, 60]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "portwidth"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [165, 29, 205, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "off"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [325, 38, 355, 52]
	    }
	    Line {
	      SrcBlock		      "Prec"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Align"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Prec"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Align"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AlignnoneC"
	  Ports			  [1, 1]
	  Position		  [145, 126, 195, 164]
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of bits|Binary Point|Arithmetic type"
"|Port width|dbl_ovrd"
	  MaskStyleString	  "edit,edit,popup(Signed  (2's comp)|Unsigned"
"),edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "n_bits=@1;bin_pt=@2;arith_type=@3;portwidth"
"=@4;dbl_ovrd=@5;"
	  MaskInitialization	  "this_gcb = gcb;\nset_param(this_gcb,'linkst"
"atus','none');\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'P"
"osition');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\n"
"iCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight"
" iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "41|11|Signed  (2's comp)|48|0"
	  System {
	    Name		    "AlignnoneC"
	    Location		    [180, 688, 895, 925]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Align"
	      Ports		      [1, 1]
	      Position		      [80, 30, 125, 60]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Prec"
	      Ports		      [1, 1]
	      Position		      [240, 30, 285, 60]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "portwidth"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [165, 29, 205, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "off"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [325, 38, 355, 52]
	    }
	    Line {
	      SrcBlock		      "Prec"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Align"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Prec"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Align"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Alignresult"
	  Ports			  [1, 1]
	  Position		  [145, 201, 195, 239]
	  SourceBlock		  "xbsDSP48_r3/DSP48Align"
	  SourceType		  "Unknown"
	  n_bits		  "18"
	  bin_pt		  "0"
	  arith_type		  "Signed  (2's comp)"
	  portwidth		  "18"
	  dbl_ovrd		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "C_reg"
	  Ports			  [3, 1]
	  Position		  [405, 355, 455, 395]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|2"
	  System {
	    Name		    "C_reg"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [385, 181, 430, 229]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			2
	      }
	      Branch {
		Points			[140, 0; 0, 30; 145, 0]
		DstBlock		"Register2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			3
	      }
	      Branch {
		Points			[110, 0; 0, 15]
		DstBlock		"Register2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DSP48"
	  Ports			  [7, 1]
	  Position		  [540, 433, 640, 637]
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "dbl_ovrd"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "off"
	  MaskToolTipString	  "on"
	  MaskVariables		  "dbl_ovrd=@1;"
	  MaskInitialization	  "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',"
"dbl_ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeigh"
"t=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPo"
"s);\nset_param(this_gcb,'linkstatus','none');"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight"
" iHeight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport"
"_label('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_labe"
"l('input',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('inp"
"ut',7,'B');\nport_label('output',1,'P');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0"
	  System {
	    Name		    "DSP48"
	    Location		    [82, 120, 1017, 754]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [35, 53, 65, 67]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [25, 228, 55, 242]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [285, 313, 315, 327]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [460, 398, 490, 412]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In5"
	      Position		      [50, 513, 80, 527]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In6"
	      Position		      [255, 568, 285, 582]
	      Port		      "6"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In7"
	      Position		      [30, 143, 60, 157]
	      Port		      "7"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AlignP"
	      Ports		      [1, 1]
	      Position		      [750, 299, 790, 331]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "11"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ConvertP"
	      Ports		      [1, 1]
	      Position		      [685, 300, 730, 330]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP48"
	      Ports		      [7, 1]
	      Position		      [515, 29, 640, 611]
	      SourceBlock	      "xbsIndex_r3/DSP48"
	      SourceType	      "Xilinx DSP48"
	      pipeline_a	      "1"
	      use_b		      "Cascaded from BCIN Port"
	      pipeline_b	      "1"
	      pipeline_bcin	      "1"
	      pipeline_c	      "on"
	      pipeline_p	      "on"
	      pipeline_mult	      "on"
	      pipeline_opmode	      "on"
	      pipeline_sub	      "on"
	      pipeline_carryin	      "on"
	      pipeline_carryinsel     "on"
	      use_op		      "off"
	      use_creg		      "on"
	      use_pcin		      "off"
	      use_pcout		      "off"
	      use_bcout		      "off"
	      access_rst	      "off"
	      rst_all		      "off"
	      rst_a		      "off"
	      rst_b		      "off"
	      rst_bcin		      "off"
	      rst_c		      "off"
	      rst_mult		      "off"
	      rst_p		      "off"
	      rst_ctrl		      "off"
	      rst_carry_in	      "off"
	      access_en		      "off"
	      en_all		      "off"
	      en_a		      "off"
	      en_b		      "off"
	      en_bcin		      "off"
	      en_c		      "off"
	      en_mult		      "off"
	      en_p		      "off"
	      en_carry_in	      "off"
	      en_ctrl		      "off"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "UDType"
	      Ports		      [1, 1]
	      Position		      [810, 300, 855, 330]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [880, 308, 910, 322]
	    }
	    Line {
	      SrcBlock		      "In7"
	      SrcPort		      1
	      DstBlock		      "DSP48"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [430, 0]
	      DstBlock		      "DSP48"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "DSP48"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In5"
	      SrcPort		      1
	      Points		      [205, 0; 0, -30]
	      DstBlock		      "DSP48"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "In6"
	      SrcPort		      1
	      DstBlock		      "DSP48"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "DSP48"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "DSP48"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "UDType"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AlignP"
	      SrcPort		      1
	      DstBlock		      "UDType"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ConvertP"
	      SrcPort		      1
	      DstBlock		      "AlignP"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DSP48"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "ConvertP"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "EN"
	  Ports			  [0, 1]
	  Position		  [275, 509, 320, 541]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RST"
	  Ports			  [0, 1]
	  Position		  [275, 439, 320, 471]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Subtract1"
	  Tag			  "1"
	  Ports			  [0, 1]
	  Position		  [150, 549, 195, 581]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Subtract2"
	  Tag			  "2"
	  Ports			  [0, 1]
	  Position		  [150, 619, 195, 651]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Subtract3"
	  Tag			  "3"
	  Ports			  [0, 1]
	  Position		  [150, 690, 195, 720]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "carry_in_mux"
	  Ports			  [4, 1]
	  Position		  [285, 714, 310, 781]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "carry_in_sel"
	  Ports			  [0, 1]
	  Position		  [405, 675, 455, 705]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_A"
	  Ports			  [4, 1]
	  Position		  [285, 39, 310, 106]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_C"
	  Ports			  [4, 1]
	  Position		  [285, 164, 310, 231]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Subtract"
	  Ports			  [4, 1]
	  Position		  [285, 579, 310, 646]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_opmode"
	  Ports			  [4, 1]
	  Position		  [285, 334, 310, 401]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "no_carry"
	  Ports			  [0, 1]
	  Position		  [150, 759, 195, 791]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "noneC"
	  Ports			  [0, 1]
	  Position		  [20, 129, 65, 161]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "opmode1"
	  Tag			  "1"
	  Ports			  [0, 1]
	  Position		  [150, 344, 195, 376]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "37"
	  arith_type		  "Unsigned"
	  n_bits		  "7"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "opmode2"
	  Tag			  "2"
	  Ports			  [0, 1]
	  Position		  [150, 414, 195, 446]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "5"
	  arith_type		  "Unsigned"
	  n_bits		  "7"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "opmode3"
	  Tag			  "3"
	  Ports			  [0, 1]
	  Position		  [150, 480, 195, 510]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "53"
	  arith_type		  "Unsigned"
	  n_bits		  "7"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reg_Subtract"
	  Ports			  [3, 1]
	  Position		  [405, 515, 455, 555]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|2"
	  System {
	    Name		    "reg_Subtract"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [385, 181, 430, 229]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			2
	      }
	      Branch {
		Points			[140, 0; 0, 30; 145, 0]
		DstBlock		"Register2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			3
	      }
	      Branch {
		Points			[110, 0; 0, 15]
		DstBlock		"Register2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reg_carry"
	  Ports			  [3, 1]
	  Position		  [405, 595, 455, 635]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|2"
	  System {
	    Name		    "reg_carry"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [385, 181, 430, 229]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			2
	      }
	      Branch {
		Points			[140, 0; 0, 30; 145, 0]
		DstBlock		"Register2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			3
	      }
	      Branch {
		Points			[110, 0; 0, 15]
		DstBlock		"Register2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reg_opmode"
	  Ports			  [3, 1]
	  Position		  [405, 435, 455, 475]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|2"
	  System {
	    Name		    "reg_opmode"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [385, 181, 430, 229]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			2
	      }
	      Branch {
		Points			[140, 0; 0, 30; 145, 0]
		DstBlock		"Register2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			3
	      }
	      Branch {
		Points			[110, 0; 0, 15]
		DstBlock		"Register2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "P"
	  Position		  [720, 527, 750, 543]
	}
	Line {
	  SrcBlock		  "Sel"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [40, 0; 0, -115]
	    DstBlock		    "mux_C"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [40, 0; 0, -240]
	    DstBlock		    "mux_A"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [40, 0; 0, 435]
	    DstBlock		    "carry_in_mux"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [40, 0; 0, 300]
	    DstBlock		    "mux_Subtract"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [40, 0; 0, 55]
	    DstBlock		    "mux_opmode"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RST"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [30, 0; 0, -80]
	    DstBlock		    "C_reg"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [30, 0; 0, -160]
	    DstBlock		    "A_reg"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [30, 0; 0, 160]
	    DstBlock		    "reg_carry"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [30, 0; 0, 80]
	    DstBlock		    "reg_Subtract"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "reg_opmode"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "EN"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [30, 0; 0, -135]
	    DstBlock		    "C_reg"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [30, 0; 0, -215]
	    DstBlock		    "A_reg"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [30, 0; 0, 105]
	    DstBlock		    "reg_carry"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [30, 0; 0, 25]
	    DstBlock		    "reg_Subtract"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [30, 0; 0, -55]
	    DstBlock		    "reg_opmode"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "no_carry"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [35, 0; 0, -5]
	    DstBlock		    "carry_in_mux"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [35, 0; 0, -20]
	    DstBlock		    "carry_in_mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [35, 0; 0, -35]
	    DstBlock		    "carry_in_mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Aligncoeff"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [35, 0; 0, 30]
	    DstBlock		    "mux_A"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [35, 0; 0, 15]
	    DstBlock		    "mux_A"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "mux_A"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "AlignnoneC"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [35, 0; 0, 60]
	    DstBlock		    "mux_C"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [35, 0; 0, 45]
	    DstBlock		    "mux_C"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Alignresult"
	  SrcPort		  1
	  DstBlock		  "mux_C"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "result"
	  SrcPort		  1
	  DstBlock		  "Alignresult"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "noneC"
	  SrcPort		  1
	  DstBlock		  "AlignnoneC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "C_reg"
	  SrcPort		  1
	  Points		  [60, 0; 0, 100]
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mux_C"
	  SrcPort		  1
	  Points		  [70, 0; 0, 160]
	  DstBlock		  "C_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BCIN"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "DSP48"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  DstBlock		  "Aligncoeff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "A_reg"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_A"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "A_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_carry"
	  SrcPort		  1
	  Points		  [60, 0; 0, -50]
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "carry_in_mux"
	  SrcPort		  1
	  Points		  [70, 0; 0, -150]
	  DstBlock		  "reg_carry"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "carry_in_sel"
	  SrcPort		  1
	  Points		  [60, 0; 0, -95]
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Subtract3"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "mux_Subtract"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Subtract2"
	  SrcPort		  1
	  Points		  [35, 0; 0, -15]
	  DstBlock		  "mux_Subtract"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Subtract1"
	  SrcPort		  1
	  Points		  [35, 0; 0, 40]
	  DstBlock		  "mux_Subtract"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "reg_Subtract"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "mux_Subtract"
	  SrcPort		  1
	  Points		  [70, 0; 0, -95]
	  DstBlock		  "reg_Subtract"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "opmode3"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "mux_opmode"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "opmode2"
	  SrcPort		  1
	  Points		  [35, 0; 0, -55]
	  DstBlock		  "mux_opmode"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "opmode1"
	  SrcPort		  1
	  DstBlock		  "mux_opmode"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "reg_opmode"
	  SrcPort		  1
	  Points		  [30, 0; 0, 50]
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "mux_opmode"
	  SrcPort		  1
	  Points		  [70, 0; 0, 70]
	  DstBlock		  "reg_opmode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  DstBlock		  "P"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP48Align"
      Ports		      [1, 1]
      Position		      [760, 271, 810, 309]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "Number of bits|Binary Point|Arithmetic type|Por"
"t width|dbl_ovrd"
      MaskStyleString	      "edit,edit,popup(Signed  (2's comp)|Unsigned),ed"
"it,edit"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,off"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "n_bits=@1;bin_pt=@2;arith_type=@3;portwidth=@4;"
"dbl_ovrd=@5;"
      MaskInitialization      "this_gcb = gcb;\nset_param(this_gcb,'linkstatus"
"','none');\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Posit"
"ion');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy="
"iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|0|Signed  (2's comp)|18|0"
      System {
	Name			"DSP48Align"
	Location		[180, 688, 895, 925]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 38, 55, 52]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Align"
	  Ports			  [1, 1]
	  Position		  [80, 30, 125, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "n_bits"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Prec"
	  Ports			  [1, 1]
	  Position		  [240, 30, 285, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "portwidth"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [165, 29, 205, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "off"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [325, 38, 355, 52]
	}
	Line {
	  SrcBlock		  "Align"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Prec"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Align"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Prec"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP48EN"
      Ports		      [1, 1]
      Position		      [870, 626, 920, 664]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\nset_param(this_gcb,'linkstatus"
"','none');\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Posit"
"ion');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy="
"iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"DSP48EN"
	Location		[342, 598, 1058, 835]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 38, 55, 52]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [75, 80, 120, 110]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [230, 40, 265, 70]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [150, 33, 195, 77]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [75, 31, 120, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [325, 38, 355, 52]
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP48RST"
      Ports		      [1, 1]
      Position		      [770, 626, 820, 664]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\nset_param(this_gcb,'linkstatus"
"','none');\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Posit"
"ion');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy="
"iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"DSP48RST"
	Location		[342, 598, 1058, 835]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 38, 55, 52]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [75, 80, 120, 110]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [230, 40, 265, 70]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [150, 33, 195, 77]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [75, 31, 120, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [325, 38, 355, 52]
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP48_Adder"
      Ports		      [3, 1]
      Position		      [150, 128, 255, 322]
      TreatAsAtomicUnit	      off
      MaskDescription	      "DSP48 Adder block provides an interface for the"
" DSP48 block primarily for addition.DSP48 Multiplier cannot be used in this b"
"lock.  Cascading of DSP48 through the use of PCIN,P>>17 and BCIN is not suppo"
"rted.\nInstruction Format: \neg. P = P + A + C\nAll outputs must only be assi"
"gned to P.\nOperands supported: A,B,Cin or K,C                    Operators S"
"upported:+,-\n\nHardware Notes: the Wrapper includes a DSP48 block and a 1 bi"
"t multiplexer."
      MaskPromptString	      "Instruction|Number of Bits in A|Binary Point  i"
"n A|Arithmetic Type A|Number of Bits in C|Binary Point in C|Arithmetic Type C"
"|Override With Doubles|Output Type|Number of Output Bits|Output Binary Point|"
"Output Arithmetic Type"
      MaskStyleString	      "edit,edit,edit,popup(Signed(2's comp)|Unsigned)"
",edit,edit,popup(Signed(2's comp)|Unsigned),checkbox,popup(Full|User Defined)"
",edit,edit,popup(Signed  (2's comp)|Unsigned)"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,off,on,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,"
      MaskVariables	      "instr=&1;n_bits_a=@2;bin_pt_a=@3;arith_type_a=@"
"4;n_bits_c=@5;bin_pt_c=@6;arith_type_c=@7;dbl_ovrd=@8;precision=@9;n_bits=@10"
";bin_pt=@11;arith_type=@12;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\ndata_A = [get_param(this_gcb,'n_bits_a') '_' get_param(this_gcb,'bin_pt_a')"
"];\ndata_C = [get_param(this_gcb,'n_bits_c') '_' get_param(this_gcb,'bin_pt_c"
"')];\ndata_in_A = struct;\ndata_in_C = struct;\n\ndata_in_A.nbits = n_bits_a;"
"\ndata_in_A.binpt = bin_pt_a;\ndata_in_A.arith_type = arith_type_a;\n\ndata_i"
"n_C.nbits = n_bits_c;\ndata_in_C.binpt = bin_pt_c;\ndata_in_C.arith_type = ar"
"ith_type_c;\n\n%Parse the Input Instruction String\nmyinstr = get_param(this_"
"gcb,'instr');\n[opmode subtract_sel carryin_sel status both] = xlparseDSP48(i"
"nstr);\nset_param([this_gcb '/opmode/opmode'],'const',num2str(bin2dec(opmode)"
"));\nset_param([this_gcb '/subtract'],'const',num2str(subtract_sel));\nset_pa"
"ram([this_gcb '/carry_sel'],'const',num2str(carryin_sel));\n\n%Align Inputs t"
"o the DSP48 block\n[alignA,alignC] = xlalignDSP48(data_in_A,data_in_C,both,36"
",48);\nset_param([this_gcb '/AlignA'],'n_bits',num2str(alignA.nbits),'bin_pt'"
",num2str(alignA.binpt));\nset_param([this_gcb '/AlignC'],'n_bits',num2str(ali"
"gnC.nbits),'bin_pt',num2str(alignC.binpt));\n\n%Check What ports are used and"
" align P appropriately\nmyPort = xlCheckACDSP48(instr);\n%Assume output is Fu"
"ll Precision\n%Build a prototype for the Output port\ndata_P = struct;\ndata_"
"P.nbits = 48;\ndata_P.binpt = 0;\ndata_P.arith_type = 1;\nif(strcmp(myPort,'C"
"'))\n	set_param([this_gcb '/AlignP'],'bin_pt',num2str(alignC.binpt));"
"\n    data_P.binpt = alignC.binpt;\n	set_param([this_gcb '/UDType'],'n"
"_bits','48','arith_type',['Signed  (2' '''' 's comp)'],'bin_pt',num2str(align"
"C.binpt));\nend;\n\nif(strcmp(myPort,'A'))\n	set_param([this_gcb '/Ali"
"gnP'],'bin_pt',num2str(alignA.binpt));\n    data_P.binpt = alignA.binpt;\n"
"	set_param([this_gcb '/UDType'],'n_bits','48','arith_type',['Signed  ("
"2' '''' 's comp)'],'bin_pt',num2str(alignA.binpt));\nend;\n\nif(strcmp(myPort"
",'AC'))\n	set_param([this_gcb '/AlignP'],'bin_pt',num2str(alignA.binpt"
"));\n    data_P.binpt = alignA.binpt;\n	set_param([this_gcb '/UDType']"
",'n_bits','48','arith_type',['Signed  (2' '''' 's comp)'],'bin_pt',num2str(al"
"ignA.binpt));\nend;\n\nif(strcmp(myPort,'none'))\n	set_param([this_gcb"
" '/AlignP'],'bin_pt','0');	\n	set_param([this_gcb '/UDType'],'n"
"_bits','48','arith_type',['Signed  (2' '''' 's comp)'],'bin_pt','0');\nend;\n"
"\n%If User defined then Modify Accordingly\nif(precision == 2)\n	set_p"
"aram([this_gcb '/UDType'],'n_bits',get_param(this_gcb,'n_bits'),'bin_pt',get_"
"param(this_gcb,'bin_pt'),'arith_type',get_param(this_gcb,'arith_type'));\nend"
";\n\n[status] = xlCheckCarryDSP48(carryin_sel,data_P);\n\n\n\n\n\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'A');\nport_label('in"
"put',2,'C');\nport_label('input',3,'Cin');\nport_label('output',1,'P');\nplot"
"([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "P =   P   +  A + Cin|14|0|Unsigned|12|0|Signed("
"2's comp)|off|Full|16|2|Signed  (2's comp)"
      System {
	Name			"DSP48_Adder"
	Location		[182, 87, 1281, 731]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	212
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [15, 183, 45, 197]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [15, 263, 45, 277]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [70, 468, 100, 482]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "A"
	  Ports			  [1, 1]
	  Position		  [405, 161, 450, 189]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "AlignA"
	  Ports			  [1, 1]
	  Position		  [70, 175, 115, 205]
	  BackgroundColor	  "black"
	  AncestorBlock		  "xbsIndex_r3/Convert"
	  FunctionName		  "xlconvert"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Converter Block"
	  MaskDescription	  "Type conversion block. The input is present"
"ed at the output after quantization and overflow effects.\n\nHardware notes: "
"Additional hardware is used when rounding or saturation is selected and outpu"
"t width is less than the input width."
	  MaskHelp		  "web(xlhtmldoclink('Convert'));"
	  MaskPromptString	  "Output Type|Number of Bits|Binary Point|Qua"
"ntization Behavior|Overflow Behavior|Latency|Use Explicit Sample Period|Sampl"
"e Period|Override with Doubles|---------------------- Show Implementation Par"
"ameters ---------------------------------------------------------------------"
"--------------|Hidden Parameter:  inserted_by_tool|FPGA Area [Slices, FFs, BR"
"AMs, LUTs, IOBs, Emb. Mults, TBUFs]|Use Area Above For Estimation"
	  MaskStyleString	  "popup(Boolean|Unsigned|Signed  (2's comp)),"
"edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Va"
"lues)),popup(Wrap|Saturate|Error),edit,checkbox,edit,checkbox,checkbox,checkb"
"ox,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,off,on,on,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "arith_type=@1;n_bits=@2;bin_pt=@3;quantizat"
"ion=@4;overflow=@5;latency=@6;explicit_period=@7;period=@8;dbl_ovrd=@9;show_p"
"aram=@10;inserted_by_tool=@11;xl_area=@12;xl_use_area=@13;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\nif (arith_type==1)\n  bool = 1;\nelse\n  bool = 0;\n  arith_type = arith_t"
"ype-1;\nend\nzstr=''; zpstr='';\nif latency > 0\n  zstr = 'z';\n  zpstr = spr"
"intf('-%d', latency);\nend\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\nif (inserte"
"d_by_tool)\n  bg = [1.00 0.50 0.25];\nend\niPos = get_param(gcb,'Position');"
"\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeigh"
"t/2;\n[logoX, logoY] = xlogo(iPos);\nzstrx = 0.45*iWidth-11; if (zstrx<3) zst"
"rx=3; end\nzstry = 0.36*iHeight-7; if (zstry<3) zstry=3; end\n\n\n% one time "
"added for param list\ndblOvrd = dbl_ovrd;\nprecision0 = 2;\nz0 = [n_bits bin_"
"pt arith_type quantization overflow];\nexplicitClk = explicit_period;\n\n\n% "
"just pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVaria"
"bles');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(zstrx,zstry,zstr);\ntext(zstrx+5,"
"zstry+5,zpstr);\nport_label('output',1,'cast');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);\n"
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Signed  (2's comp)|15|0|Truncate|Wrap|0|off"
"|1|off|off|off|[0, 0, 0, 0, 0, 0, 0]|off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignC"
	  Ports			  [1, 1]
	  Position		  [65, 255, 110, 285]
	  BackgroundColor	  "black"
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [735, 309, 775, 341]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "B"
	  Ports			  [1, 1]
	  Position		  [400, 211, 445, 239]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [665, 310, 710, 340]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "DSP48"
	  Ports			  [7, 1]
	  Position		  [540, 155, 645, 495]
	  FunctionName		  "xldsp48"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx DSP48"
	  MaskHelp		  "web(xlhtmldoclink('DSP48'));"
	  MaskPromptString	  "Pipeline Input A|B Input|Pipeline Input B|P"
"ipeline Input BCIN|Pipeline Input C|Pipeline P|Pipeline Multiplier|Pipeline O"
"pMode|Pipeline Subtract|Pipeline Carry In|Pipeline Carry In Sel|Consolidate C"
"ontrol Port (opmode, subtract, carry_in, carry_in_sel)|Provide C Port|Provide"
" PCIN Port|Provide PCOUT Port|Provide BCOUT Port|---------------------- Acces"
"s Reset Port Control --------------------------------------------------------"
"-|Provide Global Reset Port|Provide Reset Port for A|Provide Reset Port for B"
"|Provide Reset Port for BCIN|Provide Reset Port for C|Provide Reset Port for "
"P|Provide Reset Port for Multiplier|Provide Reset Port for Carry In|Provide R"
"eset Port for Controls (Subtract, CarryInSel, OpMode)|---------------------- "
"Access Enable Port Controls -------------------------------------------------"
"--------|Provide Global Enable Port|Provide Enable Port for A|Provide Enable "
"Port for B|Provide Enable Port for BCIN|Provide Enable Port for C|Provide Ena"
"ble Port for P|Provide Enable Port for Multiplier|Provide Enable Port for Car"
"ry In|Provide Enable Port for Controls (Subtract, CarryInSel, OpMode)|Use Exp"
"licit Sample Period|Sample Period  (use -1 to inherit first known input perio"
"d)|Override with Doubles|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mult"
"s, TBUFs]|Use Area Above For Estimation"
	  MaskStyleString	  "popup(0|1|2),popup(Direct from B Port|Casca"
"ded from BCIN Port),popup(0|1|2),popup(0|1|2),checkbox,checkbox,checkbox,chec"
"kbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,"
"checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,check"
"box,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,c"
"heckbox,checkbox,checkbox,checkbox,edit,checkbox,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
"on"
	  MaskCallbackString	  "||||||||||||||||||||||||||||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
"on"
	  MaskVisibilityString	  "on,on,on,off,on,on,on,on,on,on,on,on,on,on,"
"on,on,on,off,off,off,off,off,off,off,off,off,on,off,off,off,off,off,off,off,o"
"ff,off,on,off,on,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
"on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "pipeline_a=@1;use_b=@2;pipeline_b=@3;pipeli"
"ne_bcin=@4;pipeline_c=@5;pipeline_p=@6;pipeline_mult=@7;pipeline_opmode=@8;pi"
"peline_sub=@9;pipeline_carryin=@10;pipeline_carryinsel=@11;use_op=@12;use_cre"
"g=@13;use_pcin=@14;use_pcout=@15;use_bcout=@16;access_rst=@17;rst_all=@18;rst"
"_a=@19;rst_b=@20;rst_bcin=@21;rst_c=@22;rst_p=@23;rst_mult=@24;rst_carry_in=@"
"25;rst_ctrl=@26;access_en=@27;en_all=@28;en_a=@29;en_b=@30;en_bcin=@31;en_c=@"
"32;en_p=@33;en_mult=@34;en_carry_in=@35;en_ctrl=@36;explicit_period=@37;perio"
"d=@38;dbl_ovrd=@39;xl_area=@40;xl_use_area=@41;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,0)"
";\ntrimVbit=1;\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'P"
"osition');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\n"
"iCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nopt_ports = 3; % default start"
"ing port num for optional ports\n%initialize all the strings\nb_str = 'a'; b_"
"num = 1;\nc_str = 'a'; c_num = 1;\nce_all_str = 'a'; rst_all_str = 'a';\nce_a"
"_str = 'a'; rst_a_str = 'a';\nce_b_str = 'a'; rst_b_str = 'a';\nce_c_str = 'a"
"'; rst_c_str = 'a';\nce_mult_str = 'a'; rst_mult_str = 'a';\nce_p_str = 'a'; "
"rst_p_str = 'a';\nce_ctrl_str = 'a'; rst_ctrl_str = 'a';\nce_carryin_str = 'a"
"'; rst_carryin_str = 'a';\nce_cinsub_str = 'a'; rst_cinsub_str = 'a';\nbcin_s"
"tr = 'a'; pcin_str = 'a';\npcout_str = 'p'; bcout_str = 'p';\nopstr = 'a'; su"
"b_str = 'a'; carryin_str = 'a';\ncarryin_sel_str = 'a';\n% initialize all the"
" port nums\nce_all_num = 1; rst_all_num = 1;\nce_a_num = 1; rst_a_num = 1;\nc"
"e_b_num = 1; rst_b_num = 1;\nce_c_num = 1; rst_c_num = 1;\nce_p_num = 1; rst_"
"p_num = 1;\nce_mult_num = 1; rst_mult_num = 1;\nce_ctrl_num = 1; rst_ctrl_num"
" = 1;\nce_carryin_num = 1; rst_carryin_num = 1;\nce_cinsub_num = 1; rst_cinsu"
"b_num = 1;\nbcin_num = 1; pcin_num = 1;\npcout_num = 1; bcout_num = 1;\nopnum"
" = 1; sub_num = 1;\ncarryin_num = 1; carryin_sel_num = 1;\n%Determine output "
"ports\nif(use_bcout == 1)\n	bcout_num = 2;\n	bcout_str = 'bcout"
"';\nend\nif(use_pcout == 1)\n	if(use_bcout == 1)\n		pcou"
"t_num = 3;\n	else\n		pcout_num = 2;\n	end\n"
"	pcout_str = 'pcout';\nend\n%determine to use b or bcin\nif(use_b == 1"
") % USE B\n	b_str = 'b';\n	b_num = 2;\nend\nif(use_b == 2) % US"
"E BCIN - place in same location as B\n	bcin_num = 2;\n	bcin_str"
" = 'bcin';\nend\nif(use_creg == 1)\n	c_num = 3;\n	opt_ports = 4"
";\n	c_str = 'c';\nend\nif(use_pcin == 1)\n	pcin_num = opt_ports"
";\n	pcin_str = 'pcin';\n	opt_ports = opt_ports + 1;\nend\n%dete"
"rmine to use consolidated opmode or not\nif(use_op == 1)\n	opnum = opt"
"_ports;\n	opt_ports = opt_ports + 1;\n	opstr = 'op';\nelse\n"
"	opnum = opt_ports;\n	opstr = 'opmode';\n	opt_ports = op"
"t_ports + 1;\n	sub_num = opt_ports;\n	sub_str = 'subtract';\n"
"	opt_ports = opt_ports + 1;\n	carryin_num = opt_ports;\n"
"	carryin_str = 'carry_in';\n	opt_ports = opt_ports + 1;\n"
"	carryin_sel_num = opt_ports;\n	carryin_sel_str = 'carry_in_sel"
"';\n	opt_ports = opt_ports + 1;\nend\n%determine which optional ports "
"to display\nif(en_all == 1)\n	ce_a_str = 'en';\n	ce_a_num = opt"
"_ports;\n	opt_ports = opt_ports + 1;\nend\nif(pipeline_a ~= 1 & en_a ="
"= 1 & en_all == 0)\n	ce_a_str = 'ce_a';\n	ce_a_num = opt_ports;"
"\n	opt_ports = opt_ports + 1;\nend\nif(pipeline_b ~= 1 & (en_b == 1 ||"
" en_bcin == 1) & en_all == 0)\n	if(en_b == 1)\n		ce_b_st"
"r = 'ce_b';\n	end\n	if(en_bcin == 1)\n		ce_b_str "
"= 'ce_bcin';\n	end\n	ce_b_num = opt_ports;\n	opt_ports ="
" opt_ports + 1;\nend\nif(pipeline_c == 1 & en_c == 1 & en_all == 0)\n	"
"ce_c_num = opt_ports;\n	ce_c_str = 'ce_c';\n	opt_ports = opt_po"
"rts + 1;\nend\nif(pipeline_mult == 1 & en_mult == 1 & en_all == 0)\n	c"
"e_mult_num = opt_ports;\n	ce_mult_str = 'ce_m';\n	opt_ports = o"
"pt_ports + 1;\nend\nif(pipeline_p == 1 & en_p == 1 & en_all == 0)\n	ce"
"_p_num = opt_ports;\n	ce_p_str = 'ce_p';\n	opt_ports = opt_port"
"s + 1;\nend	\nif(en_ctrl == 1 & en_all == 0)\n	ce_ctrl_str = 'c"
"e_ctrl';\n	ce_ctrl_num = opt_ports;\n	opt_ports = opt_ports + 1"
";\nend\nif(en_carry_in == 1 & en_all == 0)\n	ce_carryin_num = opt_port"
"s;\n	ce_carryin_str = 'ce_carry_in';\n	opt_ports = opt_ports + "
"1;\nend\nif(en_ctrl == 1 & en_all == 0)\n	ce_cinsub_str = 'ce_cinsub';"
"\n	ce_cinsub_num = opt_ports;\n	opt_ports = opt_ports + 1;\nend"
"\n%determine which rst ports to display\nif(rst_all == 1)\n	rst_a_str "
"= 'rst';\n	rst_a_num = opt_ports;\n	opt_ports = opt_ports + 1;"
"\nend\nif(pipeline_a ~= 1 & rst_a == 1 & rst_all == 0)\n	rst_a_str = '"
"rst_a';\n	rst_a_num = opt_ports;\n	opt_ports = opt_ports + 1;\n"
"end\nif(pipeline_b ~= 1 & (rst_b == 1|| rst_bcin) & rst_all == 0)\n	if"
"(rst_b == 1)\n		rst_b_str = 'rst_b';\n	end\n	if(r"
"st_bcin == 1)\n		rst_b_str = 'rst_bcin';\n	end\n	"
"rst_b_num = opt_ports;\n	opt_ports = opt_ports + 1;\nend\nif(pipeline_"
"c == 1 & rst_c == 1 & rst_all == 0)\n	rst_c_num = opt_ports;\n	"
"rst_c_str = 'rst_c';\n	opt_ports = opt_ports + 1;\nend\nif(pipeline_mu"
"lt == 1 & rst_mult == 1 & rst_all == 0)\n	rst_mult_num = opt_ports;\n"
"	rst_mult_str = 'rst_m';\n	opt_ports = opt_ports + 1;\nend\nif("
"pipeline_p == 1 & rst_p == 1 & rst_all == 0)\n	rst_p_num = opt_ports;"
"\n	rst_p_str = 'rst_p';\n	opt_ports = opt_ports + 1;\nend\nif(r"
"st_ctrl == 1 & rst_all == 0)\n	rst_ctrl_str = 'rst_ctrl';\n	rst"
"_ctrl_num = opt_ports;\n	opt_ports = opt_ports + 1;\nend\nif(rst_carry"
"_in == 1 & rst_all == 0) \nrst_carryin_num = opt_ports;\nrst_carryin_str = 'r"
"st_carry_in';\nopt_ports = opt_ports + 1;\nend\n\n% one time added for param "
"list\nlatency = 1;\ndblOvrd = dbl_ovrd;\nprecision0 = 1;\nprecision1 = 1;\npr"
"ecision2 = 1;\nprecision3 = 1;\nprecision4 = 1;\nprecision5 = 1;\nprecision6 "
"= 1;\nprecision7 = 1;\nprecision8 = 1;\nprecision9 = 1;\nprecision10 = 1;\npr"
"ecision11 = 1;\nprecision12 = 1;\nprecision13 = 1;\nprecision14 = 1;\nprecisi"
"on15 = 1;\nprecision16 = 1;\nprecision17 = 1;\nprecision18 = 1;\nprecision19 "
"= 1;\nprecision20 = 1;\nprecision21 = 1;\nprecision22 = 1;\nprecision23 = 1;"
"\nprecision24 = 1;\nprecision25 = 1;\nprecision26 = 1;\nexplicitClk = explici"
"t_period;\nhasEN = 0;\nhasRST = 0;\n% just pass everything to s-function\nsfc"
"n_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'a');\nport_label"
"('input',b_num,b_str);\nport_label('input',c_num,c_str);\nport_label('input',"
"opnum,opstr);\nport_label('input',sub_num,sub_str);\nport_label('input',carry"
"in_num,carryin_str);\nport_label('input',carryin_sel_num,carryin_sel_str);\np"
"ort_label('input',ce_a_num,ce_a_str);\nport_label('input',ce_b_num,ce_b_str);"
"\nport_label('input',ce_c_num,ce_c_str);\nport_label('input',ce_mult_num,ce_m"
"ult_str);\nport_label('input',ce_p_num,ce_p_str);\nport_label('input',ce_ctrl"
"_num,ce_ctrl_str);\nport_label('input',ce_carryin_num,ce_carryin_str);\nport_"
"label('input',ce_cinsub_num,ce_cinsub_str);\nport_label('input',rst_a_num,rst"
"_a_str);\nport_label('input',rst_b_num,rst_b_str);\nport_label('input',rst_c_"
"num,rst_c_str);\nport_label('input',rst_mult_num,rst_mult_str);\nport_label('"
"input',rst_p_num,rst_p_str);\nport_label('input',rst_ctrl_num,rst_ctrl_str);"
"\nport_label('input',rst_carryin_num,rst_carryin_str);\nport_label('input',bc"
"in_num,bcin_str);\nport_label('input',pcin_num,pcin_str);\nport_label('output"
"',bcout_num,bcout_str );\nport_label('output',pcout_num,pcout_str);\nport_lab"
"el('output',1,'p');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|Direct from B Port|1|0|on|on|on|on|on|on|"
"on|off|on|off|off|off|off|off|off|off|off|off|off|off|off|off|off|off|off|off"
"|off|off|off|off|off|off|off|1|off|[0, 0, 0, 0, 0, 0, 0]|on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [180, 393, 205, 497]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecA"
	  Ports			  [1, 1]
	  Position		  [225, 175, 270, 205]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "36"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecA2"
	  Ports			  [1, 1]
	  Position		  [470, 160, 515, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecB2"
	  Ports			  [1, 1]
	  Position		  [470, 210, 515, 240]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecC"
	  Ports			  [1, 1]
	  Position		  [220, 255, 265, 285]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ReinterpretA"
	  Ports			  [1, 1]
	  Position		  [150, 174, 190, 206]
	  BackgroundColor	  "black"
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "off"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ReinterpretC"
	  Ports			  [1, 1]
	  Position		  [150, 254, 190, 286]
	  BackgroundColor	  "black"
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "off"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [800, 310, 845, 340]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "carry_in_sel"
	  Ports			  [0, 1]
	  Position		  [270, 460, 315, 490]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "carry_sel"
	  Ports			  [0, 1]
	  Position		  [35, 385, 80, 415]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "no_carry"
	  Ports			  [0, 1]
	  Position		  [35, 430, 80, 460]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Boolean"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "opmode"
	  Ports			  [0, 1]
	  Position		  [70, 327, 170, 363]
	  BackgroundColor	  "[0.835294, 0.835294, 0.666667]"
	  TreatAsAtomicUnit	  off
	  System {
	    Name		    "opmode"
	    Location		    [43, 85, 947, 660]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "opmode"
	      Ports		      [0, 1]
	      Position		      [125, 60, 175, 80]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "35"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "7"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "op"
	      Position		      [450, 60, 480, 70]
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      Points		      [210, 0; 0, 5; 20, 0; 0, -10]
	      DstBlock		      "op"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "subtract"
	  Ports			  [0, 1]
	  Position		  [270, 360, 315, 390]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [915, 318, 945, 332]
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "AlignA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "AlignC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "opmode"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignA"
	  SrcPort		  1
	  DstBlock		  "ReinterpretA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  DstBlock		  "PrecB2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "A"
	  SrcPort		  1
	  DstBlock		  "PrecA2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignC"
	  SrcPort		  1
	  DstBlock		  "ReinterpretC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "subtract"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "carry_in_sel"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrecA"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "B"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "A"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ReinterpretA"
	  SrcPort		  1
	  DstBlock		  "PrecA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ReinterpretC"
	  SrcPort		  1
	  DstBlock		  "PrecC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrecC"
	  SrcPort		  1
	  Points		  [255, 0]
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "PrecA2"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrecB2"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "no_carry"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "carry_sel"
	  SrcPort		  1
	  Points		  [40, 0; 0, 10]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Annotation {
	  Name			  "                                           "
"                     \n\n\n\n\n\n\n\n\n\n\nA and C Type Casting : No Cost in "
"Hardware"
	  Position		  [171, 234]
	  BackgroundColor	  "lightBlue"
	}
	Annotation {
	  Name			  "                                         \n"
"\n\n\n\n\n\n\n\n\n\nCarry in Select Mux : From Fabric or  no Carry in"
	  Position		  [134, 452]
	  BackgroundColor	  "[0.752941, 0.752941, 0.752941]"
	}
	Annotation {
	  Name			  "                                         \n"
"\n\n\n\n\nOutput P Type Casting to  User Defined \nData Type"
	  Position		  [759, 347]
	  BackgroundColor	  "yellow"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP48_Mult"
      Ports		      [4, 1]
      Position		      [150, 478, 255, 672]
      TreatAsAtomicUnit	      off
      MaskDescription	      "DSP48_Mult block provides an interface for usin"
"g the DSP48 block in the \nMultiplier Configuration. Adder configuration requ"
"iring concatenation of \nA and B ports of DSP48 block is not supported. Casca"
"ding of DSP48 \nblocks using P>>17 and PCIN is not supported. \n\nInstruction"
" Format:\nOutput Must always be assigned tp P\nOnly Multiplier based instruct"
"ions are supported\nFor eg P = C + A*B + Cin\nAbsence of A*B in the instructi"
"on will result in an error\nOperands Supported : C,A*B or M,Cin or K,P       "
"operators: +,-"
      MaskPromptString	      "Instruction|Number of Bits in A|Binary Point in"
" A|Arithmetic Type of A|Number of Bits in B|Binary Point in B|Arithmetic Type"
" of B|Number of Bits in C|Binary Point in C|Arithmetic Type of C|Output Type|"
"Number of Output Bits|Output Binary Point|Output Arithmetic Type|Override Wit"
"h Doubles"
      MaskStyleString	      "edit,edit,edit,popup(Signed (2's comp)|Unsigned"
"),edit,edit,popup(Signed (2's comp)|Unsigned),edit,edit,popup(Signed (2's com"
"p)|Unsigned),popup(Full|User Defined),edit,edit,popup(Signed  (2's comp)|Unsi"
"gned),checkbox"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,off,off,off,of"
"f"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,"
      MaskVariables	      "instr=&1;n_bits_a=@2;bin_pt_a=@3;arith_type_a=@"
"4;n_bits_b=@5;bin_pt_b=@6;arith_type_b=@7;n_bits_c=@8;bin_pt_c=@9;arith_type_"
"c=@10;precision=@11;n_bits=@12;bin_pt=@13;arith_type=@14;dbl_ovrd=@15;"
      MaskInitialization      "[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = ge"
"t_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\ni"
"Cx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nthis_gcb = gcb;"
"\n\n\n%Parse the instruction and set the opmode and control registers appropr"
"iately\n[opmode  subtract_sel carryin_sel status both] = xlparseMDSP48(instr)"
";\nset_param([this_gcb '/opmode/opmode'],'const',num2str(bin2dec(opmode)));\n"
"set_param([this_gcb '/subtract'],'const',num2str(subtract_sel));\nset_param(["
"this_gcb '/carry_sel'],'const',num2str(carryin_sel));\n\n%Set alignments depe"
"nding on the instruction \ndata_A = struct;\ndata_B = struct;\ndata_C = struc"
"t;\n\ndata_A.nbits = str2num(get_param(this_gcb,'n_bits_a'));\ndata_A.binpt ="
" str2num(get_param(this_gcb,'bin_pt_a'));\ndata_A.arith_type = arith_type_a;"
"\n\ndata_B.nbits = str2num(get_param(gcb,'n_bits_b'));\ndata_B.binpt = str2nu"
"m(get_param(gcb,'bin_pt_b'));\ndata_B.arith_type = arith_type_b;\n\ndata_C.nb"
"its = str2num(get_param(gcb,'n_bits_c'));\ndata_C.binpt = str2num(get_param(g"
"cb,'bin_pt_c'));\ndata_C.arith_type = arith_type_c;\n\n[data_A,data_B,data_C]"
" = xlalignabwithcDSP48(data_A,data_B,data_C,both,18,18,48);\n\n\nset_param([t"
"his_gcb '/AlignA'],'n_bits',num2str(data_A.nbits),'bin_pt',num2str(data_A.bin"
"pt));\nset_param([this_gcb '/AlignB'],'n_bits',num2str(data_B.nbits),'bin_pt'"
",num2str(data_B.binpt));\nset_param([this_gcb '/AlignC'],'n_bits',num2str(dat"
"a_C.nbits),'bin_pt',num2str(data_C.binpt));\n\nset_param([this_gcb '/FullP'],"
"'bin_pt',num2str(data_A.binpt + data_B.binpt));\nset_param([this_gcb '/UDType"
"P'],'bin_pt',num2str(data_A.binpt + data_B.binpt),'n_bits','48');\ndata_P = s"
"truct;\ndata_P.nbits = 48;\ndata_P.binpt = data_A.binpt + data_B.binpt;\nif(a"
"rith_type == 2)\n	set_param([this_gcb '/UDTypeP'],'bin_pt',num2str(bin"
"_pt),'n_bits',num2str(n_bits),'arith_type',get_param(this_gcb,'arith_type'));"
"\nend;\n	\nstatus = xlcheckcarryDSP48(carryin_sel,data_P);\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'A');\nport_label('in"
"put',2,'B');\nport_label('input',3,'C');\nport_label('input',4,'Cin');\nport_"
"label('output',1,'P');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "P =A*B +Cin |10|0|Signed (2's comp)|14|0|Signed"
" (2's comp)|24|0|Signed (2's comp)|Full|0|0|Signed  (2's comp)|off"
      System {
	Name			"DSP48_Mult"
	Location		[465, 117, 1540, 992]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 158, 55, 172]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 218, 55, 232]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [20, 333, 50, 347]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [75, 618, 105, 632]
	  Port			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignA"
	  Ports			  [1, 1]
	  Position		  [115, 150, 160, 180]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignB"
	  Ports			  [1, 1]
	  Position		  [110, 215, 155, 245]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignC"
	  Ports			  [1, 1]
	  Position		  [105, 325, 150, 355]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "CastP"
	  Ports			  [1, 1]
	  Position		  [710, 405, 755, 435]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP48"
	  Ports			  [7, 1]
	  Position		  [540, 134, 665, 716]
	  SourceBlock		  "xbsIndex_r3/DSP48"
	  SourceType		  "Xilinx DSP48"
	  pipeline_a		  "1"
	  use_b			  "Direct from B Port"
	  pipeline_b		  "1"
	  pipeline_bcin		  "2"
	  pipeline_c		  "on"
	  pipeline_p		  "on"
	  pipeline_mult		  "on"
	  pipeline_opmode	  "on"
	  pipeline_sub		  "on"
	  pipeline_carryin	  "on"
	  pipeline_carryinsel	  "on"
	  use_op		  "off"
	  use_creg		  "on"
	  use_pcin		  "off"
	  use_pcout		  "off"
	  use_bcout		  "off"
	  access_rst		  "off"
	  rst_all		  "off"
	  rst_a			  "off"
	  rst_b			  "off"
	  rst_bcin		  "off"
	  rst_c			  "off"
	  rst_p			  "off"
	  rst_mult		  "off"
	  rst_carry_in		  "off"
	  rst_ctrl		  "off"
	  access_en		  "off"
	  en_all		  "off"
	  en_a			  "off"
	  en_b			  "off"
	  en_bcin		  "off"
	  en_c			  "off"
	  en_p			  "off"
	  en_mult		  "off"
	  en_carry_in		  "off"
	  en_ctrl		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FullP"
	  Ports			  [1, 1]
	  Position		  [775, 404, 815, 436]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [225, 533, 250, 637]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecA"
	  Ports			  [1, 1]
	  Position		  [290, 150, 335, 180]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecB"
	  Ports			  [1, 1]
	  Position		  [290, 210, 335, 240]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecC"
	  Ports			  [1, 1]
	  Position		  [290, 325, 335, 355]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ReinterpretA"
	  Ports			  [1, 1]
	  Position		  [215, 149, 255, 181]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "off"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ReinterpretB"
	  Ports			  [1, 1]
	  Position		  [220, 209, 260, 241]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "off"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ReinterpretC"
	  Ports			  [1, 1]
	  Position		  [230, 324, 270, 356]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "off"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDTypeP"
	  Ports			  [1, 1]
	  Position		  [835, 405, 880, 435]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "carry_in_sel"
	  Ports			  [0, 1]
	  Position		  [420, 645, 465, 675]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "carry_sel"
	  Ports			  [0, 1]
	  Position		  [80, 525, 125, 555]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "no_carry"
	  Ports			  [0, 1]
	  Position		  [80, 570, 125, 600]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Boolean"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "opmode"
	  Ports			  [0, 1]
	  Position		  [60, 432, 160, 468]
	  BackgroundColor	  "[0.835294, 0.835294, 0.666667]"
	  TreatAsAtomicUnit	  off
	  System {
	    Name		    "opmode"
	    Location		    [43, 85, 947, 660]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "opmode"
	      Ports		      [0, 1]
	      Position		      [265, 70, 315, 90]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "5"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "7"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "op"
	      Position		      [450, 60, 480, 70]
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      Points		      [55, 0; 0, -15]
	      DstBlock		      "op"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "subtract"
	  Ports			  [0, 1]
	  Position		  [370, 490, 415, 520]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [935, 413, 965, 427]
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "AlignA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "AlignC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "opmode"
	  SrcPort		  1
	  Points		  [360, 0]
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "CastP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "carry_in_sel"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "DSP48"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "CastP"
	  SrcPort		  1
	  DstBlock		  "FullP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "AlignB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ReinterpretA"
	  SrcPort		  1
	  DstBlock		  "PrecA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrecA"
	  SrcPort		  1
	  Points		  [185, 0]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ReinterpretB"
	  SrcPort		  1
	  DstBlock		  "PrecB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrecB"
	  SrcPort		  1
	  Points		  [185, 0]
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AlignC"
	  SrcPort		  1
	  DstBlock		  "ReinterpretC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ReinterpretC"
	  SrcPort		  1
	  DstBlock		  "PrecC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignA"
	  SrcPort		  1
	  DstBlock		  "ReinterpretA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignB"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "ReinterpretB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "no_carry"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "carry_sel"
	  SrcPort		  1
	  Points		  [40, 0; 0, 10]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "subtract"
	  SrcPort		  1
	  Points		  [105, 0]
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [270, 0]
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  Points		  [50, 0; 0, -5]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "FullP"
	  SrcPort		  1
	  DstBlock		  "UDTypeP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UDTypeP"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrecC"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Annotation {
	  Name			  "\n\n\n\n\n\n\n\n\n\nCasting A and B for Usi"
"ng DSP 48 BlockA and B Donot need to \nbe aligned befor Multiplication"
	  Position		  [62, 209]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "lightBlue"
	}
	Annotation {
	  Name			  "\n\n\n\n\nC is aligned with respect to A*B "
"data presented to the Adder\n within DSP48"
	  Position		  [63, 367]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "gray"
	}
	Annotation {
	  Name			  "                                         \n"
"\n\n\n\n\n\n\n\n\n\nCarry in Select Mux : From Fabric or  no Carry in"
	  Position		  [179, 587]
	  BackgroundColor	  "[0.501961, 0.501961, 0.250980]"
	}
	Annotation {
	  Name			  "\n\n\n\n\nAligning and Casting to a User de"
"fined data type"
	  Position		  [795, 439]
	  BackgroundColor	  "darkGreen"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP48reg"
      Ports		      [3, 1]
      Position		      [875, 270, 930, 310]
      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
      TreatAsAtomicUnit	      off
      MaskPromptString	      "Number of registers|Previous number of register"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,off"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "nreg=@1;pnreg=@2;"
      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = get_param"
"(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWid"
"th/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d',nre"
"g);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~= pnr"
"eg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderMasks"
"', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_system(s"
"av_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports  = "
"find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n    ou"
"tports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outport'"
");\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines');"
"\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Points"
"(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block(re"
"gs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{i})"
";\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/Ter"
"minator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);\n  "
"        add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'position'"
", [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1',     "
"      'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Terminator"
"1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Terminator"
"2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_r3/R"
"egister', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245  "
" 166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1',   'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', 'aut"
"orouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'autor"
"outing', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'autor"
"outing', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register', [s"
"av_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   290  "
" 214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2'], "
"'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n          add"
"_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n          add"
"_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          add_l"
"ine(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add_lin"
"e(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          add_l"
"ine(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add_lin"
"e(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise\n   "
"       error('Illegal Mask Parameter to Register.  Allowed values are 0, 1, 2"
".');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,str);"
"\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('input"
"',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 iHeig"
"ht iHeight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|1"
      System {
	Name			"DSP48reg"
	Location		[433, 304, 1060, 566]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  Position		  [20, 168, 50, 182]
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [50, 183, 80, 197]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ce"
	  Position		  [80, 198, 110, 212]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [245, 166, 290, 214]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q"
	  Position		  [510, 198, 540, 212]
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ce"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [100, 0; 0, 15]
	  DstBlock		  "q"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "MultTemplate"
      Ports		      [7, 1]
      Position		      [745, 48, 845, 252]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\nset_param(this_gcb,'linkstatus','none');"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport_lab"
"el('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_label('i"
"nput',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('input',"
"7,'B');\nport_label('output',1,'P');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"MultTemplate"
	Location		[82, 120, 1017, 754]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [35, 53, 65, 67]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 228, 55, 242]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [285, 313, 315, 327]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [460, 398, 490, 412]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [50, 513, 80, 527]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [255, 568, 285, 582]
	  Port			  "6"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In7"
	  Position		  [30, 143, 60, 157]
	  Port			  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [750, 299, 790, 331]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [685, 300, 730, 330]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP48"
	  Ports			  [7, 1]
	  Position		  [515, 29, 640, 611]
	  SourceBlock		  "xbsIndex_r3/DSP48"
	  SourceType		  "Xilinx DSP48"
	  pipeline_a		  "1"
	  use_b			  "Direct from B Port"
	  pipeline_b		  "1"
	  pipeline_bcin		  "0"
	  pipeline_c		  "on"
	  pipeline_p		  "on"
	  pipeline_mult		  "on"
	  pipeline_opmode	  "on"
	  pipeline_sub		  "on"
	  pipeline_carryin	  "on"
	  pipeline_carryinsel	  "on"
	  use_op		  "off"
	  use_creg		  "on"
	  use_pcin		  "off"
	  use_pcout		  "off"
	  use_bcout		  "off"
	  access_rst		  "off"
	  rst_all		  "off"
	  rst_a			  "off"
	  rst_b			  "off"
	  rst_bcin		  "off"
	  rst_c			  "off"
	  rst_p			  "off"
	  rst_mult		  "off"
	  rst_carry_in		  "off"
	  rst_ctrl		  "off"
	  access_en		  "off"
	  en_all		  "off"
	  en_a			  "off"
	  en_b			  "off"
	  en_bcin		  "off"
	  en_c			  "off"
	  en_p			  "off"
	  en_mult		  "off"
	  en_carry_in		  "off"
	  en_ctrl		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [810, 300, 855, 330]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [880, 308, 910, 322]
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  Points		  [205, 0; 0, -30]
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [430, 0]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In7"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "MultTemplatenc"
      Ports		      [7, 1]
      Position		      [985, 48, 1085, 252]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\nset_param(this_gcb,'linkstatus','none');"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport_lab"
"el('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_label('i"
"nput',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('input',"
"7,'B');\nport_label('output',1,'P');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"MultTemplatenc"
	Location		[111, 109, 1046, 743]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [35, 53, 65, 67]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 228, 55, 242]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [285, 313, 315, 327]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [290, 383, 320, 397]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [290, 458, 320, 472]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [290, 553, 320, 567]
	  Port			  "6"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In7"
	  Position		  [30, 143, 60, 157]
	  Port			  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [750, 299, 790, 331]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [685, 300, 730, 330]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP48"
	  Ports			  [6, 1]
	  Position		  [515, 31, 640, 614]
	  SourceBlock		  "xbsIndex_r3/DSP48"
	  SourceType		  "Xilinx DSP48"
	  pipeline_a		  "1"
	  use_b			  "Direct from B Port"
	  pipeline_b		  "1"
	  pipeline_bcin		  "0"
	  pipeline_c		  "on"
	  pipeline_p		  "on"
	  pipeline_mult		  "on"
	  pipeline_opmode	  "on"
	  pipeline_sub		  "on"
	  pipeline_carryin	  "on"
	  pipeline_carryinsel	  "on"
	  use_op		  "off"
	  use_creg		  "off"
	  use_pcin		  "off"
	  use_pcout		  "off"
	  use_bcout		  "off"
	  access_rst		  "off"
	  rst_all		  "off"
	  rst_a			  "off"
	  rst_b			  "off"
	  rst_bcin		  "off"
	  rst_c			  "off"
	  rst_mult		  "off"
	  rst_p			  "off"
	  rst_ctrl		  "off"
	  rst_carry_in		  "off"
	  access_en		  "off"
	  en_all		  "off"
	  en_a			  "off"
	  en_b			  "off"
	  en_bcin		  "off"
	  en_c			  "off"
	  en_mult		  "off"
	  en_p			  "off"
	  en_carry_in		  "off"
	  en_ctrl		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "on"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [105, 225, 125, 245]
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [810, 300, 855, 330]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [880, 308, 910, 322]
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [430, 0]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In7"
	  SrcPort		  1
	  Points		  [435, 0]
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [90, 0; 0, -45]
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [90, 0; 0, -20]
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vAdderTemplate"
      Ports		      [6, 1]
      Position		      [865, 349, 965, 566]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_Ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\nset_param(this_gcb,'linkstatus','none');"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport_lab"
"el('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_label('i"
"nput',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('output'"
",1,'P');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"vAdderTemplate"
	Location		[2, 82, 1270, 974]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [20, 108, 50, 122]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [275, 233, 305, 247]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [280, 293, 310, 307]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [280, 338, 310, 352]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [285, 393, 315, 407]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [290, 448, 320, 462]
	  Port			  "6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ASlice"
	  Ports			  [1, 1]
	  Position		  [190, 76, 235, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [680, 274, 720, 306]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "BSlice"
	  Ports			  [1, 1]
	  Position		  [185, 156, 230, 184]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [600, 275, 645, 305]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DSP48"
	  Ports			  [7, 1]
	  Position		  [445, 99, 545, 481]
	  BackgroundColor	  "[0.729412, 0.870588, 0.952941]"
	  TreatAsAtomicUnit	  off
	  MaskType		  "Xilinx vDSP48"
	  MaskPromptString	  "Pipeline Input A|B Input|Pipeline Input B|P"
"ipeline Input BCIN|Pipeline Input C|Pipeline P|Pipeline Multiplier|Pipeline O"
"pmode|Pipeline Subtract|Pipeline Carry In|Pipeline Carry In Sel |Provide C po"
"rt|Provide PCIN port|Provide PCOUT port|Provide BCOUT|-----------------------"
"----Access Reset Port Control------------------------------------|Provide Glo"
"bal Reset Port|Provide Reset Port for A|Provide Reset Port for B|Provide Rese"
"t Port for C|Provide Reset Port for P|Provide Reset Port for Multiplier|Provi"
"de Reset Port for Carry In|Provide Reset Port for Controls (Subtract, CarryIn"
"Sel, OpMode)|----------------------------Access Enable Port Control----------"
"-----------------------|Provide Global Enable Port|Provide Enable for Port A|"
"Provide Enable for Port B|Provide Enable for Port C |Provide Enable for Port "
"P|Provide Enable for Multiplier|Provide Enable for Carry In|Provide Enable Po"
"rt for Controls (Subtract, CarryInSel, OpMode)|Sample Period|statestr"
	  MaskStyleString	  "popup(0|1|2),popup(Direct from B port|Casca"
"ded from BCIN port),popup(0|1|2),popup(0|1|2),checkbox,checkbox,checkbox,chec"
"kbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,"
"checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,check"
"box,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,e"
"dit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||||||||||||||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "off,on,on,off,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "pipeline_a=@1;use_b=@2;pipeline_b=@3;pipeli"
"ne_bcin=&4;pipeline_c=@5;pipeline_p=@6;pipeline_mult=@7;pipeline_opmode=@8;pi"
"peline_sub=@9;pipeline_carryin=@10;pipeline_carryinsel=@11;use_creg=@12;use_p"
"cin=@13;use_pcout=@14;use_bcout=@15;access_rst=@16;rst_all=@17;rst_a=@18;rst_"
"b=@19;rst_c=@20;rst_p=@21;rst_mult=@22;rst_carry_in=@23;rst_ctrl=@24;access_e"
"n=&25;en_all=@26;en_a=@27;en_b=@28;en_c=@29;en_p=@30;en_mult=@31;en_carry_in="
"@32;en_ctrl=@33;period=@34;statestr=&35;"
	  MaskInitialization	  "this_gcb = gcb;\nset_param(this_gcb,'linkst"
"atus','none');\nxlgenvDSP48callback(this_gcb);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|Direct from B port|1|0|on|on|on|on|on|on|"
"on|on|off|off|off|on|off|off|off|off|off|off|off|off|on|off|off|off|off|off|o"
"ff|off|off|2               |\\|1\\|Direct from B port\\|1\\|0\\|on\\|on\\|on"
"\\|on\\|on\\|on\\|on\\|on\\|off\\|off\\|off\\|on\\|off\\|off\\|off\\|off\\|of"
"f\\|off\\|off\\|off\\|on\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|2 "
"              "
	  System {
	    Name		    "DSP48"
	    Location		    [29, 90, 1242, 968]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [25, 107, 60, 123]
	      Port {
		PortNumber		1
		Name			"a"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 483, 60, 497]
	      NamePlacement	      "alternate"
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [675, 845, 695, 865]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "opmode"
	      Position		      [25, 2078, 60, 2092]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "subtract"
	      Position		      [225, 1713, 260, 1727]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in"
	      Position		      [25, 1147, 60, 1163]
	      Port		      "6"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in_sel"
	      Position		      [25, 1538, 60, 1552]
	      Port		      "7"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Adder"
	      Ports		      [5, 1]
	      Position		      [650, 1635, 725, 1885]
	      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"Adder"
		Location		[144, 328, 906, 727]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [15, 138, 45, 152]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 163, 45, 177]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [15, 88, 45, 102]
		  NamePlacement		  "alternate"
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "carry"
		  Position		  [15, 203, 45, 217]
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sub"
		  Position		  [15, 243, 45, 257]
		  Port			  "5"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Add1"
		  Ports			  [2, 1]
		  Position		  [105, 131, 155, 184]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [315, 78, 405, 282]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "period"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [225, 171, 275, 224]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [220, 235, 265, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum"
		  Position		  [465, 173, 495, 187]
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sub"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "carry"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [210, 0; 0, 15]
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  Points		  [25, 0; 0, 25]
		  DstBlock		  "AddSub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -20]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carry"
	      Ports		      [8, 1]
	      Position		      [420, 1290, 500, 1470]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"carry"
		Location		[192, 87, 1260, 1005]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	212
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "carry_in"
		  Position		  [540, 243, 570, 257]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [40, 383, 70, 397]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 423, 70, 437]
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [525, 323, 555, 337]
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [40, 263, 70, 277]
		  Port			  "5"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce_carry_in"
		  Position		  [410, 443, 440, 457]
		  Port			  "6"
		}
		Block {
		  BlockType		  Inport
		  Name			  "carry_in_sel"
		  Position		  [325, 213, 355, 227]
		  Port			  "7"
		}
		Block {
		  BlockType		  Inport
		  Name			  "opmode"
		  Position		  [40, 348, 70, 362]
		  Port			  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [500, 435, 545, 465]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [125, 255, 170, 285]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [275, 378, 315, 402]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [650, 318, 690, 342]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "z47"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [275, 407, 315, 438]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "XNOR"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [5, 1]
		  Position		  [775, 197, 835, 443]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [370, 337, 400, 443]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "carrybyp"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [3, 1]
		  Position		  [585, 376, 635, 464]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "carryreg"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [130, 376, 175, 404]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "17"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [130, 416, 175, 444]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "17"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [130, 341, 175, 369]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "6"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [580, 316, 625, 344]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "47"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "carryin_reg"
		  Ports			  [3, 1]
		  Position		  [635, 238, 680, 302]
		  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
		  TreatAsAtomicUnit	  off
		  MaskPromptString	  "Number of registers|Previous number"
" of register"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "nreg=@1;pnreg=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprin"
"tf('-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif "
"(nreg ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lo"
"okUnderMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = f"
"ind_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n   "
" inports  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inpor"
"t');\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType"
"', 'Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb"
", 'Lines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines("
"i,:).Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        dele"
"te_block(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_bloc"
"k(terms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('b"
"uilt-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190  "
" 200]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'],"
" 'position', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   "
"'q/1',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', "
"'Terminator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  "
"'Terminator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xb"
"sIndex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'positi"
"on', [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Registe"
"r1/1',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Registe"
"r1/2', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1"
"/3', 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',"
"     'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Re"
"gister', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   "
"166   290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Re"
"gister2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n  "
"        add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n  "
"        add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n    "
"      add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n  "
"        add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n    "
"      add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     oth"
"erwise\n          error('Illegal Mask Parameter to Register.  Allowed values "
"are 0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nen"
"d\n"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx"
",iCy+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_"
"label('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth "
"0], [0 iHeight iHeight 0 0]);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "pipeline_carryin|1"
		  Port {
		    PortNumber		    1
		    Name		    "carryin"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		  System {
		    Name		    "carryin_reg"
		    Location		    [433, 304, 1060, 566]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 168, 50, 182]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [50, 183, 80, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ce"
		    Position		    [80, 198, 110, 212]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [3, 1]
		    Position		    [245, 166, 290, 214]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "q"
		    Position		    [510, 198, 540, 212]
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [100, 0; 0, 15]
		    DstBlock		    "q"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ce"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [885, 313, 915, 327]
		}
		Line {
		  SrcBlock		  "opmode"
		  SrcPort		  1
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "carry_in_sel"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "carrybyp"
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 70, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    Labels		    [-1, 1; 2, 0]
		    Points		    [0, -20]
		    DstBlock		    "Mux"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "ce_carry_in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, -160]
		    DstBlock		    "carryin_reg"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  Name			  "carryin"
		  Labels		  [-1, 1]
		  SrcBlock		  "carryin_reg"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  Name			  "carryreg"
		  Labels		  [1, 0]
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [105, 0; 170, 0]
		  Branch {
		    Labels		    [1, 0]
		    DstBlock		    "carryin_reg"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "z47"
		  Labels		  [-1, 1]
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [180, 0]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "carry_in"
		  SrcPort		  1
		  DstBlock		  "carryin_reg"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "carryinconvert"
	      Ports		      [1, 1]
	      Position		      [220, 1139, 265, 1171]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carryinsel_reg"
	      Ports		      [3, 1]
	      Position		      [215, 1535, 265, 1615]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_carryinsel|1"
	      System {
		Name			"carryinsel_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_atemp"
	      Ports		      [0, 1]
	      Position		      [20, 354, 65, 386]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_btemp"
	      Ports		      [0, 1]
	      Position		      [20, 729, 65, 761]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_cinsubtemp"
	      Ports		      [0, 1]
	      Position		      [220, 1399, 265, 1431]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 1099, 710, 1131]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ctrltemp"
	      Ports		      [0, 1]
	      Position		      [20, 1949, 65, 1981]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "2               "
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_mtemp"
	      Ports		      [0, 1]
	      Position		      [435, 819, 480, 851]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ptemp"
	      Ports		      [0, 1]
	      Position		      [665, 2329, 710, 2361]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "2               "
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_a"
	      Ports		      [3, 1]
	      Position		      [215, 260, 265, 340]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_a-1|1"
	      System {
		Name			"in_reg_a"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_b"
	      Ports		      [3, 1]
	      Position		      [215, 520, 265, 600]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_b- 1|1"
	      System {
		Name			"in_reg_b"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_c"
	      Ports		      [3, 1]
	      Position		      [875, 865, 925, 945]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_c|1"
	      System {
		Name			"in_reg_c"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "inpSel"
	      Ports		      [7, 3]
	      Position		      [1075, 1170, 1140, 1430]
	      BackgroundColor	      "[0.796078, 0.996078, 0.823529]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"inpSel"
		Location		[280, 87, 1348, 1005]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [15, 153, 45, 167]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 168, 45, 182]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "mult"
		  Position		  [105, 283, 135, 297]
		  Port			  "3"
		  Port {
		    PortNumber		    1
		    Name		    "m1"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [105, 488, 135, 502]
		  Port			  "4"
		  Port {
		    PortNumber		    1
		    Name		    "c"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "pcin"
		  Position		  [105, 538, 135, 552]
		  NamePlacement		  "alternate"
		  Port			  "5"
		  Port {
		    PortNumber		    1
		    Name		    "pc"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "p"
		  Position		  [105, 563, 135, 577]
		  Port			  "6"
		  Port {
		    PortNumber		    1
		    Name		    "p"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "opmode"
		  Position		  [105, 598, 135, 612]
		  Port			  "7"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [165, 151, 205, 184]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "a:b"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [400, 307, 420, 323]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [400, 512, 420, 528]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [400, 587, 420, 603]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [400, 411, 420, 429]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [400, 255, 420, 275]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  Ports			  [0, 1]
		  Position		  [435, 87, 455, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [230, 155, 275, 185]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "36"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [110, 150, 145, 170]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [110, 165, 145, 185]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [400, 560, 445, 580]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "17"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "p>>17"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [400, 534, 445, 556]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "17"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "pc>>17"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "X"
		  Ports			  [5, 1]
		  Position		  [540, 62, 580, 178]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Y"
		  Ports			  [5, 1]
		  Position		  [540, 223, 585, 357]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Z"
		  Ports			  [9, 1]
		  Position		  [540, 379, 585, 611]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "selx"
		  Ports			  [1, 1]
		  Position		  [230, 591, 275, 619]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "X"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sely"
		  Ports			  [1, 1]
		  Position		  [230, 636, 275, 664]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "2"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "Y"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "selz"
		  Ports			  [1, 1]
		  Position		  [230, 681, 275, 709]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "4"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "Z"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "x"
		  Position		  [650, 113, 680, 127]
		}
		Block {
		  BlockType		  Outport
		  Name			  "y"
		  Position		  [645, 283, 675, 297]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "z"
		  Position		  [645, 488, 675, 502]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  5
		}
		Line {
		  Name			  "pc"
		  Labels		  [0, 0]
		  SrcBlock		  "pcin"
		  SrcPort		  1
		  Points		  [0, 0; 195, 0]
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		  Branch {
		    Labels		    [-1, 1]
		    Points		    [0, -100]
		    DstBlock		    "Z"
		    DstPort		    3
		  }
		}
		Line {
		  Name			  "a:b"
		  Labels		  [1, 1]
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "X"
		  SrcPort		  1
		  DstBlock		  "x"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Y"
		  SrcPort		  1
		  DstBlock		  "y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Z"
		  SrcPort		  1
		  DstBlock		  "z"
		  DstPort		  1
		}
		Line {
		  Name			  "p"
		  Labels		  [0, 0]
		  SrcBlock		  "p"
		  SrcPort		  1
		  Points		  [0, 0; 170, 0]
		  Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -100]
		    Branch {
		    Labels		    [-1, 1]
		    Points		    [0, -325]
		    DstBlock		    "X"
		    DstPort		    4
		    }
		    Branch {
		    Labels		    [-1, 1]
		    DstBlock		    "Z"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "opmode"
		  SrcPort		  1
		  Points		  [-10, 0; 55, 0]
		  Branch {
		    DstBlock		    "selx"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "selz"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "sely"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  Name			  "Z"
		  Labels		  [0, 0]
		  SrcBlock		  "selz"
		  SrcPort		  1
		  Points		  [100, 0; 0, -300]
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  9
		}
		Line {
		  Name			  "pc>>17"
		  Labels		  [-1, 1]
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  7
		}
		Line {
		  Name			  "p>>17"
		  Labels		  [-1, 1]
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [85, 0]
		  DstBlock		  "Z"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    Points		    [5, 0]
		    DstBlock		    "X"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "X"
		    DstPort		    3
		  }
		}
		Line {
		  Name			  "c"
		  Labels		  [0, 0]
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    Labels		    [2, 0]
		    Points		    [0, -155]
		    DstBlock		    "Y"
		    DstPort		    5
		  }
		  Branch {
		    Labels		    [-1, 1]
		    DstBlock		    "Z"
		    DstPort		    5
		  }
		}
		Line {
		  Name			  "m1"
		  Labels		  [1, 1]
		  SrcBlock		  "mult"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  3
		}
		Line {
		  Name			  "X"
		  Labels		  [0, 0]
		  SrcBlock		  "selx"
		  SrcPort		  1
		  Points		  [70, 0; 0, -535]
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  Name			  "Y"
		  Labels		  [0, 0]
		  SrcBlock		  "sely"
		  SrcPort		  1
		  Points		  [85, 0; 0, -410]
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult"
	      Ports		      [2, 1]
	      Position		      [435, 302, 480, 373]
	      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"mult"
		Location		[293, 313, 780, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 98, 50, 112]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 123, 50, 137]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [155, 92, 205, 143]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "36"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  off
		  use_rpm		  off
		  placement_style	  "Rectangular Shape"
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "p1"
		  Position		  [270, 113, 300, 127]
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "p1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult_reg"
	      Ports		      [3, 1]
	      Position		      [665, 665, 710, 745]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_mult|1"
	      System {
		Name			"mult_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "op_reg"
	      Ports		      [3, 1]
	      Position		      [215, 2025, 265, 2105]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_opmode|1"
	      System {
		Name			"op_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_reg"
	      Ports		      [3, 1]
	      Position		      [875, 2185, 925, 2265]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_p|1"
	      System {
		Name			"p_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pcintemp"
	      Ports		      [0, 1]
	      Position		      [875, 1449, 920, 1481]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_atemp"
	      Ports		      [0, 1]
	      Position		      [20, 219, 65, 251]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_btemp"
	      Ports		      [0, 1]
	      Position		      [20, 599, 65, 631]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_carry_intemp"
	      Ports		      [0, 1]
	      Position		      [220, 1269, 265, 1301]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 964, 710, 996]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ctrltemp"
	      Ports		      [0, 1]
	      Position		      [20, 1814, 65, 1846]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "2               "
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_mtemp"
	      Ports		      [0, 1]
	      Position		      [435, 684, 480, 716]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ptemp"
	      Ports		      [0, 1]
	      Position		      [665, 2199, 710, 2231]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "2               "
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "subtract_reg"
	      Ports		      [3, 1]
	      Position		      [435, 1740, 480, 1820]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_sub|1"
	      System {
		Name			"subtract_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "P"
	      Position		      [1095, 2218, 1120, 2232]
	    }
	    Line {
	      SrcBlock		      "ce_cinsubtemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -5]
		DstBlock		"carry"
		DstPort			6
	      }
	      Branch {
		Points			[75, 0; 0, 390]
		DstBlock		"subtract_reg"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "ce_ctrltemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -365]
		DstBlock		"carryinsel_reg"
		DstPort			3
	      }
	      Branch {
		Points			[65, 0; 0, 125]
		DstBlock		"op_reg"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "rst_ctrltemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, 235]
		DstBlock		"op_reg"
		DstPort			2
	      }
	      Branch {
		Points			[175, 0; 0, -50]
		DstBlock		"subtract_reg"
		DstPort			2
	      }
	      Branch {
		Points			[65, 0; 0, -255]
		DstBlock		"carryinsel_reg"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "p_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"P"
		DstPort			1
	      }
	      Branch {
		Points			[65, 0; 0, -855]
		DstBlock		"inpSel"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "in_reg_b"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[75, 0; 0, -205]
		DstBlock		"mult"
		DstPort			2
	      }
	      Branch {
		Points			[785, 0; 0, 670]
		DstBlock		"inpSel"
		DstPort			2
	      }
	      Branch {
		Points			[65, 0; 0, 790]
		DstBlock		"carry"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "op_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[790, 0]
		DstBlock		"inpSel"
		DstPort			7
	      }
	      Branch {
		Points			[65, 0; 0, -615]
		DstBlock		"carry"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      3
	      Points		      [0, 0]
	      Branch {
		Points			[0, 245; -515, 0; 0, 130]
		DstBlock		"Adder"
		DstPort			3
	      }
	      Branch {
		Points			"[0, 60; -640, 0; 0, 30; -105, 0; 0, -"
"105]"
		DstBlock		"carry"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "in_reg_a"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[75, 0; 0, 20]
		DstBlock		"mult"
		DstPort			1
	      }
	      Branch {
		Points			[65, 0; 0, 1030]
		DstBlock		"carry"
		DstPort			2
	      }
	      Branch {
		Points			[145, 0; 0, 895]
		DstBlock		"inpSel"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [80, 0; 0, 25]
	      DstBlock		      "in_reg_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carryinconvert"
	      SrcPort		      1
	      Points		      [135, 0]
	      DstBlock		      "carry"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in_reg_c"
	      SrcPort		      1
	      Points		      [125, 0; 0, 395]
	      DstBlock		      "inpSel"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "mult"
	      SrcPort		      1
	      Points		      [165, 0]
	      DstBlock		      "mult_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult_reg"
	      SrcPort		      1
	      Points		      [340, 0; 0, 560]
	      DstBlock		      "inpSel"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      1
	      Points		      [5, 0; 0, 415; -515, 0]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      2
	      Points		      [5, 0; 0, 330; -520, 0; 0, 80]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [130, 0]
	      DstBlock		      "p_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "subtract_reg"
	      SrcPort		      1
	      Points		      [75, 0; 0, 80]
	      DstBlock		      "Adder"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "carry"
	      SrcPort		      1
	      Points		      [125, 0; 0, 430]
	      DstBlock		      "Adder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "subtract"
	      SrcPort		      1
	      Points		      [155, 0]
	      DstBlock		      "subtract_reg"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a"
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [65, 0; 0, 160]
	      DstBlock		      "in_reg_a"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      Points		      [130, 0; 0, -45]
	      DstBlock		      "op_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carry_in"
	      SrcPort		      1
	      DstBlock		      "carryinconvert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carry_in_sel"
	      SrcPort		      1
	      Points		      [65, 0; 0, 5]
	      DstBlock		      "carryinsel_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carryinsel_reg"
	      SrcPort		      1
	      Points		      [130, 0; 0, -145]
	      DstBlock		      "carry"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [65, 0; 0, 45]
	      DstBlock		      "in_reg_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst_atemp"
	      SrcPort		      1
	      Points		      [50, 0; 0, 65]
	      DstBlock		      "in_reg_a"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_btemp"
	      SrcPort		      1
	      Points		      [65, 0; 0, -55]
	      DstBlock		      "in_reg_b"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_ctemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, -75]
	      DstBlock		      "in_reg_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_ptemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, 10]
	      DstBlock		      "p_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_mtemp"
	      SrcPort		      1
	      Points		      [80, 0; 0, 5]
	      DstBlock		      "mult_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_carry_intemp"
	      SrcPort		      1
	      Points		      [130, 0; 0, 105]
	      DstBlock		      "carry"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "ce_atemp"
	      SrcPort		      1
	      Points		      [65, 0; 0, -45]
	      DstBlock		      "in_reg_a"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_btemp"
	      SrcPort		      1
	      Points		      [130, 0]
	      DstBlock		      "in_reg_b"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_ctemp"
	      SrcPort		      1
	      Points		      [145, 0]
	      DstBlock		      "in_reg_c"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_ptemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, -95]
	      DstBlock		      "p_reg"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_mtemp"
	      SrcPort		      1
	      Points		      [80, 0; 0, -105]
	      DstBlock		      "mult_reg"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pcintemp"
	      SrcPort		      1
	      Points		      [130, 0; 0, -130]
	      DstBlock		      "inpSel"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecA1"
	  Ports			  [1, 1]
	  Position		  [310, 70, 355, 100]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecB1"
	  Ports			  [1, 1]
	  Position		  [310, 160, 355, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [755, 275, 800, 305]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [835, 288, 865, 302]
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 60, 0]
	  Branch {
	    Points		    [30, 0; 0, -25]
	    DstBlock		    "ASlice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [30, 0; 0, 55]
	    DstBlock		    "BSlice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "PrecB1"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PrecA1"
	  SrcPort		  1
	  Points		  [35, 0; 0, 40]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ASlice"
	  SrcPort		  1
	  Points		  [30, 0; 0, -5]
	  DstBlock		  "PrecA1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BSlice"
	  SrcPort		  1
	  Points		  [35, 0; 0, 5]
	  DstBlock		  "PrecB1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [60, 0; 0, -5]
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [50, 0; 0, -10]
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vAdderTemplatenc"
      Ports		      [6, 1]
      Position		      [1115, 349, 1215, 566]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_Ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\nset_param(this_gcb,'linkstatus','none');"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport_lab"
"el('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_label('i"
"nput',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('output'"
",1,'P');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"vAdderTemplatenc"
	Location		[2, 82, 1270, 974]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [20, 108, 50, 122]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 228, 55, 242]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [285, 253, 315, 267]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [280, 318, 310, 332]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [285, 383, 315, 397]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [290, 448, 320, 462]
	  Port			  "6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ASlice"
	  Ports			  [1, 1]
	  Position		  [190, 76, 235, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [680, 274, 720, 306]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "BSlice"
	  Ports			  [1, 1]
	  Position		  [185, 156, 230, 184]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [600, 275, 645, 305]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DSP48"
	  Ports			  [6, 1]
	  Position		  [445, 101, 545, 484]
	  BackgroundColor	  "[0.729412, 0.870588, 0.952941]"
	  TreatAsAtomicUnit	  off
	  MaskType		  "Xilinx vDSP48"
	  MaskPromptString	  "Pipeline Input A|B Input|Pipeline Input B|P"
"ipeline Input BCIN|Pipeline Input C|Pipeline P|Pipeline Multiplier|Pipeline O"
"pmode|Pipeline Subtract|Pipeline Carry In|Pipeline Carry In Sel |Provide C po"
"rt|Provide PCIN port|Provide PCOUT port|Provide BCOUT|-----------------------"
"----Access Reset Port Control------------------------------------|Provide Glo"
"bal Reset Port|Provide Reset Port for A|Provide Reset Port for B|Provide Rese"
"t Port for C|Provide Reset Port for P|Provide Reset Port for Multiplier|Provi"
"de Reset Port for Carry In|Provide Reset Port for Controls (Subtract, CarryIn"
"Sel, OpMode)|----------------------------Access Enable Port Control----------"
"-----------------------|Provide Global Enable Port|Provide Enable for Port A|"
"Provide Enable for Port B|Provide Enable for Port C |Provide Enable for Port "
"P|Provide Enable for Multiplier|Provide Enable for Carry In|Provide Enable Po"
"rt for Controls (Subtract, CarryInSel, OpMode)|Sample Period|statestr"
	  MaskStyleString	  "popup(0|1|2),popup(Direct from B port|Casca"
"ded from BCIN port),popup(0|1|2),popup(0|1|2),checkbox,checkbox,checkbox,chec"
"kbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,"
"checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,check"
"box,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,e"
"dit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||||||||||||||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "off,on,on,off,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "pipeline_a=@1;use_b=@2;pipeline_b=@3;pipeli"
"ne_bcin=&4;pipeline_c=@5;pipeline_p=@6;pipeline_mult=@7;pipeline_opmode=@8;pi"
"peline_sub=@9;pipeline_carryin=@10;pipeline_carryinsel=@11;use_creg=@12;use_p"
"cin=@13;use_pcout=@14;use_bcout=@15;access_rst=@16;rst_all=@17;rst_a=@18;rst_"
"b=@19;rst_c=@20;rst_p=@21;rst_mult=@22;rst_carry_in=@23;rst_ctrl=@24;access_e"
"n=&25;en_all=@26;en_a=@27;en_b=@28;en_c=@29;en_p=@30;en_mult=@31;en_carry_in="
"@32;en_ctrl=@33;period=@34;statestr=&35;"
	  MaskInitialization	  "this_gcb = gcb;\nset_param(this_gcb,'linkst"
"atus','none');\nxlgenvDSP48callback(this_gcb);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|Direct from B port|1|0|on|on|on|on|on|on|"
"on|off|off|off|off|on|off|off|off|off|off|off|off|off|on|off|off|off|off|off|"
"off|off|off|1|\\|1\\|Direct from B port\\|1\\|0\\|on\\|on\\|on\\|on\\|on\\|on"
"\\|on\\|off\\|off\\|off\\|off\\|on\\|off\\|off\\|off\\|off\\|off\\|off\\|off"
"\\|off\\|on\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|1"
	  System {
	    Name		    "DSP48"
	    Location		    [53, 101, 1266, 979]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [25, 107, 60, 123]
	      Port {
		PortNumber		1
		Name			"a"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 483, 60, 497]
	      NamePlacement	      "alternate"
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "opmode"
	      Position		      [25, 2078, 60, 2092]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "subtract"
	      Position		      [225, 1713, 260, 1727]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in"
	      Position		      [25, 1147, 60, 1163]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in_sel"
	      Position		      [25, 1538, 60, 1552]
	      Port		      "6"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Adder"
	      Ports		      [5, 1]
	      Position		      [650, 1635, 725, 1885]
	      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"Adder"
		Location		[144, 328, 906, 727]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [15, 138, 45, 152]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 163, 45, 177]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [15, 88, 45, 102]
		  NamePlacement		  "alternate"
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "carry"
		  Position		  [15, 203, 45, 217]
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sub"
		  Position		  [15, 243, 45, 257]
		  Port			  "5"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Add1"
		  Ports			  [2, 1]
		  Position		  [105, 131, 155, 184]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [315, 78, 405, 282]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "period"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [225, 171, 275, 224]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [220, 235, 265, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum"
		  Position		  [465, 173, 495, 187]
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -20]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  Points		  [25, 0; 0, 25]
		  DstBlock		  "AddSub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [210, 0; 0, 15]
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "carry"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carry"
	      Ports		      [8, 1]
	      Position		      [420, 1290, 500, 1470]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"carry"
		Location		[192, 87, 1260, 1005]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "carry_in"
		  Position		  [540, 243, 570, 257]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [40, 383, 70, 397]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 423, 70, 437]
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [525, 323, 555, 337]
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [40, 263, 70, 277]
		  Port			  "5"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce_carry_in"
		  Position		  [410, 443, 440, 457]
		  Port			  "6"
		}
		Block {
		  BlockType		  Inport
		  Name			  "carry_in_sel"
		  Position		  [325, 213, 355, 227]
		  Port			  "7"
		}
		Block {
		  BlockType		  Inport
		  Name			  "opmode"
		  Position		  [40, 348, 70, 362]
		  Port			  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [500, 435, 545, 465]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [125, 255, 170, 285]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [275, 378, 315, 402]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [650, 318, 690, 342]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "z47"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [275, 407, 315, 438]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "XNOR"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [5, 1]
		  Position		  [775, 197, 835, 443]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [370, 337, 400, 443]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "carrybyp"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [3, 1]
		  Position		  [585, 376, 635, 464]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "carryreg"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [130, 376, 175, 404]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "17"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [130, 416, 175, 444]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "17"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [130, 341, 175, 369]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "6"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [580, 316, 625, 344]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "47"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "carryin_reg"
		  Ports			  [3, 1]
		  Position		  [635, 238, 680, 302]
		  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
		  TreatAsAtomicUnit	  off
		  MaskPromptString	  "Number of registers|Previous number"
" of register"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "nreg=@1;pnreg=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprin"
"tf('-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif "
"(nreg ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lo"
"okUnderMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = f"
"ind_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n   "
" inports  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inpor"
"t');\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType"
"', 'Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb"
", 'Lines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines("
"i,:).Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        dele"
"te_block(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_bloc"
"k(terms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('b"
"uilt-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190  "
" 200]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'],"
" 'position', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   "
"'q/1',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', "
"'Terminator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  "
"'Terminator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xb"
"sIndex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'positi"
"on', [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Registe"
"r1/1',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Registe"
"r1/2', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1"
"/3', 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',"
"     'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Re"
"gister', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   "
"166   290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Re"
"gister2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n  "
"        add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n  "
"        add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n    "
"      add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n  "
"        add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n    "
"      add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     oth"
"erwise\n          error('Illegal Mask Parameter to Register.  Allowed values "
"are 0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nen"
"d\n"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx"
",iCy+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_"
"label('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth "
"0], [0 iHeight iHeight 0 0]);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "pipeline_carryin|1"
		  Port {
		    PortNumber		    1
		    Name		    "carryin"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		  System {
		    Name		    "carryin_reg"
		    Location		    [433, 304, 1060, 566]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 168, 50, 182]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [50, 183, 80, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ce"
		    Position		    [80, 198, 110, 212]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [3, 1]
		    Position		    [245, 166, 290, 214]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "q"
		    Position		    [510, 198, 540, 212]
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ce"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [100, 0; 0, 15]
		    DstBlock		    "q"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [885, 313, 915, 327]
		}
		Line {
		  SrcBlock		  "carry_in"
		  SrcPort		  1
		  DstBlock		  "carryin_reg"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [180, 0]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  Name			  "z47"
		  Labels		  [-1, 1]
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [105, 0; 170, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		  Branch {
		    Labels		    [1, 0]
		    DstBlock		    "carryin_reg"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Line {
		  Name			  "carryreg"
		  Labels		  [1, 0]
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  5
		}
		Line {
		  Name			  "carryin"
		  Labels		  [-1, 1]
		  SrcBlock		  "carryin_reg"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce_carry_in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -160]
		    DstBlock		    "carryin_reg"
		    DstPort		    3
		  }
		}
		Line {
		  Name			  "carrybyp"
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 70, 0]
		  Branch {
		    Labels		    [-1, 1; 2, 0]
		    Points		    [0, -20]
		    DstBlock		    "Mux"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "carry_in_sel"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "opmode"
		  SrcPort		  1
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "carryinconvert"
	      Ports		      [1, 1]
	      Position		      [220, 1139, 265, 1171]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carryinsel_reg"
	      Ports		      [3, 1]
	      Position		      [215, 1535, 265, 1615]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_carryinsel|1"
	      System {
		Name			"carryinsel_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_atemp"
	      Ports		      [0, 1]
	      Position		      [20, 354, 65, 386]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_btemp"
	      Ports		      [0, 1]
	      Position		      [20, 729, 65, 761]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_cinsubtemp"
	      Ports		      [0, 1]
	      Position		      [220, 1399, 265, 1431]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 1109, 710, 1141]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ctrltemp"
	      Ports		      [0, 1]
	      Position		      [20, 1949, 65, 1981]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_mtemp"
	      Ports		      [0, 1]
	      Position		      [435, 819, 480, 851]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ptemp"
	      Ports		      [0, 1]
	      Position		      [665, 2329, 710, 2361]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 844, 710, 876]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_a"
	      Ports		      [3, 1]
	      Position		      [215, 260, 265, 340]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_a-1|1"
	      System {
		Name			"in_reg_a"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_b"
	      Ports		      [3, 1]
	      Position		      [215, 520, 265, 600]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_b- 1|1"
	      System {
		Name			"in_reg_b"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_c"
	      Ports		      [3, 1]
	      Position		      [875, 865, 925, 945]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_c|1"
	      System {
		Name			"in_reg_c"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "inpSel"
	      Ports		      [7, 3]
	      Position		      [1075, 1170, 1140, 1430]
	      BackgroundColor	      "[0.796078, 0.996078, 0.823529]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"inpSel"
		Location		[280, 87, 1348, 1005]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [15, 153, 45, 167]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 168, 45, 182]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "mult"
		  Position		  [105, 283, 135, 297]
		  Port			  "3"
		  Port {
		    PortNumber		    1
		    Name		    "m1"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [105, 488, 135, 502]
		  Port			  "4"
		  Port {
		    PortNumber		    1
		    Name		    "c"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "pcin"
		  Position		  [105, 538, 135, 552]
		  NamePlacement		  "alternate"
		  Port			  "5"
		  Port {
		    PortNumber		    1
		    Name		    "pc"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "p"
		  Position		  [105, 563, 135, 577]
		  Port			  "6"
		  Port {
		    PortNumber		    1
		    Name		    "p"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "opmode"
		  Position		  [105, 598, 135, 612]
		  Port			  "7"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [165, 151, 205, 184]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "a:b"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [400, 307, 420, 323]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [400, 512, 420, 528]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [400, 587, 420, 603]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [400, 411, 420, 429]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [400, 255, 420, 275]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  Ports			  [0, 1]
		  Position		  [435, 87, 455, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [230, 155, 275, 185]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "36"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [110, 150, 145, 170]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [110, 165, 145, 185]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [400, 560, 445, 580]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "17"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "p>>17"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [400, 534, 445, 556]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "17"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "pc>>17"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "X"
		  Ports			  [5, 1]
		  Position		  [540, 62, 580, 178]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Y"
		  Ports			  [5, 1]
		  Position		  [540, 223, 585, 357]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Z"
		  Ports			  [9, 1]
		  Position		  [540, 379, 585, 611]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "selx"
		  Ports			  [1, 1]
		  Position		  [230, 591, 275, 619]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "X"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sely"
		  Ports			  [1, 1]
		  Position		  [230, 636, 275, 664]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "2"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "Y"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "selz"
		  Ports			  [1, 1]
		  Position		  [230, 681, 275, 709]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "4"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "Z"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "x"
		  Position		  [650, 113, 680, 127]
		}
		Block {
		  BlockType		  Outport
		  Name			  "y"
		  Position		  [645, 283, 675, 297]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "z"
		  Position		  [645, 488, 675, 502]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  Name			  "Y"
		  Labels		  [0, 0]
		  SrcBlock		  "sely"
		  SrcPort		  1
		  Points		  [85, 0; 0, -410]
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  Name			  "X"
		  Labels		  [0, 0]
		  SrcBlock		  "selx"
		  SrcPort		  1
		  Points		  [70, 0; 0, -535]
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  Name			  "m1"
		  Labels		  [1, 1]
		  SrcBlock		  "mult"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  3
		}
		Line {
		  Name			  "c"
		  Labels		  [0, 0]
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    Labels		    [-1, 1]
		    DstBlock		    "Z"
		    DstPort		    5
		  }
		  Branch {
		    Labels		    [2, 0]
		    Points		    [0, -155]
		    DstBlock		    "Y"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "X"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    DstBlock		    "X"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [85, 0]
		  DstBlock		  "Z"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  6
		}
		Line {
		  Name			  "p>>17"
		  Labels		  [-1, 1]
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  8
		}
		Line {
		  Name			  "pc>>17"
		  Labels		  [-1, 1]
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  4
		}
		Line {
		  Name			  "Z"
		  Labels		  [0, 0]
		  SrcBlock		  "selz"
		  SrcPort		  1
		  Points		  [100, 0; 0, -300]
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "opmode"
		  SrcPort		  1
		  Points		  [-10, 0; 55, 0]
		  Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "sely"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "selz"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "selx"
		    DstPort		    1
		  }
		}
		Line {
		  Name			  "p"
		  Labels		  [0, 0]
		  SrcBlock		  "p"
		  SrcPort		  1
		  Points		  [0, 0; 170, 0]
		  Branch {
		    Points		    [0, -100]
		    Branch {
		    Labels		    [-1, 1]
		    DstBlock		    "Z"
		    DstPort		    4
		    }
		    Branch {
		    Labels		    [-1, 1]
		    Points		    [0, -325]
		    DstBlock		    "X"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Z"
		  SrcPort		  1
		  DstBlock		  "z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Y"
		  SrcPort		  1
		  DstBlock		  "y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "X"
		  SrcPort		  1
		  DstBlock		  "x"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  Name			  "a:b"
		  Labels		  [1, 1]
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "pc"
		  Labels		  [0, 0]
		  SrcBlock		  "pcin"
		  SrcPort		  1
		  Points		  [0, 0; 195, 0]
		  Branch {
		    Labels		    [-1, 1]
		    Points		    [0, -100]
		    DstBlock		    "Z"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult"
	      Ports		      [2, 1]
	      Position		      [435, 302, 480, 373]
	      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"mult"
		Location		[293, 313, 780, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 98, 50, 112]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 123, 50, 137]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [155, 92, 205, 143]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "36"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  off
		  use_rpm		  off
		  placement_style	  "Rectangular Shape"
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "p1"
		  Position		  [270, 113, 300, 127]
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "p1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult_reg"
	      Ports		      [3, 1]
	      Position		      [665, 665, 710, 745]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_mult|1"
	      System {
		Name			"mult_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "op_reg"
	      Ports		      [3, 1]
	      Position		      [215, 2025, 265, 2105]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_opmode|1"
	      System {
		Name			"op_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_reg"
	      Ports		      [3, 1]
	      Position		      [875, 2185, 925, 2265]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_p|1"
	      System {
		Name			"p_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pcintemp"
	      Ports		      [0, 1]
	      Position		      [875, 1449, 920, 1481]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_atemp"
	      Ports		      [0, 1]
	      Position		      [20, 219, 65, 251]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_btemp"
	      Ports		      [0, 1]
	      Position		      [20, 599, 65, 631]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_carry_intemp"
	      Ports		      [0, 1]
	      Position		      [220, 1269, 265, 1301]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 974, 710, 1006]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ctrltemp"
	      Ports		      [0, 1]
	      Position		      [20, 1814, 65, 1846]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_mtemp"
	      Ports		      [0, 1]
	      Position		      [435, 684, 480, 716]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ptemp"
	      Ports		      [0, 1]
	      Position		      [665, 2199, 710, 2231]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "subtract_reg"
	      Ports		      [3, 1]
	      Position		      [435, 1740, 480, 1820]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_sub|1"
	      System {
		Name			"subtract_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "P"
	      Position		      [1095, 2218, 1120, 2232]
	    }
	    Line {
	      SrcBlock		      "ce_cinsubtemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[75, 0; 0, 390]
		DstBlock		"subtract_reg"
		DstPort			3
	      }
	      Branch {
		Points			[65, 0; 0, -5]
		DstBlock		"carry"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "ce_ctrltemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, 125]
		DstBlock		"op_reg"
		DstPort			3
	      }
	      Branch {
		Points			[65, 0; 0, -365]
		DstBlock		"carryinsel_reg"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "rst_ctrltemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -255]
		DstBlock		"carryinsel_reg"
		DstPort			2
	      }
	      Branch {
		Points			[175, 0; 0, -50]
		DstBlock		"subtract_reg"
		DstPort			2
	      }
	      Branch {
		Points			[65, 0; 0, 235]
		DstBlock		"op_reg"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "p_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -855]
		DstBlock		"inpSel"
		DstPort			6
	      }
	      Branch {
		DstBlock		"P"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in_reg_b"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, 790]
		DstBlock		"carry"
		DstPort			3
	      }
	      Branch {
		Points			[785, 0; 0, 670]
		DstBlock		"inpSel"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, -205]
		DstBlock		"mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "op_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -615]
		DstBlock		"carry"
		DstPort			8
	      }
	      Branch {
		Points			[790, 0]
		DstBlock		"inpSel"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      3
	      Points		      [0, 0]
	      Branch {
		Points			"[0, 60; -640, 0; 0, 30; -105, 0; 0, -"
"105]"
		DstBlock		"carry"
		DstPort			4
	      }
	      Branch {
		Points			[0, 245; -515, 0; 0, 130]
		DstBlock		"Adder"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "in_reg_a"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[145, 0; 0, 895]
		DstBlock		"inpSel"
		DstPort			1
	      }
	      Branch {
		Points			[65, 0; 0, 1030]
		DstBlock		"carry"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 20]
		DstBlock		"mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ctemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, 20]
	      DstBlock		      "in_reg_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pcintemp"
	      SrcPort		      1
	      Points		      [130, 0; 0, -130]
	      DstBlock		      "inpSel"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "ce_mtemp"
	      SrcPort		      1
	      Points		      [80, 0; 0, -105]
	      DstBlock		      "mult_reg"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_ptemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, -95]
	      DstBlock		      "p_reg"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_ctemp"
	      SrcPort		      1
	      Points		      [145, 0]
	      DstBlock		      "in_reg_c"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_btemp"
	      SrcPort		      1
	      Points		      [130, 0]
	      DstBlock		      "in_reg_b"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_atemp"
	      SrcPort		      1
	      Points		      [65, 0; 0, -45]
	      DstBlock		      "in_reg_a"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rst_carry_intemp"
	      SrcPort		      1
	      Points		      [130, 0; 0, 105]
	      DstBlock		      "carry"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "rst_mtemp"
	      SrcPort		      1
	      Points		      [80, 0; 0, 5]
	      DstBlock		      "mult_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_ptemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, 10]
	      DstBlock		      "p_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_ctemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, -85]
	      DstBlock		      "in_reg_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_btemp"
	      SrcPort		      1
	      Points		      [65, 0; 0, -55]
	      DstBlock		      "in_reg_b"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_atemp"
	      SrcPort		      1
	      Points		      [50, 0; 0, 65]
	      DstBlock		      "in_reg_a"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [65, 0; 0, 45]
	      DstBlock		      "in_reg_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carryinsel_reg"
	      SrcPort		      1
	      Points		      [130, 0; 0, -145]
	      DstBlock		      "carry"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "carry_in_sel"
	      SrcPort		      1
	      Points		      [65, 0; 0, 5]
	      DstBlock		      "carryinsel_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carry_in"
	      SrcPort		      1
	      DstBlock		      "carryinconvert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      Points		      [130, 0; 0, -45]
	      DstBlock		      "op_reg"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a"
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [65, 0; 0, 160]
	      DstBlock		      "in_reg_a"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "subtract"
	      SrcPort		      1
	      Points		      [155, 0]
	      DstBlock		      "subtract_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carry"
	      SrcPort		      1
	      Points		      [125, 0; 0, 430]
	      DstBlock		      "Adder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "subtract_reg"
	      SrcPort		      1
	      Points		      [75, 0; 0, 80]
	      DstBlock		      "Adder"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [130, 0]
	      DstBlock		      "p_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      2
	      Points		      [5, 0; 0, 330; -520, 0; 0, 80]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      1
	      Points		      [5, 0; 0, 415; -515, 0]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult_reg"
	      SrcPort		      1
	      Points		      [340, 0; 0, 560]
	      DstBlock		      "inpSel"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "mult"
	      SrcPort		      1
	      Points		      [165, 0]
	      DstBlock		      "mult_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in_reg_c"
	      SrcPort		      1
	      Points		      [125, 0; 0, 395]
	      DstBlock		      "inpSel"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "carryinconvert"
	      SrcPort		      1
	      Points		      [135, 0]
	      DstBlock		      "carry"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecA1"
	  Ports			  [1, 1]
	  Position		  [310, 70, 355, 100]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "PrecB1"
	  Ports			  [1, 1]
	  Position		  [310, 160, 355, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [125, 225, 145, 245]
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [755, 275, 800, 305]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [835, 288, 865, 302]
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 60, 0]
	  Branch {
	    Points		    [30, 0; 0, -25]
	    DstBlock		    "ASlice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [30, 0; 0, 55]
	    DstBlock		    "BSlice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "PrecB1"
	  SrcPort		  1
	  Points		  [65, 0; 0, 20]
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PrecA1"
	  SrcPort		  1
	  Points		  [35, 0; 0, 45]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ASlice"
	  SrcPort		  1
	  Points		  [30, 0; 0, -5]
	  DstBlock		  "PrecA1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BSlice"
	  SrcPort		  1
	  Points		  [35, 0; 0, 5]
	  DstBlock		  "PrecB1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vDSP48"
      Ports		      [7, 1]
      Position		      [1240, 352, 1335, 578]
      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
      TreatAsAtomicUnit	      off
      MaskType		      "Xilinx vDSP48"
      MaskPromptString	      "Pipeline Input A|B Input|Pipeline Input B|Pipel"
"ine Input BCIN|Pipeline Input C|Pipeline P|Pipeline Multiplier|Pipeline Opmod"
"e|Pipeline Subtract|Pipeline Carry In|Pipeline Carry In Sel |Provide C port|P"
"rovide PCIN port|Provide PCOUT port|Provide BCOUT|---------------------------"
"Access Reset Port Control------------------------------------|Provide Global "
"Reset Port|Provide Reset Port for A|Provide Reset Port for B|Provide Reset Po"
"rt for C|Provide Reset Port for P|Provide Reset Port for Multiplier|Provide R"
"eset Port for Carry In|Provide Reset Port for Controls (Subtract, CarryInSel,"
" OpMode)|----------------------------Access Enable Port Control--------------"
"-------------------|Provide Global Enable Port|Provide Enable for Port A|Prov"
"ide Enable for Port B|Provide Enable for Port C |Provide Enable for Port P|Pr"
"ovide Enable for Multiplier|Provide Enable for Carry In|Provide Enable Port f"
"or Controls (Subtract, CarryInSel, OpMode)|Sample Period|statestr"
      MaskStyleString	      "popup(0|1|2),popup(Direct from B port|Cascaded "
"from BCIN port),popup(0|1|2),popup(0|1|2),checkbox,checkbox,checkbox,checkbox"
",checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,chec"
"kbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,"
"checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,edit,"
"edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,o"
"n,off,off,off,off,off,off,off,off,on,off,off,off,off,off,off,off,off,on,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "pipeline_a=@1;use_b=@2;pipeline_b=@3;pipeline_b"
"cin=&4;pipeline_c=@5;pipeline_p=@6;pipeline_mult=@7;pipeline_opmode=@8;pipeli"
"ne_sub=@9;pipeline_carryin=@10;pipeline_carryinsel=@11;use_creg=@12;use_pcin="
"@13;use_pcout=@14;use_bcout=@15;access_rst=@16;rst_all=@17;rst_a=@18;rst_b=@1"
"9;rst_c=@20;rst_p=@21;rst_mult=@22;rst_carry_in=@23;rst_ctrl=@24;access_en=&2"
"5;en_all=@26;en_a=@27;en_b=@28;en_c=@29;en_p=@30;en_mult=@31;en_carry_in=@32;"
"en_ctrl=@33;period=@34;statestr=&35;"
      MaskInitialization      "this_gcb = gcb;\nset_param(this_gcb,'linkstatus"
"','none');\nxlgenvDSP48callback(this_gcb);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|Direct from B port|1|0|on|on|on|on|on|on|on|o"
"n|off|off|off|off|off|off|off|off|off|off|off|off|off|off|off|off|off|off|off"
"|off|off|1      |\\|1\\|Direct from B port\\|1\\|0\\|on\\|on\\|on\\|on\\|on\\"
"|on\\|on\\|on\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|o"
"ff\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|1      "
      System {
	Name			"vDSP48"
	Location		[29, 90, 1233, 968]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	212
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  Position		  [25, 107, 60, 123]
	  Port {
	    PortNumber		    1
	    Name		    "a"
	    TestPoint		    off
	    LinearAnalysisOutput    off
	    LinearAnalysisInput	    off
	    RTWStorageClass	    "Auto"
	    DataLogging		    off
	    DataLoggingNameMode	    "SignalName"
	    DataLoggingDecimateData off
	    DataLoggingDecimation   "2"
	    DataLoggingLimitDataPoints off
	    DataLoggingMaxPoints    "5000"
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  Position		  [25, 483, 60, 497]
	  NamePlacement		  "alternate"
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [675, 845, 695, 865]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "opmode"
	  Position		  [25, 2078, 60, 2092]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "subtract"
	  Position		  [225, 1713, 260, 1727]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "carry_in"
	  Position		  [25, 1147, 60, 1163]
	  Port			  "6"
	}
	Block {
	  BlockType		  Inport
	  Name			  "carry_in_sel"
	  Position		  [25, 1538, 60, 1552]
	  Port			  "7"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Adder"
	  Ports			  [5, 1]
	  Position		  [650, 1635, 725, 1885]
	  BackgroundColor	  "[0.729412, 0.870588, 0.952941]"
	  TreatAsAtomicUnit	  off
	  System {
	    Name		    "Adder"
	    Location		    [2, 82, 1270, 974]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [45, 158, 75, 172]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [45, 183, 75, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [50, 63, 80, 77]
	      NamePlacement	      "alternate"
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry"
	      Position		      [45, 233, 75, 247]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sub"
	      Position		      [45, 278, 75, 292]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Add1"
	      Ports		      [2, 1]
	      Position		      [110, 151, 160, 204]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [3, 1]
	      Position		      [315, 25, 430, 335]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition or Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "period"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [205, 166, 255, 219]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [220, 270, 265, 300]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum"
	      Position		      [465, 173, 495, 187]
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "carry"
	      SrcPort		      1
	      Points		      [110, 0]
	      DstBlock		      "AddSub1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [215, 0]
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add1"
	      SrcPort		      1
	      DstBlock		      "AddSub1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "carry"
	  Ports			  [8, 1]
	  Position		  [420, 1290, 500, 1470]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  System {
	    Name		    "carry"
	    Location		    [192, 87, 1260, 1005]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in"
	      Position		      [540, 243, 570, 257]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [40, 383, 70, 397]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [40, 423, 70, 437]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "z"
	      Position		      [525, 323, 555, 337]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [40, 263, 70, 277]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce_carry_in"
	      Position		      [410, 443, 440, 457]
	      Port		      "6"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in_sel"
	      Position		      [325, 213, 355, 227]
	      Port		      "7"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "opmode"
	      Position		      [40, 348, 70, 362]
	      Port		      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [500, 435, 545, 465]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [125, 255, 170, 285]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [275, 378, 315, 402]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [650, 318, 690, 342]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"z47"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [275, 407, 315, 438]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XNOR"
	      inputs		      "2"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [5, 1]
	      Position		      [775, 197, 835, 443]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [370, 337, 400, 443]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"carrybyp"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [585, 376, 635, 464]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"carryreg"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [130, 376, 175, 404]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "17"
	      base1		      "MSB of Input"
	      bit0		      "17"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [130, 416, 175, 444]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "17"
	      base1		      "MSB of Input"
	      bit0		      "17"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [130, 341, 175, 369]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "17"
	      base1		      "MSB of Input"
	      bit0		      "6"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [580, 316, 625, 344]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "17"
	      base1		      "MSB of Input"
	      bit0		      "47"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carryin_reg"
	      Ports		      [3, 1]
	      Position		      [635, 238, 680, 302]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_carryin|1"
	      Port {
		PortNumber		1
		Name			"carryin"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	      System {
		Name			"carryin_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [885, 313, 915, 327]
	    }
	    Line {
	      SrcBlock		      "carry_in"
	      SrcPort		      1
	      DstBlock		      "carryin_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [180, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "z47"
	      Labels		      [-1, 1]
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [105, 0; 170, 0]
	      Branch {
		Points			[0, 150]
		DstBlock		"Register2"
		DstPort			2
	      }
	      Branch {
		Labels			[1, 0]
		DstBlock		"carryin_reg"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "z"
	      SrcPort		      1
	      DstBlock		      "Slice3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "carryreg"
	      Labels		      [1, 0]
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      Name		      "carryin"
	      Labels		      [-1, 1]
	      SrcBlock		      "carryin_reg"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce_carry_in"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	      Branch {
		Points			[0, -160]
		DstBlock		"carryin_reg"
		DstPort			3
	      }
	    }
	    Line {
	      Name		      "carrybyp"
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 0; 70, 0]
	      Branch {
		Labels			[-1, 1; 2, 0]
		Points			[0, -20]
		DstBlock		"Mux"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Register2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "carry_in_sel"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "carryinconvert"
	  Ports			  [1, 1]
	  Position		  [220, 1139, 265, 1171]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "carryinsel_reg"
	  Ports			  [3, 1]
	  Position		  [215, 1530, 265, 1610]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pipeline_carryinsel|1"
	  System {
	    Name		    "carryinsel_reg"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 15]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ce_atemp"
	  Ports			  [0, 1]
	  Position		  [20, 354, 65, 386]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ce_btemp"
	  Ports			  [0, 1]
	  Position		  [20, 729, 65, 761]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ce_cinsubtemp"
	  Ports			  [0, 1]
	  Position		  [220, 1399, 265, 1431]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ce_ctemp"
	  Ports			  [0, 1]
	  Position		  [665, 1095, 710, 1125]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ce_ctrltemp"
	  Ports			  [0, 1]
	  Position		  [20, 1944, 65, 1976]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ce_mtemp"
	  Ports			  [0, 1]
	  Position		  [435, 815, 480, 845]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ce_ptemp"
	  Ports			  [0, 1]
	  Position		  [665, 2329, 710, 2361]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1      "
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "in_reg_a"
	  Ports			  [3, 1]
	  Position		  [215, 260, 265, 340]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pipeline_a-1|1"
	  System {
	    Name		    "in_reg_a"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 15]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "in_reg_b"
	  Ports			  [3, 1]
	  Position		  [215, 520, 265, 600]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pipeline_b- 1|1"
	  System {
	    Name		    "in_reg_b"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 15]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "in_reg_c"
	  Ports			  [3, 1]
	  Position		  [875, 865, 925, 945]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pipeline_c|1"
	  System {
	    Name		    "in_reg_c"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 15]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "inpSel"
	  Ports			  [7, 3]
	  Position		  [1075, 1170, 1140, 1430]
	  BackgroundColor	  "[0.796078, 0.996078, 0.823529]"
	  TreatAsAtomicUnit	  off
	  System {
	    Name		    "inpSel"
	    Location		    [66, 133, 1134, 1051]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [15, 153, 45, 167]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [15, 168, 45, 182]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "mult"
	      Position		      [105, 283, 135, 297]
	      Port		      "3"
	      Port {
		PortNumber		1
		Name			"m1"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [105, 488, 135, 502]
	      Port		      "4"
	      Port {
		PortNumber		1
		Name			"c"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pcin"
	      Position		      [105, 538, 135, 552]
	      NamePlacement	      "alternate"
	      Port		      "5"
	      Port {
		PortNumber		1
		Name			"pc"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "p"
	      Position		      [105, 563, 135, 577]
	      Port		      "6"
	      Port {
		PortNumber		1
		Name			"p"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "opmode"
	      Position		      [105, 598, 135, 612]
	      Port		      "7"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [165, 151, 205, 184]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      Port {
		PortNumber		1
		Name			"a:b"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [400, 307, 420, 323]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [400, 512, 420, 528]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [400, 587, 420, 603]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [400, 411, 420, 429]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [400, 255, 420, 275]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 87, 455, 103]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [230, 155, 275, 185]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "36"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [110, 150, 145, 170]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [110, 165, 145, 185]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      Ports		      [1, 1]
	      Position		      [400, 560, 445, 580]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "17"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	      Port {
		PortNumber		1
		Name			"p>>17"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift1"
	      Ports		      [1, 1]
	      Position		      [400, 534, 445, 556]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "17"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	      Port {
		PortNumber		1
		Name			"pc>>17"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "X"
	      Ports		      [5, 1]
	      Position		      [540, 62, 580, 178]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Y"
	      Ports		      [5, 1]
	      Position		      [540, 223, 585, 357]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Z"
	      Ports		      [9, 1]
	      Position		      [540, 379, 585, 611]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "8"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "selx"
	      Ports		      [1, 1]
	      Position		      [230, 591, 275, 619]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      Port {
		PortNumber		1
		Name			"X"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sely"
	      Ports		      [1, 1]
	      Position		      [230, 636, 275, 664]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "2"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      Port {
		PortNumber		1
		Name			"Y"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "selz"
	      Ports		      [1, 1]
	      Position		      [230, 681, 275, 709]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "3"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      Port {
		PortNumber		1
		Name			"Z"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "x"
	      Position		      [650, 113, 680, 127]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "y"
	      Position		      [645, 283, 675, 297]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "z"
	      Position		      [645, 488, 675, 502]
	      Port		      "3"
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Y"
	      Labels		      [0, 0]
	      SrcBlock		      "sely"
	      SrcPort		      1
	      Points		      [85, 0; 0, -410]
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	    Line {
	      Name		      "X"
	      Labels		      [0, 0]
	      SrcBlock		      "selx"
	      SrcPort		      1
	      Points		      [70, 0; 0, -535]
	      DstBlock		      "X"
	      DstPort		      1
	    }
	    Line {
	      Name		      "m1"
	      Labels		      [1, 1]
	      SrcBlock		      "mult"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      3
	    }
	    Line {
	      Name		      "c"
	      Labels		      [0, 0]
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		Labels			[-1, 1]
		DstBlock		"Z"
		DstPort			5
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, -155]
		DstBlock		"Y"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"X"
		DstPort			3
	      }
	      Branch {
		Points			[5, 0]
		DstBlock		"X"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [85, 0]
	      DstBlock		      "Z"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      6
	    }
	    Line {
	      Name		      "p>>17"
	      Labels		      [-1, 1]
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      8
	    }
	    Line {
	      Name		      "pc>>17"
	      Labels		      [-1, 1]
	      SrcBlock		      "Shift1"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      4
	    }
	    Line {
	      Name		      "Z"
	      Labels		      [0, 0]
	      SrcBlock		      "selz"
	      SrcPort		      1
	      Points		      [100, 0; 0, -300]
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      Points		      [-10, 0; 55, 0]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "sely"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "selz"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"selx"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "p"
	      Labels		      [0, 0]
	      SrcBlock		      "p"
	      SrcPort		      1
	      Points		      [0, 0; 170, 0]
	      Branch {
		Points			[0, -100]
		Branch {
		  Labels		  [-1, 1]
		  DstBlock		  "Z"
		  DstPort		  4
		}
		Branch {
		  Labels		  [-1, 1]
		  Points		  [0, -325]
		  DstBlock		  "X"
		  DstPort		  4
		}
	      }
	      Branch {
		DstBlock		"Shift"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Z"
	      SrcPort		      1
	      DstBlock		      "z"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Y"
	      SrcPort		      1
	      DstBlock		      "y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "X"
	      SrcPort		      1
	      DstBlock		      "x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a:b"
	      Labels		      [1, 1]
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pc"
	      Labels		      [0, 0]
	      SrcBlock		      "pcin"
	      SrcPort		      1
	      Points		      [0, 0; 195, 0]
	      Branch {
		Labels			[-1, 1]
		Points			[0, -100]
		DstBlock		"Z"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Shift1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "X"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mult"
	  Ports			  [2, 1]
	  Position		  [435, 302, 480, 373]
	  BackgroundColor	  "[0.729412, 0.870588, 0.952941]"
	  TreatAsAtomicUnit	  off
	  System {
	    Name		    "mult"
	    Location		    [293, 313, 780, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 98, 50, 112]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [20, 123, 50, 137]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [155, 92, 205, 143]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "36"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      off
	      use_rpm		      off
	      placement_style	      "Rectangular Shape"
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "p1"
	      Position		      [270, 113, 300, 127]
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "p1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mult_reg"
	  Ports			  [3, 1]
	  Position		  [665, 665, 710, 745]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pipeline_mult|1"
	  System {
	    Name		    "mult_reg"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 15]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "op_reg"
	  Ports			  [3, 1]
	  Position		  [215, 2025, 265, 2105]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pipeline_opmode|1"
	  System {
	    Name		    "op_reg"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 15]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "p_reg"
	  Ports			  [3, 1]
	  Position		  [875, 2185, 925, 2265]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pipeline_p|1"
	  System {
	    Name		    "p_reg"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 15]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pcintemp"
	  Ports			  [0, 1]
	  Position		  [875, 1449, 920, 1481]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_atemp"
	  Ports			  [0, 1]
	  Position		  [20, 224, 65, 256]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_btemp"
	  Ports			  [0, 1]
	  Position		  [20, 599, 65, 631]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_carry_intemp"
	  Ports			  [0, 1]
	  Position		  [220, 1269, 265, 1301]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_ctemp"
	  Ports			  [0, 1]
	  Position		  [665, 964, 710, 996]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_ctrltemp"
	  Ports			  [0, 1]
	  Position		  [20, 1815, 65, 1845]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_mtemp"
	  Ports			  [0, 1]
	  Position		  [435, 684, 480, 716]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1      "
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_ptemp"
	  Ports			  [0, 1]
	  Position		  [665, 2199, 710, 2231]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1      "
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "subtract_reg"
	  Ports			  [3, 1]
	  Position		  [435, 1740, 480, 1820]
	  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of registers|Previous number of regi"
"ster"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "nreg=@1;pnreg=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('-%d'"
",nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nreg ~="
" pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUnderM"
"asks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_syst"
"em(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inports"
"  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');\n  "
"  outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Outp"
"ort');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'Lines"
"');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:).Poi"
"nts(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_block"
"(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(terms{"
"i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built-in/"
"Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200]);"
"\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'posit"
"ion', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1', "
"          'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Termin"
"ator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Termin"
"ator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsIndex_"
"r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [2"
"45   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1', "
"  'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2', "
"'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3', 'a"
"utorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',     'a"
"utorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Register'"
", [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166   2"
"90   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Register2"
"'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n         "
" add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n         "
" add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n          a"
"dd_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          add"
"_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwise"
"\n          error('Illegal Mask Parameter to Register.  Allowed values are 0,"
" 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,s"
"tr);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_label('i"
"nput',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pipeline_sub|1"
	  System {
	    Name		    "subtract_reg"
	    Location		    [433, 304, 1060, 566]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 168, 50, 182]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [50, 183, 80, 197]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ce"
	      Position		      [80, 198, 110, 212]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [245, 166, 290, 214]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      Position		      [510, 198, 540, 212]
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ce"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 15]
	      DstBlock		      "q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "P"
	  Position		  [1095, 2218, 1120, 2232]
	}
	Line {
	  SrcBlock		  "in_reg_a"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [75, 0; 0, 20]
	    DstBlock		    "mult"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [65, 0; 0, 1030]
	    DstBlock		    "carry"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [145, 0; 0, 895]
	    DstBlock		    "inpSel"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "inpSel"
	  SrcPort		  3
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 245; -515, 0; 0, 130]
	    DstBlock		    "Adder"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 60; -640, 0; 0, 35; -105, 0; 0, -110]
	    DstBlock		    "carry"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "op_reg"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [790, 0]
	    DstBlock		    "inpSel"
	    DstPort		    7
	  }
	  Branch {
	    Points		    [65, 0; 0, -615]
	    DstBlock		    "carry"
	    DstPort		    8
	  }
	}
	Line {
	  SrcBlock		  "in_reg_b"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [75, 0; 0, -205]
	    DstBlock		    "mult"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [785, 0; 0, 670]
	    DstBlock		    "inpSel"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [65, 0; 0, 790]
	    DstBlock		    "carry"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "p_reg"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "P"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [65, 0; 0, -855]
	    DstBlock		    "inpSel"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "rst_ctrltemp"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [65, 0; 0, 235]
	    DstBlock		    "op_reg"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [175, 0; 0, -50]
	    DstBlock		    "subtract_reg"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [65, 0; 0, -260]
	    DstBlock		    "carryinsel_reg"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "ce_ctrltemp"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [65, 0; 0, -365]
	    DstBlock		    "carryinsel_reg"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [65, 0; 0, 130]
	    DstBlock		    "op_reg"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "ce_cinsubtemp"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [65, 0; 0, -5]
	    DstBlock		    "carry"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [75, 0; 0, 390]
	    DstBlock		    "subtract_reg"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "pcintemp"
	  SrcPort		  1
	  Points		  [130, 0; 0, -130]
	  DstBlock		  "inpSel"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  Points		  [65, 0; 0, 45]
	  DstBlock		  "in_reg_b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "carry_in_sel"
	  SrcPort		  1
	  DstBlock		  "carryinsel_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "carry_in"
	  SrcPort		  1
	  DstBlock		  "carryinconvert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "opmode"
	  SrcPort		  1
	  Points		  [130, 0; 0, -45]
	  DstBlock		  "op_reg"
	  DstPort		  1
	}
	Line {
	  Name			  "a"
	  SrcBlock		  "a"
	  SrcPort		  1
	  Points		  [65, 0; 0, 160]
	  DstBlock		  "in_reg_a"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "subtract"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "subtract_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [80, 0; 0, 25]
	  DstBlock		  "in_reg_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "carryinconvert"
	  SrcPort		  1
	  Points		  [135, 0]
	  DstBlock		  "carry"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_reg_c"
	  SrcPort		  1
	  Points		  [125, 0; 0, 395]
	  DstBlock		  "inpSel"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "mult"
	  SrcPort		  1
	  Points		  [165, 0]
	  DstBlock		  "mult_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mult_reg"
	  SrcPort		  1
	  Points		  [340, 0; 0, 560]
	  DstBlock		  "inpSel"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "inpSel"
	  SrcPort		  1
	  Points		  [5, 0; 0, 415; -515, 0]
	  DstBlock		  "Adder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inpSel"
	  SrcPort		  2
	  Points		  [5, 0; 0, 330; -520, 0; 0, 80]
	  DstBlock		  "Adder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Adder"
	  SrcPort		  1
	  Points		  [130, 0]
	  DstBlock		  "p_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "subtract_reg"
	  SrcPort		  1
	  Points		  [75, 0; 0, 80]
	  DstBlock		  "Adder"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "carry"
	  SrcPort		  1
	  Points		  [125, 0; 0, 430]
	  DstBlock		  "Adder"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "carryinsel_reg"
	  SrcPort		  1
	  Points		  [130, 0; 0, -140]
	  DstBlock		  "carry"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "rst_atemp"
	  SrcPort		  1
	  Points		  [50, 0; 0, 60]
	  DstBlock		  "in_reg_a"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst_btemp"
	  SrcPort		  1
	  Points		  [65, 0; 0, -55]
	  DstBlock		  "in_reg_b"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst_ctemp"
	  SrcPort		  1
	  Points		  [60, 0; 0, -75]
	  DstBlock		  "in_reg_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst_ptemp"
	  SrcPort		  1
	  Points		  [70, 0; 0, 10]
	  DstBlock		  "p_reg"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst_mtemp"
	  SrcPort		  1
	  Points		  [80, 0; 0, 5]
	  DstBlock		  "mult_reg"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rst_carry_intemp"
	  SrcPort		  1
	  Points		  [130, 0; 0, 105]
	  DstBlock		  "carry"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "ce_atemp"
	  SrcPort		  1
	  Points		  [65, 0; 0, -45]
	  DstBlock		  "in_reg_a"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ce_btemp"
	  SrcPort		  1
	  Points		  [130, 0]
	  DstBlock		  "in_reg_b"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ce_ctemp"
	  SrcPort		  1
	  Points		  [70, 0; 0, -180]
	  DstBlock		  "in_reg_c"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ce_ptemp"
	  SrcPort		  1
	  Points		  [70, 0; 0, -95]
	  DstBlock		  "p_reg"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ce_mtemp"
	  SrcPort		  1
	  Points		  [80, 0; 0, -100]
	  DstBlock		  "mult_reg"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vMultTemplate"
      Ports		      [7, 1]
      Position		      [750, 347, 845, 563]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\nset_param(this_gcb,'linkstatus','none');"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport_lab"
"el('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_label('i"
"nput',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('input',"
"7,'B');\nport_label('output',1,'P');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"vMultTemplate"
	Location		[7, 121, 1275, 1013]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [130, 123, 160, 137]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [130, 193, 160, 207]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [130, 228, 160, 242]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [130, 263, 160, 277]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [130, 298, 160, 312]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [130, 333, 160, 347]
	  Port			  "6"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In7"
	  Position		  [130, 158, 160, 172]
	  Port			  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [455, 214, 495, 246]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [390, 215, 435, 245]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DSP48"
	  Ports			  [7, 1]
	  Position		  [230, 108, 340, 362]
	  BackgroundColor	  "[0.729412, 0.870588, 0.952941]"
	  TreatAsAtomicUnit	  off
	  MaskType		  "Xilinx vDSP48"
	  MaskPromptString	  "Pipeline Input A|B Input|Pipeline Input B|P"
"ipeline Input BCIN|Pipeline Input C|Pipeline P|Pipeline Multiplier|Pipeline O"
"pmode|Pipeline Subtract|Pipeline Carry In|Pipeline Carry In Sel |Provide C po"
"rt|Provide PCIN port|Provide PCOUT port|Provide BCOUT|-----------------------"
"----Access Reset Port Control------------------------------------|Provide Glo"
"bal Reset Port|Provide Reset Port for A|Provide Reset Port for B|Provide Rese"
"t Port for C|Provide Reset Port for P|Provide Reset Port for Multiplier|Provi"
"de Reset Port for Carry In|Provide Reset Port for Controls (Subtract, CarryIn"
"Sel, OpMode)|----------------------------Access Enable Port Control----------"
"-----------------------|Provide Global Enable Port|Provide Enable for Port A|"
"Provide Enable for Port B|Provide Enable for Port C |Provide Enable for Port "
"P|Provide Enable for Multiplier|Provide Enable for Carry In|Provide Enable Po"
"rt for Controls (Subtract, CarryInSel, OpMode)|Sample Period|statestr"
	  MaskStyleString	  "popup(0|1|2),popup(Direct from B port|Casca"
"ded from BCIN port),popup(0|1|2),popup(0|1|2),checkbox,checkbox,checkbox,chec"
"kbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,"
"checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,check"
"box,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,e"
"dit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskCallbackString	  "||||||||||||||||||||||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "off,on,on,off,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "pipeline_a=@1;use_b=@2;pipeline_b=@3;pipeli"
"ne_bcin=&4;pipeline_c=@5;pipeline_p=@6;pipeline_mult=@7;pipeline_opmode=@8;pi"
"peline_sub=@9;pipeline_carryin=@10;pipeline_carryinsel=@11;use_creg=@12;use_p"
"cin=@13;use_pcout=@14;use_bcout=@15;access_rst=@16;rst_all=@17;rst_a=@18;rst_"
"b=@19;rst_c=@20;rst_p=@21;rst_mult=@22;rst_carry_in=@23;rst_ctrl=@24;access_e"
"n=&25;en_all=@26;en_a=@27;en_b=@28;en_c=@29;en_p=@30;en_mult=@31;en_carry_in="
"@32;en_ctrl=@33;period=@34;statestr=&35;"
	  MaskInitialization	  "this_gcb = gcb;\nset_param(this_gcb,'linkst"
"atus','none');\nxlgenvDSP48callback(this_gcb);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|Direct from B port|1|0|on|on|on|on|on|on|"
"on|on|off|off|off|on|off|off|off|off|off|off|off|off|on|off|off|off|off|off|o"
"ff|off|off|2               |\\|1\\|Direct from B port\\|1\\|0\\|on\\|on\\|on"
"\\|on\\|on\\|on\\|on\\|on\\|off\\|off\\|off\\|on\\|off\\|off\\|off\\|off\\|of"
"f\\|off\\|off\\|off\\|on\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|2 "
"              "
	  System {
	    Name		    "DSP48"
	    Location		    [29, 90, 1242, 968]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [25, 107, 60, 123]
	      Port {
		PortNumber		1
		Name			"a"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 483, 60, 497]
	      NamePlacement	      "alternate"
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [675, 845, 695, 865]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "opmode"
	      Position		      [25, 2078, 60, 2092]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "subtract"
	      Position		      [225, 1713, 260, 1727]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in"
	      Position		      [25, 1147, 60, 1163]
	      Port		      "6"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in_sel"
	      Position		      [25, 1538, 60, 1552]
	      Port		      "7"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Adder"
	      Ports		      [5, 1]
	      Position		      [650, 1635, 725, 1885]
	      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"Adder"
		Location		[144, 328, 906, 727]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [15, 158, 45, 172]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 183, 45, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [15, 103, 45, 117]
		  NamePlacement		  "alternate"
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "carry"
		  Position		  [15, 233, 45, 247]
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sub"
		  Position		  [15, 288, 45, 302]
		  Port			  "5"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Add1"
		  Ports			  [2, 1]
		  Position		  [105, 151, 155, 204]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [315, 78, 405, 282]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "period"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [205, 166, 255, 219]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [225, 280, 270, 310]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum"
		  Position		  [465, 173, 495, 187]
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [0, -45]
		  DstBlock		  "AddSub"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "carry"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -15]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carry"
	      Ports		      [8, 1]
	      Position		      [420, 1290, 500, 1470]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"carry"
		Location		[192, 87, 1260, 1005]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "carry_in"
		  Position		  [540, 243, 570, 257]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [40, 383, 70, 397]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 423, 70, 437]
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [525, 323, 555, 337]
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [40, 263, 70, 277]
		  Port			  "5"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce_carry_in"
		  Position		  [410, 443, 440, 457]
		  Port			  "6"
		}
		Block {
		  BlockType		  Inport
		  Name			  "carry_in_sel"
		  Position		  [325, 213, 355, 227]
		  Port			  "7"
		}
		Block {
		  BlockType		  Inport
		  Name			  "opmode"
		  Position		  [40, 348, 70, 362]
		  Port			  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [500, 435, 545, 465]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [125, 255, 170, 285]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [275, 378, 315, 402]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [650, 318, 690, 342]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "z47"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [275, 407, 315, 438]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "XNOR"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [5, 1]
		  Position		  [775, 197, 835, 443]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [370, 337, 400, 443]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "carrybyp"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [3, 1]
		  Position		  [585, 376, 635, 464]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "carryreg"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [130, 376, 175, 404]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "17"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [130, 416, 175, 444]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "17"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [130, 341, 175, 369]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "6"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [580, 316, 625, 344]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "47"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "carryin_reg"
		  Ports			  [3, 1]
		  Position		  [635, 238, 680, 302]
		  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
		  TreatAsAtomicUnit	  off
		  MaskPromptString	  "Number of registers|Previous number"
" of register"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "nreg=@1;pnreg=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprin"
"tf('-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif "
"(nreg ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lo"
"okUnderMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = f"
"ind_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n   "
" inports  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inpor"
"t');\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType"
"', 'Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb"
", 'Lines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines("
"i,:).Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        dele"
"te_block(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_bloc"
"k(terms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('b"
"uilt-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190  "
" 200]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'],"
" 'position', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   "
"'q/1',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', "
"'Terminator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  "
"'Terminator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xb"
"sIndex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'positi"
"on', [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Registe"
"r1/1',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Registe"
"r1/2', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1"
"/3', 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',"
"     'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Re"
"gister', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   "
"166   290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Re"
"gister2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n  "
"        add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n  "
"        add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n    "
"      add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n  "
"        add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n    "
"      add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     oth"
"erwise\n          error('Illegal Mask Parameter to Register.  Allowed values "
"are 0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nen"
"d\n"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx"
",iCy+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_"
"label('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth "
"0], [0 iHeight iHeight 0 0]);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "pipeline_carryin|1"
		  Port {
		    PortNumber		    1
		    Name		    "carryin"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		  System {
		    Name		    "carryin_reg"
		    Location		    [433, 304, 1060, 566]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 168, 50, 182]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [50, 183, 80, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ce"
		    Position		    [80, 198, 110, 212]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [3, 1]
		    Position		    [245, 166, 290, 214]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "q"
		    Position		    [510, 198, 540, 212]
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [100, 0; 0, 15]
		    DstBlock		    "q"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ce"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [885, 313, 915, 327]
		}
		Line {
		  SrcBlock		  "opmode"
		  SrcPort		  1
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "carry_in_sel"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "carrybyp"
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 70, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    Labels		    [-1, 1; 2, 0]
		    Points		    [0, -20]
		    DstBlock		    "Mux"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "ce_carry_in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, -160]
		    DstBlock		    "carryin_reg"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  Name			  "carryin"
		  Labels		  [-1, 1]
		  SrcBlock		  "carryin_reg"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  Name			  "carryreg"
		  Labels		  [1, 0]
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [105, 0; 170, 0]
		  Branch {
		    Labels		    [1, 0]
		    DstBlock		    "carryin_reg"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "z47"
		  Labels		  [-1, 1]
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [180, 0]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "carry_in"
		  SrcPort		  1
		  DstBlock		  "carryin_reg"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "carryinconvert"
	      Ports		      [1, 1]
	      Position		      [220, 1139, 265, 1171]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carryinsel_reg"
	      Ports		      [3, 1]
	      Position		      [215, 1535, 265, 1615]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_carryinsel|1"
	      System {
		Name			"carryinsel_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_atemp"
	      Ports		      [0, 1]
	      Position		      [20, 354, 65, 386]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_btemp"
	      Ports		      [0, 1]
	      Position		      [20, 729, 65, 761]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_cinsubtemp"
	      Ports		      [0, 1]
	      Position		      [220, 1399, 265, 1431]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 1099, 710, 1131]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ctrltemp"
	      Ports		      [0, 1]
	      Position		      [20, 1949, 65, 1981]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "2               "
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_mtemp"
	      Ports		      [0, 1]
	      Position		      [435, 819, 480, 851]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ptemp"
	      Ports		      [0, 1]
	      Position		      [665, 2329, 710, 2361]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "2               "
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_a"
	      Ports		      [3, 1]
	      Position		      [215, 260, 265, 340]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_a-1|1"
	      System {
		Name			"in_reg_a"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_b"
	      Ports		      [3, 1]
	      Position		      [215, 520, 265, 600]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_b- 1|1"
	      System {
		Name			"in_reg_b"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_c"
	      Ports		      [3, 1]
	      Position		      [875, 865, 925, 945]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_c|1"
	      System {
		Name			"in_reg_c"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "inpSel"
	      Ports		      [7, 3]
	      Position		      [1075, 1170, 1140, 1430]
	      BackgroundColor	      "[0.796078, 0.996078, 0.823529]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"inpSel"
		Location		[280, 87, 1348, 1005]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [15, 153, 45, 167]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 168, 45, 182]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "mult"
		  Position		  [105, 283, 135, 297]
		  Port			  "3"
		  Port {
		    PortNumber		    1
		    Name		    "m1"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [105, 488, 135, 502]
		  Port			  "4"
		  Port {
		    PortNumber		    1
		    Name		    "c"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "pcin"
		  Position		  [105, 538, 135, 552]
		  NamePlacement		  "alternate"
		  Port			  "5"
		  Port {
		    PortNumber		    1
		    Name		    "pc"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "p"
		  Position		  [105, 563, 135, 577]
		  Port			  "6"
		  Port {
		    PortNumber		    1
		    Name		    "p"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "opmode"
		  Position		  [105, 598, 135, 612]
		  Port			  "7"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [165, 151, 205, 184]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "a:b"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [400, 307, 420, 323]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [400, 512, 420, 528]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [400, 587, 420, 603]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [400, 411, 420, 429]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [400, 255, 420, 275]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  Ports			  [0, 1]
		  Position		  [435, 87, 455, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [230, 155, 275, 185]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "36"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [110, 150, 145, 170]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [110, 165, 145, 185]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [400, 560, 445, 580]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "17"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "p>>17"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [400, 534, 445, 556]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "17"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "pc>>17"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "X"
		  Ports			  [5, 1]
		  Position		  [540, 62, 580, 178]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Y"
		  Ports			  [5, 1]
		  Position		  [540, 223, 585, 357]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Z"
		  Ports			  [9, 1]
		  Position		  [540, 379, 585, 611]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "selx"
		  Ports			  [1, 1]
		  Position		  [230, 591, 275, 619]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "X"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sely"
		  Ports			  [1, 1]
		  Position		  [230, 636, 275, 664]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "2"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "Y"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "selz"
		  Ports			  [1, 1]
		  Position		  [230, 681, 275, 709]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "4"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "Z"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "x"
		  Position		  [650, 113, 680, 127]
		}
		Block {
		  BlockType		  Outport
		  Name			  "y"
		  Position		  [645, 283, 675, 297]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "z"
		  Position		  [645, 488, 675, 502]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  5
		}
		Line {
		  Name			  "pc"
		  Labels		  [0, 0]
		  SrcBlock		  "pcin"
		  SrcPort		  1
		  Points		  [0, 0; 195, 0]
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		  Branch {
		    Labels		    [-1, 1]
		    Points		    [0, -100]
		    DstBlock		    "Z"
		    DstPort		    3
		  }
		}
		Line {
		  Name			  "a:b"
		  Labels		  [1, 1]
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "X"
		  SrcPort		  1
		  DstBlock		  "x"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Y"
		  SrcPort		  1
		  DstBlock		  "y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Z"
		  SrcPort		  1
		  DstBlock		  "z"
		  DstPort		  1
		}
		Line {
		  Name			  "p"
		  Labels		  [0, 0]
		  SrcBlock		  "p"
		  SrcPort		  1
		  Points		  [0, 0; 170, 0]
		  Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -100]
		    Branch {
		    Labels		    [-1, 1]
		    Points		    [0, -325]
		    DstBlock		    "X"
		    DstPort		    4
		    }
		    Branch {
		    Labels		    [-1, 1]
		    DstBlock		    "Z"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "opmode"
		  SrcPort		  1
		  Points		  [-10, 0; 55, 0]
		  Branch {
		    DstBlock		    "selx"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "selz"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "sely"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  Name			  "Z"
		  Labels		  [0, 0]
		  SrcBlock		  "selz"
		  SrcPort		  1
		  Points		  [100, 0; 0, -300]
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  9
		}
		Line {
		  Name			  "pc>>17"
		  Labels		  [-1, 1]
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  7
		}
		Line {
		  Name			  "p>>17"
		  Labels		  [-1, 1]
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [85, 0]
		  DstBlock		  "Z"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    Points		    [5, 0]
		    DstBlock		    "X"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "X"
		    DstPort		    3
		  }
		}
		Line {
		  Name			  "c"
		  Labels		  [0, 0]
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    Labels		    [2, 0]
		    Points		    [0, -155]
		    DstBlock		    "Y"
		    DstPort		    5
		  }
		  Branch {
		    Labels		    [-1, 1]
		    DstBlock		    "Z"
		    DstPort		    5
		  }
		}
		Line {
		  Name			  "m1"
		  Labels		  [1, 1]
		  SrcBlock		  "mult"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  3
		}
		Line {
		  Name			  "X"
		  Labels		  [0, 0]
		  SrcBlock		  "selx"
		  SrcPort		  1
		  Points		  [70, 0; 0, -535]
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  Name			  "Y"
		  Labels		  [0, 0]
		  SrcBlock		  "sely"
		  SrcPort		  1
		  Points		  [85, 0; 0, -410]
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult"
	      Ports		      [2, 1]
	      Position		      [435, 302, 480, 373]
	      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"mult"
		Location		[293, 313, 780, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 98, 50, 112]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 123, 50, 137]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [155, 92, 205, 143]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "36"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  off
		  use_rpm		  off
		  placement_style	  "Rectangular Shape"
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "p1"
		  Position		  [270, 113, 300, 127]
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "p1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult_reg"
	      Ports		      [3, 1]
	      Position		      [665, 665, 710, 745]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_mult|1"
	      System {
		Name			"mult_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "op_reg"
	      Ports		      [3, 1]
	      Position		      [215, 2025, 265, 2105]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_opmode|1"
	      System {
		Name			"op_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_reg"
	      Ports		      [3, 1]
	      Position		      [875, 2185, 925, 2265]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_p|1"
	      System {
		Name			"p_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pcintemp"
	      Ports		      [0, 1]
	      Position		      [875, 1449, 920, 1481]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_atemp"
	      Ports		      [0, 1]
	      Position		      [20, 219, 65, 251]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_btemp"
	      Ports		      [0, 1]
	      Position		      [20, 599, 65, 631]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_carry_intemp"
	      Ports		      [0, 1]
	      Position		      [220, 1269, 265, 1301]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 964, 710, 996]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ctrltemp"
	      Ports		      [0, 1]
	      Position		      [20, 1814, 65, 1846]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "2               "
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_mtemp"
	      Ports		      [0, 1]
	      Position		      [435, 684, 480, 716]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "2               "
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ptemp"
	      Ports		      [0, 1]
	      Position		      [665, 2199, 710, 2231]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "2               "
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "subtract_reg"
	      Ports		      [3, 1]
	      Position		      [435, 1740, 480, 1820]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_sub|1"
	      System {
		Name			"subtract_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "P"
	      Position		      [1095, 2218, 1120, 2232]
	    }
	    Line {
	      SrcBlock		      "ce_cinsubtemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[75, 0; 0, 390]
		DstBlock		"subtract_reg"
		DstPort			3
	      }
	      Branch {
		Points			[65, 0; 0, -5]
		DstBlock		"carry"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "ce_ctrltemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, 125]
		DstBlock		"op_reg"
		DstPort			3
	      }
	      Branch {
		Points			[65, 0; 0, -365]
		DstBlock		"carryinsel_reg"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "rst_ctrltemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -255]
		DstBlock		"carryinsel_reg"
		DstPort			2
	      }
	      Branch {
		Points			[175, 0; 0, -50]
		DstBlock		"subtract_reg"
		DstPort			2
	      }
	      Branch {
		Points			[65, 0; 0, 235]
		DstBlock		"op_reg"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "p_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -855]
		DstBlock		"inpSel"
		DstPort			6
	      }
	      Branch {
		DstBlock		"P"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in_reg_b"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, 790]
		DstBlock		"carry"
		DstPort			3
	      }
	      Branch {
		Points			[785, 0; 0, 670]
		DstBlock		"inpSel"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, -205]
		DstBlock		"mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "op_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -615]
		DstBlock		"carry"
		DstPort			8
	      }
	      Branch {
		Points			[790, 0]
		DstBlock		"inpSel"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      3
	      Points		      [0, 0]
	      Branch {
		Points			"[0, 60; -640, 0; 0, 35; -105, 0; 0, -"
"110]"
		DstBlock		"carry"
		DstPort			4
	      }
	      Branch {
		Points			[0, 245; -515, 0; 0, 130]
		DstBlock		"Adder"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "in_reg_a"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[145, 0; 0, 895]
		DstBlock		"inpSel"
		DstPort			1
	      }
	      Branch {
		Points			[65, 0; 0, 1030]
		DstBlock		"carry"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 20]
		DstBlock		"mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pcintemp"
	      SrcPort		      1
	      Points		      [130, 0; 0, -130]
	      DstBlock		      "inpSel"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "ce_mtemp"
	      SrcPort		      1
	      Points		      [80, 0; 0, -105]
	      DstBlock		      "mult_reg"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_ptemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, -95]
	      DstBlock		      "p_reg"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_ctemp"
	      SrcPort		      1
	      Points		      [145, 0]
	      DstBlock		      "in_reg_c"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_btemp"
	      SrcPort		      1
	      Points		      [130, 0]
	      DstBlock		      "in_reg_b"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_atemp"
	      SrcPort		      1
	      Points		      [65, 0; 0, -45]
	      DstBlock		      "in_reg_a"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rst_carry_intemp"
	      SrcPort		      1
	      Points		      [130, 0; 0, 105]
	      DstBlock		      "carry"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "rst_mtemp"
	      SrcPort		      1
	      Points		      [80, 0; 0, 5]
	      DstBlock		      "mult_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_ptemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, 10]
	      DstBlock		      "p_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_ctemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, -75]
	      DstBlock		      "in_reg_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_btemp"
	      SrcPort		      1
	      Points		      [65, 0; 0, -55]
	      DstBlock		      "in_reg_b"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_atemp"
	      SrcPort		      1
	      Points		      [50, 0; 0, 65]
	      DstBlock		      "in_reg_a"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [65, 0; 0, 45]
	      DstBlock		      "in_reg_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carryinsel_reg"
	      SrcPort		      1
	      Points		      [130, 0; 0, -145]
	      DstBlock		      "carry"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "carry_in_sel"
	      SrcPort		      1
	      Points		      [65, 0; 0, 5]
	      DstBlock		      "carryinsel_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carry_in"
	      SrcPort		      1
	      DstBlock		      "carryinconvert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      Points		      [130, 0; 0, -45]
	      DstBlock		      "op_reg"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a"
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [65, 0; 0, 160]
	      DstBlock		      "in_reg_a"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "subtract"
	      SrcPort		      1
	      Points		      [155, 0]
	      DstBlock		      "subtract_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carry"
	      SrcPort		      1
	      Points		      [125, 0; 0, 430]
	      DstBlock		      "Adder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "subtract_reg"
	      SrcPort		      1
	      Points		      [75, 0; 0, 80]
	      DstBlock		      "Adder"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [130, 0]
	      DstBlock		      "p_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      2
	      Points		      [5, 0; 0, 330; -520, 0; 0, 80]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      1
	      Points		      [5, 0; 0, 415; -515, 0]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult_reg"
	      SrcPort		      1
	      Points		      [340, 0; 0, 560]
	      DstBlock		      "inpSel"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "mult"
	      SrcPort		      1
	      Points		      [165, 0]
	      DstBlock		      "mult_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in_reg_c"
	      SrcPort		      1
	      Points		      [125, 0; 0, 395]
	      DstBlock		      "inpSel"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "carryinconvert"
	      SrcPort		      1
	      Points		      [135, 0]
	      DstBlock		      "carry"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [80, 0; 0, 25]
	      DstBlock		      "in_reg_c"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [515, 215, 560, 245]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [585, 223, 615, 237]
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In7"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vMultTemplatenc"
      Ports		      [7, 1]
      Position		      [995, 347, 1090, 563]
      TreatAsAtomicUnit	      off
      MaskPromptString	      "dbl_ovrd"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "dbl_ovrd=@1;"
      MaskInitialization      "this_gcb = gcb;\n[bg,fg] = xlcmap('XBlock',dbl_"
"ovrd);\niPos = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iP"
"os(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
"\nset_param(this_gcb,'linkstatus','none');"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHe"
"ight 0 0]);\nport_label('input',1,'A');\nport_label('input',2,'C');\nport_lab"
"el('input',3,'Opmode');\nport_label('input',4,'Subtract_sel');\nport_label('i"
"nput',5,'Carry');\nport_label('input',6,'Carry_in_sel');\nport_label('input',"
"7,'B');\nport_label('output',1,'P');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"vMultTemplatenc"
	Location		[7, 121, 1275, 1013]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [130, 128, 160, 142]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [50, 193, 80, 207]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [130, 208, 160, 222]
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [130, 248, 160, 262]
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In5"
	  Position		  [130, 288, 160, 302]
	  Port			  "5"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In6"
	  Position		  [130, 328, 160, 342]
	  Port			  "6"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In7"
	  Position		  [130, 168, 160, 182]
	  Port			  "7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AlignP"
	  Ports			  [1, 1]
	  Position		  [455, 214, 495, 246]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConvertP"
	  Ports			  [1, 1]
	  Position		  [390, 215, 435, 245]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DSP48"
	  Ports			  [6, 1]
	  Position		  [230, 108, 340, 362]
	  BackgroundColor	  "[0.729412, 0.870588, 0.952941]"
	  TreatAsAtomicUnit	  off
	  MaskType		  "Xilinx vDSP48"
	  MaskPromptString	  "Pipeline Input A|B Input|Pipeline Input B|P"
"ipeline Input BCIN|Pipeline Input C|Pipeline P|Pipeline Multiplier|Pipeline O"
"pmode|Pipeline Subtract|Pipeline Carry In|Pipeline Carry In Sel |Provide C po"
"rt|Provide PCIN port|Provide PCOUT port|Provide BCOUT|-----------------------"
"----Access Reset Port Control------------------------------------|Provide Glo"
"bal Reset Port|Provide Reset Port for A|Provide Reset Port for B|Provide Rese"
"t Port for C|Provide Reset Port for P|Provide Reset Port for Multiplier|Provi"
"de Reset Port for Carry In|Provide Reset Port for Controls (Subtract, CarryIn"
"Sel, OpMode)|----------------------------Access Enable Port Control----------"
"-----------------------|Provide Global Enable Port|Provide Enable for Port A|"
"Provide Enable for Port B|Provide Enable for Port C |Provide Enable for Port "
"P|Provide Enable for Multiplier|Provide Enable for Carry In|Provide Enable Po"
"rt for Controls (Subtract, CarryInSel, OpMode)|Sample Period|statestr"
	  MaskStyleString	  "popup(0|1|2),popup(Direct from B port|Casca"
"ded from BCIN port),popup(0|1|2),popup(0|1|2),checkbox,checkbox,checkbox,chec"
"kbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,"
"checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,check"
"box,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,e"
"dit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskCallbackString	  "||||||||||||||||||||||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "off,on,on,off,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "pipeline_a=@1;use_b=@2;pipeline_b=@3;pipeli"
"ne_bcin=&4;pipeline_c=@5;pipeline_p=@6;pipeline_mult=@7;pipeline_opmode=@8;pi"
"peline_sub=@9;pipeline_carryin=@10;pipeline_carryinsel=@11;use_creg=@12;use_p"
"cin=@13;use_pcout=@14;use_bcout=@15;access_rst=@16;rst_all=@17;rst_a=@18;rst_"
"b=@19;rst_c=@20;rst_p=@21;rst_mult=@22;rst_carry_in=@23;rst_ctrl=@24;access_e"
"n=&25;en_all=@26;en_a=@27;en_b=@28;en_c=@29;en_p=@30;en_mult=@31;en_carry_in="
"@32;en_ctrl=@33;period=@34;statestr=&35;"
	  MaskInitialization	  "this_gcb = gcb;\nset_param(this_gcb,'linkst"
"atus','none');\nxlgenvDSP48callback(this_gcb);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|Direct from B port|1|0|on|on|on|on|on|on|"
"on|off|off|off|off|on|off|off|off|off|off|off|off|off|on|off|off|off|off|off|"
"off|off|off|1|\\|1\\|Direct from B port\\|1\\|0\\|on\\|on\\|on\\|on\\|on\\|on"
"\\|on\\|off\\|off\\|off\\|off\\|on\\|off\\|off\\|off\\|off\\|off\\|off\\|off"
"\\|off\\|on\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|off\\|1"
	  System {
	    Name		    "DSP48"
	    Location		    [29, 90, 1242, 968]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [25, 107, 60, 123]
	      Port {
		PortNumber		1
		Name			"a"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 483, 60, 497]
	      NamePlacement	      "alternate"
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "opmode"
	      Position		      [25, 2078, 60, 2092]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "subtract"
	      Position		      [225, 1713, 260, 1727]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in"
	      Position		      [25, 1147, 60, 1163]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "carry_in_sel"
	      Position		      [25, 1538, 60, 1552]
	      Port		      "6"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Adder"
	      Ports		      [5, 1]
	      Position		      [650, 1635, 725, 1885]
	      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"Adder"
		Location		[144, 328, 906, 727]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [15, 158, 45, 172]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 183, 45, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [15, 103, 45, 117]
		  NamePlacement		  "alternate"
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "carry"
		  Position		  [15, 233, 45, 247]
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sub"
		  Position		  [15, 288, 45, 302]
		  Port			  "5"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Add1"
		  Ports			  [2, 1]
		  Position		  [105, 151, 155, 204]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [315, 78, 405, 282]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "period"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [205, 166, 255, 219]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [225, 280, 270, 310]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum"
		  Position		  [465, 173, 495, 187]
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -15]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "carry"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [0, -45]
		  DstBlock		  "AddSub"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carry"
	      Ports		      [8, 1]
	      Position		      [420, 1290, 500, 1470]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"carry"
		Location		[192, 87, 1260, 1005]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "carry_in"
		  Position		  [540, 243, 570, 257]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [40, 383, 70, 397]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 423, 70, 437]
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [525, 323, 555, 337]
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [40, 263, 70, 277]
		  Port			  "5"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce_carry_in"
		  Position		  [410, 443, 440, 457]
		  Port			  "6"
		}
		Block {
		  BlockType		  Inport
		  Name			  "carry_in_sel"
		  Position		  [325, 213, 355, 227]
		  Port			  "7"
		}
		Block {
		  BlockType		  Inport
		  Name			  "opmode"
		  Position		  [40, 348, 70, 362]
		  Port			  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [500, 435, 545, 465]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [125, 255, 170, 285]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [275, 378, 315, 402]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [650, 318, 690, 342]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "z47"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [275, 407, 315, 438]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "XNOR"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [5, 1]
		  Position		  [775, 197, 835, 443]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [370, 337, 400, 443]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "carrybyp"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [3, 1]
		  Position		  [585, 376, 635, 464]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		  Port {
		    PortNumber		    1
		    Name		    "carryreg"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [130, 376, 175, 404]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "17"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [130, 416, 175, 444]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "17"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [130, 341, 175, 369]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "6"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [580, 316, 625, 344]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "17"
		  base1			  "MSB of Input"
		  bit0			  "47"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "carryin_reg"
		  Ports			  [3, 1]
		  Position		  [635, 238, 680, 302]
		  BackgroundColor	  "[0.662745, 0.980392, 0.917647]"
		  TreatAsAtomicUnit	  off
		  MaskPromptString	  "Number of registers|Previous number"
" of register"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "nreg=@1;pnreg=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprin"
"tf('-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif "
"(nreg ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lo"
"okUnderMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = f"
"ind_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n   "
" inports  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inpor"
"t');\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType"
"', 'Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb"
", 'Lines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines("
"i,:).Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        dele"
"te_block(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_bloc"
"k(terms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('b"
"uilt-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190  "
" 200]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'],"
" 'position', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   "
"'q/1',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', "
"'Terminator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  "
"'Terminator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xb"
"sIndex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'positi"
"on', [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Registe"
"r1/1',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Registe"
"r1/2', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1"
"/3', 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',"
"     'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Re"
"gister', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   "
"166   290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Re"
"gister2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n  "
"        add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n  "
"        add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n    "
"      add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n  "
"        add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n    "
"      add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     oth"
"erwise\n          error('Illegal Mask Parameter to Register.  Allowed values "
"are 0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nen"
"d\n"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx"
",iCy+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_"
"label('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth "
"0], [0 iHeight iHeight 0 0]);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "pipeline_carryin|1"
		  Port {
		    PortNumber		    1
		    Name		    "carryin"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		  System {
		    Name		    "carryin_reg"
		    Location		    [433, 304, 1060, 566]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 168, 50, 182]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [50, 183, 80, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ce"
		    Position		    [80, 198, 110, 212]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [3, 1]
		    Position		    [245, 166, 290, 214]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "q"
		    Position		    [510, 198, 540, 212]
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ce"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [100, 0; 0, 15]
		    DstBlock		    "q"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [885, 313, 915, 327]
		}
		Line {
		  SrcBlock		  "carry_in"
		  SrcPort		  1
		  DstBlock		  "carryin_reg"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [180, 0]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  Name			  "z47"
		  Labels		  [-1, 1]
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [105, 0; 170, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		  Branch {
		    Labels		    [1, 0]
		    DstBlock		    "carryin_reg"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Line {
		  Name			  "carryreg"
		  Labels		  [1, 0]
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  5
		}
		Line {
		  Name			  "carryin"
		  Labels		  [-1, 1]
		  SrcBlock		  "carryin_reg"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce_carry_in"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -160]
		    DstBlock		    "carryin_reg"
		    DstPort		    3
		  }
		}
		Line {
		  Name			  "carrybyp"
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 70, 0]
		  Branch {
		    Labels		    [-1, 1; 2, 0]
		    Points		    [0, -20]
		    DstBlock		    "Mux"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "carry_in_sel"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "opmode"
		  SrcPort		  1
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "carryinconvert"
	      Ports		      [1, 1]
	      Position		      [220, 1139, 265, 1171]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "carryinsel_reg"
	      Ports		      [3, 1]
	      Position		      [215, 1535, 265, 1615]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_carryinsel|1"
	      System {
		Name			"carryinsel_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_atemp"
	      Ports		      [0, 1]
	      Position		      [20, 354, 65, 386]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_btemp"
	      Ports		      [0, 1]
	      Position		      [20, 729, 65, 761]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_cinsubtemp"
	      Ports		      [0, 1]
	      Position		      [220, 1399, 265, 1431]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 1109, 710, 1141]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ctrltemp"
	      Ports		      [0, 1]
	      Position		      [20, 1949, 65, 1981]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_mtemp"
	      Ports		      [0, 1]
	      Position		      [435, 819, 480, 851]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ce_ptemp"
	      Ports		      [0, 1]
	      Position		      [665, 2329, 710, 2361]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 844, 710, 876]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_a"
	      Ports		      [3, 1]
	      Position		      [215, 260, 265, 340]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_a-1|1"
	      System {
		Name			"in_reg_a"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_b"
	      Ports		      [3, 1]
	      Position		      [215, 520, 265, 600]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_b- 1|1"
	      System {
		Name			"in_reg_b"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "in_reg_c"
	      Ports		      [3, 1]
	      Position		      [875, 865, 925, 945]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_c|1"
	      System {
		Name			"in_reg_c"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "inpSel"
	      Ports		      [7, 3]
	      Position		      [1075, 1170, 1140, 1430]
	      BackgroundColor	      "[0.796078, 0.996078, 0.823529]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"inpSel"
		Location		[280, 87, 1348, 1005]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [15, 153, 45, 167]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 168, 45, 182]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "mult"
		  Position		  [105, 283, 135, 297]
		  Port			  "3"
		  Port {
		    PortNumber		    1
		    Name		    "m1"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [105, 488, 135, 502]
		  Port			  "4"
		  Port {
		    PortNumber		    1
		    Name		    "c"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "pcin"
		  Position		  [105, 538, 135, 552]
		  NamePlacement		  "alternate"
		  Port			  "5"
		  Port {
		    PortNumber		    1
		    Name		    "pc"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "p"
		  Position		  [105, 563, 135, 577]
		  Port			  "6"
		  Port {
		    PortNumber		    1
		    Name		    "p"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "opmode"
		  Position		  [105, 598, 135, 612]
		  Port			  "7"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [165, 151, 205, 184]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "a:b"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [400, 307, 420, 323]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [400, 512, 420, 528]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [400, 587, 420, 603]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [400, 411, 420, 429]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [400, 255, 420, 275]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  Ports			  [0, 1]
		  Position		  [435, 87, 455, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [230, 155, 275, 185]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "36"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [110, 150, 145, 170]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [110, 165, 145, 185]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [400, 560, 445, 580]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "17"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "p>>17"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [400, 534, 445, 556]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "17"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "pc>>17"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "X"
		  Ports			  [5, 1]
		  Position		  [540, 62, 580, 178]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Y"
		  Ports			  [5, 1]
		  Position		  [540, 223, 585, 357]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "4"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Z"
		  Ports			  [9, 1]
		  Position		  [540, 379, 585, 611]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "48"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "selx"
		  Ports			  [1, 1]
		  Position		  [230, 591, 275, 619]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "X"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sely"
		  Ports			  [1, 1]
		  Position		  [230, 636, 275, 664]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "2"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "Y"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "selz"
		  Ports			  [1, 1]
		  Position		  [230, 681, 275, 709]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "4"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "Z"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "x"
		  Position		  [650, 113, 680, 127]
		}
		Block {
		  BlockType		  Outport
		  Name			  "y"
		  Position		  [645, 283, 675, 297]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "z"
		  Position		  [645, 488, 675, 502]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  Name			  "Y"
		  Labels		  [0, 0]
		  SrcBlock		  "sely"
		  SrcPort		  1
		  Points		  [85, 0; 0, -410]
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  Name			  "X"
		  Labels		  [0, 0]
		  SrcBlock		  "selx"
		  SrcPort		  1
		  Points		  [70, 0; 0, -535]
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  Name			  "m1"
		  Labels		  [1, 1]
		  SrcBlock		  "mult"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  3
		}
		Line {
		  Name			  "c"
		  Labels		  [0, 0]
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    Labels		    [-1, 1]
		    DstBlock		    "Z"
		    DstPort		    5
		  }
		  Branch {
		    Labels		    [2, 0]
		    Points		    [0, -155]
		    DstBlock		    "Y"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  Points		  [0, 0; 35, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "X"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    DstBlock		    "X"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [85, 0]
		  DstBlock		  "Z"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  6
		}
		Line {
		  Name			  "p>>17"
		  Labels		  [-1, 1]
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  8
		}
		Line {
		  Name			  "pc>>17"
		  Labels		  [-1, 1]
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  4
		}
		Line {
		  Name			  "Z"
		  Labels		  [0, 0]
		  SrcBlock		  "selz"
		  SrcPort		  1
		  Points		  [100, 0; 0, -300]
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "opmode"
		  SrcPort		  1
		  Points		  [-10, 0; 55, 0]
		  Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "sely"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "selz"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "selx"
		    DstPort		    1
		  }
		}
		Line {
		  Name			  "p"
		  Labels		  [0, 0]
		  SrcBlock		  "p"
		  SrcPort		  1
		  Points		  [0, 0; 170, 0]
		  Branch {
		    Points		    [0, -100]
		    Branch {
		    Labels		    [-1, 1]
		    DstBlock		    "Z"
		    DstPort		    4
		    }
		    Branch {
		    Labels		    [-1, 1]
		    Points		    [0, -325]
		    DstBlock		    "X"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Z"
		  SrcPort		  1
		  DstBlock		  "z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Y"
		  SrcPort		  1
		  DstBlock		  "y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "X"
		  SrcPort		  1
		  DstBlock		  "x"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  Name			  "a:b"
		  Labels		  [1, 1]
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "pc"
		  Labels		  [0, 0]
		  SrcBlock		  "pcin"
		  SrcPort		  1
		  Points		  [0, 0; 195, 0]
		  Branch {
		    Labels		    [-1, 1]
		    Points		    [0, -100]
		    DstBlock		    "Z"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult"
	      Ports		      [2, 1]
	      Position		      [435, 302, 480, 373]
	      BackgroundColor	      "[0.729412, 0.870588, 0.952941]"
	      TreatAsAtomicUnit	      off
	      System {
		Name			"mult"
		Location		[293, 313, 780, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 98, 50, 112]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 123, 50, 137]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [155, 92, 205, 143]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "36"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  off
		  use_rpm		  off
		  placement_style	  "Rectangular Shape"
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "p1"
		  Position		  [270, 113, 300, 127]
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "p1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult_reg"
	      Ports		      [3, 1]
	      Position		      [665, 665, 710, 745]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_mult|1"
	      System {
		Name			"mult_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "op_reg"
	      Ports		      [3, 1]
	      Position		      [215, 2025, 265, 2105]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_opmode|1"
	      System {
		Name			"op_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_reg"
	      Ports		      [3, 1]
	      Position		      [875, 2185, 925, 2265]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_p|1"
	      System {
		Name			"p_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pcintemp"
	      Ports		      [0, 1]
	      Position		      [875, 1449, 920, 1481]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "48"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_atemp"
	      Ports		      [0, 1]
	      Position		      [20, 219, 65, 251]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_btemp"
	      Ports		      [0, 1]
	      Position		      [20, 599, 65, 631]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_carry_intemp"
	      Ports		      [0, 1]
	      Position		      [220, 1269, 265, 1301]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ctemp"
	      Ports		      [0, 1]
	      Position		      [665, 974, 710, 1006]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ctrltemp"
	      Ports		      [0, 1]
	      Position		      [20, 1814, 65, 1846]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_mtemp"
	      Ports		      [0, 1]
	      Position		      [435, 684, 480, 716]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rst_ptemp"
	      Ports		      [0, 1]
	      Position		      [665, 2199, 710, 2231]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "subtract_reg"
	      Ports		      [3, 1]
	      Position		      [435, 1740, 480, 1820]
	      BackgroundColor	      "[0.662745, 0.980392, 0.917647]"
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "Number of registers|Previous number of "
"register"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "nreg=@1;pnreg=@2;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nstr = sprintf('"
"-%d',nreg);\nsav_gcb = gcb;\nset_param(sav_gcb,'linkstatus','none');\nif (nre"
"g ~= pnreg)\n    sav_gcb  = gcb;\n    regs     = find_system(sav_gcb, 'lookUn"
"derMasks', 'all', 'masktype', 'Xilinx Register Block');\n    terms    = find_"
"system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Terminator');\n    inp"
"orts  = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', 'Inport');"
"\n    outports = find_system(sav_gcb, 'lookUnderMasks', 'all', 'BlockType', '"
"Outport');\n      \n    % delete all lines\n    lines = get_param(sav_gcb, 'L"
"ines');\n    for i = 1:length(lines)\n        delete_line(sav_gcb, lines(i,:)"
".Points(1,:));\n    end\n      \n    for i = 1:length(regs)\n        delete_b"
"lock(regs{i});\n    end\n    for i = 1:length(terms)\n        delete_block(te"
"rms{i});\n    end\n    switch(nreg)\n      case 0\n          add_block('built"
"-in/Terminator', [sav_gcb '/Terminator1'], 'position', [170   180   190   200"
"]);\n          add_block('built-in/Terminator', [sav_gcb '/Terminator2'], 'po"
"sition', [240   195   260   215]);\n          add_line(sav_gcb, 'd/1',   'q/1"
"',           'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Ter"
"minator1/1', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Ter"
"minator2/1', 'autorouting', 'on');\n      case 1\n          add_block('xbsInd"
"ex_r3/Register', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position',"
" [245   166   290   214]);\n          add_line(sav_gcb, 'd/1',   'Register1/1"
"',   'autorouting', 'on');\n          add_line(sav_gcb, 'rst/1', 'Register1/2"
"', 'autorouting', 'on');\n          add_line(sav_gcb, 'ce/1',  'Register1/3',"
" 'autorouting', 'on');\n          add_line(sav_gcb, 'Register1/1', 'q/1',    "
" 'autorouting', 'on');\n      case 2\n          add_block('xbsIndex_r3/Regist"
"er', [sav_gcb '/Register1'], 'en', 'on', 'rst', 'on', 'position', [245   166 "
"  290   214]);\n          add_block('xbsIndex_r3/Register', [sav_gcb '/Regist"
"er2'], 'en', 'on', 'rst', 'on', 'position', [385   181   430   229]);\n      "
"    add_line(sav_gcb, 'd/1',   'Register1/1',   'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register1/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register1/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register1/1', 'Register2/1', 'autorouting', 'on');\n      "
"    add_line(sav_gcb, 'rst/1', 'Register2/2', 'autorouting', 'on');\n        "
"  add_line(sav_gcb, 'ce/1',  'Register2/3', 'autorouting', 'on');\n          "
"add_line(sav_gcb, 'Register2/1', 'q/1',   'autorouting', 'on');\n     otherwi"
"se\n          error('Illegal Mask Parameter to Register.  Allowed values are "
"0, 1, 2.');\n    end\n    set_param(sav_gcb, 'pnreg', int2str(nreg));\nend\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy"
"+4,str);\nport_label('input',1,'d');\nport_label('input',2,'rst');\nport_labe"
"l('input',3,'ce');\nport_label('output',1,'q');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pipeline_sub|1"
	      System {
		Name			"subtract_reg"
		Location		[433, 304, 1060, 566]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 168, 50, 182]
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [50, 183, 80, 197]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ce"
		  Position		  [80, 198, 110, 212]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [245, 166, 290, 214]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  Position		  [510, 198, 540, 212]
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ce"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [100, 0; 0, 15]
		  DstBlock		  "q"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "P"
	      Position		      [1095, 2218, 1120, 2232]
	    }
	    Line {
	      SrcBlock		      "ce_cinsubtemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -5]
		DstBlock		"carry"
		DstPort			6
	      }
	      Branch {
		Points			[75, 0; 0, 390]
		DstBlock		"subtract_reg"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "ce_ctrltemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, -365]
		DstBlock		"carryinsel_reg"
		DstPort			3
	      }
	      Branch {
		Points			[65, 0; 0, 125]
		DstBlock		"op_reg"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "rst_ctrltemp"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[65, 0; 0, 235]
		DstBlock		"op_reg"
		DstPort			2
	      }
	      Branch {
		Points			[175, 0; 0, -50]
		DstBlock		"subtract_reg"
		DstPort			2
	      }
	      Branch {
		Points			[65, 0; 0, -255]
		DstBlock		"carryinsel_reg"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "p_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"P"
		DstPort			1
	      }
	      Branch {
		Points			[65, 0; 0, -855]
		DstBlock		"inpSel"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "in_reg_b"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[75, 0; 0, -205]
		DstBlock		"mult"
		DstPort			2
	      }
	      Branch {
		Points			[785, 0; 0, 670]
		DstBlock		"inpSel"
		DstPort			2
	      }
	      Branch {
		Points			[65, 0; 0, 790]
		DstBlock		"carry"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "op_reg"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[790, 0]
		DstBlock		"inpSel"
		DstPort			7
	      }
	      Branch {
		Points			[65, 0; 0, -615]
		DstBlock		"carry"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      3
	      Points		      [0, 0]
	      Branch {
		Points			[0, 245; -515, 0; 0, 130]
		DstBlock		"Adder"
		DstPort			3
	      }
	      Branch {
		Points			"[0, 60; -640, 0; 0, 30; -105, 0; 0, -"
"105]"
		DstBlock		"carry"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "in_reg_a"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[75, 0; 0, 20]
		DstBlock		"mult"
		DstPort			1
	      }
	      Branch {
		Points			[65, 0; 0, 1030]
		DstBlock		"carry"
		DstPort			2
	      }
	      Branch {
		Points			[145, 0; 0, 895]
		DstBlock		"inpSel"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ctemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, 20]
	      DstBlock		      "in_reg_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carryinconvert"
	      SrcPort		      1
	      Points		      [135, 0]
	      DstBlock		      "carry"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in_reg_c"
	      SrcPort		      1
	      Points		      [125, 0; 0, 395]
	      DstBlock		      "inpSel"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "mult"
	      SrcPort		      1
	      Points		      [165, 0]
	      DstBlock		      "mult_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult_reg"
	      SrcPort		      1
	      Points		      [340, 0; 0, 560]
	      DstBlock		      "inpSel"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      1
	      Points		      [5, 0; 0, 415; -515, 0]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "inpSel"
	      SrcPort		      2
	      Points		      [5, 0; 0, 330; -520, 0; 0, 80]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [130, 0]
	      DstBlock		      "p_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "subtract_reg"
	      SrcPort		      1
	      Points		      [75, 0; 0, 80]
	      DstBlock		      "Adder"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "carry"
	      SrcPort		      1
	      Points		      [125, 0; 0, 430]
	      DstBlock		      "Adder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "subtract"
	      SrcPort		      1
	      Points		      [155, 0]
	      DstBlock		      "subtract_reg"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a"
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [65, 0; 0, 160]
	      DstBlock		      "in_reg_a"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      Points		      [130, 0; 0, -45]
	      DstBlock		      "op_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carry_in"
	      SrcPort		      1
	      DstBlock		      "carryinconvert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carry_in_sel"
	      SrcPort		      1
	      Points		      [65, 0; 0, 5]
	      DstBlock		      "carryinsel_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "carryinsel_reg"
	      SrcPort		      1
	      Points		      [130, 0; 0, -145]
	      DstBlock		      "carry"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [65, 0; 0, 45]
	      DstBlock		      "in_reg_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst_atemp"
	      SrcPort		      1
	      Points		      [50, 0; 0, 65]
	      DstBlock		      "in_reg_a"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_btemp"
	      SrcPort		      1
	      Points		      [65, 0; 0, -55]
	      DstBlock		      "in_reg_b"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_ctemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, -85]
	      DstBlock		      "in_reg_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_ptemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, 10]
	      DstBlock		      "p_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_mtemp"
	      SrcPort		      1
	      Points		      [80, 0; 0, 5]
	      DstBlock		      "mult_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_carry_intemp"
	      SrcPort		      1
	      Points		      [130, 0; 0, 105]
	      DstBlock		      "carry"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "ce_atemp"
	      SrcPort		      1
	      Points		      [65, 0; 0, -45]
	      DstBlock		      "in_reg_a"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_btemp"
	      SrcPort		      1
	      Points		      [130, 0]
	      DstBlock		      "in_reg_b"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_ctemp"
	      SrcPort		      1
	      Points		      [145, 0]
	      DstBlock		      "in_reg_c"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_ptemp"
	      SrcPort		      1
	      Points		      [70, 0; 0, -95]
	      DstBlock		      "p_reg"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ce_mtemp"
	      SrcPort		      1
	      Points		      [80, 0; 0, -105]
	      DstBlock		      "mult_reg"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pcintemp"
	      SrcPort		      1
	      Points		      [130, 0; 0, -130]
	      DstBlock		      "inpSel"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [105, 190, 125, 210]
	}
	Block {
	  BlockType		  Reference
	  Name			  "UDType"
	  Ports			  [1, 1]
	  Position		  [515, 215, 560, 245]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "48"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [585, 223, 615, 237]
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "ConvertP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConvertP"
	  SrcPort		  1
	  DstBlock		  "AlignP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AlignP"
	  SrcPort		  1
	  DstBlock		  "UDType"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In7"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "UDType"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In6"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "In5"
	  SrcPort		  1
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Annotation {
      Name		      "The DSP_Adder Block is capable fo performing mo"
"st operations \nthat require the use of only the Adder resource(this excludes"
" the use \nof multiplier resource) on the DSP 48 Block. All inputs A,C and Ci"
"n \nand output P are registered. Hence the Latency of any operation \nwould b"
"e two clock cycles. The Clock does not support DSP \nslice cascading. User de"
"fined output is available and input types \nhave to be specified. "
      Position		      [68, 72]
      HorizontalAlignment     "left"
      BackgroundColor	      "lightBlue"
      DropShadow	      on
    }
    Annotation {
      Name		      "The DSP_Mult Block is capable fo performing mos"
"t operations \nthat require Multiplier resource(this includes the use \nof Ad"
"der resource) on the DSP 48 Block. Inputs C and Cin \nand output P are regist"
"ered. The Multiplier is also pipelined. A and \nB are not registered. Hence t"
"he Latency of any operation \nwould be two clock cycles. The Block does not s"
"upport DSP \nslice cascading. User defined output is available and input type"
"s \nhave to be specified. "
      Position		      [53, 407]
      HorizontalAlignment     "left"
      BackgroundColor	      "yellow"
      DropShadow	      on
    }
    Annotation {
      Name		      "The Dynamic_Operator Block is an improvement \n"
"over the DSP48_Adderand DSP48_Mult Block. \nIt is capable of sequencing multi"
"ple operations \nand Multiple Operandson a single DSP48 block. \nHowever, the"
" dynamic operatorcan be configured \nto execute operations consisting of eith"
"er DSP48\n_Adder type operations or DSP48_Mult type \noperations and not both"
"."
      Position		      [463, 72]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "Instruction Format :\nExample : p = s2*s1 +cin "
"+ s3\n1. All expressions Must be assigned to P\n2. Inputs/Operands must be al"
"phanumeric \nwith no special character except underscore\n3.  Each Mode(Adder"
"/Multiplier) can only \nsupport a subset of such expressions\n4. Reserved Ope"
"rand/Input Names include\nCin,Pcin,Bcin,P>>17,Pcin>>17\n5. All Multiplier Mod"
"e Instructions Must \ncontain a product term"
      Position		      [465, 488]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "Helper Subsystems for dynamic_operator    "
      Position		      [851, 27]
      BackgroundColor	      "orange"
      DropShadow	      on
    }
  }
}
