// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_Stream2Mem_Batch_64u_128u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        memOutStrm34_dout,
        memOutStrm34_num_data_valid,
        memOutStrm34_fifo_cap,
        memOutStrm34_empty_n,
        memOutStrm34_read,
        m_axi_hostmem_AWVALID,
        m_axi_hostmem_AWREADY,
        m_axi_hostmem_AWADDR,
        m_axi_hostmem_AWID,
        m_axi_hostmem_AWLEN,
        m_axi_hostmem_AWSIZE,
        m_axi_hostmem_AWBURST,
        m_axi_hostmem_AWLOCK,
        m_axi_hostmem_AWCACHE,
        m_axi_hostmem_AWPROT,
        m_axi_hostmem_AWQOS,
        m_axi_hostmem_AWREGION,
        m_axi_hostmem_AWUSER,
        m_axi_hostmem_WVALID,
        m_axi_hostmem_WREADY,
        m_axi_hostmem_WDATA,
        m_axi_hostmem_WSTRB,
        m_axi_hostmem_WLAST,
        m_axi_hostmem_WID,
        m_axi_hostmem_WUSER,
        m_axi_hostmem_ARVALID,
        m_axi_hostmem_ARREADY,
        m_axi_hostmem_ARADDR,
        m_axi_hostmem_ARID,
        m_axi_hostmem_ARLEN,
        m_axi_hostmem_ARSIZE,
        m_axi_hostmem_ARBURST,
        m_axi_hostmem_ARLOCK,
        m_axi_hostmem_ARCACHE,
        m_axi_hostmem_ARPROT,
        m_axi_hostmem_ARQOS,
        m_axi_hostmem_ARREGION,
        m_axi_hostmem_ARUSER,
        m_axi_hostmem_RVALID,
        m_axi_hostmem_RREADY,
        m_axi_hostmem_RDATA,
        m_axi_hostmem_RLAST,
        m_axi_hostmem_RID,
        m_axi_hostmem_RFIFONUM,
        m_axi_hostmem_RUSER,
        m_axi_hostmem_RRESP,
        m_axi_hostmem_BVALID,
        m_axi_hostmem_BREADY,
        m_axi_hostmem_BRESP,
        m_axi_hostmem_BID,
        m_axi_hostmem_BUSER,
        out_r_dout,
        out_r_num_data_valid,
        out_r_fifo_cap,
        out_r_empty_n,
        out_r_read,
        numReps_dout,
        numReps_num_data_valid,
        numReps_fifo_cap,
        numReps_empty_n,
        numReps_read
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] memOutStrm34_dout;
input  [2:0] memOutStrm34_num_data_valid;
input  [2:0] memOutStrm34_fifo_cap;
input   memOutStrm34_empty_n;
output   memOutStrm34_read;
output   m_axi_hostmem_AWVALID;
input   m_axi_hostmem_AWREADY;
output  [63:0] m_axi_hostmem_AWADDR;
output  [0:0] m_axi_hostmem_AWID;
output  [31:0] m_axi_hostmem_AWLEN;
output  [2:0] m_axi_hostmem_AWSIZE;
output  [1:0] m_axi_hostmem_AWBURST;
output  [1:0] m_axi_hostmem_AWLOCK;
output  [3:0] m_axi_hostmem_AWCACHE;
output  [2:0] m_axi_hostmem_AWPROT;
output  [3:0] m_axi_hostmem_AWQOS;
output  [3:0] m_axi_hostmem_AWREGION;
output  [0:0] m_axi_hostmem_AWUSER;
output   m_axi_hostmem_WVALID;
input   m_axi_hostmem_WREADY;
output  [63:0] m_axi_hostmem_WDATA;
output  [7:0] m_axi_hostmem_WSTRB;
output   m_axi_hostmem_WLAST;
output  [0:0] m_axi_hostmem_WID;
output  [0:0] m_axi_hostmem_WUSER;
output   m_axi_hostmem_ARVALID;
input   m_axi_hostmem_ARREADY;
output  [63:0] m_axi_hostmem_ARADDR;
output  [0:0] m_axi_hostmem_ARID;
output  [31:0] m_axi_hostmem_ARLEN;
output  [2:0] m_axi_hostmem_ARSIZE;
output  [1:0] m_axi_hostmem_ARBURST;
output  [1:0] m_axi_hostmem_ARLOCK;
output  [3:0] m_axi_hostmem_ARCACHE;
output  [2:0] m_axi_hostmem_ARPROT;
output  [3:0] m_axi_hostmem_ARQOS;
output  [3:0] m_axi_hostmem_ARREGION;
output  [0:0] m_axi_hostmem_ARUSER;
input   m_axi_hostmem_RVALID;
output   m_axi_hostmem_RREADY;
input  [63:0] m_axi_hostmem_RDATA;
input   m_axi_hostmem_RLAST;
input  [0:0] m_axi_hostmem_RID;
input  [8:0] m_axi_hostmem_RFIFONUM;
input  [0:0] m_axi_hostmem_RUSER;
input  [1:0] m_axi_hostmem_RRESP;
input   m_axi_hostmem_BVALID;
output   m_axi_hostmem_BREADY;
input  [1:0] m_axi_hostmem_BRESP;
input  [0:0] m_axi_hostmem_BID;
input  [0:0] m_axi_hostmem_BUSER;
input  [63:0] out_r_dout;
input  [6:0] out_r_num_data_valid;
input  [6:0] out_r_fifo_cap;
input   out_r_empty_n;
output   out_r_read;
input  [31:0] numReps_dout;
input  [2:0] numReps_num_data_valid;
input  [2:0] numReps_fifo_cap;
input   numReps_empty_n;
output   numReps_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg memOutStrm34_read;
reg m_axi_hostmem_AWVALID;
reg[63:0] m_axi_hostmem_AWADDR;
reg[0:0] m_axi_hostmem_AWID;
reg[31:0] m_axi_hostmem_AWLEN;
reg[2:0] m_axi_hostmem_AWSIZE;
reg[1:0] m_axi_hostmem_AWBURST;
reg[1:0] m_axi_hostmem_AWLOCK;
reg[3:0] m_axi_hostmem_AWCACHE;
reg[2:0] m_axi_hostmem_AWPROT;
reg[3:0] m_axi_hostmem_AWQOS;
reg[3:0] m_axi_hostmem_AWREGION;
reg[0:0] m_axi_hostmem_AWUSER;
reg m_axi_hostmem_WVALID;
reg[63:0] m_axi_hostmem_WDATA;
reg[7:0] m_axi_hostmem_WSTRB;
reg m_axi_hostmem_WLAST;
reg[0:0] m_axi_hostmem_WID;
reg[0:0] m_axi_hostmem_WUSER;
reg m_axi_hostmem_BREADY;
reg out_r_read;
reg numReps_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    hostmem_blk_n_AW;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln189_reg_227;
reg    hostmem_blk_n_B;
wire    ap_CS_fsm_state10;
reg    out_r_blk_n;
reg    numReps_blk_n;
reg   [31:0] numReps_3_reg_206;
reg    ap_block_state1;
reg   [63:0] out_1_reg_211;
wire   [3:0] empty_fu_111_p1;
reg   [3:0] empty_reg_216;
wire   [0:0] icmp_ln189_fu_132_p2;
wire    ap_CS_fsm_state2;
reg   [60:0] trunc_ln1_reg_231;
reg    ap_block_state3_io;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_idle;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_ready;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_memOutStrm34_read;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWVALID;
wire   [63:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWADDR;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWID;
wire   [31:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLEN;
wire   [2:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWSIZE;
wire   [1:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWBURST;
wire   [1:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLOCK;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWCACHE;
wire   [2:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWPROT;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWQOS;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWREGION;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWUSER;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WVALID;
wire   [63:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WDATA;
wire   [7:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WSTRB;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WLAST;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WID;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WUSER;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARVALID;
wire   [63:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARADDR;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARID;
wire   [31:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARLEN;
wire   [2:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARSIZE;
wire   [1:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARBURST;
wire   [1:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARLOCK;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARCACHE;
wire   [2:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARPROT;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARQOS;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARREGION;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARUSER;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_RREADY;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_BREADY;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_idle;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_ready;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_memOutStrm34_read;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWVALID;
wire   [63:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWADDR;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWID;
wire   [31:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLEN;
wire   [2:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWSIZE;
wire   [1:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWBURST;
wire   [1:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLOCK;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWCACHE;
wire   [2:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWPROT;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWQOS;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWREGION;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWUSER;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WVALID;
wire   [63:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WDATA;
wire   [7:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WSTRB;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WLAST;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WID;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WUSER;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARVALID;
wire   [63:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARADDR;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARID;
wire   [31:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARLEN;
wire   [2:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARSIZE;
wire   [1:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARBURST;
wire   [1:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARLOCK;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARCACHE;
wire   [2:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARPROT;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARQOS;
wire   [3:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARREGION;
wire   [0:0] grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARUSER;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_RREADY;
wire    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_BREADY;
reg    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire  signed [63:0] sext_ln153_fu_168_p1;
reg    ap_block_state10;
reg   [31:0] rep_fu_68;
wire   [31:0] rep_7_fu_178_p2;
wire   [31:0] rep_6_fu_188_p2;
wire   [3:0] trunc_ln184_fu_128_p1;
wire   [27:0] trunc_ln191_fu_137_p1;
wire   [34:0] shl_ln_fu_141_p3;
wire   [63:0] zext_ln153_fu_149_p1;
wire   [63:0] add_ln153_fu_153_p2;
wire   [0:0] icmp_ln187_fu_123_p2;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
#0 grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg = 1'b0;
#0 grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg = 1'b0;
#0 rep_fu_68 = 32'd0;
end

BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start),
    .ap_done(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done),
    .ap_idle(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_idle),
    .ap_ready(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_ready),
    .memOutStrm34_dout(memOutStrm34_dout),
    .memOutStrm34_num_data_valid(3'd0),
    .memOutStrm34_fifo_cap(3'd0),
    .memOutStrm34_empty_n(memOutStrm34_empty_n),
    .memOutStrm34_read(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_memOutStrm34_read),
    .m_axi_hostmem_AWVALID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWVALID),
    .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
    .m_axi_hostmem_AWADDR(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWADDR),
    .m_axi_hostmem_AWID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWID),
    .m_axi_hostmem_AWLEN(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLEN),
    .m_axi_hostmem_AWSIZE(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWSIZE),
    .m_axi_hostmem_AWBURST(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWBURST),
    .m_axi_hostmem_AWLOCK(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLOCK),
    .m_axi_hostmem_AWCACHE(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWCACHE),
    .m_axi_hostmem_AWPROT(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWPROT),
    .m_axi_hostmem_AWQOS(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWQOS),
    .m_axi_hostmem_AWREGION(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWREGION),
    .m_axi_hostmem_AWUSER(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWUSER),
    .m_axi_hostmem_WVALID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WVALID),
    .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
    .m_axi_hostmem_WDATA(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WDATA),
    .m_axi_hostmem_WSTRB(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WSTRB),
    .m_axi_hostmem_WLAST(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WLAST),
    .m_axi_hostmem_WID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WID),
    .m_axi_hostmem_WUSER(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WUSER),
    .m_axi_hostmem_ARVALID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARVALID),
    .m_axi_hostmem_ARREADY(1'b0),
    .m_axi_hostmem_ARADDR(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARADDR),
    .m_axi_hostmem_ARID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARID),
    .m_axi_hostmem_ARLEN(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARLEN),
    .m_axi_hostmem_ARSIZE(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARSIZE),
    .m_axi_hostmem_ARBURST(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARBURST),
    .m_axi_hostmem_ARLOCK(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARLOCK),
    .m_axi_hostmem_ARCACHE(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARCACHE),
    .m_axi_hostmem_ARPROT(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARPROT),
    .m_axi_hostmem_ARQOS(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARQOS),
    .m_axi_hostmem_ARREGION(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARREGION),
    .m_axi_hostmem_ARUSER(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_ARUSER),
    .m_axi_hostmem_RVALID(1'b0),
    .m_axi_hostmem_RREADY(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_RREADY),
    .m_axi_hostmem_RDATA(64'd0),
    .m_axi_hostmem_RLAST(1'b0),
    .m_axi_hostmem_RID(1'd0),
    .m_axi_hostmem_RFIFONUM(9'd0),
    .m_axi_hostmem_RUSER(1'd0),
    .m_axi_hostmem_RRESP(2'd0),
    .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
    .m_axi_hostmem_BREADY(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_BREADY),
    .m_axi_hostmem_BRESP(m_axi_hostmem_BRESP),
    .m_axi_hostmem_BID(m_axi_hostmem_BID),
    .m_axi_hostmem_BUSER(m_axi_hostmem_BUSER),
    .sext_ln153(trunc_ln1_reg_231)
);

BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1 grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start),
    .ap_done(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done),
    .ap_idle(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_idle),
    .ap_ready(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_ready),
    .memOutStrm34_dout(memOutStrm34_dout),
    .memOutStrm34_num_data_valid(3'd0),
    .memOutStrm34_fifo_cap(3'd0),
    .memOutStrm34_empty_n(memOutStrm34_empty_n),
    .memOutStrm34_read(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_memOutStrm34_read),
    .m_axi_hostmem_AWVALID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWVALID),
    .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
    .m_axi_hostmem_AWADDR(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWADDR),
    .m_axi_hostmem_AWID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWID),
    .m_axi_hostmem_AWLEN(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLEN),
    .m_axi_hostmem_AWSIZE(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWSIZE),
    .m_axi_hostmem_AWBURST(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWBURST),
    .m_axi_hostmem_AWLOCK(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLOCK),
    .m_axi_hostmem_AWCACHE(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWCACHE),
    .m_axi_hostmem_AWPROT(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWPROT),
    .m_axi_hostmem_AWQOS(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWQOS),
    .m_axi_hostmem_AWREGION(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWREGION),
    .m_axi_hostmem_AWUSER(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWUSER),
    .m_axi_hostmem_WVALID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WVALID),
    .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
    .m_axi_hostmem_WDATA(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WDATA),
    .m_axi_hostmem_WSTRB(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WSTRB),
    .m_axi_hostmem_WLAST(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WLAST),
    .m_axi_hostmem_WID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WID),
    .m_axi_hostmem_WUSER(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WUSER),
    .m_axi_hostmem_ARVALID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARVALID),
    .m_axi_hostmem_ARREADY(1'b0),
    .m_axi_hostmem_ARADDR(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARADDR),
    .m_axi_hostmem_ARID(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARID),
    .m_axi_hostmem_ARLEN(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARLEN),
    .m_axi_hostmem_ARSIZE(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARSIZE),
    .m_axi_hostmem_ARBURST(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARBURST),
    .m_axi_hostmem_ARLOCK(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARLOCK),
    .m_axi_hostmem_ARCACHE(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARCACHE),
    .m_axi_hostmem_ARPROT(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARPROT),
    .m_axi_hostmem_ARQOS(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARQOS),
    .m_axi_hostmem_ARREGION(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARREGION),
    .m_axi_hostmem_ARUSER(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_ARUSER),
    .m_axi_hostmem_RVALID(1'b0),
    .m_axi_hostmem_RREADY(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_RREADY),
    .m_axi_hostmem_RDATA(64'd0),
    .m_axi_hostmem_RLAST(1'b0),
    .m_axi_hostmem_RID(1'd0),
    .m_axi_hostmem_RFIFONUM(9'd0),
    .m_axi_hostmem_RUSER(1'd0),
    .m_axi_hostmem_RRESP(2'd0),
    .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
    .m_axi_hostmem_BREADY(grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_BREADY),
    .m_axi_hostmem_BRESP(m_axi_hostmem_BRESP),
    .m_axi_hostmem_BID(m_axi_hostmem_BID),
    .m_axi_hostmem_BUSER(m_axi_hostmem_BUSER),
    .sext_ln153(trunc_ln1_reg_231)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln187_fu_123_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg <= 1'b1;
        end else if ((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_ready == 1'b1)) begin
            grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_ready == 1'b1)) begin
            grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rep_fu_68 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd1))) begin
        rep_fu_68 <= rep_6_fu_188_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd0))) begin
        rep_fu_68 <= rep_7_fu_178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        empty_reg_216 <= empty_fu_111_p1;
        numReps_3_reg_206 <= numReps_dout;
        out_1_reg_211 <= out_r_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln189_reg_227 <= icmp_ln189_fu_132_p2;
        trunc_ln1_reg_231 <= {{add_ln153_fu_153_p2[63:3]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_io)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln187_fu_123_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln187_fu_123_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (icmp_ln189_reg_227 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln189_reg_227 == 1'd1)))) begin
        hostmem_blk_n_AW = m_axi_hostmem_AWREADY;
    end else begin
        hostmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (icmp_ln189_reg_227 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln189_reg_227 == 1'd1)))) begin
        hostmem_blk_n_B = m_axi_hostmem_BVALID;
    end else begin
        hostmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd1)))) begin
        m_axi_hostmem_AWADDR = sext_ln153_fu_168_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWADDR = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWADDR = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWADDR;
    end else begin
        m_axi_hostmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWBURST = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWBURST = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWBURST;
    end else begin
        m_axi_hostmem_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWCACHE = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWCACHE = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWCACHE;
    end else begin
        m_axi_hostmem_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWID = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWID = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWID;
    end else begin
        m_axi_hostmem_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd1))) begin
        m_axi_hostmem_AWLEN = 32'd256;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd0))) begin
        m_axi_hostmem_AWLEN = 32'd16;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWLEN = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWLEN = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLEN;
    end else begin
        m_axi_hostmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWLOCK = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWLOCK = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWLOCK;
    end else begin
        m_axi_hostmem_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWPROT = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWPROT = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWPROT;
    end else begin
        m_axi_hostmem_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWQOS = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWQOS = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWQOS;
    end else begin
        m_axi_hostmem_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWREGION = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWREGION = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWREGION;
    end else begin
        m_axi_hostmem_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWSIZE = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWSIZE = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWSIZE;
    end else begin
        m_axi_hostmem_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWUSER = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWUSER = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWUSER;
    end else begin
        m_axi_hostmem_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd1)))) begin
        m_axi_hostmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_AWVALID = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_AWVALID = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_AWVALID;
    end else begin
        m_axi_hostmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10) & (icmp_ln189_reg_227 == 1'd0)) | ((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10) & (icmp_ln189_reg_227 == 1'd1)))) begin
        m_axi_hostmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_BREADY = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_BREADY = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_BREADY;
    end else begin
        m_axi_hostmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_WDATA = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_WDATA = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WDATA;
    end else begin
        m_axi_hostmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_WID = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_WID = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WID;
    end else begin
        m_axi_hostmem_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_WLAST = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_WLAST = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WLAST;
    end else begin
        m_axi_hostmem_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_WSTRB = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_WSTRB = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WSTRB;
    end else begin
        m_axi_hostmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_WUSER = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_WUSER = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WUSER;
    end else begin
        m_axi_hostmem_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_hostmem_WVALID = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_m_axi_hostmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_hostmem_WVALID = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_m_axi_hostmem_WVALID;
    end else begin
        m_axi_hostmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        memOutStrm34_read = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_memOutStrm34_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        memOutStrm34_read = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_memOutStrm34_read;
    end else begin
        memOutStrm34_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_blk_n = numReps_empty_n;
    end else begin
        numReps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        numReps_read = 1'b1;
    end else begin
        numReps_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_r_blk_n = out_r_empty_n;
    end else begin
        out_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        out_r_read = 1'b1;
    end else begin
        out_r_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln187_fu_123_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln189_reg_227 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln153_fu_153_p2 = (out_1_reg_211 + zext_ln153_fu_149_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (numReps_empty_n == 1'b0) | (out_r_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state10 = (((m_axi_hostmem_BVALID == 1'b0) & (icmp_ln189_reg_227 == 1'd0)) | ((m_axi_hostmem_BVALID == 1'b0) & (icmp_ln189_reg_227 == 1'd1)));
end

always @ (*) begin
    ap_block_state3_io = (((m_axi_hostmem_AWREADY == 1'b0) & (icmp_ln189_reg_227 == 1'd0)) | ((m_axi_hostmem_AWREADY == 1'b0) & (icmp_ln189_reg_227 == 1'd1)));
end

assign empty_fu_111_p1 = numReps_dout[3:0];

assign grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg;

assign grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start = grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg;

assign icmp_ln187_fu_123_p2 = ((rep_fu_68 == numReps_3_reg_206) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_132_p2 = ((empty_reg_216 == trunc_ln184_fu_128_p1) ? 1'b1 : 1'b0);

assign m_axi_hostmem_ARADDR = 64'd0;

assign m_axi_hostmem_ARBURST = 2'd0;

assign m_axi_hostmem_ARCACHE = 4'd0;

assign m_axi_hostmem_ARID = 1'd0;

assign m_axi_hostmem_ARLEN = 32'd0;

assign m_axi_hostmem_ARLOCK = 2'd0;

assign m_axi_hostmem_ARPROT = 3'd0;

assign m_axi_hostmem_ARQOS = 4'd0;

assign m_axi_hostmem_ARREGION = 4'd0;

assign m_axi_hostmem_ARSIZE = 3'd0;

assign m_axi_hostmem_ARUSER = 1'd0;

assign m_axi_hostmem_ARVALID = 1'b0;

assign m_axi_hostmem_RREADY = 1'b0;

assign rep_6_fu_188_p2 = (rep_fu_68 + 32'd16);

assign rep_7_fu_178_p2 = (rep_fu_68 + 32'd1);

assign sext_ln153_fu_168_p1 = $signed(trunc_ln1_reg_231);

assign shl_ln_fu_141_p3 = {{trunc_ln191_fu_137_p1}, {7'd0}};

assign trunc_ln184_fu_128_p1 = rep_fu_68[3:0];

assign trunc_ln191_fu_137_p1 = rep_fu_68[27:0];

assign zext_ln153_fu_149_p1 = shl_ln_fu_141_p3;

endmodule //BlackBoxJam_Stream2Mem_Batch_64u_128u_s
