{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "38fd5745",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def generate_pe_groups():\n",
    "    \"\"\"Generate PE_groups.sv with all PE modules and exact multipliers\"\"\"\n",
    "    \n",
    "    with open('PE_groups.sv', 'w') as f:\n",
    "        f.write(\"// Auto-generated PE groups for 64x64 systolic array\\n\")\n",
    "        f.write(\"// Each group of 3 PEs shares one exact multiplier\\n\")\n",
    "        f.write(\"// Last column PEs get individual exact multipliers\\n\\n\")\n",
    "        \n",
    "        exact_mult_index = 0\n",
    "        \n",
    "        # Generate PE groups for columns 0-62 (groups of 3)\n",
    "        for x in range(0, 64):  # rows\n",
    "            for y in range(0, 63//3):  # column groups (0 to 20, since 63//3 = 21 groups)\n",
    "                f.write(f\"\"\"\n",
    "// =============================x:={x}==y:={y}========================================\n",
    "    module exact_mult_{exact_mult_index} ( input logic [3:0]a,  input logic [3:0]b,  output logic [7:0]p );\n",
    "        assign p = a*b; \n",
    "    endmodule\n",
    "\n",
    "    //  FSM is the solution to ANY hardware modeling problem (most at least)\n",
    "    // Check if you need to implement 2's compliment or something since we are doing manual signed multiplication\n",
    "    // Cuz remember in vivado negative numbers were wierd (probably in 2s complement ), might need to rewrite later sigh\n",
    "\n",
    "    // PE_1_{x}__{3*y}_{exact_mult_index} - Uses exact multiplier when counter_for_exact_mult_usage == 2'b01\n",
    "    module PE_1_{x}__{3*y}_{exact_mult_index} #(\n",
    "        parameter DATA_WIDTH = 8\n",
    "    )(\n",
    "        input logic signed [DATA_WIDTH-1:0] a, b,\n",
    "        input logic fast_clk,    // 4ns time period\n",
    "        input logic clk,       // 12ns time period\n",
    "        input logic rst,\n",
    "        input logic [1:0] counter_for_exact_mult_usage,\n",
    "        output logic signed [DATA_WIDTH-1:0] c, d,\n",
    "        output logic signed [2*DATA_WIDTH-1:0] C_out\n",
    "    );\n",
    "\n",
    "        // Unsigned absolute values and sign handling\n",
    "        logic [DATA_WIDTH-1:0] a_abs, b_abs; logic a_sign, b_sign, result_sign;\n",
    "        // Split into high and low parts (unsigned)\n",
    "        logic [3:0] aL, bL;\n",
    "        logic [3:0] aH, bH;\n",
    "        logic [7:0] exact_mult_result;\n",
    "\n",
    "        // Convert signed inputs to unsigned absolute values\n",
    "        always_comb begin\n",
    "            a_sign = a[DATA_WIDTH-1];  // Extract sign bit\n",
    "            b_sign = b[DATA_WIDTH-1];  // Extract sign bit\n",
    "            result_sign = a_sign ^ b_sign;  // XOR for final sign\n",
    "            \n",
    "            // Get absolute values\n",
    "            if (a_sign) begin\n",
    "                a_abs = ~a + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                a_abs = a;\n",
    "            end\n",
    "            \n",
    "            if (b_sign) begin\n",
    "                b_abs = ~b + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                b_abs = b;\n",
    "            end\n",
    "        end\n",
    "\n",
    "        // Split absolute values into high and low parts\n",
    "        assign aL = a_abs[3:0];\n",
    "        assign aH = a_abs[7:4];\n",
    "        assign bL = b_abs[3:0];\n",
    "        assign bH = b_abs[7:4];\n",
    "\n",
    "        logic [2*DATA_WIDTH-1:0] partial_sum;\n",
    "        logic [3:0] input_to_a, input_to_b;\n",
    "        \n",
    "        // Exact multiplier instance\n",
    "        exact_mult_{exact_mult_index} m1(\n",
    "            .a(input_to_a),\n",
    "            .b(input_to_b),\n",
    "            .p(exact_mult_result)\n",
    "        );\n",
    "        \n",
    "        // Combinational logic for exact multiplier inputs\n",
    "        always_comb begin\n",
    "            if (counter_for_exact_mult_usage == 2'b01) begin\n",
    "                input_to_a = aH;\n",
    "                input_to_b = bH;\n",
    "            end \n",
    "        end\n",
    "        \n",
    "        // Sequential logic for partial product accumulation\n",
    "        always_ff @(posedge fast_clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                partial_sum <= 0;\n",
    "                C_out <= 0;\n",
    "            end else \n",
    "            begin\n",
    "                case(counter_for_exact_mult_usage)\n",
    "                    2'd1: begin\n",
    "                        partial_sum <= approx_5(aL, bL) + (exact_mult_result << 8);  // L*L + H*H\n",
    "                    end\n",
    "                    2'd2: begin\n",
    "                        partial_sum <= partial_sum + (approx_5(aH, bL) << 4)  ;  // + H*L + H*H\n",
    "                    end\n",
    "                    2'd3: begin // 3rd clock we will COMMIT our output \n",
    "                        partial_sum <= partial_sum + (approx_5(aL, bH) << 4);  // + L*H\n",
    "                        \n",
    "                        // Apply sign to final result\n",
    "                        if (result_sign) begin\n",
    "                            C_out <= C_out + ~(partial_sum + (approx_5(aL, bH) << 4)) + 1'b1;  // Two's complement negation\n",
    "                        end else begin\n",
    "                            C_out <= C_out + partial_sum + (approx_5(aL, bH) << 4);\n",
    "                        end\n",
    "                    end\n",
    "                endcase\n",
    "            end\n",
    "        end\n",
    "\n",
    "        always_ff @(posedge clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                c <= 0;\n",
    "                d <= 0;\n",
    "            end else begin\n",
    "                c <= a;\n",
    "                d <= b;\n",
    "            end\n",
    "        end\n",
    "    endmodule\n",
    "\n",
    "\n",
    "    // PE_2_{x}__{3*y+1}_{exact_mult_index} - Uses exact multiplier when counter_for_exact_mult_usage == 2'b10\n",
    "    module PE_2_{x}__{3*y+1}_{exact_mult_index} #(\n",
    "        parameter DATA_WIDTH = 8\n",
    "    )(\n",
    "        input logic signed [DATA_WIDTH-1:0] a, b,\n",
    "        input logic fast_clk,    // 4ns time period\n",
    "        input logic clk,       // 12ns time period\n",
    "        input logic rst,\n",
    "        input logic [1:0] counter_for_exact_mult_usage,\n",
    "        output logic signed [DATA_WIDTH-1:0] c, d,\n",
    "        output logic signed [2*DATA_WIDTH-1:0] C_out\n",
    "    );\n",
    "\n",
    "        // Unsigned absolute values and sign handling\n",
    "        logic [DATA_WIDTH-1:0] a_abs, b_abs;\n",
    "        logic a_sign, b_sign, result_sign;\n",
    "        \n",
    "        // Split into high and low parts (unsigned)\n",
    "        logic [3:0] aL, bL;\n",
    "        logic [3:0] aH, bH;\n",
    "        logic [7:0] exact_mult_result;\n",
    "\n",
    "        // Convert signed inputs to unsigned absolute values\n",
    "        always_comb begin\n",
    "            a_sign = a[DATA_WIDTH-1];  // Extract sign bit\n",
    "            b_sign = b[DATA_WIDTH-1];  // Extract sign bit\n",
    "            result_sign = a_sign ^ b_sign;  // XOR for final sign\n",
    "            \n",
    "            // Get absolute values\n",
    "            if (a_sign) begin\n",
    "                a_abs = ~a + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                a_abs = a;\n",
    "            end\n",
    "            \n",
    "            if (b_sign) begin\n",
    "                b_abs = ~b + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                b_abs = b;\n",
    "            end\n",
    "        end\n",
    "\n",
    "        // Split absolute values into high and low parts\n",
    "        assign aL = a_abs[3:0];\n",
    "        assign aH = a_abs[7:4];\n",
    "        assign bL = b_abs[3:0];\n",
    "        assign bH = b_abs[7:4];\n",
    "\n",
    "        logic [2*DATA_WIDTH-1:0] partial_sum;\n",
    "        logic [3:0] input_to_a, input_to_b;\n",
    "        \n",
    "        // Exact multiplier instance\n",
    "        exact_mult_{exact_mult_index} m1(\n",
    "            .a(input_to_a),\n",
    "            .b(input_to_b),\n",
    "            .p(exact_mult_result)\n",
    "        );\n",
    "        \n",
    "        // Combinational logic for exact multiplier inputs\n",
    "        always_comb begin\n",
    "            if (counter_for_exact_mult_usage == 2'b10) begin\n",
    "                input_to_a = aH;\n",
    "                input_to_b = bH;\n",
    "            end \n",
    "        end\n",
    "        \n",
    "        // Sequential logic for partial product accumulation\n",
    "        always_ff @(posedge fast_clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                partial_sum <= 0;\n",
    "                C_out <= 0;\n",
    "            end else\n",
    "            begin\n",
    "                case(counter_for_exact_mult_usage)\n",
    "                    2'd1: begin\n",
    "                        partial_sum <= approx_4(aL, bL) ;  // L*L \n",
    "                    end\n",
    "                    2'd2: begin\n",
    "                        partial_sum <= partial_sum + (approx_4(aH, bL) << 4) + (exact_mult_result << 8)  ;  // + H*L\n",
    "                    end\n",
    "                    2'd3: begin // 3rd clock we will COMMIT our output \n",
    "                        partial_sum <= partial_sum + (approx_4(aL, bH) << 4)  ;  // + L*H + H*H\n",
    "                        \n",
    "                        // Apply sign to final result\n",
    "                        if (result_sign) begin\n",
    "                            C_out <= C_out + ~(partial_sum + (approx_4(aL, bH) << 4)) + 1'b1;  // Two's complement negation\n",
    "                        end else begin\n",
    "                            C_out <= C_out + partial_sum + (approx_4(aL, bH) << 4);\n",
    "                        end\n",
    "                    end\n",
    "                endcase\n",
    "            end\n",
    "        end\n",
    "\n",
    "        always_ff @(posedge clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                c <= 0;\n",
    "                d <= 0;\n",
    "            end else begin\n",
    "                c <= a;\n",
    "                d <= b;\n",
    "            end\n",
    "        end\n",
    "    endmodule\n",
    "\n",
    "    // PE_3_{x}__{3*y+2}_{exact_mult_index} - Uses exact multiplier when counter_for_exact_mult_usage == 2'b11\n",
    "    module PE_3_{x}__{3*y+2}_{exact_mult_index} #(\n",
    "        parameter DATA_WIDTH = 8\n",
    "    )(\n",
    "        input logic signed [DATA_WIDTH-1:0] a, b,\n",
    "        input logic fast_clk,    // 2ns time period\n",
    "        input logic clk,       // 12ns time period\n",
    "        input logic rst,\n",
    "        input logic [1:0] counter_for_exact_mult_usage,\n",
    "        output logic signed [DATA_WIDTH-1:0] c, d,\n",
    "        output logic signed [2*DATA_WIDTH-1:0] C_out\n",
    "    );\n",
    "\n",
    "        // Unsigned absolute values and sign handling\n",
    "        logic [DATA_WIDTH-1:0] a_abs, b_abs;\n",
    "        logic a_sign, b_sign, result_sign;\n",
    "        \n",
    "        // Split into high and low parts (unsigned)\n",
    "        logic [3:0] aL, bL;\n",
    "        logic [3:0] aH, bH;\n",
    "        logic [7:0] exact_mult_result;\n",
    "\n",
    "        // Convert signed inputs to unsigned absolute values\n",
    "        always_comb begin\n",
    "            a_sign = a[DATA_WIDTH-1];  // Extract sign bit\n",
    "            b_sign = b[DATA_WIDTH-1];  // Extract sign bit\n",
    "            result_sign = a_sign ^ b_sign;  // XOR for final sign\n",
    "            \n",
    "            // Get absolute values\n",
    "            if (a_sign) begin\n",
    "                a_abs = ~a + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                a_abs = a;\n",
    "            end\n",
    "            \n",
    "            if (b_sign) begin\n",
    "                b_abs = ~b + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                b_abs = b;\n",
    "            end\n",
    "        end\n",
    "\n",
    "        // Split absolute values into high and low parts\n",
    "        assign aL = a_abs[3:0];\n",
    "        assign aH = a_abs[7:4];\n",
    "        assign bL = b_abs[3:0];\n",
    "        assign bH = b_abs[7:4];\n",
    "\n",
    "        logic [2*DATA_WIDTH-1:0] partial_sum;\n",
    "        logic [3:0] input_to_a, input_to_b;\n",
    "        \n",
    "        // Exact multiplier instance\n",
    "        exact_mult_{exact_mult_index} m1(\n",
    "            .a(input_to_a),\n",
    "            .b(input_to_b),\n",
    "            .p(exact_mult_result)\n",
    "        );\n",
    "        \n",
    "        // Combinational logic for exact multiplier inputs\n",
    "        always_comb begin\n",
    "            if (counter_for_exact_mult_usage == 2'b11) begin\n",
    "                input_to_a = aH;\n",
    "                input_to_b = bH;\n",
    "            end \n",
    "        end\n",
    "        \n",
    "        // Sequential logic for partial product accumulation\n",
    "        always_ff @(posedge fast_clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                partial_sum <= 0;\n",
    "                C_out <= 0;\n",
    "            end else begin\n",
    "                case(counter_for_exact_mult_usage)\n",
    "                    2'd1: begin\n",
    "                        partial_sum <= approx_3(aL, bL) ;  // L*L + H*H\n",
    "                    end\n",
    "                    2'd2: begin\n",
    "                        partial_sum <= partial_sum + (approx_3(aH, bL) << 4);  // + H*L\n",
    "                    end\n",
    "                    2'd3: begin // 3rd clock we will COMMIT our output \n",
    "                        partial_sum <= partial_sum + (approx_3(aL, bH) << 4) + (exact_mult_result << 8) ;  // + L*H\n",
    "                        \n",
    "                        // Apply sign to final result\n",
    "                        if (result_sign) begin\n",
    "                            C_out <= C_out + ~(partial_sum + (approx_3(aL, bH) << 4)  + (exact_mult_result << 8)  ) + 1'b1;  // Two's complement negation\n",
    "                        end else begin\n",
    "                            C_out <= C_out + partial_sum + (approx_3(aL, bH) << 4) + (exact_mult_result << 8)  ;\n",
    "                        end\n",
    "                    end\n",
    "                endcase\n",
    "            end\n",
    "        end\n",
    "\n",
    "        always_ff @(posedge clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                c <= 0;\n",
    "                d <= 0;\n",
    "            end else begin\n",
    "                c <= a;\n",
    "                d <= b;\n",
    "            end\n",
    "        end\n",
    "    endmodule\n",
    "// ====================================================================\n",
    "        \"\"\")\n",
    "                exact_mult_index += 1\n",
    "        \n",
    "        # Generate PE groups for rows 0-62 (groups of 3)\n",
    "        y = 63\n",
    "        for x in range(0, 63//3):  # row groups (0 to 20, since 63//3 = 21 groups)\n",
    "            f.write(f\"\"\"\n",
    "// =============================x:={x}==y:={y}========================================\n",
    "    module exact_mult_{exact_mult_index} ( input logic [3:0]a,  input logic [3:0]b,  output logic [7:0]p );\n",
    "        assign p = a*b; \n",
    "    endmodule\n",
    "\n",
    "    //  FSM is the solution to ANY hardware modeling problem (most at least)\n",
    "    // Check if you need to implement 2's compliment or something since we are doing manual signed multiplication\n",
    "    // Cuz remember in vivado negative numbers were wierd (probably in 2s complement ), might need to rewrite later sigh\n",
    "\n",
    "    // PE_1_{3*x}__{y}_{exact_mult_index} - Uses exact multiplier when counter_for_exact_mult_usage == 2'b01\n",
    "    module PE_1_{3*x}__{y}_{exact_mult_index} #(\n",
    "        parameter DATA_WIDTH = 8\n",
    "    )(\n",
    "        input logic signed [DATA_WIDTH-1:0] a, b,\n",
    "        input logic fast_clk,    // 4ns time period\n",
    "        input logic clk,       // 12ns time period\n",
    "        input logic rst,\n",
    "        input logic [1:0] counter_for_exact_mult_usage,\n",
    "        output logic signed [DATA_WIDTH-1:0] c, d,\n",
    "        output logic signed [2*DATA_WIDTH-1:0] C_out\n",
    "    );\n",
    "\n",
    "        // Unsigned absolute values and sign handling\n",
    "        logic [DATA_WIDTH-1:0] a_abs, b_abs; logic a_sign, b_sign, result_sign;\n",
    "        // Split into high and low parts (unsigned)\n",
    "        logic [3:0] aL, bL;\n",
    "        logic [3:0] aH, bH;\n",
    "        logic [7:0] exact_mult_result;\n",
    "\n",
    "        // Convert signed inputs to unsigned absolute values\n",
    "        always_comb begin\n",
    "            a_sign = a[DATA_WIDTH-1];  // Extract sign bit\n",
    "            b_sign = b[DATA_WIDTH-1];  // Extract sign bit\n",
    "            result_sign = a_sign ^ b_sign;  // XOR for final sign\n",
    "            \n",
    "            // Get absolute values\n",
    "            if (a_sign) begin\n",
    "                a_abs = ~a + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                a_abs = a;\n",
    "            end\n",
    "            \n",
    "            if (b_sign) begin\n",
    "                b_abs = ~b + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                b_abs = b;\n",
    "            end\n",
    "        end\n",
    "\n",
    "        // Split absolute values into high and low parts\n",
    "        assign aL = a_abs[3:0];\n",
    "        assign aH = a_abs[7:4];\n",
    "        assign bL = b_abs[3:0];\n",
    "        assign bH = b_abs[7:4];\n",
    "\n",
    "        logic [2*DATA_WIDTH-1:0] partial_sum;\n",
    "        logic [3:0] input_to_a, input_to_b;\n",
    "        \n",
    "        // Exact multiplier instance\n",
    "        exact_mult_{exact_mult_index} m1(\n",
    "            .a(input_to_a),\n",
    "            .b(input_to_b),\n",
    "            .p(exact_mult_result)\n",
    "        );\n",
    "        \n",
    "        // Combinational logic for exact multiplier inputs\n",
    "        always_comb begin\n",
    "            if (counter_for_exact_mult_usage == 2'b01) begin\n",
    "                input_to_a = aH;\n",
    "                input_to_b = bH;\n",
    "            end \n",
    "        end\n",
    "        \n",
    "        // Sequential logic for partial product accumulation\n",
    "        always_ff @(posedge fast_clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                partial_sum <= 0;\n",
    "                C_out <= 0;\n",
    "            end else \n",
    "            begin\n",
    "                case(counter_for_exact_mult_usage)\n",
    "                    2'd1: begin\n",
    "                        partial_sum <= approx_5(aL, bL) + (exact_mult_result << 8);  // L*L + H*H\n",
    "                    end\n",
    "                    2'd2: begin\n",
    "                        partial_sum <= partial_sum + (approx_5(aH, bL) << 4)  ;  // + H*L + H*H\n",
    "                    end\n",
    "                    2'd3: begin // 3rd clock we will COMMIT our output \n",
    "                        partial_sum <= partial_sum + (approx_5(aL, bH) << 4);  // + L*H\n",
    "                        \n",
    "                        // Apply sign to final result\n",
    "                        if (result_sign) begin\n",
    "                            C_out <= C_out + ~(partial_sum + (approx_5(aL, bH) << 4)) + 1'b1;  // Two's complement negation\n",
    "                        end else begin\n",
    "                            C_out <= C_out + partial_sum + (approx_5(aL, bH) << 4);\n",
    "                        end\n",
    "                    end\n",
    "                endcase\n",
    "            end\n",
    "        end\n",
    "\n",
    "        always_ff @(posedge clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                c <= 0;\n",
    "                d <= 0;\n",
    "            end else begin\n",
    "                c <= a;\n",
    "                d <= b;\n",
    "            end\n",
    "        end\n",
    "    endmodule\n",
    "\n",
    "\n",
    "    // PE_2_{3*x+1}__{y}_{exact_mult_index} - Uses exact multiplier when counter_for_exact_mult_usage == 2'b10\n",
    "    module PE_2_{3*x+1}__{y}_{exact_mult_index} #(\n",
    "        parameter DATA_WIDTH = 8\n",
    "    )(\n",
    "        input logic signed [DATA_WIDTH-1:0] a, b,\n",
    "        input logic fast_clk,    // 4ns time period\n",
    "        input logic clk,       // 12ns time period\n",
    "        input logic rst,\n",
    "        input logic [1:0] counter_for_exact_mult_usage,\n",
    "        output logic signed [DATA_WIDTH-1:0] c, d,\n",
    "        output logic signed [2*DATA_WIDTH-1:0] C_out\n",
    "    );\n",
    "\n",
    "        // Unsigned absolute values and sign handling\n",
    "        logic [DATA_WIDTH-1:0] a_abs, b_abs;\n",
    "        logic a_sign, b_sign, result_sign;\n",
    "        \n",
    "        // Split into high and low parts (unsigned)\n",
    "        logic [3:0] aL, bL;\n",
    "        logic [3:0] aH, bH;\n",
    "        logic [7:0] exact_mult_result;\n",
    "\n",
    "        // Convert signed inputs to unsigned absolute values\n",
    "        always_comb begin\n",
    "            a_sign = a[DATA_WIDTH-1];  // Extract sign bit\n",
    "            b_sign = b[DATA_WIDTH-1];  // Extract sign bit\n",
    "            result_sign = a_sign ^ b_sign;  // XOR for final sign\n",
    "            \n",
    "            // Get absolute values\n",
    "            if (a_sign) begin\n",
    "                a_abs = ~a + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                a_abs = a;\n",
    "            end\n",
    "            \n",
    "            if (b_sign) begin\n",
    "                b_abs = ~b + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                b_abs = b;\n",
    "            end\n",
    "        end\n",
    "\n",
    "        // Split absolute values into high and low parts\n",
    "        assign aL = a_abs[3:0];\n",
    "        assign aH = a_abs[7:4];\n",
    "        assign bL = b_abs[3:0];\n",
    "        assign bH = b_abs[7:4];\n",
    "\n",
    "        logic [2*DATA_WIDTH-1:0] partial_sum;\n",
    "        logic [3:0] input_to_a, input_to_b;\n",
    "        \n",
    "        // Exact multiplier instance\n",
    "        exact_mult_{exact_mult_index} m1(\n",
    "            .a(input_to_a),\n",
    "            .b(input_to_b),\n",
    "            .p(exact_mult_result)\n",
    "        );\n",
    "        \n",
    "        // Combinational logic for exact multiplier inputs\n",
    "        always_comb begin\n",
    "            if (counter_for_exact_mult_usage == 2'b10) begin\n",
    "                input_to_a = aH;\n",
    "                input_to_b = bH;\n",
    "            end \n",
    "        end\n",
    "        \n",
    "        // Sequential logic for partial product accumulation\n",
    "        always_ff @(posedge fast_clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                partial_sum <= 0;\n",
    "                C_out <= 0;\n",
    "            end else\n",
    "            begin\n",
    "                case(counter_for_exact_mult_usage)\n",
    "                    2'd1: begin\n",
    "                        partial_sum <= approx_4(aL, bL) ;  // L*L \n",
    "                    end\n",
    "                    2'd2: begin\n",
    "                        partial_sum <= partial_sum + (approx_4(aH, bL) << 4) + (exact_mult_result << 8)  ;  // + H*L\n",
    "                    end\n",
    "                    2'd3: begin // 3rd clock we will COMMIT our output \n",
    "                        partial_sum <= partial_sum + (approx_4(aL, bH) << 4)  ;  // + L*H + H*H\n",
    "                        \n",
    "                        // Apply sign to final result\n",
    "                        if (result_sign) begin\n",
    "                            C_out <= C_out + ~(partial_sum + (approx_4(aL, bH) << 4)) + 1'b1;  // Two's complement negation\n",
    "                        end else begin\n",
    "                            C_out <= C_out + partial_sum + (approx_4(aL, bH) << 4);\n",
    "                        end\n",
    "                    end\n",
    "                endcase\n",
    "            end\n",
    "        end\n",
    "\n",
    "        always_ff @(posedge clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                c <= 0;\n",
    "                d <= 0;\n",
    "            end else begin\n",
    "                c <= a;\n",
    "                d <= b;\n",
    "            end\n",
    "        end\n",
    "    endmodule\n",
    "\n",
    "    // PE_3_{3*x+2}__{y}_{exact_mult_index} - Uses exact multiplier when counter_for_exact_mult_usage == 2'b11\n",
    "    module PE_3_{3*x+2}__{y}_{exact_mult_index} #(\n",
    "        parameter DATA_WIDTH = 8\n",
    "    )(\n",
    "        input logic signed [DATA_WIDTH-1:0] a, b,\n",
    "        input logic fast_clk,    // 2ns time period\n",
    "        input logic clk,       // 12ns time period\n",
    "        input logic rst,\n",
    "        input logic [1:0] counter_for_exact_mult_usage,\n",
    "        output logic signed [DATA_WIDTH-1:0] c, d,\n",
    "        output logic signed [2*DATA_WIDTH-1:0] C_out\n",
    "    );\n",
    "\n",
    "        // Unsigned absolute values and sign handling\n",
    "        logic [DATA_WIDTH-1:0] a_abs, b_abs;\n",
    "        logic a_sign, b_sign, result_sign;\n",
    "        \n",
    "        // Split into high and low parts (unsigned)\n",
    "        logic [3:0] aL, bL;\n",
    "        logic [3:0] aH, bH;\n",
    "        logic [7:0] exact_mult_result;\n",
    "\n",
    "        // Convert signed inputs to unsigned absolute values\n",
    "        always_comb begin\n",
    "            a_sign = a[DATA_WIDTH-1];  // Extract sign bit\n",
    "            b_sign = b[DATA_WIDTH-1];  // Extract sign bit\n",
    "            result_sign = a_sign ^ b_sign;  // XOR for final sign\n",
    "            \n",
    "            // Get absolute values\n",
    "            if (a_sign) begin\n",
    "                a_abs = ~a + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                a_abs = a;\n",
    "            end\n",
    "            \n",
    "            if (b_sign) begin\n",
    "                b_abs = ~b + 1'b1;  // Two's complement negation\n",
    "            end else begin\n",
    "                b_abs = b;\n",
    "            end\n",
    "        end\n",
    "\n",
    "        // Split absolute values into high and low parts\n",
    "        assign aL = a_abs[3:0];\n",
    "        assign aH = a_abs[7:4];\n",
    "        assign bL = b_abs[3:0];\n",
    "        assign bH = b_abs[7:4];\n",
    "\n",
    "        logic [2*DATA_WIDTH-1:0] partial_sum;\n",
    "        logic [3:0] input_to_a, input_to_b;\n",
    "        \n",
    "        // Exact multiplier instance\n",
    "        exact_mult_{exact_mult_index} m1(\n",
    "            .a(input_to_a),\n",
    "            .b(input_to_b),\n",
    "            .p(exact_mult_result)\n",
    "        );\n",
    "        \n",
    "        // Combinational logic for exact multiplier inputs\n",
    "        always_comb begin\n",
    "            if (counter_for_exact_mult_usage == 2'b11) begin\n",
    "                input_to_a = aH;\n",
    "                input_to_b = bH;\n",
    "            end \n",
    "        end\n",
    "        \n",
    "        // Sequential logic for partial product accumulation\n",
    "        always_ff @(posedge fast_clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                partial_sum <= 0;\n",
    "                C_out <= 0;\n",
    "            end else begin\n",
    "                case(counter_for_exact_mult_usage)\n",
    "                    2'd1: begin\n",
    "                        partial_sum <= approx_3(aL, bL) ;  // L*L + H*H\n",
    "                    end\n",
    "                    2'd2: begin\n",
    "                        partial_sum <= partial_sum + (approx_3(aH, bL) << 4);  // + H*L\n",
    "                    end\n",
    "                    2'd3: begin // 3rd clock we will COMMIT our output \n",
    "                        partial_sum <= partial_sum + (approx_3(aL, bH) << 4) + (exact_mult_result << 8) ;  // + L*H\n",
    "                        \n",
    "                        // Apply sign to final result\n",
    "                        if (result_sign) begin\n",
    "                            C_out <= C_out + ~(partial_sum + (approx_3(aL, bH) << 4)  + (exact_mult_result << 8)  ) + 1'b1;  // Two's complement negation\n",
    "                        end else begin\n",
    "                            C_out <= C_out + partial_sum + (approx_3(aL, bH) << 4) + (exact_mult_result << 8)  ;\n",
    "                        end\n",
    "                    end\n",
    "                endcase\n",
    "            end\n",
    "        end\n",
    "\n",
    "        always_ff @(posedge clk or posedge rst) begin\n",
    "            if (rst) begin\n",
    "                c <= 0;\n",
    "                d <= 0;\n",
    "            end else begin\n",
    "                c <= a;\n",
    "                d <= b;\n",
    "            end\n",
    "        end\n",
    "    endmodule\n",
    "// ====================================================================\n",
    "\"\"\")\n",
    "            exact_mult_index += 1\n",
    "\n",
    "        x,y = 63,63\n",
    "        f.write(f\"\"\"\n",
    "\n",
    "module exact_mult_{exact_mult_index} ( input logic [3:0]a,  input logic [3:0]b,  output logic [7:0]p );\n",
    "    assign p = a*b; \n",
    "endmodule\n",
    "    \n",
    "module PE_1_63__63_1365 #(\n",
    "    parameter DATA_WIDTH = 8\n",
    ")(\n",
    "    input logic signed [DATA_WIDTH-1:0] a, b,\n",
    "    input logic fast_clk,    // 4ns time period\n",
    "    input logic clk,       // 12ns time period\n",
    "    input logic rst,\n",
    "    input logic [1:0] counter_for_exact_mult_usage,\n",
    "    output logic signed [DATA_WIDTH-1:0] c, d,\n",
    "    output logic signed [2*DATA_WIDTH-1:0] C_out\n",
    ");\n",
    "\n",
    "    // Unsigned absolute values and sign handling\n",
    "    logic [DATA_WIDTH-1:0] a_abs, b_abs;\n",
    "    logic a_sign, b_sign, result_sign;\n",
    "    \n",
    "    // Split into high and low parts (unsigned)\n",
    "    logic [3:0] aL, bL;\n",
    "    logic [3:0] aH, bH;\n",
    "    logic [7:0] exact_mult_result;\n",
    "\n",
    "    // Convert signed inputs to unsigned absolute values\n",
    "    always_comb begin\n",
    "        a_sign = a[DATA_WIDTH-1];  // Extract sign bit\n",
    "        b_sign = b[DATA_WIDTH-1];  // Extract sign bit\n",
    "        result_sign = a_sign ^ b_sign;  // XOR for final sign\n",
    "        \n",
    "        // Get absolute values\n",
    "        if (a_sign) begin\n",
    "            a_abs = ~a + 1'b1;  // Two's complement negation\n",
    "        end else begin\n",
    "            a_abs = a;\n",
    "        end\n",
    "        \n",
    "        if (b_sign) begin\n",
    "            b_abs = ~b + 1'b1;  // Two's complement negation\n",
    "        end else begin\n",
    "            b_abs = b;\n",
    "        end\n",
    "    end\n",
    "\n",
    "    // Split absolute values into high and low parts\n",
    "    assign aL = a_abs[3:0];\n",
    "    assign aH = a_abs[7:4];\n",
    "    assign bL = b_abs[3:0];\n",
    "    assign bH = b_abs[7:4];\n",
    "\n",
    "    logic [2*DATA_WIDTH-1:0] partial_sum;\n",
    "    logic [3:0] input_to_a, input_to_b;\n",
    "    \n",
    "    // Exact multiplier instance\n",
    "    exact_mult_1 m1(\n",
    "        .a(input_to_a),\n",
    "        .b(input_to_b),\n",
    "        .p(exact_mult_result)\n",
    "    );\n",
    "    \n",
    "    // Combinational logic for exact multiplier inputs\n",
    "    always_comb begin\n",
    "        if (counter_for_exact_mult_usage == 2'b01) begin\n",
    "            input_to_a = aH;\n",
    "            input_to_b = bH;\n",
    "        end \n",
    "    end\n",
    "    \n",
    "    // Sequential logic for partial product accumulation\n",
    "    always_ff @(posedge fast_clk or posedge rst) begin\n",
    "        if (rst) begin\n",
    "            partial_sum <= 0;\n",
    "            C_out <= 0;\n",
    "        end else \n",
    "        begin\n",
    "            case(counter_for_exact_mult_usage)\n",
    "                2'd1: begin\n",
    "                    partial_sum <= approx_5(aL, bL) + (exact_mult_result << 8);  // L*L + H*H\n",
    "                end\n",
    "                2'd2: begin\n",
    "                    partial_sum <= partial_sum + (approx_5(aH, bL) << 4)  ;  // + H*L + H*H\n",
    "                end\n",
    "                2'd3: begin // 3rd clock we will COMMIT our output \n",
    "                    partial_sum <= partial_sum + (approx_5(aL, bH) << 4);  // + L*H\n",
    "                    \n",
    "                    // Apply sign to final result\n",
    "                    if (result_sign) begin\n",
    "                        C_out <= C_out + ~(partial_sum + (approx_5(aL, bH) << 4)) + 1'b1;  // Two's complement negation\n",
    "                    end else begin\n",
    "                        C_out <= C_out + partial_sum + (approx_5(aL, bH) << 4);\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "\n",
    "    always_ff @(posedge clk or posedge rst) begin\n",
    "        if (rst) begin\n",
    "            c <= 0;\n",
    "            d <= 0;\n",
    "        end else begin\n",
    "            c <= a;\n",
    "            d <= b;\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "\"\"\") \n",
    "    print(f\"Generated PE_groups.sv with {exact_mult_index} exact multipliers\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "183f12f7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Starting RTL generation...\n",
      "Generating PE_groups.sv...\n",
      "Generated PE_groups.sv with 1365 exact multipliers\n",
      "Generating systolic_array.sv...\n",
      "Generated systolic_array.sv with manual connections for all 4096 PEs\n",
      "RTL generation completed!\n",
      "Files generated:\n",
      "- PE_groups.sv\n",
      "- systolic_array.sv\n"
     ]
    }
   ],
   "source": [
    "def get_pe_module_name(i, j):\n",
    "    \"\"\"\n",
    "    Get the PE module name based on position (i, j)\n",
    "    Returns the appropriate PE module name with correct indexing\n",
    "    \"\"\"\n",
    "    # Special case for the very last PE (63, 63)\n",
    "    if i == 63 and j == 63:\n",
    "        return \"PE_1_63__63_1365\"\n",
    "    \n",
    "    # For columns 0-62 (grouped by columns)\n",
    "    if j < 63:\n",
    "        group_index = (i * 21) + (j // 3)  # Each row has 21 groups, j//3 gives group within row\n",
    "        pe_index_in_group = (j % 3) + 1    # 1, 2, or 3\n",
    "        return f\"PE_{pe_index_in_group}_{i}__{j}_{group_index}\"\n",
    "    \n",
    "    # For column 63 (last column, grouped by rows)\n",
    "    else:  # j == 63\n",
    "        if i < 63:\n",
    "            group_index = 1344 + (i // 3)  # Start after column groups (64*21=1344)\n",
    "            pe_index_in_group = (i % 3) + 1  # 1, 2, or 3\n",
    "            return f\"PE_{pe_index_in_group}_{i}__{j}_{group_index}\"\n",
    "\n",
    "\n",
    "def generate_systolic_array():\n",
    "    \"\"\"Generate systolic_array.sv with manual connections for all 4096 PEs\"\"\"\n",
    "    \n",
    "    with open('systolic_array.sv', 'w') as f:\n",
    "        f.write(\"\"\"// Auto-generated 64x64 systolic array with manual PE connections\n",
    "// Each PE is uniquely instantiated with proper connections\n",
    "\n",
    "module systolic_array #(\n",
    "    parameter DATA_WIDTH = 8,\n",
    "    parameter SIZE = 64\n",
    ")(\n",
    "    input logic signed [DATA_WIDTH-1:0] A [0:SIZE-1],\n",
    "    input logic signed [DATA_WIDTH-1:0] B [0:SIZE-1],\n",
    "    input logic fast_clk,    // 4ns time period\n",
    "    input logic clk,         // 12ns time period\n",
    "    input logic rst,\n",
    "    input logic [1:0] counter_for_exact_mult_usage,\n",
    "    output logic signed [2*DATA_WIDTH-1:0] C [0:SIZE-1][0:SIZE-1]\n",
    ");\n",
    "\n",
    "    // Internal wires as 2D arrays\n",
    "    logic signed [DATA_WIDTH-1:0] c [0:SIZE-1][0:SIZE-1];\n",
    "    logic signed [DATA_WIDTH-1:0] d [0:SIZE-1][0:SIZE-1];\n",
    "    logic signed [2*DATA_WIDTH-1:0] C_out [0:SIZE-1][0:SIZE-1];\n",
    "\n",
    "    // Manual instantiation of all 4096 PEs\n",
    "\"\"\")\n",
    "        \n",
    "        # Generate all PE instances manually\n",
    "        for i in range(64):\n",
    "            for j in range(64):\n",
    "                pe_name = get_pe_module_name(i, j)\n",
    "                \n",
    "                f.write(f\"\\n    // PE at position ({i}, {j})\\n\")\n",
    "                f.write(f\"    {pe_name} #(\\n\")\n",
    "                f.write(f\"        .DATA_WIDTH(DATA_WIDTH)\\n\")\n",
    "                f.write(f\"    ) pe_{i}_{j} (\\n\")\n",
    "                \n",
    "                # Determine input connections based on PE type\n",
    "                if i == 0 and j == 0:\n",
    "                    # Type 1: Very first PE (0,0)\n",
    "                    f.write(f\"        .a(A[0]),\\n\")\n",
    "                    f.write(f\"        .b(B[0]),\\n\")\n",
    "                elif i == 0:\n",
    "                    # Type 2: First row (i=0, j>0)\n",
    "                    f.write(f\"        .a(c[{i}][{j-1}]),\\n\")\n",
    "                    f.write(f\"        .b(B[{j}]),\\n\")\n",
    "                elif j == 0:\n",
    "                    # Type 3: First column (i>0, j=0)\n",
    "                    f.write(f\"        .a(A[{i}]),\\n\")\n",
    "                    f.write(f\"        .b(d[{i-1}][{j}]),\\n\")\n",
    "                else:\n",
    "                    # Type 4: Internal PEs (i>0, j>0)\n",
    "                    f.write(f\"        .a(c[{i}][{j-1}]),\\n\")\n",
    "                    f.write(f\"        .b(d[{i-1}][{j}]),\\n\")\n",
    "                \n",
    "                # Common connections for all PEs\n",
    "                f.write(f\"        .fast_clk(fast_clk),\\n\")\n",
    "                f.write(f\"        .clk(clk),\\n\")\n",
    "                f.write(f\"        .rst(rst),\\n\")\n",
    "                f.write(f\"        .counter_for_exact_mult_usage(counter_for_exact_mult_usage),\\n\")\n",
    "                f.write(f\"        .c(c[{i}][{j}]),\\n\")\n",
    "                f.write(f\"        .d(d[{i}][{j}]),\\n\")\n",
    "                f.write(f\"        .C_out(C_out[{i}][{j}])\\n\")\n",
    "                f.write(f\"    );\\n\")\n",
    "        \n",
    "        # Output assignment\n",
    "        f.write(f\"\"\"\n",
    "    // Assign output C from C_out\n",
    "    always_comb begin\n",
    "        for (int i = 0; i < SIZE; i++) begin\n",
    "            for (int j = 0; j < SIZE; j++) begin\n",
    "                C[i][j] = C_out[i][j];\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\"\"\")\n",
    "    \n",
    "    print(f\"Generated systolic_array.sv with manual connections for all 4096 PEs\")\n",
    "\n",
    "\n",
    "def main():\n",
    "    \"\"\"Main function to generate both files\"\"\"\n",
    "    print(\"Starting RTL generation...\")\n",
    "    \n",
    "    # Generate PE groups file\n",
    "    print(\"Generating PE_groups.sv...\")\n",
    "    generate_pe_groups()\n",
    "    \n",
    "    # Generate systolic array file\n",
    "    print(\"Generating systolic_array.sv...\")\n",
    "    generate_systolic_array()\n",
    "    \n",
    "    print(\"RTL generation completed!\")\n",
    "    print(\"Files generated:\")\n",
    "    print(\"- PE_groups.sv\")\n",
    "    print(\"- systolic_array.sv\")\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ml_env",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
