{"vcs1":{"timestamp_begin":1769491356.962606554, "rt":6.68, "ut":6.42, "st":0.19}}
{"vcselab":{"timestamp_begin":1769491363.690476381, "rt":0.31, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769491364.041045480, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769491356.707072373}
{"VCS_COMP_START_TIME": 1769491356.707072373}
{"VCS_COMP_END_TIME": 1769491364.342966332}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351684}}
{"vcselab": {"peak_mem": 173712}}
