--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SuperiorConatadorDisplay.twx SuperiorConatadorDisplay.ncd -o
SuperiorConatadorDisplay.twr SuperiorConatadorDisplay.pcf -ucf pines.ucf

Design file:              SuperiorConatadorDisplay.ncd
Physical constraint file: SuperiorConatadorDisplay.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.440ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/cuenta_24 (SLICE_X22Y46.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_11 (FF)
  Destination:          XLXI_3/cuenta_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.254 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_11 to XLXI_3/cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.DQ      Tcko                  0.391   XLXI_3/cuenta<11>
                                                       XLXI_3/cuenta_11
    SLICE_X23Y43.A2      net (fanout=2)        0.629   XLXI_3/cuenta<11>
    SLICE_X23Y43.A       Tilo                  0.259   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y44.A1      net (fanout=2)        0.787   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.B3      net (fanout=13)       0.786   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   XLXI_3/cuenta<24>
                                                       XLXI_3/Mcount_cuenta_eqn_241
                                                       XLXI_3/cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (1.198ns logic, 2.202ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_8 (FF)
  Destination:          XLXI_3/cuenta_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.254 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_8 to XLXI_3/cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   XLXI_3/cuenta<11>
                                                       XLXI_3/cuenta_8
    SLICE_X23Y43.A1      net (fanout=2)        0.627   XLXI_3/cuenta<8>
    SLICE_X23Y43.A       Tilo                  0.259   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y44.A1      net (fanout=2)        0.787   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.B3      net (fanout=13)       0.786   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   XLXI_3/cuenta<24>
                                                       XLXI_3/Mcount_cuenta_eqn_241
                                                       XLXI_3/cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.198ns logic, 2.200ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_5 (FF)
  Destination:          XLXI_3/cuenta_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.254 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_5 to XLXI_3/cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.BQ      Tcko                  0.391   XLXI_3/cuenta<7>
                                                       XLXI_3/cuenta_5
    SLICE_X23Y41.A1      net (fanout=2)        0.651   XLXI_3/cuenta<5>
    SLICE_X23Y41.A       Tilo                  0.259   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A6      net (fanout=2)        0.659   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
    SLICE_X21Y44.A       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.B3      net (fanout=13)       0.786   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   XLXI_3/cuenta<24>
                                                       XLXI_3/Mcount_cuenta_eqn_241
                                                       XLXI_3/cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.198ns logic, 2.096ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/cuenta_3 (SLICE_X21Y41.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_17 (FF)
  Destination:          XLXI_3/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.145 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_17 to XLXI_3/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.CQ      Tcko                  0.391   XLXI_3/cuenta<18>
                                                       XLXI_3/cuenta_17
    SLICE_X21Y44.D2      net (fanout=2)        0.760   XLXI_3/cuenta<17>
    SLICE_X21Y44.D       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
    SLICE_X22Y44.A2      net (fanout=2)        0.621   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>1
    SLICE_X22Y44.A       Tilo                  0.203   XLXI_3/cuenta<14>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.768   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_3/cuenta<3>
                                                       XLXI_3/Mcount_cuenta_eqn_31
                                                       XLXI_3/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (1.175ns logic, 2.149ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_12 (FF)
  Destination:          XLXI_3/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.240 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_12 to XLXI_3/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y44.BQ      Tcko                  0.447   XLXI_3/cuenta<14>
                                                       XLXI_3/cuenta_12
    SLICE_X21Y44.D1      net (fanout=2)        0.654   XLXI_3/cuenta<12>
    SLICE_X21Y44.D       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
    SLICE_X22Y44.A2      net (fanout=2)        0.621   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>1
    SLICE_X22Y44.A       Tilo                  0.203   XLXI_3/cuenta<14>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.768   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_3/cuenta<3>
                                                       XLXI_3/Mcount_cuenta_eqn_31
                                                       XLXI_3/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (1.231ns logic, 2.043ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_5 (FF)
  Destination:          XLXI_3/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_5 to XLXI_3/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.BQ      Tcko                  0.391   XLXI_3/cuenta<7>
                                                       XLXI_3/cuenta_5
    SLICE_X23Y41.A1      net (fanout=2)        0.651   XLXI_3/cuenta<5>
    SLICE_X23Y41.A       Tilo                  0.259   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>3
    SLICE_X22Y44.A4      net (fanout=2)        0.630   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
    SLICE_X22Y44.A       Tilo                  0.203   XLXI_3/cuenta<14>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.768   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_3/cuenta<3>
                                                       XLXI_3/Mcount_cuenta_eqn_31
                                                       XLXI_3/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.175ns logic, 2.049ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/cuenta_2 (SLICE_X21Y41.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_17 (FF)
  Destination:          XLXI_3/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.145 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_17 to XLXI_3/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.CQ      Tcko                  0.391   XLXI_3/cuenta<18>
                                                       XLXI_3/cuenta_17
    SLICE_X21Y44.D2      net (fanout=2)        0.760   XLXI_3/cuenta<17>
    SLICE_X21Y44.D       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
    SLICE_X22Y44.A2      net (fanout=2)        0.621   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>1
    SLICE_X22Y44.A       Tilo                  0.203   XLXI_3/cuenta<14>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.C4      net (fanout=13)       0.747   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_3/cuenta<3>
                                                       XLXI_3/Mcount_cuenta_eqn_21
                                                       XLXI_3/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.175ns logic, 2.128ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_12 (FF)
  Destination:          XLXI_3/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.240 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_12 to XLXI_3/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y44.BQ      Tcko                  0.447   XLXI_3/cuenta<14>
                                                       XLXI_3/cuenta_12
    SLICE_X21Y44.D1      net (fanout=2)        0.654   XLXI_3/cuenta<12>
    SLICE_X21Y44.D       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
    SLICE_X22Y44.A2      net (fanout=2)        0.621   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>1
    SLICE_X22Y44.A       Tilo                  0.203   XLXI_3/cuenta<14>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.C4      net (fanout=13)       0.747   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_3/cuenta<3>
                                                       XLXI_3/Mcount_cuenta_eqn_21
                                                       XLXI_3/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.231ns logic, 2.022ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_5 (FF)
  Destination:          XLXI_3/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_5 to XLXI_3/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.BQ      Tcko                  0.391   XLXI_3/cuenta<7>
                                                       XLXI_3/cuenta_5
    SLICE_X23Y41.A1      net (fanout=2)        0.651   XLXI_3/cuenta<5>
    SLICE_X23Y41.A       Tilo                  0.259   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>3
    SLICE_X22Y44.A4      net (fanout=2)        0.630   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
    SLICE_X22Y44.A       Tilo                  0.203   XLXI_3/cuenta<14>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.C4      net (fanout=13)       0.747   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_3/cuenta<3>
                                                       XLXI_3/Mcount_cuenta_eqn_21
                                                       XLXI_3/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (1.175ns logic, 2.028ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/aux (SLICE_X22Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/aux (FF)
  Destination:          XLXI_3/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/aux to XLXI_3/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.DQ      Tcko                  0.234   XLXI_3/aux
                                                       XLXI_3/aux
    SLICE_X22Y28.D6      net (fanout=3)        0.025   XLXI_3/aux
    SLICE_X22Y28.CLK     Tah         (-Th)    -0.197   XLXI_3/aux
                                                       XLXI_3/aux_INV_2_o1_INV_0
                                                       XLXI_3/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/unseg (SLICE_X21Y44.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/cuenta_18 (FF)
  Destination:          XLXI_3/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/cuenta_18 to XLXI_3/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.DQ      Tcko                  0.198   XLXI_3/cuenta<18>
                                                       XLXI_3/cuenta_18
    SLICE_X21Y44.A5      net (fanout=3)        0.183   XLXI_3/cuenta<18>
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.215   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
                                                       XLXI_3/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.413ns logic, 0.183ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/cuenta_25 (SLICE_X21Y44.B6), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/cuenta_18 (FF)
  Destination:          XLXI_3/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/cuenta_18 to XLXI_3/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.DQ      Tcko                  0.198   XLXI_3/cuenta<18>
                                                       XLXI_3/cuenta_18
    SLICE_X21Y44.A5      net (fanout=3)        0.183   XLXI_3/cuenta<18>
    SLICE_X21Y44.A       Tilo                  0.156   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y44.B6      net (fanout=13)       0.029   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.215   XLXI_3/cuenta<25>
                                                       XLXI_3/Mcount_cuenta_eqn_251
                                                       XLXI_3/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.569ns logic, 0.212ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.990ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/cuenta_24 (FF)
  Destination:          XLXI_3/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.081 - 0.084)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/cuenta_24 to XLXI_3/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y46.BQ      Tcko                  0.234   XLXI_3/cuenta<24>
                                                       XLXI_3/cuenta_24
    SLICE_X21Y44.A4      net (fanout=3)        0.353   XLXI_3/cuenta<24>
    SLICE_X21Y44.A       Tilo                  0.156   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y44.B6      net (fanout=13)       0.029   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.215   XLXI_3/cuenta<25>
                                                       XLXI_3/Mcount_cuenta_eqn_251
                                                       XLXI_3/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.605ns logic, 0.382ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/cuenta_13 (FF)
  Destination:          XLXI_3/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/cuenta_13 to XLXI_3/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y44.CQ      Tcko                  0.234   XLXI_3/cuenta<14>
                                                       XLXI_3/cuenta_13
    SLICE_X21Y44.D6      net (fanout=2)        0.129   XLXI_3/cuenta<13>
    SLICE_X21Y44.D       Tilo                  0.156   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>2
    SLICE_X21Y44.A3      net (fanout=2)        0.154   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>1
    SLICE_X21Y44.A       Tilo                  0.156   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_10_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y44.B6      net (fanout=13)       0.029   XLXI_3/PWR_10_o_cuenta[25]_equal_1_o
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.215   XLXI_3/cuenta<25>
                                                       XLXI_3/Mcount_cuenta_eqn_251
                                                       XLXI_3/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.761ns logic, 0.312ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: XLXI_3/aux/SR
  Logical resource: XLXI_3/aux/SR
  Location pin: SLICE_X22Y28.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: XLXI_3/cuenta<14>/SR
  Logical resource: XLXI_3/cuenta_12/SR
  Location pin: SLICE_X22Y44.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.440|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.440ns{1}   (Maximum frequency: 290.698MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 18 09:41:26 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



