<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] OpenOCD/GDB: sam7se512 and external RAM	(part2)
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-June/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20OpenOCD/GDB%3A%20sam7se512%20and%20external%20RAM%0A%09%28part2%29&In-Reply-To=%3CJLEAKDMELBINENLADICFMEMODAAA.fischermi%40t-online.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002249.html">
   <LINK REL="Next"  HREF="002252.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] OpenOCD/GDB: sam7se512 and external RAM	(part2)</H1>
    <B>Michael Fischer</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20OpenOCD/GDB%3A%20sam7se512%20and%20external%20RAM%0A%09%28part2%29&In-Reply-To=%3CJLEAKDMELBINENLADICFMEMODAAA.fischermi%40t-online.de%3E"
       TITLE="[Openocd-development] OpenOCD/GDB: sam7se512 and external RAM	(part2)">fischermi at t-online.de
       </A><BR>
    <I>Mon Jun 16 21:20:06 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="002249.html">[Openocd-development] OpenOCD/GDB: sam7se512 and external RAM	(part2)
</A></li>
        <LI>Next message: <A HREF="002252.html">[Openocd-development] OpenOCD/GDB: sam7se512 and external RAM	(part2)
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2251">[ date ]</a>
              <a href="thread.html#2251">[ thread ]</a>
              <a href="subject.html#2251">[ subject ]</a>
              <a href="author.html#2251">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hello,

the new version r711 is working now without the &quot;set remotetimeout&quot;
command. Btw, the problem was that the reset scripts takes a long
time because the SDRAM was initialised here. The reset script look like:

# WDT_MR, disable watchdog 
mww 0xFFFFFD44 0x00008000

# RSTC_MR, enable user reset
mww 0xfffffd08 0xa5000001

# CKGR_MOR
mww 0xFFFFFC20 0x00000601
sleep 10

# CKGR_PLLR
mww 0xFFFFFC2C 0x00481c0e
sleep 10

# PMC_MCKR
mww 0xFFFFFC30 0x00000007
sleep 10

# PMC_IER
mww 0xFFFFFF60 0x00480100


#
# Enable SDRAM interface.
#

# Enable SDRAM control at PIO A.
mww 0xfffff474 0x3f800000 # PIO_BSR_OFF
mww 0xfffff404 0x3f800000 # PIO_PDR_OFF

# Enable address bus (A0, A2-A11, A13-A17) at PIO B
mww 0xfffff674 0x0003effd # PIO_BSR_OFF
mww 0xfffff604 0x0003effd # PIO_PDR_OFF

# Enable 16 bit data bus at PIO C
mww 0xfffff870 0x0000ffff # PIO_ASR_OFF
mww 0xfffff804 0x0000ffff # PIO_PDR_OFF

# Enable SDRAM chip select
mww 0xffffff80 0x00000002 # EBI_CSA_OFF

# Set SDRAM characteristics in configuration register.
# Hard coded values for MT48LC32M16A2 with 48MHz CPU.
mww 0xffffffb8 0x2192215a # SDRAMC_CR_OFF
sleep 10

# Issue 16 bit SDRAM command: NOP
mww 0xffffffb0 0x00000011 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 

# Issue 16 bit SDRAM command: Precharge all
mww 0xffffffb0 0x00000012 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 

# Issue 8 auto-refresh cycles
mww 0xffffffb0 0x00000014 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 
mww 0xffffffb0 0x00000014 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 
mww 0xffffffb0 0x00000014 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 
mww 0xffffffb0 0x00000014 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 
mww 0xffffffb0 0x00000014 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 
mww 0xffffffb0 0x00000014 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 
mww 0xffffffb0 0x00000014 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 
mww 0xffffffb0 0x00000014 # SDRAMC_MR_OFF
mww 0x20000000 0x00000000 

# Issue 16 bit SDRAM command: Set mode register  
mww 0xffffffb0 0x00000013 # SDRAMC_MR_OFF
mww 0x20000014 0xcafedede

# Set refresh rate count ???
mww 0xffffffb4 0x00000013 # SDRAMC_TR_OFF

# Issue 16 bit SDRAM command: Normal mode
mww 0xffffffb0 0x00000010 # SDRAMC_MR_OFF
mww 0x20000000 0x00000180

#
# Enable external reset key.
#
mww 0xfffffd08 0xa5000001

Now it is possible to debug Nut/OS application on the EIR in
the external 64MB SDRAM :o)
<A HREF="http://www.ethernut.de/en/hardware/eir/index.html">http://www.ethernut.de/en/hardware/eir/index.html</A>

Best regards,

Michael


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002249.html">[Openocd-development] OpenOCD/GDB: sam7se512 and external RAM	(part2)
</A></li>
	<LI>Next message: <A HREF="002252.html">[Openocd-development] OpenOCD/GDB: sam7se512 and external RAM	(part2)
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2251">[ date ]</a>
              <a href="thread.html#2251">[ thread ]</a>
              <a href="subject.html#2251">[ subject ]</a>
              <a href="author.html#2251">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
