-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
-- Date        : Wed Jul 27 02:34:55 2016
-- Host        : LinuxBox running 64-bit Debian GNU/Linux 8.5 (jessie)
-- Command     : write_vhdl -force -mode funcsim
--               /home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/input_memory/input_memory_sim_netlist.vhdl
-- Design      : input_memory
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity input_memory_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of input_memory_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end input_memory_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of input_memory_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"5D59C4C8EB71378A610A8CBEBFC10A6ADBDAEB8F1B62977AF1381CE23F01B65D",
      INITP_01 => X"1415C3A0CB27DA5E16D3C917FDA9E8081AD930612C5C55286BCB9EA9E72D80F9",
      INITP_02 => X"7CF9FBAF47EEA4DAFEEA95E9A84D2DF87FF5FD2B99301EE7C501F90E0BD9C14F",
      INITP_03 => X"838D24925B1EB5060BCF1662474A104A82901301E2C86A819FCD57CF0A5BFC49",
      INITP_04 => X"8C916042237494807D0FF660B6AD933BF27E4F3027EF48F93A0965029EEBBC67",
      INITP_05 => X"0838D971E3358B6D83F2D36760B244D90F3AC6909EEAFAB6E1265DB541743C7C",
      INITP_06 => X"30DDCA972DC9118AA152C6CC94EB600EA546DB6168DC33F705F848CC841CA951",
      INITP_07 => X"1B6FDC192068FC56C22CE2FE43FAB02D7544F08CF0C8A2040EC0AC2D3D7BC979",
      INIT_00 => X"5F5D9B696D5960606061605C50506E6E6261876B6F5A6263626363615556707A",
      INIT_01 => X"515C896E74585C625D635E5C4F4A726D645D9F6A72585F6060615E5C4F4E716D",
      INIT_02 => X"4253606B745A5C5D735F5F5A4F49677040546A6E755A5D6555605E5B50496C6F",
      INIT_03 => X"418261636F555FAB9579665950476A71436C606772596074A07C5D594F48676F",
      INIT_04 => X"433A67656C569AA78C6E555850436B70415166616D5451A692715E5A51446A74",
      INIT_05 => X"4C416B6C724FC2BE846D5D5A52476B4D443F67696F55D1AD8A6D5C5A52466A60",
      INIT_06 => X"764251407369BBB098715B6151496C4C5A406960733FBEB47E705B5C50466B4A",
      INIT_07 => X"7D3F6BB36FCDB6AA966062654F446B4C7D424A6773AFB8B19C695E6954486D4D",
      INIT_08 => X"7E415CB78FB3A19C95795E594C436C4F7E3C6CBC61C0AFA09A785F5D4E456B4E",
      INIT_09 => X"80703BADB197A28C8C775E644B466A4E805945B9B2A6A69390715C5D4C436B50",
      INIT_0A => X"7D7F3E68B7A884867D706A6D4B446C4F7F7E3B97AF9C94868A726C674B476C4D",
      INIT_0B => X"82843F9191A79271636E6A774C456D537F813D56BAAA7C786D6D65714C436B50",
      INIT_0C => X"8382413680A99E7A4F61688D4B446D5681833C5F7AA7A162476D67864C456C55",
      INIT_0D => X"83815D415CAF95966B4266814E446F5683824E3E76AB9988545A6C844C436E55",
      INIT_0E => X"7D8176473CB18CA3574E535A514B7252837E6C4546B3829A6846636D4F4A6F53",
      INIT_0F => X"847D79443A9B68657B49675B4E4B71537F83784836A9939F58445A54514A7450",
      INIT_10 => X"7D797C3C3A4C554DA93F814D43466E4F817A7B3E3A675F38915E766A48466F50",
      INIT_11 => X"827A7A393A806B7D533E968E84457050787A7B3B3F745E65973A937364476F52",
      INIT_12 => X"81797B3A3E866D90575A3F617547704989797B373D8870934E4D757A81436F4D",
      INIT_13 => X"957376484383607950885D6E7A4A6F4C8376793F41866283547A55697C46704B",
      INIT_14 => X"9D727A6048796B74534360996C4578459D737954427C58774E685C8B70517249",
      INIT_15 => X"9F6F7967476A5E684E3B9B715B527C3F9B717A634875796B533A8A836D427A42",
      INIT_16 => X"A9777B724940666A44427080534E763EA673796E4852736D493B7B7F4E647A3F",
      INIT_17 => X"A1877E76504A8C5E4241469F5247713EA37C7D754B3F806940415491524A713E",
      INIT_18 => X"6E8C60685591736640438D8951656C5395917C63544C835E4142617B506B733E",
      INIT_19 => X"499673793E997A674B4680635A7E6A86408760774CAA77634443747F66716886",
      INIT_1A => X"57A17173A69472634D44905C5C616641539F7675689476664E42946A4D686958",
      INIT_1B => X"4F8C6774C6936D665C53814F57616236559E6A74C195706357409A476F5B6339",
      INIT_1C => X"5563725FBF856A694F396B504D635C354D786B77C28B6B675A4882514B626037",
      INIT_1D => X"503C5E56BA7C5F674B3A7844485E5A44574C6848BD806367453765484D605831",
      INIT_1E => X"6A4C5F4FB1776565593E62544D505A49583F6456B87A63665842684E455E5B56",
      INIT_1F => X"5E575653A4736A62584E6D705B47603A71585449AA72696258496B6350495D3F",
      INIT_20 => X"615D686B6C6B605F5D625F5F5652736C5E5C586B6D6F61616066626258587874",
      INIT_21 => X"405CA36E6F655E5D5C5A5F5D534E6F6C515E8C6C70655F5F5D60605E544E706B",
      INIT_22 => X"465E876B6F5F5C5F6E615F5D544F6F72445E9C6F6F625D5F5559605D54506C6E",
      INIT_23 => X"413A5E63735C5D929A7D735A544D6E6E434B6964725E5D5B9C82605C544E7072",
      INIT_24 => X"45406A655F5D58A89A705C59544D7154403B65646C5A55B19A74645B534B6E64",
      INIT_25 => X"673F60685E59CFBA8E715D5A524F71484F416E64585C99B69B6E5F5A544C7049",
      INIT_26 => X"7A423A6A5E49BCB8A7706151524B734C793F43665D54C3B398725F58514D754B",
      INIT_27 => X"7E403CC05379B8AD9A826450514A754C7E423FAE5F4CBCB29E656651544A734B",
      INIT_28 => X"7B653FB8ACBAA79E977B5F524E4C734D7C453DB968C0ABAA9D866450514B744D",
      INIT_29 => X"7E803F8DB39EA08C8D7A6E584B4A774D7F7D3FAFB5A1AC9B8C7C63534C49754D",
      INIT_2A => X"7B80426EBCA68B8980766961454C754E7D7F407FB5A7928B8E776B5D494D764B",
      INIT_2B => X"7E8348605AACA45D5F746B5F4849744E7D823B94AAAB9C6F6D746C58454A7550",
      INIT_2C => X"8182663E87929B815665727A4C4977527F83563879A8A064666B666E4A4A7451",
      INIT_2D => X"8180774587B38FA13B596778514A795280826F4287A6979A436671844E487851",
      INIT_2E => X"7B7E7F4177BC969F6B4B565E55507A4F7F7D7B4483BC92A545475070554B7A51",
      INIT_2F => X"827C7D3E667486609945685F4F4F7B527D817F3F6EB49270824E625A524F7D4E",
      INIT_30 => X"79797A3D5F74686C9A42465B6E4A7B4D7F797B3C60477041B04453506749784F",
      INIT_31 => X"86787A4A5A66647D665664606B487E4B7A787843607F657F623F5C64854B7D4E",
      INIT_32 => X"8674795E4A755E9264A069436A517C4685777C545170609368796343664C7D48",
      INIT_33 => X"9C787A713C6F5D7F604F4C4772677E4897737A6A437459886291734470667D4B",
      INIT_34 => X"A17C79753963767C5B417B63644C7A43A27C7975396B507B5C333B4871517E44",
      INIT_35 => X"A88879783B466A58594065855B637E3FA17D787639559E735C3F858C555A7940",
      INIT_36 => X"9EA37A794241716C4B434C916D6F7D39AA977878423E875F5341647967637D3E",
      INIT_37 => X"9AA97B7B4647886D3C3E469E5A5B7C40A0A87C7C4244806E3F4042835F6A7D3D",
      INIT_38 => X"409366634A60886B4140538D5B5B7C406E9F7C664B438569403F439D4D6C7D3C",
      INIT_39 => X"51A06D7840A8856B45477A6D58417E95449A587544AE896B43436B796D517C68",
      INIT_3A => X"5186677334A37A6444416E7B65447E96579A6E7532A17D6844427271623B7F9D",
      INIT_3B => X"545676727AA276634A406E5651417E865169717354A3786248419A6659467E8D",
      INIT_3C => X"57495B6DB9966F644F3A896A50447B71584F66779C9D73644C3D69604C3F7C7A",
      INIT_3D => X"6242774DC48864685D4A3D474D447A6B59426447C48F6A6559404A6C4F477A69",
      INIT_3E => X"655D645BBF8061675C443D5A55417B70694D8656C08261675E483D5450437B7C",
      INIT_3F => X"3D505856B27C6C655952526266437854544C515FB87D68655A503B5C5A437A5D",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => dinb(8),
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => douta(8),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => doutb(8),
      ENARDEN => ena,
      ENBWREN => enb,
      REGCEAREGCE => ena,
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \input_memory_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 14 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \input_memory_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \input_memory_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \input_memory_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"61AF5E2F73D86EC16EC0602C6630673366336833683366B15925511E71437143",
      INIT_01 => X"64305F2E7E6A6F4070C25927663067B166B268B268B267305924511D72C57141",
      INIT_02 => X"6A34602E7F6D6F3F7244572566B067B266B1693168B167B05923509E73C77141",
      INIT_03 => X"4E1E5FAD795D6FC071445926662F673166AF69B268B066AF59A3511C73C871C1",
      INIT_04 => X"2B085B27704670C170435BA6662E66B164AB692F692F65AE5922509C74467243",
      INIT_05 => X"2E0C57256BB871406EC05C2766AE64AC643A692E682E65AE59234F9B73C27244",
      INIT_06 => X"328E68BF6AB6703E6D3C5B2666AE63BA68D464BA692E67AE5BA34F9A72C173C3",
      INIT_07 => X"308C6DD16C386E396CBA5924642C6F5E684E60B9683266AC5A234C9874437547",
      INIT_08 => X"2F8C41206D396E386D3958A358A26F5C68CE5F345FAC64AC58224A1775C5774B",
      INIT_09 => X"2F8C27056EB970396FBB572264CD6F5B684A62345CA6642B5722499676457746",
      INIT_0A => X"2E0D300B6FB970BB723D532079716DDB69C862345E2964AB57A24B17764470B9",
      INIT_0B => X"3111338D74BC70BA723E4E9D736772E46AC664B65F2B652C57A24A9875435EA5",
      INIT_0C => X"3C1A320C733A682F72BF451371E470DF674066375EAA65AD57A24A9874424F1C",
      INIT_0D => X"5AB4308C52A14A1572BE4F2D71636F5C6C5166375F2967B457A24A9873C2501D",
      INIT_0E => X"66BE308D329243A872BF68DA7062705E6F55643360AB6A3C56A2491774424F1E",
      INIT_0F => X"67412F8B3E286E5F733F726B70E16ED96CD05F2C62AE69B95821471574424F9D",
      INIT_10 => X"6B452F0A42AB72E56FBA6FE46F5D6DD56ED268BD62AC66335AA24B1773C254A0",
      INIT_11 => X"6B45310B389E70E26ECE6D5C6C556E536CCE6ABF61AA65AF59214C1773C25721",
      INIT_12 => X"6AC440192F0F716271616A556C576D4E6C4A66B8622A6B3557A04B9774C456A1",
      INIT_13 => X"6AC557AE2A076FDD705F694F6CD56C496D486A3C602B71BE58204C1875445520",
      INIT_14 => X"69C569BE2A886C506EDD6F576CCC6BC66D45673867B473C357A04B98754554A0",
      INIT_15 => X"69C46AC12D8A5AB370E170DD5FBB66C15B32643463B2754958204B1675455520",
      INIT_16 => X"684369C32F0B522373E56EDD53354022502565345E2C785059A04A1675C65621",
      INIT_17 => X"67C46AC8300C6FD062C96DDB6B4E3C9E3E1968B466327AD458A04A17754658A3",
      INIT_18 => X"67C46BCA2E8A492A4FAF6E5B6E5832162E8B5FAE63307DDE57204A17754559A5",
      INIT_19 => X"68456B49300B2B0551326F5A6A5539A1318F479D5FAD79DD579F499675C55A25",
      INIT_1A => X"69466AC93793338D4B2B75DA685146AA3513391460AE704E57A0499574C45AA5",
      INIT_1B => X"69466A494521350E3E1B77DD684E5ABF3C9D2C8A622D6FCC58204A96744358A4",
      INIT_1C => X"68C664C155303610308C79616FC462C8379B308C5DA968BB58204B18744358A4",
      INIT_1D => X"623F66C660BA36122A8678E07449644F321434104317652E59A24B9873C358A3",
      INIT_1E => X"5FBF694963BD36132903785D74CD6A54459F2F0C3212582959A24B9873C45822",
      INIT_1F => X"64C5674565C034102F8878D6633064B26740310F3617532A59A14B9874435822",
      INIT_20 => X"6443684368C4320D3109572F682B3B8B71D236973E206134579C4C17744355A1",
      INIT_21 => X"603F684269C5308C2E083D146425411670DC2E0A41A739124C164E1874C45520",
      INIT_22 => X"5B3966C268C42E8A2F8A603067AA60A968D12C0846AF389D4DA4519A744357A3",
      INIT_23 => X"684A64C067C32D8931896EBE6BB1703D5B25290946B044AC5DB7521A73C35621",
      INIT_24 => X"77DF623F66C32C07340B6FC56E3574CD602035943CA33FA4492A511973424F1C",
      INIT_25 => X"77DC613E6643300A330C6FC56E3575CC66284EA5318C369840A1501A73424798",
      INIT_26 => X"775C5EBB66C2320D360F6FC46BAF744463A665BE449A399D45A64E9872C14517",
      INIT_27 => X"77E25CB865C13A9539916F436B2D72BD61A468C85227399E41224F9972C14799",
      INIT_28 => X"77E45D3964C14AA33C126EBE67A971BB64244E2F3D1B442E3F1E511C73424919",
      INIT_29 => X"77E45F3C63C05BB040976F3B6E34713966262D0D3E1D48333A9B4F1973444817",
      INIT_2A => X"786461BE62C0653743986DB7703E70B4652630895D3E3FA63B9E4E9872C44494",
      INIT_2B => X"7865633F6240693C4298622F68AD70B55FA2340C68D03A1D3495519D72453C10",
      INIT_2C => X"7867664361C06AC04398471D703170B8551D330B634040242E8F54247346368E",
      INIT_2D => X"78E9664462C369C245992E0B6EAE6EB34716320D61BE3D242F904C997243340D",
      INIT_2E => X"796763C661C36843479B290971416DB23C11318D3C9D42AD2E904D9870C0310B",
      INIT_2F => X"7A6867CE60C26441491E2C0F7448652B3911318D2B0D473330114B1771C12E8A",
      INIT_30 => X"7B6271595E3F58B048A02A0F70435E2A3610310D339B3D23329152AB72422E0A",
      INIT_31 => X"634074DC522B5BB4471F5D486C3A68B1340E310D4DB7412B329150296FBD409C",
      INIT_32 => X"3C1273D8522B61BE40197BE36E3D66AE3992328E43283FA8389A57AE6CB9553C",
      INIT_33 => X"461879E3583761C0348D76DB70416A31481A341044AC3498379759B76CBA51BA",
      INIT_34 => X"51227C6959B9624048AB7559703F6D3256A136104D37389B2F8F4D296C3A3B1B",
      INIT_35 => X"59277D6B583763406BD873576FBD6E325C233A124935339534164AA66ABA2C0B",
      INIT_36 => X"5AA87DEB553361BF7B6B72D66F3B6F3367AB37904DB92C0C3CA145206AB92886",
      INIT_37 => X"54A27AE255B25FBF7DED72546EB96F35692D3E1A45AB2F8F3596451F69B72605",
      INIT_38 => X"4E1E76555A36603F7AE971506F386FB5632B3894422930112F0F4A2268B52605",
      INIT_39 => X"4FA3714664C052AD796670CC6EB7703654A12E09381D2F912F90502767322504",
      INIT_3A => X"4C225CAA603B461A786570C96E35703641952B873C1D2C8E2F914C22642F2402",
      INIT_3B => X"451C3F1054B250A676E370466E346FB54E9D338B43262C8D2D8E4820632F3D14",
      INIT_3C => X"48A03A905CB650A775E26FC36EB5703569AE44163BA030912C8D459F62B04821",
      INIT_3D => X"50AC461A5EB14821745F6FC16F366FB56A2F3F93391C32132F10391562303916",
      INIT_3E => X"523049A15B27429D72DC6FBF70396FB56AAF5C233A9F361A301232906332300E",
      INIT_3F => X"46A4429E61AC4520725A70C070B96FB36BAF65283B1F3CA13596300D64352C8B",
      INIT_40 => X"622F602E55266DC06FC06CBD643066B167B267B369B266325D2955A375CA70C2",
      INIT_41 => X"67B25FAE62BB6D3F71C26836653066B1673168316A3267315DA856A175CA7141",
      INIT_42 => X"4E205FAE76DD6DBF7245612F66B0673067316931693267B15E28572173C77242",
      INIT_43 => X"2B8A602E7FEF6E4070C3602D66AF66B0662F68AE693167305E2756A171C472C2",
      INIT_44 => X"2F0D60AE7E6C7041704261AC66AF663063AA682D67AF66AF5DA756A172437243",
      INIT_45 => X"3310602D77D9703F6FC1612A67AE66AE633767AF682F662E5EA7562073447345",
      INIT_46 => X"308E491A6EC16EBB6F3F602A66AD61AA6853623D68AF672E60A8561F73C67548",
      INIT_47 => X"2F8B2A866AB56E396DBD612A642C684C6953633C643666AD5F26521D75C776C7",
      INIT_48 => X"2E8B27866CB96EB96BB860A85EA670616AD461375EAE662C5CA54F1C75C7733D",
      INIT_49 => X"300E308C70BC6FB9652E5F2855A56DDC6BD362365EAA65AB5B25509D764865AC",
      INIT_4A => X"3413328D75BE70385EA95DA764CD70616DD563B55FAC662D5BA6519D76C9541D",
      INIT_4B => X"44A22F8B65B070B9602B5DA676EF71E36ACD66B95D2A64AD5BA5511E76484E1A",
      INIT_4C => X"5F38310B3E137239632C5BA473E86FDF69CF67395DAB60AA5BA5511E7548511D",
      INIT_4D => X"64BD310D29866B3863AD541D70E3716170DC663660AD5B235C25501C74C7511E",
      INIT_4E => X"67C3310D2C896EDD63AE4F1D70E4705F6E555D2C64B158A15B254F1B74C64F9D",
      INIT_4F => X"6BC62E8B2B0774685D275CBA6FE26EDB6D52674162AF571F5BA44E1B75C8531E",
      INIT_50 => X"6AC4310D2B0772635C316E626D5A6FDB6E546CC762AD561F5E25509C75C95621",
      INIT_51 => X"6A444F252D0A71626FDE6C606C586DD46CD067BD62AB58215C24519D76CA5721",
      INIT_52 => X"6A44673B2F0B705D71E167526CDA6D516C4A69BF61AC5CA45A22519C77CD56A0",
      INIT_53 => X"69C46AC02F0B69CB6FDF6C566BD36B496E4C68BD683567AE59A1529D774C54A0",
      INIT_54 => X"694469C12F0C6641706070DD69486BC86BC6673B65336C34571F521D764B539F",
      INIT_55 => X"68C36AC5300D5CB272636DDA6946674257B26839613071BD561C509D76CC54A0",
      INIT_56 => X"67C26AC62D096BCE6E5B6D5C6FD34121431E673767356DB6579D501C77CD5521",
      INIT_57 => X"67C36AC72F0E482A53276D5C6F592F13391561B163B169B3581E509C76CC5721",
      INIT_58 => X"67446AC83B982A8668BE6D5B6BD5351B3B995226602D6FC25920501C764C5822",
      INIT_59 => X"68456AC84B25328C6B446D4E69D34FB137133C1A5FAE73CD5A224F1B76CC5823",
      INIT_5A => X"68C56A4856B1359064C078DA685060C6308C3D9A62AF79D95B224D9A76CC5923",
      INIT_5B => X"69456A485F3A35915EBC7AE16CCA6A5429063694622D734D5BA34E9B76CC5823",
      INIT_5C => X"684465C365C135105A387BE674CE67522F8F308D3F156CC15DA64F9B76CD57A2",
      INIT_5D => X"644065436845328E54317B6675D068D1562E310E321169B55E26501D764E56A1",
      INIT_5E => X"5F3D684769C7308C4D2A7BE4764E60B669C5318F341751A55EA54F1C76CE5720",
      INIT_5F => X"624267C66BC7300C46A4663C7446622C70D62F8C381A469F5BA24F9D77CE57A3",
      INIT_60 => X"614067C469C42E0A44A03E9370373A0F7260300C30923D1660B24F9B784F55A0",
      INIT_61 => X"5B3967C268432D0A442049A86DB145246AD42A8A2D0D31925A34539C77D0531F",
      INIT_62 => X"6040664166C2330F429F5FB66C2E63B862AD2F0C351736185F3A579F785154A0",
      INIT_63 => X"745A633F66413A15401C67AE6CAC6DBB6A2D4C22371B33964221579F7851501D",
      INIT_64 => X"775E5FBC6541459E3D976EB56D2B744C6D3064BC45232B0A379A561E78504B19",
      INIT_65 => X"765D5BB864C053AA3A926EB76C2C754E6DAF7256532C2D8B3D1B541F76CF4596",
      INIT_66 => X"77E25CB964C15F35378F6EB76A2974C86DAF5FCB5BB42E0C3A9E55A6764D4196",
      INIT_67 => X"77E46645644167BE348C6F356AAC73426D2E3A1B3E992E0D399C562576CD4397",
      INIT_68 => X"76E5705063C06AC3340A6D3360A372BF6D2C29852B88300F391D549F764C4716",
      INIT_69 => X"7765755763406A43348B5F2B6F3B72BE6CAC308D56B5389B3699529D764A4795",
      INIT_6A => X"776577DA623F68C3360B469C75D4723A6DAC370F63C54B31301154A0764B4413",
      INIT_6B => X"7766795F61BF6744380E310E6DB466AA6DAD3990583040A9311356A576CD3F11",
      INIT_6C => X"78687B65614066C43C122A89733C6CAF692938904E2D3A2035975624774F3C8F",
      INIT_6D => X"78667CEA60C065453F942E0B70336FB55EA23791319346AF369A56A976D0370B",
      INIT_6E => X"78E67D6C5F4165464195310F71C06E354B96340E2A8A482932954FA376CE310A",
      INIT_6F => X"7BE67D6E5D3F63434418339272C56AB3398E308B2E8E4BB43012469D764E2D8A",
      INIT_70 => X"65417CEA5C3F59B2451A2F0D6F4364303E93308C2B8B45332A8C47A775CD2A08",
      INIT_71 => X"370F7C65522E5A3043983D22704A6A343C92308C329441AC36953C1D75CB330D",
      INIT_72 => X"40147CE74B245FBC3F9477E3714D6BB43992300E40223AA13E9F3616764B4D2B",
      INIT_73 => X"50A17DEA5332603E3A107AE271496D353C93300F482D371B35152B8A76CE5946",
      INIT_74 => X"57267DEA56B460BE2E04785F71456E3542152F8D4327399D399B270777D05ACA",
      INIT_75 => X"52A2795F5A34613E2B85775E70C36EB446162F8C3DA23E233A9D290B77D157C5",
      INIT_76 => X"4FA06F48643F603D3B9D75DD70416EB34A99328E4DB9369A34972B8B785153BF",
      INIT_77 => X"50A266336B475E3C5339745B6FBF6EB34A1A338E3FA631133394298977D0503B",
      INIT_78 => X"50A4612869BF5FBF6AD2735A6F3D6F34499B300C3B9F34173111290877D04A32",
      INIT_79 => X"4C22571F653759B77A6672566FBB7035501F318B46B0381C32132B0B77CE442C",
      INIT_7A => X"4B2246146A43439A7C6B71D26FB9703661AB40133392361B31122E8D764D41A7",
      INIT_7B => X"4DA6411378DB479D7BEA71CE6E3670376EB355202D8B2D8D31112C8B75CE4A2C",
      INIT_7C => X"4E29479B7E634DA5796670C96E3570376DB2541F2C0B331430922B0B75CE5237",
      INIT_7D => X"4AA84D2661394EA9776570C76EB670376C314717298A33173294290B764E4A2E",
      INIT_7E => X"411D421B54224E2A75E270C56FB970366C3065292809349733962B0C76CD3E9F",
      INIT_7F => X"320E429C673049A5745F70C570BB70356D3067AB3795371B3A1D2B8C764C3919",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 15) => B"00000000000000000",
      DIADI(14 downto 0) => dina(14 downto 0),
      DIBDI(31 downto 15) => B"00000000000000000",
      DIBDI(14 downto 0) => dinb(14 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37\,
      DOADO(14 downto 0) => douta(14 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_69\,
      DOBDO(14 downto 0) => doutb(14 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity input_memory_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of input_memory_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end input_memory_blk_mem_gen_prim_width;

architecture STRUCTURE of input_memory_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.input_memory_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \input_memory_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 14 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \input_memory_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \input_memory_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \input_memory_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\input_memory_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(14 downto 0) => dina(14 downto 0),
      dinb(14 downto 0) => dinb(14 downto 0),
      douta(14 downto 0) => douta(14 downto 0),
      doutb(14 downto 0) => doutb(14 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity input_memory_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of input_memory_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end input_memory_blk_mem_gen_generic_cstr;

architecture STRUCTURE of input_memory_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.input_memory_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\input_memory_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(14 downto 0) => dina(23 downto 9),
      dinb(14 downto 0) => dinb(23 downto 9),
      douta(14 downto 0) => douta(23 downto 9),
      doutb(14 downto 0) => doutb(23 downto 9),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity input_memory_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of input_memory_blk_mem_gen_top : entity is "blk_mem_gen_top";
end input_memory_blk_mem_gen_top;

architecture STRUCTURE of input_memory_blk_mem_gen_top is
begin
\valid.cstr\: entity work.input_memory_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => dinb(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity input_memory_blk_mem_gen_v8_3_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of input_memory_blk_mem_gen_v8_3_1_synth : entity is "blk_mem_gen_v8_3_1_synth";
end input_memory_blk_mem_gen_v8_3_1_synth;

architecture STRUCTURE of input_memory_blk_mem_gen_v8_3_1_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.input_memory_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => dinb(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity input_memory_blk_mem_gen_v8_3_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of input_memory_blk_mem_gen_v8_3_1 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of input_memory_blk_mem_gen_v8_3_1 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of input_memory_blk_mem_gen_v8_3_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of input_memory_blk_mem_gen_v8_3_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of input_memory_blk_mem_gen_v8_3_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of input_memory_blk_mem_gen_v8_3_1 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of input_memory_blk_mem_gen_v8_3_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of input_memory_blk_mem_gen_v8_3_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of input_memory_blk_mem_gen_v8_3_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of input_memory_blk_mem_gen_v8_3_1 : entity is "Estimated Power for IP     :     7.57195 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of input_memory_blk_mem_gen_v8_3_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of input_memory_blk_mem_gen_v8_3_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of input_memory_blk_mem_gen_v8_3_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of input_memory_blk_mem_gen_v8_3_1 : entity is "input_memory.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of input_memory_blk_mem_gen_v8_3_1 : entity is "input_memory.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of input_memory_blk_mem_gen_v8_3_1 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of input_memory_blk_mem_gen_v8_3_1 : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of input_memory_blk_mem_gen_v8_3_1 : entity is 2048;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of input_memory_blk_mem_gen_v8_3_1 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of input_memory_blk_mem_gen_v8_3_1 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of input_memory_blk_mem_gen_v8_3_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of input_memory_blk_mem_gen_v8_3_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of input_memory_blk_mem_gen_v8_3_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of input_memory_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of input_memory_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of input_memory_blk_mem_gen_v8_3_1 : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of input_memory_blk_mem_gen_v8_3_1 : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of input_memory_blk_mem_gen_v8_3_1 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of input_memory_blk_mem_gen_v8_3_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of input_memory_blk_mem_gen_v8_3_1 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of input_memory_blk_mem_gen_v8_3_1 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of input_memory_blk_mem_gen_v8_3_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of input_memory_blk_mem_gen_v8_3_1 : entity is "blk_mem_gen_v8_3_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of input_memory_blk_mem_gen_v8_3_1 : entity is "yes";
end input_memory_blk_mem_gen_v8_3_1;

architecture STRUCTURE of input_memory_blk_mem_gen_v8_3_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.input_memory_blk_mem_gen_v8_3_1_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => dinb(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity input_memory is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of input_memory : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of input_memory : entity is "input_memory,blk_mem_gen_v8_3_1,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of input_memory : entity is "input_memory,blk_mem_gen_v8_3_1,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=2,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=input_memory.mif,C_INIT_FILE=input_memory.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=NO_CHANGE,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=11,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=11,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_EN_SAFETY_CKT=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=1,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP     _     7.57195 mW}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of input_memory : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of input_memory : entity is "blk_mem_gen_v8_3_1,Vivado 2015.4";
end input_memory;

architecture STRUCTURE of input_memory is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.57195 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "input_memory.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "input_memory.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.input_memory_blk_mem_gen_v8_3_1
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => dinb(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
