0.7
2020.2
Nov 18 2020
09:47:47
D:/udemy_xilinx/UART_project/UART_project.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
,,,,,,tb,,,,,,,,
D:/udemy_xilinx/UART_project/UART_project.srcs/sources_1/new/UART.v,1719227082,verilog,,D:/udemy_xilinx/UART_project/UART_project.srcs/sim_1/new/tb.v,,UART,,,,,,,,
