// Seed: 3829053203
module module_0 (
    input wor void id_0
);
  wire id_2;
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd38
) (
    output wand id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    output wor id_5,
    output wire _id_6,
    input wire id_7,
    input uwire id_8[1 'b0 : id_6  *  -1 'd0],
    input tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    output uwire id_12,
    output supply1 id_13,
    input wor id_14,
    output wire id_15,
    output supply0 id_16,
    output tri0 id_17,
    output wand id_18,
    input wand id_19
);
  tri id_21 = {1'b0 <= -1{1}}, id_22 = 1'd0;
  module_0 modCall_1 (id_19);
  wire id_23;
endmodule
