{"vcs1":{"timestamp_begin":1684330978.436661749, "rt":1.45, "ut":0.52, "st":0.23}}
{"vcselab":{"timestamp_begin":1684330979.972932638, "rt":1.05, "ut":0.35, "st":0.07}}
{"link":{"timestamp_begin":1684330981.097790551, "rt":0.77, "ut":0.41, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684330977.752980370}
{"VCS_COMP_START_TIME": 1684330977.752980370}
{"VCS_COMP_END_TIME": 1684330984.491461815}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 348472}}
{"stitch_vcselab": {"peak_mem": 222372}}
