// Seed: 1310368730
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri0 id_3,
    output supply1 id_4,
    output uwire id_5,
    input wand id_6,
    output tri1 id_7,
    output wor id_8,
    input tri1 id_9
);
  integer id_11;
  wire id_12;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1
);
  assign id_1 = 1;
  always @(negedge id_0 or posedge 1) id_1 = 1;
  wire id_3;
  wire id_4, id_5;
  module_0(
      id_0, id_1, id_1, id_1, id_1, id_1, id_0, id_1, id_1, id_0
  );
endmodule
