{
  "creator": "Yosys 0.43 (git sha1 ead4718e5, g++ 14.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)",
  "modules": {
    "ram": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "hdlname": "ram",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "rtl/ram.sv:3.1-59.10"
      },
      "parameter_default_values": {
        "ADDR_WIDTH": "00000000000000000000000000011111",
        "DATA_WIDTH": "00000000000000000000000000011111"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "i_read_enable": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "i_read_addr": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "o_read_data": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "i_write_enable": {
          "direction": "input",
          "bits": [ 70, 71, 72, 73 ]
        },
        "i_write_addr": {
          "direction": "input",
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ]
        },
        "i_write_data": {
          "direction": "input",
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ]
        }
      },
      "cells": {
        "$display$rtl/ram.sv:24$6": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": "i_read_addr: {32:> 10d-u}\n",
            "PRIORITY": "11111111111111111111111111111111",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "1",
            "TRG_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "rtl/ram.sv:24.5-24.44"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "TRG": [ 2 ]
          }
        },
        "$display$rtl/ram.sv:25$7": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": "o_read_data: {32:> 10d-u}\n",
            "PRIORITY": "11111111111111111111111111111110",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "1",
            "TRG_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "rtl/ram.sv:25.5-25.44"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "EN": [ "1" ],
            "TRG": [ 2 ]
          }
        },
        "$display$rtl/ram.sv:26$8": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": "i_write_addr: {32:> 10d-u}\n",
            "PRIORITY": "11111111111111111111111111111101",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "1",
            "TRG_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "rtl/ram.sv:26.5-26.46"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
            "EN": [ "1" ],
            "TRG": [ 2 ]
          }
        },
        "$display$rtl/ram.sv:27$9": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000000100000",
            "FORMAT": "i_write_data: {32:> 10d-u}\n",
            "PRIORITY": "11111111111111111111111111111100",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "1",
            "TRG_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "rtl/ram.sv:27.5-27.46"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
            "EN": [ "1" ],
            "TRG": [ 2 ]
          }
        },
        "$procdff$164": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "rtl/ram.sv:50.1-55.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
            "Q": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
          }
        },
        "$procmux$100": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:41.13-41.30|rtl/ram.sv:41.9-42.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 114, 115, 116, 117, 118, 119, 120, 121 ],
            "S": [ 71 ],
            "Y": [ 170, 171, 172, 173, 174, 175, 176, 177 ]
          }
        },
        "$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:41.13-41.30|rtl/ram.sv:41.9-42.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 74, 75, 76, 77, 78 ],
            "S": [ 71 ],
            "Y": [ 178, 179, 180, 181, 182 ]
          }
        },
        "$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:39.13-39.30|rtl/ram.sv:39.9-40.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 70 ],
            "Y": [ 183 ]
          }
        },
        "$procmux$118": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:39.13-39.30|rtl/ram.sv:39.9-40.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 106, 107, 108, 109, 110, 111, 112, 113 ],
            "S": [ 70 ],
            "Y": [ 184, 185, 186, 187, 188, 189, 190, 191 ]
          }
        },
        "$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:39.13-39.30|rtl/ram.sv:39.9-40.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 74, 75, 76, 77, 78 ],
            "S": [ 70 ],
            "Y": [ 192, 193, 194, 195, 196 ]
          }
        },
        "$procmux$129": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 197 ],
            "S": [ 3 ],
            "Y": [ 198 ]
          }
        },
        "$procmux$132": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 199, 200, 201, 202, 203, 204, 205, 206 ],
            "S": [ 3 ],
            "Y": [ 207, 208, 209, 210, 211, 212, 213, 214 ]
          }
        },
        "$procmux$135": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 215, 216, 217, 218, 219 ],
            "S": [ 3 ],
            "Y": [ 220, 221, 222, 223, 224 ]
          }
        },
        "$procmux$138": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 225 ],
            "S": [ 3 ],
            "Y": [ 226 ]
          }
        },
        "$procmux$141": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 227, 228, 229, 230, 231, 232, 233, 234 ],
            "S": [ 3 ],
            "Y": [ 235, 236, 237, 238, 239, 240, 241, 242 ]
          }
        },
        "$procmux$144": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 243, 244, 245, 246, 247 ],
            "S": [ 3 ],
            "Y": [ 248, 249, 250, 251, 252 ]
          }
        },
        "$procmux$147": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 253 ],
            "S": [ 3 ],
            "Y": [ 254 ]
          }
        },
        "$procmux$150": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 170, 171, 172, 173, 174, 175, 176, 177 ],
            "S": [ 3 ],
            "Y": [ 255, 256, 257, 258, 259, 260, 261, 262 ]
          }
        },
        "$procmux$153": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 178, 179, 180, 181, 182 ],
            "S": [ 3 ],
            "Y": [ 263, 264, 265, 266, 267 ]
          }
        },
        "$procmux$156": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 183 ],
            "S": [ 3 ],
            "Y": [ 268 ]
          }
        },
        "$procmux$159": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 184, 185, 186, 187, 188, 189, 190, 191 ],
            "S": [ 3 ],
            "Y": [ 269, 270, 271, 272, 273, 274, 275, 276 ]
          }
        },
        "$procmux$162": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:38.9-38.15|rtl/ram.sv:38.5-47.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 192, 193, 194, 195, 196 ],
            "S": [ 3 ],
            "Y": [ 277, 278, 279, 280, 281 ]
          }
        },
        "$procmux$52": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "rtl/ram.sv:52.13-52.26|rtl/ram.sv:52.9-53.109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313 ],
            "S": [ 5 ],
            "Y": [ 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345 ]
          }
        },
        "$procmux$54": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "rtl/ram.sv:51.9-51.15|rtl/ram.sv:51.5-54.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345 ],
            "S": [ 3 ],
            "Y": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ]
          }
        },
        "$procmux$58": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:45.13-45.30|rtl/ram.sv:45.9-46.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 73 ],
            "Y": [ 197 ]
          }
        },
        "$procmux$64": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:45.13-45.30|rtl/ram.sv:45.9-46.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 130, 131, 132, 133, 134, 135, 136, 137 ],
            "S": [ 73 ],
            "Y": [ 199, 200, 201, 202, 203, 204, 205, 206 ]
          }
        },
        "$procmux$70": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:45.13-45.30|rtl/ram.sv:45.9-46.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 74, 75, 76, 77, 78 ],
            "S": [ 73 ],
            "Y": [ 215, 216, 217, 218, 219 ]
          }
        },
        "$procmux$76": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:43.13-43.30|rtl/ram.sv:43.9-44.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 72 ],
            "Y": [ 225 ]
          }
        },
        "$procmux$82": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:43.13-43.30|rtl/ram.sv:43.9-44.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 122, 123, 124, 125, 126, 127, 128, 129 ],
            "S": [ 72 ],
            "Y": [ 227, 228, 229, 230, 231, 232, 233, 234 ]
          }
        },
        "$procmux$88": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:43.13-43.30|rtl/ram.sv:43.9-44.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 74, 75, 76, 77, 78 ],
            "S": [ 72 ],
            "Y": [ 243, 244, 245, 246, 247 ]
          }
        },
        "$procmux$94": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:41.13-41.30|rtl/ram.sv:41.9-42.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 71 ],
            "Y": [ 253 ]
          }
        },
        "mem_a": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_a",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:32.39-32.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 306, 307, 308, 309, 310, 311, 312, 313 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 277, 278, 279, 280, 281 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 269, 270, 271, 272, 273, 274, 275, 276 ],
            "WR_EN": [ 268, 268, 268, 268, 268, 268, 268, 268 ]
          }
        },
        "mem_b": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_b",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:33.39-33.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 298, 299, 300, 301, 302, 303, 304, 305 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 263, 264, 265, 266, 267 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 255, 256, 257, 258, 259, 260, 261, 262 ],
            "WR_EN": [ 254, 254, 254, 254, 254, 254, 254, 254 ]
          }
        },
        "mem_c": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_c",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:34.39-34.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 290, 291, 292, 293, 294, 295, 296, 297 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 248, 249, 250, 251, 252 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 235, 236, 237, 238, 239, 240, 241, 242 ],
            "WR_EN": [ 226, 226, 226, 226, 226, 226, 226, 226 ]
          }
        },
        "mem_d": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_d",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:35.39-35.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 282, 283, 284, 285, 286, 287, 288, 289 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 220, 221, 222, 223, 224 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 207, 208, 209, 210, 211, 212, 213, 214 ],
            "WR_EN": [ 198, 198, 198, 198, 198, 198, 198, 198 ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\mem_a$rtl/ram.sv:40$1_ADDR[31:0]$11": {
          "hide_name": 1,
          "bits": [ 277, 278, 279, 280, 281 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_a$rtl/ram.sv:40$1_DATA[7:0]$12": {
          "hide_name": 1,
          "bits": [ 269, 270, 271, 272, 273, 274, 275, 276 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$0$memwr$\\mem_a$rtl/ram.sv:40$1_EN[7:0]$13": {
          "hide_name": 1,
          "bits": [ 268, 268, 268, 268, 268, 268, 268, 268 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:42$2_ADDR[31:0]$14": {
          "hide_name": 1,
          "bits": [ 263, 264, 265, 266, 267 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:42$2_DATA[7:0]$15": {
          "hide_name": 1,
          "bits": [ 255, 256, 257, 258, 259, 260, 261, 262 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:42$2_EN[7:0]$16": {
          "hide_name": 1,
          "bits": [ 254, 254, 254, 254, 254, 254, 254, 254 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:44$3_ADDR[31:0]$17": {
          "hide_name": 1,
          "bits": [ 248, 249, 250, 251, 252 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:44$3_DATA[7:0]$18": {
          "hide_name": 1,
          "bits": [ 235, 236, 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:44$3_EN[7:0]$19": {
          "hide_name": 1,
          "bits": [ 226, 226, 226, 226, 226, 226, 226, 226 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:46$4_ADDR[31:0]$20": {
          "hide_name": 1,
          "bits": [ 220, 221, 222, 223, 224 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:46$4_DATA[7:0]$21": {
          "hide_name": 1,
          "bits": [ 207, 208, 209, 210, 211, 212, 213, 214 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:46$4_EN[7:0]$22": {
          "hide_name": 1,
          "bits": [ 198, 198, 198, 198, 198, 198, 198, 198 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$0\\o_read_data[31:0]": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
          "attributes": {
            "src": "rtl/ram.sv:50.1-55.4"
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:40$1_ADDR[31:0]$35": {
          "hide_name": 1,
          "bits": [ 192, 193, 194, 195, 196 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:40$1_DATA[7:0]$36": {
          "hide_name": 1,
          "bits": [ 184, 185, 186, 187, 188, 189, 190, 191 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:40$1_EN[7:0]$37": {
          "hide_name": 1,
          "bits": [ 183, 183, 183, 183, 183, 183, 183, 183 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:42$2_ADDR[31:0]$38": {
          "hide_name": 1,
          "bits": [ 178, 179, 180, 181, 182 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:42$2_DATA[7:0]$39": {
          "hide_name": 1,
          "bits": [ 170, 171, 172, 173, 174, 175, 176, 177 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:42$2_EN[7:0]$40": {
          "hide_name": 1,
          "bits": [ 253, 253, 253, 253, 253, 253, 253, 253 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:44$3_ADDR[31:0]$41": {
          "hide_name": 1,
          "bits": [ 243, 244, 245, 246, 247 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:44$3_DATA[7:0]$42": {
          "hide_name": 1,
          "bits": [ 227, 228, 229, 230, 231, 232, 233, 234 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:44$3_EN[7:0]$43": {
          "hide_name": 1,
          "bits": [ 225, 225, 225, 225, 225, 225, 225, 225 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:46$4_ADDR[31:0]$44": {
          "hide_name": 1,
          "bits": [ 215, 216, 217, 218, 219 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:46$4_DATA[7:0]$45": {
          "hide_name": 1,
          "bits": [ 199, 200, 201, 202, 203, 204, 205, 206 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:46$4_EN[7:0]$46": {
          "hide_name": 1,
          "bits": [ 197, 197, 197, 197, 197, 197, 197, 197 ],
          "attributes": {
            "src": "rtl/ram.sv:37.1-48.4"
          }
        },
        "$memrd$\\mem_a$rtl/ram.sv:53$51_DATA": {
          "hide_name": 1,
          "bits": [ 306, 307, 308, 309, 310, 311, 312, 313 ],
          "attributes": {
            "src": "rtl/ram.sv:53.29-53.34"
          }
        },
        "$memrd$\\mem_b$rtl/ram.sv:53$50_DATA": {
          "hide_name": 1,
          "bits": [ 298, 299, 300, 301, 302, 303, 304, 305 ],
          "attributes": {
            "src": "rtl/ram.sv:53.49-53.54"
          }
        },
        "$memrd$\\mem_c$rtl/ram.sv:53$49_DATA": {
          "hide_name": 1,
          "bits": [ 290, 291, 292, 293, 294, 295, 296, 297 ],
          "attributes": {
            "src": "rtl/ram.sv:53.69-53.74"
          }
        },
        "$memrd$\\mem_d$rtl/ram.sv:53$48_DATA": {
          "hide_name": 1,
          "bits": [ 282, 283, 284, 285, 286, 287, 288, 289 ],
          "attributes": {
            "src": "rtl/ram.sv:53.89-53.94"
          }
        },
        "$procmux$52_Y": {
          "hide_name": 1,
          "bits": [ 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "rtl/ram.sv:7.11-7.14"
          }
        },
        "clk_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "rtl/ram.sv:8.11-8.17"
          }
        },
        "i_read_addr": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "rtl/ram.sv:12.26-12.37"
          }
        },
        "i_read_enable": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "rtl/ram.sv:11.11-11.24"
          }
        },
        "i_write_addr": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
          "attributes": {
            "src": "rtl/ram.sv:17.26-17.38"
          }
        },
        "i_write_data": {
          "hide_name": 0,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
          "attributes": {
            "src": "rtl/ram.sv:18.26-18.38"
          }
        },
        "i_write_enable": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73 ],
          "attributes": {
            "src": "rtl/ram.sv:16.17-16.31"
          }
        },
        "o_read_data": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "rtl/ram.sv:13.33-13.44"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "rtl/ram.sv:9.11-9.14"
          }
        }
      }
    }
  }
}
