// Seed: 1571425784
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  wire id_3;
  uwire id_4, id_5;
  assign id_5 = id_0;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    output tri id_7,
    input wor id_8,
    input uwire id_9,
    output wand id_10,
    input tri1 id_11,
    input wire id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    output uwire id_16,
    input tri1 id_17,
    input tri0 id_18
);
  assign id_0 = 1;
  module_0(
      id_4, id_18
  );
endmodule
