

================================================================
== Vitis HLS Report for 'calculateLayer4_1'
================================================================
* Date:           Thu Jan 15 17:49:01 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  3.400 us|  3.400 us|  170|  170|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |      164|      164|        66|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 66


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 1, D = 66, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 68 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 2 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.6>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 100, void @empty_10, void @empty_9, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%Layer4_Neurons_CPU_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Layer4_Neurons_CPU" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 74 'read' 'Layer4_Neurons_CPU_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer4_Neurons_CPU_read, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 75 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i62 %trunc_ln" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 76 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln81" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 77 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (14.6ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem1_addr, i32 100" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 78 'writereq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 79 [1/1] (1.03ns)   --->   "%br_ln81 = br void" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 79 'br' 'br_ln81' <Predicate = true> <Delay = 1.03>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln81, void %.split14, i7 0, void" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 80 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 %add_ln88_5, void %.split14, i17 0, void" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 81 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.38ns)   --->   "%add_ln81 = add i7 %i, i7 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 82 'add' 'add_ln81' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.12ns)   --->   "%icmp_ln81 = icmp_eq  i7 %i, i7 100" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 83 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 84 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split14, void" [../CoDesign/CoDesignSoft/src/funcLayers.h:81]   --->   Operation 85 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.59ns)   --->   "%add_ln88_5 = add i17 %phi_mul, i17 1251" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 86 'add' 'add_ln88_5' <Predicate = (!icmp_ln81)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.59ns)   --->   "%add_ln88 = add i17 %phi_mul, i17 1246" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 87 'add' 'add_ln88' <Predicate = (!icmp_ln81)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i17 %add_ln88" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 88 'zext' 'zext_ln88' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln88" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 89 'getelementptr' 'Layer3_Weights_CPU_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load = load i17 %Layer3_Weights_CPU_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 90 'load' 'Layer3_Weights_CPU_load' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_2 : Operation 91 [1/1] (1.59ns)   --->   "%add_ln88_1 = add i17 %phi_mul, i17 1247" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 91 'add' 'add_ln88_1' <Predicate = (!icmp_ln81)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i17 %add_ln88_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 92 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_1 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln88_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 93 'getelementptr' 'Layer3_Weights_CPU_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load_1 = load i17 %Layer3_Weights_CPU_addr_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 94 'load' 'Layer3_Weights_CPU_load_1' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>

State 3 <SV = 2> <Delay = 12.7>
ST_3 : Operation 95 [1/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load = load i17 %Layer3_Weights_CPU_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 95 'load' 'Layer3_Weights_CPU_load' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_622_1_load = load i32 %Layer3_Neurons_CPU_622_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 96 'load' 'Layer3_Neurons_CPU_622_1_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (10.1ns)   --->   "%mul1_49_4 = fmul i32 %Layer3_Weights_CPU_load, i32 %Layer3_Neurons_CPU_622_1_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 97 'fmul' 'mul1_49_4' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load_1 = load i17 %Layer3_Weights_CPU_addr_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 98 'load' 'Layer3_Weights_CPU_load_1' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_623_0_load = load i32 %Layer3_Neurons_CPU_623_0" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 99 'load' 'Layer3_Neurons_CPU_623_0_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (10.1ns)   --->   "%mul1_49_4_1 = fmul i32 %Layer3_Weights_CPU_load_1, i32 %Layer3_Neurons_CPU_623_0_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 100 'fmul' 'mul1_49_4_1' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 10.1>
ST_4 : Operation 101 [1/2] (10.1ns)   --->   "%mul1_49_4 = fmul i32 %Layer3_Weights_CPU_load, i32 %Layer3_Neurons_CPU_622_1_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 101 'fmul' 'mul1_49_4' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (10.1ns)   --->   "%mul1_49_4_1 = fmul i32 %Layer3_Weights_CPU_load_1, i32 %Layer3_Neurons_CPU_623_0_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 102 'fmul' 'mul1_49_4_1' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 13.3>
ST_5 : Operation 103 [1/1] (1.59ns)   --->   "%add_ln88_2 = add i17 %phi_mul, i17 1248" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 103 'add' 'add_ln88_2' <Predicate = (!icmp_ln81)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i17 %add_ln88_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 104 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_2 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln88_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 105 'getelementptr' 'Layer3_Weights_CPU_addr_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load_2 = load i17 %Layer3_Weights_CPU_addr_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 106 'load' 'Layer3_Weights_CPU_load_2' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_5 : Operation 107 [1/1] (1.59ns)   --->   "%add_ln88_3 = add i17 %phi_mul, i17 1249" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 107 'add' 'add_ln88_3' <Predicate = (!icmp_ln81)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.59ns)   --->   "%add_ln88_4 = add i17 %phi_mul, i17 1250" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 108 'add' 'add_ln88_4' <Predicate = (!icmp_ln81)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [3/3] (13.3ns)   --->   "%add23_le_le = fadd i32 %mul1_49_4, i32 %mul1_49_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 109 'fadd' 'add23_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 13.3>
ST_6 : Operation 110 [1/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load_2 = load i17 %Layer3_Weights_CPU_addr_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 110 'load' 'Layer3_Weights_CPU_load_2' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_623_1_load = load i32 %Layer3_Neurons_CPU_623_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 111 'load' 'Layer3_Neurons_CPU_623_1_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (10.1ns)   --->   "%mul1_49_4_2 = fmul i32 %Layer3_Weights_CPU_load_2, i32 %Layer3_Neurons_CPU_623_1_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 112 'fmul' 'mul1_49_4_2' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [2/3] (13.3ns)   --->   "%add23_le_le = fadd i32 %mul1_49_4, i32 %mul1_49_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 113 'fadd' 'add23_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 13.3>
ST_7 : Operation 114 [1/2] (10.1ns)   --->   "%mul1_49_4_2 = fmul i32 %Layer3_Weights_CPU_load_2, i32 %Layer3_Neurons_CPU_623_1_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 114 'fmul' 'mul1_49_4_2' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/3] (13.3ns)   --->   "%add23_le_le = fadd i32 %mul1_49_4, i32 %mul1_49_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 115 'fadd' 'add23_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 13.3>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln88_3 = zext i17 %add_ln88_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 116 'zext' 'zext_ln88_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_3 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln88_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 117 'getelementptr' 'Layer3_Weights_CPU_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load_3 = load i17 %Layer3_Weights_CPU_addr_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 118 'load' 'Layer3_Weights_CPU_load_3' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_8 : Operation 119 [3/3] (13.3ns)   --->   "%add25_le_le = fadd i32 %add23_le_le, i32 %mul1_49_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 119 'fadd' 'add25_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 13.3>
ST_9 : Operation 120 [1/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load_3 = load i17 %Layer3_Weights_CPU_addr_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 120 'load' 'Layer3_Weights_CPU_load_3' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_624_0_load = load i32 %Layer3_Neurons_CPU_624_0" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 121 'load' 'Layer3_Neurons_CPU_624_0_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (10.1ns)   --->   "%mul1_49_4_3 = fmul i32 %Layer3_Weights_CPU_load_3, i32 %Layer3_Neurons_CPU_624_0_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 122 'fmul' 'mul1_49_4_3' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [2/3] (13.3ns)   --->   "%add25_le_le = fadd i32 %add23_le_le, i32 %mul1_49_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 123 'fadd' 'add25_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 13.3>
ST_10 : Operation 124 [1/2] (10.1ns)   --->   "%mul1_49_4_3 = fmul i32 %Layer3_Weights_CPU_load_3, i32 %Layer3_Neurons_CPU_624_0_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 124 'fmul' 'mul1_49_4_3' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/3] (13.3ns)   --->   "%add25_le_le = fadd i32 %add23_le_le, i32 %mul1_49_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 125 'fadd' 'add25_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 13.3>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln88_4 = zext i17 %add_ln88_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 126 'zext' 'zext_ln88_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_4 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln88_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 127 'getelementptr' 'Layer3_Weights_CPU_addr_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 128 [2/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load_4 = load i17 %Layer3_Weights_CPU_addr_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 128 'load' 'Layer3_Weights_CPU_load_4' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_11 : Operation 129 [3/3] (13.3ns)   --->   "%add27_le_le = fadd i32 %add25_le_le, i32 %mul1_49_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 129 'fadd' 'add27_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 13.3>
ST_12 : Operation 130 [1/2] (2.66ns)   --->   "%Layer3_Weights_CPU_load_4 = load i17 %Layer3_Weights_CPU_addr_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 130 'load' 'Layer3_Weights_CPU_load_4' <Predicate = (!icmp_ln81)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 125100> <ROM>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_624_1_load = load i32 %Layer3_Neurons_CPU_624_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 131 'load' 'Layer3_Neurons_CPU_624_1_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_12 : Operation 132 [2/2] (10.1ns)   --->   "%mul1_49_4_4 = fmul i32 %Layer3_Weights_CPU_load_4, i32 %Layer3_Neurons_CPU_624_1_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 132 'fmul' 'mul1_49_4_4' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [2/3] (13.3ns)   --->   "%add27_le_le = fadd i32 %add25_le_le, i32 %mul1_49_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 133 'fadd' 'add27_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 13.3>
ST_13 : Operation 134 [1/2] (10.1ns)   --->   "%mul1_49_4_4 = fmul i32 %Layer3_Weights_CPU_load_4, i32 %Layer3_Neurons_CPU_624_1_load" [../CoDesign/CoDesignSoft/src/funcLayers.h:88]   --->   Operation 134 'fmul' 'mul1_49_4_4' <Predicate = (!icmp_ln81)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/3] (13.3ns)   --->   "%add27_le_le = fadd i32 %add25_le_le, i32 %mul1_49_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 135 'fadd' 'add27_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 13.3>
ST_14 : Operation 136 [3/3] (13.3ns)   --->   "%add29_le_le = fadd i32 %add27_le_le, i32 %mul1_49_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 136 'fadd' 'add29_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 13.3>
ST_15 : Operation 137 [2/3] (13.3ns)   --->   "%add29_le_le = fadd i32 %add27_le_le, i32 %mul1_49_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 137 'fadd' 'add29_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 13.3>
ST_16 : Operation 138 [1/3] (13.3ns)   --->   "%add29_le_le = fadd i32 %add27_le_le, i32 %mul1_49_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:90]   --->   Operation 138 'fadd' 'add29_le_le' <Predicate = (!icmp_ln81)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 139 [1/1] (12.3ns)   --->   "%conv = fpext i32 %add29_le_le" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 139 'fpext' 'conv' <Predicate = (!icmp_ln81)> <Delay = 12.3> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 11.8>
ST_18 : Operation 140 [4/4] (11.8ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 140 'dmul' 'x_assign' <Predicate = (!icmp_ln81)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 11.8>
ST_19 : Operation 141 [3/4] (11.8ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 141 'dmul' 'x_assign' <Predicate = (!icmp_ln81)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 11.8>
ST_20 : Operation 142 [2/4] (11.8ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 142 'dmul' 'x_assign' <Predicate = (!icmp_ln81)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 11.8>
ST_21 : Operation 143 [1/4] (11.8ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 143 'dmul' 'x_assign' <Predicate = (!icmp_ln81)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.6>
ST_22 : Operation 144 [39/39] (10.6ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 144 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 10.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 14.4>
ST_23 : Operation 145 [38/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 145 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 14.4>
ST_24 : Operation 146 [37/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 146 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 14.4>
ST_25 : Operation 147 [36/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 147 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 14.4>
ST_26 : Operation 148 [35/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 148 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 14.4>
ST_27 : Operation 149 [34/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 149 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 14.4>
ST_28 : Operation 150 [33/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 150 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 14.4>
ST_29 : Operation 151 [32/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 151 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 14.4>
ST_30 : Operation 152 [31/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 152 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 14.4>
ST_31 : Operation 153 [30/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 153 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 14.4>
ST_32 : Operation 154 [29/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 154 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 14.4>
ST_33 : Operation 155 [28/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 155 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 14.4>
ST_34 : Operation 156 [27/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 156 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 14.4>
ST_35 : Operation 157 [26/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 157 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 14.4>
ST_36 : Operation 158 [25/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 158 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 14.4>
ST_37 : Operation 159 [24/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 159 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 14.4>
ST_38 : Operation 160 [23/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 160 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 14.4>
ST_39 : Operation 161 [22/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 161 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 14.4>
ST_40 : Operation 162 [21/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 162 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 14.4>
ST_41 : Operation 163 [20/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 163 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 14.4>
ST_42 : Operation 164 [19/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 164 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 14.4>
ST_43 : Operation 165 [18/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 165 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 14.4>
ST_44 : Operation 166 [17/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 166 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 14.4>
ST_45 : Operation 167 [16/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 167 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 14.4>
ST_46 : Operation 168 [15/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 168 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 14.4>
ST_47 : Operation 169 [14/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 169 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 14.4>
ST_48 : Operation 170 [13/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 170 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 14.4>
ST_49 : Operation 171 [12/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 171 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 14.4>
ST_50 : Operation 172 [11/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 172 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 14.4>
ST_51 : Operation 173 [10/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 173 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 14.4>
ST_52 : Operation 174 [9/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 174 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 14.4>
ST_53 : Operation 175 [8/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 175 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 14.4>
ST_54 : Operation 176 [7/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 176 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 14.4>
ST_55 : Operation 177 [6/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 177 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 14.4>
ST_56 : Operation 178 [5/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 178 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 14.4>
ST_57 : Operation 179 [4/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 179 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 14.4>
ST_58 : Operation 180 [3/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 180 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 14.4>
ST_59 : Operation 181 [2/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 181 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 12.4>
ST_60 : Operation 182 [1/39] (12.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 182 'call' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 12.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 11.8>
ST_61 : Operation 183 [4/4] (11.8ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 183 'dmul' 'mul' <Predicate = (!icmp_ln81)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 11.8>
ST_62 : Operation 184 [3/4] (11.8ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 184 'dmul' 'mul' <Predicate = (!icmp_ln81)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 11.8>
ST_63 : Operation 185 [2/4] (11.8ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 185 'dmul' 'mul' <Predicate = (!icmp_ln81)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 11.8>
ST_64 : Operation 186 [1/4] (11.8ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 186 'dmul' 'mul' <Predicate = (!icmp_ln81)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.72>
ST_65 : Operation 187 [2/2] (3.72ns)   --->   "%conv1 = fptrunc i64 %mul" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 187 'fptrunc' 'conv1' <Predicate = (!icmp_ln81)> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.72>
ST_66 : Operation 188 [1/2] (3.72ns)   --->   "%conv1 = fptrunc i64 %mul" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 188 'fptrunc' 'conv1' <Predicate = (!icmp_ln81)> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 189 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:80]   --->   Operation 189 'specpipeline' 'specpipeline_ln80' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_67 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:80]   --->   Operation 190 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_67 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln92 = bitcast i32 %conv1" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 191 'bitcast' 'bitcast_ln92' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_67 : Operation 192 [1/1] (14.6ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr, i32 %bitcast_ln92, i4 15" [../CoDesign/CoDesignSoft/src/funcLayers.h:92]   --->   Operation 192 'write' 'write_ln92' <Predicate = (!icmp_ln81)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 68 <SV = 2> <Delay = 14.6>
ST_68 : Operation 194 [5/5] (14.6ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:95]   --->   Operation 194 'writeresp' 'empty_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 3> <Delay = 14.6>
ST_69 : Operation 195 [4/5] (14.6ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:95]   --->   Operation 195 'writeresp' 'empty_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 4> <Delay = 14.6>
ST_70 : Operation 196 [3/5] (14.6ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:95]   --->   Operation 196 'writeresp' 'empty_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 5> <Delay = 14.6>
ST_71 : Operation 197 [2/5] (14.6ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:95]   --->   Operation 197 'writeresp' 'empty_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 6> <Delay = 14.6>
ST_72 : Operation 198 [1/5] (14.6ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:95]   --->   Operation 198 'writeresp' 'empty_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [../CoDesign/CoDesignSoft/src/funcLayers.h:95]   --->   Operation 199 'ret' 'ret_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 14.6ns
The critical path consists of the following:
	wire read on port 'Layer4_Neurons_CPU' (../CoDesign/CoDesignSoft/src/funcLayers.h:81) [18]  (0 ns)
	'getelementptr' operation ('gmem1_addr', ../CoDesign/CoDesignSoft/src/funcLayers.h:81) [21]  (0 ns)
	bus request on port 'gmem1' (../CoDesign/CoDesignSoft/src/funcLayers.h:81) [22]  (14.6 ns)

 <State 2>: 4.26ns
The critical path consists of the following:
	'phi' operation ('phi_mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:88) with incoming values : ('add_ln88_5', ../CoDesign/CoDesignSoft/src/funcLayers.h:88) [26]  (0 ns)
	'add' operation ('add_ln88', ../CoDesign/CoDesignSoft/src/funcLayers.h:88) [35]  (1.59 ns)
	'getelementptr' operation ('Layer3_Weights_CPU_addr', ../CoDesign/CoDesignSoft/src/funcLayers.h:88) [37]  (0 ns)
	'load' operation ('Layer3_Weights_CPU_load', ../CoDesign/CoDesignSoft/src/funcLayers.h:88) on array 'Layer3_Weights_CPU' [38]  (2.66 ns)

 <State 3>: 12.8ns
The critical path consists of the following:
	'load' operation ('Layer3_Weights_CPU_load', ../CoDesign/CoDesignSoft/src/funcLayers.h:88) on array 'Layer3_Weights_CPU' [38]  (2.66 ns)
	'fmul' operation ('mul1_49_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:88) [40]  (10.1 ns)

 <State 4>: 10.1ns
The critical path consists of the following:
	'fmul' operation ('mul1_49_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:88) [40]  (10.1 ns)

 <State 5>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add23_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [65]  (13.3 ns)

 <State 6>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add23_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [65]  (13.3 ns)

 <State 7>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add23_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [65]  (13.3 ns)

 <State 8>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add25_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [66]  (13.3 ns)

 <State 9>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add25_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [66]  (13.3 ns)

 <State 10>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add25_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [66]  (13.3 ns)

 <State 11>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add27_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [67]  (13.3 ns)

 <State 12>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add27_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [67]  (13.3 ns)

 <State 13>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add27_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [67]  (13.3 ns)

 <State 14>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add29_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [68]  (13.3 ns)

 <State 15>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add29_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [68]  (13.3 ns)

 <State 16>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add29_le_le', ../CoDesign/CoDesignSoft/src/funcLayers.h:90) [68]  (13.3 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fpext' operation ('conv', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [69]  (12.4 ns)

 <State 18>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('x', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [70]  (11.8 ns)

 <State 19>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('x', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [70]  (11.8 ns)

 <State 20>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('x', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [70]  (11.8 ns)

 <State 21>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('x', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [70]  (11.8 ns)

 <State 22>: 10.6ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (10.6 ns)

 <State 23>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 24>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 25>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 26>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 27>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 28>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 29>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 30>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 31>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 32>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 33>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 34>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 35>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 36>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 37>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 38>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 39>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 40>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 41>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 42>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 43>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 44>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 45>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 46>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 47>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 48>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 49>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 50>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 51>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 52>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 53>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 54>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 55>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 56>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 57>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 58>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 59>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (14.5 ns)

 <State 60>: 12.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [71]  (12.5 ns)

 <State 61>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [72]  (11.8 ns)

 <State 62>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [72]  (11.8 ns)

 <State 63>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [72]  (11.8 ns)

 <State 64>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [72]  (11.8 ns)

 <State 65>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [73]  (3.73 ns)

 <State 66>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../CoDesign/CoDesignSoft/src/funcLayers.h:92) [73]  (3.73 ns)

 <State 67>: 14.6ns
The critical path consists of the following:
	bus write on port 'gmem1' (../CoDesign/CoDesignSoft/src/funcLayers.h:92) [75]  (14.6 ns)

 <State 68>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem1' (../CoDesign/CoDesignSoft/src/funcLayers.h:95) [78]  (14.6 ns)

 <State 69>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem1' (../CoDesign/CoDesignSoft/src/funcLayers.h:95) [78]  (14.6 ns)

 <State 70>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem1' (../CoDesign/CoDesignSoft/src/funcLayers.h:95) [78]  (14.6 ns)

 <State 71>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem1' (../CoDesign/CoDesignSoft/src/funcLayers.h:95) [78]  (14.6 ns)

 <State 72>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem1' (../CoDesign/CoDesignSoft/src/funcLayers.h:95) [78]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
