# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../motor.srcs/sources_1/new/freq_divider.vhd" \
"../../../../motor.srcs/sources_1/new/motor_top.vhd" \
"../../../../motor.srcs/sources_1/new/state_ctrl.vhd" \
"../../../../motor.srcs/sim_1/new/motor_tb.vhd" \

# Do not sort compile order
nosort
