
;; Function f (f, funcdef_no=0, decl_uid=1457, cgraph_uid=0, symbol_order=0)



try_optimize_cfg iteration 1

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 6 (  1.2)


f

Dataflow summary:
def_info->table_size = 35, use_info->table_size = 67
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 5[r5] 147[t]
;;  ref usage 	r2={1d} r3={1d} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d} r14={1d,4u} r15={1d,4u} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r145={1d,3u} r146={1d} r147={1d,1u} r151={1u} r153={1d,4u} r187={2d,8u} r189={2d,9u} r196={1d,2u} r197={2d,2u} r201={1d,1u} r203={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,1u} r211={1d,1u} 
;;    total ref usage 79{33d,46u,0e} in 22{22 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(2){ }d1(3){ }d2(4){ }d3(5){ }d4(6){ }d5(7){ }d6(14){ }d7(15){ }d8(68){ }d9(69){ }d10(70){ }d11(71){ }d12(72){ }d13(73){ }d14(74){ }d15(75){ }d16(145){ }d17(146){ }d19(153){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 151 []
;; lr  use 	
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;; live  in  	
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; live  out 	 4 [r4] 5 [r5] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(14){ }u1(15){ }u2(145){ }u3(153){ }}
;; lr  in  	 4 [r4] 5 [r5] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; lr  use 	 4 [r4] 5 [r5] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	 187 189 197
;; live  in  	 4 [r4] 5 [r5] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 187 189 197
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 187 189 197
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 187 189 197

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(14){ }u8(15){ }u9(145){ }u10(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 187 189 197
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 187 189 197
;; lr  def 	 147 [t] 187 189 196 197 201 203 205 207 209 211
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 187 189 197
;; live  gen 	 187 189 196 197 201 203 205 207 209 211
;; live  kill	 147 [t]
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 187 189 197
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 187 189 197

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u45(14){ }u46(15){ }u47(145){ }u48(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(14){ }u50(15){ }u51(151){ }u52(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 151 [] 153 [sfp]
;; lr  use 	 14 [r14] 15 [r15] 151 [] 153 [sfp]
;; lr  def 	
;; live  in  	 14 [r14] 15 [r15] 153 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 259 to worklist
  Adding insn 127 to worklist
  Adding insn 117 to worklist
  Adding insn 107 to worklist
  Adding insn 97 to worklist
  Adding insn 87 to worklist
  Adding insn 77 to worklist
  Adding insn 67 to worklist
  Adding insn 38 to worklist
Finished finding needed instructions:
processing block 4 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
processing block 3 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 187 189 197
  Adding insn 258 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 119 to worklist
  Adding insn 109 to worklist
  Adding insn 99 to worklist
  Adding insn 89 to worklist
  Adding insn 79 to worklist
  Adding insn 69 to worklist
  Adding insn 151 to worklist
processing block 2 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 187 189 197
  Adding insn 160 to worklist
  Adding insn 35 to worklist
  Adding insn 30 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 6 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 6 (  1.2)


SMS analysis phase
===================

SMS loop num: 1 sms-5.c:12
SMS doloop_register_get failed

SMS transformation phase
=========================

Reordered sequence:
 2 bb 2  [244]
 3 bb 3  [1220]
 4 compensation  [244]
starting the processing of deferred insns
ending the processing of deferred insns


f

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 5[r5] 147[t]
;;  ref usage 	r2={1d} r3={1d} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d} r14={1d,4u} r15={1d,4u} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r145={1d,3u} r146={1d} r147={1d,1u} r151={1u} r153={1d,4u} r187={2d,8u} r189={2d,9u} r196={1d,2u} r197={2d,2u} r201={1d,1u} r203={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,1u} r211={1d,1u} 
;;    total ref usage 79{33d,46u,0e} in 22{22 regular + 0 call} insns.
(note 28 0 32 NOTE_INSN_DELETED)
(note 32 28 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 29 32 30 2 NOTE_INSN_DELETED)
(insn 30 29 31 2 (set (reg:SI 189 [ ivtmp.13 ])
        (reg:SI 5 r5 [ q ])) sms-5.c:10 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 5 r5 [ q ])
        (nil)))
(note 31 30 35 2 NOTE_INSN_FUNCTION_BEG)
(insn 35 31 160 2 (set (reg:SI 187 [ ivtmp.14 ])
        (reg:SI 4 r4 [ p ])) 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 4 r4 [ p ])
        (nil)))
(insn 160 35 41 2 (set (reg:SI 197)
        (const_int 5 [0x5])) 255 {movsi_ie}
     (nil))
(code_label 41 160 37 3 2 "" [1 uses])
(note 37 41 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 150 3 (set (mem/f:SI (reg:SI 189 [ ivtmp.13 ]) [1 MEM[base: _21, offset: 0B]+0 S4 A32])
        (reg:SI 187 [ ivtmp.14 ])) sms-5.c:14 255 {movsi_ie}
     (nil))
(note 150 38 151 3 NOTE_INSN_DELETED)
(insn 151 150 67 3 (set (reg:SI 196)
        (plus:SI (reg:SI 187 [ ivtmp.14 ])
            (const_int 4 [0x4]))) 66 {*addsi3}
     (nil))
(insn 67 151 69 3 (set (mem/f:SI (plus:SI (reg:SI 189 [ ivtmp.13 ])
                (const_int 4 [0x4])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])
        (reg:SI 196)) sms-5.c:14 255 {movsi_ie}
     (nil))
(insn 69 67 77 3 (parallel [
            (set (reg:SI 201 [ ivtmp.14 ])
                (plus:SI (reg:SI 196)
                    (const_int 4 [0x4])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 77 69 79 3 (set (mem/f:SI (plus:SI (reg:SI 189 [ ivtmp.13 ])
                (const_int 8 [0x8])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])
        (reg:SI 201 [ ivtmp.14 ])) sms-5.c:14 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 201 [ ivtmp.14 ])
        (nil)))
(insn 79 77 87 3 (parallel [
            (set (reg:SI 203 [ ivtmp.14 ])
                (plus:SI (reg:SI 187 [ ivtmp.14 ])
                    (const_int 12 [0xc])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 87 79 89 3 (set (mem/f:SI (plus:SI (reg:SI 189 [ ivtmp.13 ])
                (const_int 12 [0xc])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])
        (reg:SI 203 [ ivtmp.14 ])) sms-5.c:14 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 203 [ ivtmp.14 ])
        (nil)))
(insn 89 87 97 3 (parallel [
            (set (reg:SI 205 [ ivtmp.14 ])
                (plus:SI (reg:SI 187 [ ivtmp.14 ])
                    (const_int 16 [0x10])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 97 89 99 3 (set (mem/f:SI (plus:SI (reg:SI 189 [ ivtmp.13 ])
                (const_int 16 [0x10])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])
        (reg:SI 205 [ ivtmp.14 ])) sms-5.c:14 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 205 [ ivtmp.14 ])
        (nil)))
(insn 99 97 107 3 (parallel [
            (set (reg:SI 207 [ ivtmp.14 ])
                (plus:SI (reg:SI 187 [ ivtmp.14 ])
                    (const_int 20 [0x14])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 107 99 109 3 (set (mem/f:SI (plus:SI (reg:SI 189 [ ivtmp.13 ])
                (const_int 20 [0x14])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])
        (reg:SI 207 [ ivtmp.14 ])) sms-5.c:14 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 207 [ ivtmp.14 ])
        (nil)))
(insn 109 107 117 3 (parallel [
            (set (reg:SI 209 [ ivtmp.14 ])
                (plus:SI (reg:SI 187 [ ivtmp.14 ])
                    (const_int 24 [0x18])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 117 109 119 3 (set (mem/f:SI (plus:SI (reg:SI 189 [ ivtmp.13 ])
                (const_int 24 [0x18])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])
        (reg:SI 209 [ ivtmp.14 ])) sms-5.c:14 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 209 [ ivtmp.14 ])
        (nil)))
(insn 119 117 127 3 (parallel [
            (set (reg:SI 211 [ ivtmp.14 ])
                (plus:SI (reg:SI 187 [ ivtmp.14 ])
                    (const_int 28 [0x1c])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 127 119 128 3 (set (mem/f:SI (plus:SI (reg:SI 189 [ ivtmp.13 ])
                (const_int 28 [0x1c])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])
        (reg:SI 211 [ ivtmp.14 ])) sms-5.c:14 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 211 [ ivtmp.14 ])
        (nil)))
(insn 128 127 129 3 (parallel [
            (set (reg:SI 189 [ ivtmp.13 ])
                (plus:SI (reg:SI 189 [ ivtmp.13 ])
                    (const_int 32 [0x20])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 129 128 258 3 (parallel [
            (set (reg:SI 187 [ ivtmp.14 ])
                (plus:SI (reg:SI 187 [ ivtmp.14 ])
                    (const_int 32 [0x20])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 258 129 259 3 (parallel [
            (set (reg:SI 147 t)
                (eq:SI (reg:SI 197)
                    (const_int 1 [0x1])))
            (set (reg:SI 197)
                (plus:SI (reg:SI 197)
                    (const_int -1 [0xffffffffffffffff])))
        ]) sms-5.c:12 -1
     (nil))
(jump_insn 259 258 65 3 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) sms-5.c:12 -1
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9750 (nil)))
 -> 41)
(note 65 259 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function main (main, funcdef_no=1, decl_uid=1463, cgraph_uid=1, symbol_order=1) (executed once)



try_optimize_cfg iteration 1

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { }
;; 4 succs { 1 }
Reordered sequence:
 2 bb 2  [10000]
 3 bb 3  [4]
 4 bb 4  [9996]
starting the processing of deferred insns
ending the processing of deferred insns


main

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 0[r0] 4[r4] 5[r5] 15[r15] 146[pr] 147[t] 154[fpscr0]
;;  ref usage 	r0={3d,2u} r1={2d} r2={3d} r3={3d} r4={4d,1u} r5={4d,1u} r6={3d} r7={3d} r14={1d,4u} r15={1d,6u} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r128={2d} r129={2d} r130={2d} r131={2d} r132={2d} r136={2d} r137={2d} r138={2d} r139={2d} r140={2d} r141={2d} r145={1d,3u} r146={3d} r147={3d,1u} r148={2d} r149={2d} r150={2d} r151={2d,1u} r152={2d} r153={1d,6u} r154={2u} r166={1d,2u} r167={1d,1u} r170={1d,1u} r174={1d,1u} r175={1d,1u,1e} r176={1d,1u} 
;;    total ref usage 228{193d,34u,1e} in 15{13 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(note 6 2 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (parallel [
            (set (reg/f:SI 166)
                (plus:SI (reg/f:SI 153 sfp)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (scratch:SI))
        ]) sms-5.c:41 64 {addsi3_scr}
     (nil))
(insn 8 7 9 2 (set (reg:SI 167)
        (const_int 0 [0])) sms-5.c:41 255 {movsi_ie}
     (nil))
(insn 9 8 12 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 166)
                (const_int 32 [0x20])) [1 q+156 S4 A32])
        (reg:SI 167)) sms-5.c:41 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 12 9 13 2 (set (reg/f:SI 170)
        (symbol_ref:SI ("f") [flags 0x3]  <function_decl 0x1426e9870 f>)) sms-5.c:42 255 {movsi_ie}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:SI 5 r5)
                (plus:SI (reg/f:SI 153 sfp)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (scratch:SI))
        ]) sms-5.c:42 64 {addsi3_scr}
     (nil))
(insn 14 13 15 2 (set (reg:SI 4 r4)
        (const_int 2147483616 [0x7fffffe0])) sms-5.c:42 255 {movsi_ie}
     (nil))
(call_insn 15 14 19 2 (parallel [
            (call (mem:SI (reg/f:SI 170) [0 f S4 A32])
                (const_int 0 [0]))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) sms-5.c:42 314 {calli}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("f") [flags 0x3]  <function_decl 0x1426e9870 f>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:SI (use (reg:SI 4 r4))
        (expr_list:SI (use (reg:SI 5 r5))
            (nil))))
(insn 19 15 20 2 (set (reg:SI 174)
        (const_int -2147483524 [0xffffffff8000007c])) sms-5.c:43 255 {movsi_ie}
     (nil))
(insn 20 19 21 2 (set (reg/f:SI 175 [ q+156 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 166)
                (const_int 32 [0x20])) [1 q+156 S4 A32])) sms-5.c:43 255 {movsi_ie}
     (expr_list:REG_DEAD (reg/f:SI 166)
        (nil)))
(insn 21 20 22 2 (set (reg:SI 147 t)
        (eq:SI (reg/f:SI 175 [ q+156 ])
            (reg:SI 174))) sms-5.c:43 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg/f:SI 175 [ q+156 ])
        (expr_list:REG_DEAD (reg:SI 174)
            (expr_list:REG_EQUAL (eq:SI (reg/f:SI 175 [ q+156 ])
                    (const_int -2147483524 [0xffffffff8000007c]))
                (nil)))))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) sms-5.c:43 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 27)
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 3 (set (reg/f:SI 176)
        (symbol_ref:SI ("abort") [flags 0x41]  <function_decl 0x14269c1b0 abort>)) sms-5.c:44 255 {movsi_ie}
     (nil))
(call_insn 25 24 26 3 (parallel [
            (call (mem:SI (reg/f:SI 176) [0 __builtin_abort S4 A32])
                (const_int 0 [0]))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) sms-5.c:44 314 {calli}
     (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("abort") [flags 0x41]  <function_decl 0x14269c1b0 abort>)
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (nil))
(barrier 26 25 27)
(code_label 27 26 28 4 13 "" [1 uses])
(note 28 27 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 33 28 34 4 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) sms-5.c:47 255 {movsi_ie}
     (nil))
(insn 34 33 0 4 (use (reg/i:SI 0 r0)) sms-5.c:47 -1
     (nil))
