Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 16:49:27 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.031     -195.438                     92                  627        0.096        0.000                      0                  627        4.500        0.000                       0                   254  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.031     -195.438                     92                  627        0.096        0.000                      0                  627        4.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           92  Failing Endpoints,  Worst Slack       -3.031ns,  Total Violation     -195.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.031ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.805ns  (logic 5.242ns (40.936%)  route 7.563ns (59.064%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X53Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  alu_auto/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=23, routed)          0.972     6.536    alu_auto/alu/multiplier/Q[4]
    SLICE_X54Y30         LUT4 (Prop_lut4_I0_O)        0.299     6.835 r  alu_auto/alu/multiplier/p0_i_41/O
                         net (fo=2, routed)           0.680     7.515    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.639 r  alu_auto/alu/multiplier/p0_i_10/O
                         net (fo=57, routed)          0.704     8.343    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[2][1]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[2]_P[8])
                                                      3.656    11.999 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.640    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.764 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.351    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.475 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.431    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.555 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.552    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.676 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.337    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.461 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.257    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.381 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.569    17.950    alu_auto/alu_n_51
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.445    14.850    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[23]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X52Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    alu_auto/FSM_onehot_M_testCase_q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -17.950    
  -------------------------------------------------------------------
                         slack                                 -3.031    

Slack (VIOLATED) :        -3.031ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.805ns  (logic 5.242ns (40.936%)  route 7.563ns (59.064%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.560     5.144    alu_auto/CLK
    SLICE_X53Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  alu_auto/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=23, routed)          0.972     6.536    alu_auto/alu/multiplier/Q[4]
    SLICE_X54Y30         LUT4 (Prop_lut4_I0_O)        0.299     6.835 r  alu_auto/alu/multiplier/p0_i_41/O
                         net (fo=2, routed)           0.680     7.515    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.639 r  alu_auto/alu/multiplier/p0_i_10/O
                         net (fo=57, routed)          0.704     8.343    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[2][1]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[2]_P[8])
                                                      3.656    11.999 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.640    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.764 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.351    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.475 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.431    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.555 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.552    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.676 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.337    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.461 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.257    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.381 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.569    17.950    alu_auto/alu_n_51
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.445    14.850    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X52Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    alu_auto/FSM_onehot_M_testCase_q_reg[43]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -17.950    
  -------------------------------------------------------------------
                         slack                                 -3.031    

Slack (VIOLATED) :        -2.984ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 5.351ns (42.129%)  route 7.350ns (57.871%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.563     5.147    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/Q
                         net (fo=19, routed)          1.023     6.688    alu_auto/alu/multiplier/Q[42]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  alu_auto/alu/multiplier/p0_i_56/O
                         net (fo=3, routed)           0.685     7.497    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[43]_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  alu_auto/alu/multiplier/p0_i_22/O
                         net (fo=1, routed)           0.538     8.160    alu_auto/alu/multiplier/M_alu_x[4]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    12.001 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.642    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.353    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.433    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.557 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.554    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.338    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.462 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.258    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.382 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.467    17.849    alu_auto/alu_n_51
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.441    14.846    alu_auto/CLK
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[20]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.865    alu_auto/FSM_onehot_M_testCase_q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                 -2.984    

Slack (VIOLATED) :        -2.984ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 5.351ns (42.129%)  route 7.350ns (57.871%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.563     5.147    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/Q
                         net (fo=19, routed)          1.023     6.688    alu_auto/alu/multiplier/Q[42]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  alu_auto/alu/multiplier/p0_i_56/O
                         net (fo=3, routed)           0.685     7.497    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[43]_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  alu_auto/alu/multiplier/p0_i_22/O
                         net (fo=1, routed)           0.538     8.160    alu_auto/alu/multiplier/M_alu_x[4]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    12.001 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.642    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.353    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.433    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.557 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.554    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.338    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.462 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.258    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.382 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.467    17.849    alu_auto/alu_n_51
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.441    14.846    alu_auto/CLK
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[25]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.865    alu_auto/FSM_onehot_M_testCase_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                 -2.984    

Slack (VIOLATED) :        -2.984ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 5.351ns (42.129%)  route 7.350ns (57.871%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.563     5.147    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/Q
                         net (fo=19, routed)          1.023     6.688    alu_auto/alu/multiplier/Q[42]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  alu_auto/alu/multiplier/p0_i_56/O
                         net (fo=3, routed)           0.685     7.497    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[43]_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  alu_auto/alu/multiplier/p0_i_22/O
                         net (fo=1, routed)           0.538     8.160    alu_auto/alu/multiplier/M_alu_x[4]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    12.001 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.642    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.353    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.433    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.557 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.554    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.338    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.462 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.258    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.382 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.467    17.849    alu_auto/alu_n_51
    SLICE_X49Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.441    14.846    alu_auto/CLK
    SLICE_X49Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[33]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X49Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.865    alu_auto/FSM_onehot_M_testCase_q_reg[33]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                 -2.984    

Slack (VIOLATED) :        -2.984ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 5.351ns (42.129%)  route 7.350ns (57.871%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.563     5.147    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/Q
                         net (fo=19, routed)          1.023     6.688    alu_auto/alu/multiplier/Q[42]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  alu_auto/alu/multiplier/p0_i_56/O
                         net (fo=3, routed)           0.685     7.497    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[43]_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  alu_auto/alu/multiplier/p0_i_22/O
                         net (fo=1, routed)           0.538     8.160    alu_auto/alu/multiplier/M_alu_x[4]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    12.001 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.642    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.353    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.433    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.557 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.554    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.338    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.462 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.258    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.382 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.467    17.849    alu_auto/alu_n_51
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.441    14.846    alu_auto/CLK
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[45]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.865    alu_auto/FSM_onehot_M_testCase_q_reg[45]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                 -2.984    

Slack (VIOLATED) :        -2.984ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 5.351ns (42.129%)  route 7.350ns (57.871%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.563     5.147    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/Q
                         net (fo=19, routed)          1.023     6.688    alu_auto/alu/multiplier/Q[42]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  alu_auto/alu/multiplier/p0_i_56/O
                         net (fo=3, routed)           0.685     7.497    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[43]_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  alu_auto/alu/multiplier/p0_i_22/O
                         net (fo=1, routed)           0.538     8.160    alu_auto/alu/multiplier/M_alu_x[4]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    12.001 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.642    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.353    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.433    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.557 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.554    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.338    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.462 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.258    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.382 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.467    17.849    alu_auto/alu_n_51
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.441    14.846    alu_auto/CLK
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[46]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.865    alu_auto/FSM_onehot_M_testCase_q_reg[46]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                 -2.984    

Slack (VIOLATED) :        -2.984ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 5.351ns (42.129%)  route 7.350ns (57.871%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.563     5.147    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/Q
                         net (fo=19, routed)          1.023     6.688    alu_auto/alu/multiplier/Q[42]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  alu_auto/alu/multiplier/p0_i_56/O
                         net (fo=3, routed)           0.685     7.497    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[43]_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  alu_auto/alu/multiplier/p0_i_22/O
                         net (fo=1, routed)           0.538     8.160    alu_auto/alu/multiplier/M_alu_x[4]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    12.001 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.642    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.353    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.433    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.557 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.554    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.338    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.462 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.258    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.382 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.467    17.849    alu_auto/alu_n_51
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.441    14.846    alu_auto/CLK
    SLICE_X48Y31         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[51]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.865    alu_auto/FSM_onehot_M_testCase_q_reg[51]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                 -2.984    

Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.682ns  (logic 5.351ns (42.194%)  route 7.331ns (57.805%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.563     5.147    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/Q
                         net (fo=19, routed)          1.023     6.688    alu_auto/alu/multiplier/Q[42]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  alu_auto/alu/multiplier/p0_i_56/O
                         net (fo=3, routed)           0.685     7.497    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[43]_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  alu_auto/alu/multiplier/p0_i_22/O
                         net (fo=1, routed)           0.538     8.160    alu_auto/alu/multiplier/M_alu_x[4]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    12.001 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.642    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.353    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.433    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.557 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.554    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.338    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.462 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.258    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.382 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.447    17.829    alu_auto/alu_n_51
    SLICE_X48Y32         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.443    14.848    alu_auto/CLK
    SLICE_X48Y32         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[17]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X48Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.867    alu_auto/FSM_onehot_M_testCase_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -17.829    
  -------------------------------------------------------------------
                         slack                                 -2.962    

Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.682ns  (logic 5.351ns (42.194%)  route 7.331ns (57.805%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.563     5.147    alu_auto/CLK
    SLICE_X52Y33         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  alu_auto/FSM_onehot_M_testCase_q_reg[43]/Q
                         net (fo=19, routed)          1.023     6.688    alu_auto/alu/multiplier/Q[42]
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.812 r  alu_auto/alu/multiplier/p0_i_56/O
                         net (fo=3, routed)           0.685     7.497    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[43]_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  alu_auto/alu/multiplier/p0_i_22/O
                         net (fo=1, routed)           0.538     8.160    alu_auto/alu/multiplier/M_alu_x[4]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    12.001 r  alu_auto/alu/multiplier/p0/P[8]
                         net (fo=1, routed)           0.641    12.642    alu_auto/alu/multiplier/p0_n_97
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.766 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3/O
                         net (fo=2, routed)           0.587    13.353    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2/O
                         net (fo=32, routed)          0.956    14.433    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[29]_i_2_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.557 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36/O
                         net (fo=2, routed)           0.997    15.554    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_36_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_comp/O
                         net (fo=1, routed)           0.660    16.338    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_11_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.462 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2/O
                         net (fo=1, routed)           0.796    17.258    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_2_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.382 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=54, routed)          0.447    17.829    alu_auto/alu_n_51
    SLICE_X48Y32         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.443    14.848    alu_auto/CLK
    SLICE_X48Y32         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[24]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X48Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.867    alu_auto/FSM_onehot_M_testCase_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -17.829    
  -------------------------------------------------------------------
                         slack                                 -2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.052 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.813    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.028    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X62Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.813    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.039    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X62Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/b_detector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.799%)  route 0.281ns (60.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.065     1.746    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.216     2.007    alu_manual/b_detector/M_alu_manual_bbutton
    SLICE_X63Y50         FDRE                                         r  alu_manual/b_detector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    alu_manual/b_detector/CLK
    SLICE_X63Y50         FDRE                                         r  alu_manual/b_detector/M_last_q_reg/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.070     1.879    alu_manual/b_detector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.075 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.075    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_6
    SLICE_X64Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.077 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X64Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.079 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.079    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X64Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.092 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.092    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X64Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.540    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X62Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.813    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.064 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.064    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_6
    SLICE_X62Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.864     2.054    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X62Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y39   M_store_s_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40   M_store_s_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40   M_store_s_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y39   M_store_s_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y39   M_store_s_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   M_store_s_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   M_store_s_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y39   M_store_s_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   M_store_s_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   M_store_s_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   M_store_s_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y39   M_store_s_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y39   M_store_s_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   M_store_s_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   M_store_s_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C



