-- | Verilog RTL Generation

module RTL.Verilog
  ( generateVerilog
  ) where

import RTL.Types

generateVerilog :: IO ()
generateVerilog = putStrLn "Generating Verilog..."

