vendor_name = ModelSim
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/db/nRisc.cbx.xml
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/pc.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/registradores.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/extensor2para8.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/extensor6para8.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/ula.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/somadorpc.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/memdados.v
source_file = 1, C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/meminst.v
design_name = nRisc
instance = comp, \clock~I , clock, nRisc, 1
instance = comp, \reset~I , reset, nRisc, 1
