//Verilog HDL for "digitalpart", "subtractor" "functional"


module subtractor ( );

endmodule
