
*** Running vivado
    with args -log armv6.vds -m64 -mode batch -messageDb vivado.pb -source armv6.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source armv6.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx485tffg1761-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/skrimpon/Documents/ce432/armv6/armv6.cache/wt [current_project]
# set_property parent.project_path /home/skrimpon/Documents/ce432/armv6/armv6.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:vc707:part0:1.1 [current_project]
# read_verilog -library xil_defaultlib {
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_4bit.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_16bit.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/MUX2x1.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_64bit.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/MCU.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/FA.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/HA.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CAS.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/non_restoring_division.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/booth_multiplication.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_arithmetical.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_logical.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_left.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_32bit.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_cycle.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/hazzard_detection_unit.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/control_unit.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/alu_data_path.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/mul_data_path.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/div_data_path.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v
#   /home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v
# }
# catch { write_hwdef -file armv6.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top armv6 -part xc7vx485tffg1761-2
Command: synth_design -top armv6 -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -267 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 904.195 ; gain = 145.734 ; free physical = 1791 ; free virtual = 5096
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'armv6' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:13]
INFO: [Synth 8-3876] $readmem data file 'instructions.bin' is read successfully [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:41]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/control_unit.v:13]
WARNING: [Synth 8-152] case item 6'b00xxxx overlaps with previous case item(s) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/control_unit.v:13]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:2]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
	Parameter S15 bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:65]
INFO: [Synth 8-226] default block is never used [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:93]
INFO: [Synth 8-226] default block is never used [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:121]
INFO: [Synth 8-226] default block is never used [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:167]
INFO: [Synth 8-256] done synthesizing module 'register_file' (2#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:2]
INFO: [Synth 8-638] synthesizing module 'CLA_32bit' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_32bit.v:14]
INFO: [Synth 8-638] synthesizing module 'CLA_16bit' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_16bit.v:13]
INFO: [Synth 8-638] synthesizing module 'CLA_4bit' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_4bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'CLA_4bit' (3#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_4bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'CLA_16bit' (4#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_16bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'CLA_32bit' (5#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_32bit.v:14]
INFO: [Synth 8-638] synthesizing module 'hazzard_detection_unit' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/hazzard_detection_unit.v:13]
INFO: [Synth 8-256] done synthesizing module 'hazzard_detection_unit' (6#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/hazzard_detection_unit.v:13]
INFO: [Synth 8-638] synthesizing module 'alu_data_path' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/alu_data_path.v:13]
INFO: [Synth 8-638] synthesizing module 'barrel_shift_left' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_left.v:13]
INFO: [Synth 8-638] synthesizing module 'MUX2x1' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/MUX2x1.v:13]
INFO: [Synth 8-256] done synthesizing module 'MUX2x1' (7#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/MUX2x1.v:13]
INFO: [Synth 8-256] done synthesizing module 'barrel_shift_left' (8#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_left.v:13]
INFO: [Synth 8-638] synthesizing module 'barrel_shift_right_logical' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_logical.v:23]
INFO: [Synth 8-256] done synthesizing module 'barrel_shift_right_logical' (9#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_logical.v:23]
INFO: [Synth 8-638] synthesizing module 'barrel_shift_right_arithmetical' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_arithmetical.v:23]
INFO: [Synth 8-256] done synthesizing module 'barrel_shift_right_arithmetical' (10#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_arithmetical.v:23]
INFO: [Synth 8-638] synthesizing module 'barrel_shift_right_cycle' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_cycle.v:23]
INFO: [Synth 8-256] done synthesizing module 'barrel_shift_right_cycle' (11#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_cycle.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/alu_data_path.v:129]
INFO: [Synth 8-256] done synthesizing module 'alu_data_path' (12#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/alu_data_path.v:13]
INFO: [Synth 8-638] synthesizing module 'mul_data_path' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/mul_data_path.v:13]
INFO: [Synth 8-638] synthesizing module 'booth_multiplication' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/booth_multiplication.v:2]
INFO: [Synth 8-638] synthesizing module 'MCU' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/MCU.v:2]
INFO: [Synth 8-256] done synthesizing module 'MCU' (13#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/MCU.v:2]
INFO: [Synth 8-638] synthesizing module 'FA' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/FA.v:2]
INFO: [Synth 8-256] done synthesizing module 'FA' (14#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/FA.v:2]
INFO: [Synth 8-638] synthesizing module 'HA' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/HA.v:2]
INFO: [Synth 8-256] done synthesizing module 'HA' (15#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/HA.v:2]
INFO: [Synth 8-638] synthesizing module 'CLA_64bit' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_64bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'CLA_64bit' (16#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_64bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'booth_multiplication' (17#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/booth_multiplication.v:2]
INFO: [Synth 8-256] done synthesizing module 'mul_data_path' (18#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/mul_data_path.v:13]
INFO: [Synth 8-638] synthesizing module 'div_data_path' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/div_data_path.v:2]
INFO: [Synth 8-638] synthesizing module 'non_restoring_division' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/non_restoring_division.v:2]
INFO: [Synth 8-638] synthesizing module 'CAS' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CAS.v:2]
INFO: [Synth 8-256] done synthesizing module 'CAS' (19#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CAS.v:2]
INFO: [Synth 8-256] done synthesizing module 'non_restoring_division' (20#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/non_restoring_division.v:2]
INFO: [Synth 8-256] done synthesizing module 'div_data_path' (21#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/div_data_path.v:2]
INFO: [Synth 8-638] synthesizing module 'ls_data_path' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v:2]
INFO: [Synth 8-3876] $readmem data file 'data.bin' is read successfully [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v:36]
WARNING: [Synth 8-3848] Net WB_Addr in module/entity ls_data_path does not have driver. [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v:23]
WARNING: [Synth 8-3848] Net L_Addr in module/entity ls_data_path does not have driver. [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v:24]
INFO: [Synth 8-256] done synthesizing module 'ls_data_path' (22#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v:2]
INFO: [Synth 8-256] done synthesizing module 'armv6' (23#1) [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 952.438 ; gain = 193.977 ; free physical = 1741 ; free virtual = 5046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 952.438 ; gain = 193.977 ; free physical = 1741 ; free virtual = 5047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 960.438 ; gain = 201.977 ; free physical = 1741 ; free virtual = 5047
---------------------------------------------------------------------------------
ROM "instruction_iss_reg0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "instruction_mem" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
WARNING: [Synth 8-327] inferring latch for variable 'unbanked_registers_0_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'unbanked_registers_1_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'unbanked_registers_2_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'unbanked_registers_3_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'unbanked_registers_4_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'unbanked_registers_5_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'unbanked_registers_6_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'unbanked_registers_7_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:154]
WARNING: [Synth 8-327] inferring latch for variable 'banked_registers_0_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'banked_registers_1_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'banked_registers_2_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'banked_registers_3_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:158]
WARNING: [Synth 8-327] inferring latch for variable 'banked_registers_4_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:159]
WARNING: [Synth 8-327] inferring latch for variable 'R13_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:160]
WARNING: [Synth 8-327] inferring latch for variable 'R14_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'PC_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Res_reg' [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/alu_data_path.v:130]
WARNING: [Synth 8-3848] Net WB_Addr in module/entity ls_data_path does not have driver. [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v:23]
WARNING: [Synth 8-3848] Net L_Addr in module/entity ls_data_path does not have driver. [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1056.547 ; gain = 298.086 ; free physical = 1645 ; free virtual = 4951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 120   
	   2 Input      3 Bit         XORs := 120   
	   2 Input      1 Bit         XORs := 3799  
	   3 Input      1 Bit         XORs := 478   
+---Registers : 
	              181 Bit    Registers := 1     
	              107 Bit    Registers := 2     
	              103 Bit    Registers := 2     
	               75 Bit    Registers := 1     
	               70 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    181 Bit        Muxes := 3     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 38    
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 14    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	  16 Input      1 Bit        Muxes := 16    
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module armv6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              181 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input    181 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
Module control_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 16    
Module CLA_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
Module CLA_16bit 
Detailed RTL Component Info : 
Module CLA_32bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hazzard_detection_unit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MUX2x1 
Detailed RTL Component Info : 
Module barrel_shift_left 
Detailed RTL Component Info : 
Module barrel_shift_right_logical 
Detailed RTL Component Info : 
Module barrel_shift_right_arithmetical 
Detailed RTL Component Info : 
Module barrel_shift_right_cycle 
Detailed RTL Component Info : 
Module alu_data_path 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               75 Bit    Registers := 1     
	               38 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
Module MCU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module CLA_64bit 
Detailed RTL Component Info : 
Module booth_multiplication 
Detailed RTL Component Info : 
Module mul_data_path 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
	               70 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module CAS 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module non_restoring_division 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 61    
	   3 Input      1 Bit         XORs := 1     
Module div_data_path 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
	               70 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module ls_data_path 
Detailed RTL Component Info : 
+---Registers : 
	              107 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    107 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ConfigModes.xml
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1194.676 ; gain = 436.215 ; free physical = 1489 ; free virtual = 4795
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "instruction_iss_reg0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1224.691 ; gain = 466.230 ; free physical = 1455 ; free virtual = 4761
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1224.691 ; gain = 466.230 ; free physical = 1455 ; free virtual = 4761

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+-------------+--------------+--------------------+----------------------+-------------------+---------------------------+
|Module Name  | RTL Object   | Inference Criteria | Size (depth X width) | Primitives        | Hierarchical Name         | 
+-------------+--------------+--------------------+----------------------+-------------------+---------------------------+
|ls_data_path | data_mem_reg | Implied            | 1 K X 32             | RAM256X1S x 128   | armv6/ls_data_path/ram__1 | 
+-------------+--------------+--------------------+----------------------+-------------------+---------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[31] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[30] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[29] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[28] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[27] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[26] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[25] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[24] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[23] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[22] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[21] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[20] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[19] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[18] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[17] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[16] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[15] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[14] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[13] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[12] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[11] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[10] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[9] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[8] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[7] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[6] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[5] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[4] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[3] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[2] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[1] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_0_reg[0] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[31] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[30] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[29] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[28] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[27] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[26] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[25] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[24] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[23] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[22] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[21] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[20] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[19] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[18] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[17] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[16] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[15] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[14] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[13] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[12] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[11] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[10] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[9] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[8] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[7] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[6] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[5] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[4] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[3] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[2] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[1] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_1_reg[0] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[31] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[30] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[29] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[28] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[27] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[26] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[25] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[24] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[23] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[22] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[21] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[20] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[19] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[18] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[17] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[16] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[15] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[14] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[13] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[12] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[11] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[10] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[9] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[8] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[7] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[6] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[5] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[4] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[3] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[2] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[1] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_2_reg[0] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_3_reg[31] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_3_reg[30] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_3_reg[29] ) is unused and will be removed from module register_file.
WARNING: [Synth 8-3332] Sequential element (\unbanked_registers_3_reg[28] ) is unused and will be removed from module register_file.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1224.691 ; gain = 466.230 ; free physical = 1455 ; free virtual = 4761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1224.691 ; gain = 466.230 ; free physical = 1455 ; free virtual = 4761
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1224.691 ; gain = 466.230 ; free physical = 1455 ; free virtual = 4761

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1224.691 ; gain = 466.230 ; free physical = 1455 ; free virtual = 4761
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1224.691 ; gain = 466.230 ; free physical = 1455 ; free virtual = 4761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1232.699 ; gain = 474.238 ; free physical = 1446 ; free virtual = 4752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1232.699 ; gain = 474.238 ; free physical = 1439 ; free virtual = 4744
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1232.699 ; gain = 474.238 ; free physical = 1438 ; free virtual = 4744
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1232.699 ; gain = 474.238 ; free physical = 1438 ; free virtual = 4744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1232.699 ; gain = 474.238 ; free physical = 1438 ; free virtual = 4744
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1538 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1232.699 ; gain = 382.496 ; free physical = 1438 ; free virtual = 4744
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1232.699 ; gain = 474.238 ; free physical = 1438 ; free virtual = 4744
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1267.707 ; gain = 418.508 ; free physical = 1399 ; free virtual = 4704
# write_checkpoint -noxdef armv6.dcp
# catch { report_utilization -file armv6_utilization_synth.rpt -pb armv6_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1283.711 ; gain = 0.000 ; free physical = 1396 ; free virtual = 4702
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 14:06:16 2015...
