
myprojeck1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac94  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  0800ae38  0800ae38  0000be38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b300  0800b300  0001a5cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b300  0800b300  0000c300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b308  0800b308  0001a5cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b308  0800b308  0000c308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b30c  0800b30c  0000c30c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000d5cc  20000000  0800b310  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  2000d5cc  080188dc  0001a5cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000da18  080188dc  0001aa18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a5cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fa01  00000000  00000000  0001a5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026c8  00000000  00000000  00029ffd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  0002c6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c60  00000000  00000000  0002d6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019562  00000000  00000000  0002e330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001281e  00000000  00000000  00047892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0de4  00000000  00000000  0005a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fae94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005868  00000000  00000000  000faed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  00100740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000d5cc 	.word	0x2000d5cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ae1c 	.word	0x0800ae1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000d5d0 	.word	0x2000d5d0
 80001dc:	0800ae1c 	.word	0x0800ae1c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <Write_Cmd_Data>:

//===============================================================
//write parameter

void  Write_Cmd_Data (unsigned char CMDP)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]
    LCD_CS_0;
 8000ffe:	2200      	movs	r2, #0
 8001000:	2101      	movs	r1, #1
 8001002:	480b      	ldr	r0, [pc, #44]	@ (8001030 <Write_Cmd_Data+0x3c>)
 8001004:	f003 fa2a 	bl	800445c <HAL_GPIO_WritePin>
   	LCD_DC_1;
 8001008:	2201      	movs	r2, #1
 800100a:	2104      	movs	r1, #4
 800100c:	4808      	ldr	r0, [pc, #32]	@ (8001030 <Write_Cmd_Data+0x3c>)
 800100e:	f003 fa25 	bl	800445c <HAL_GPIO_WritePin>

   	SPI_Write(&CMDP, 1);
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	2101      	movs	r1, #1
 8001016:	4618      	mov	r0, r3
 8001018:	f000 f888 	bl	800112c <SPI_Write>

   	LCD_CS_1;
 800101c:	2201      	movs	r2, #1
 800101e:	2101      	movs	r1, #1
 8001020:	4803      	ldr	r0, [pc, #12]	@ (8001030 <Write_Cmd_Data+0x3c>)
 8001022:	f003 fa1b 	bl	800445c <HAL_GPIO_WritePin>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40020400 	.word	0x40020400

08001034 <Write_Cmd>:

//=============================================================
//write command

void Write_Cmd(unsigned char CMD)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
    LCD_CS_0;
 800103e:	2200      	movs	r2, #0
 8001040:	2101      	movs	r1, #1
 8001042:	480b      	ldr	r0, [pc, #44]	@ (8001070 <Write_Cmd+0x3c>)
 8001044:	f003 fa0a 	bl	800445c <HAL_GPIO_WritePin>
   	LCD_DC_0;
 8001048:	2200      	movs	r2, #0
 800104a:	2104      	movs	r1, #4
 800104c:	4808      	ldr	r0, [pc, #32]	@ (8001070 <Write_Cmd+0x3c>)
 800104e:	f003 fa05 	bl	800445c <HAL_GPIO_WritePin>

   	SPI_Write(&CMD, 1);
 8001052:	1dfb      	adds	r3, r7, #7
 8001054:	2101      	movs	r1, #1
 8001056:	4618      	mov	r0, r3
 8001058:	f000 f868 	bl	800112c <SPI_Write>

   	LCD_CS_1;
 800105c:	2201      	movs	r2, #1
 800105e:	2101      	movs	r1, #1
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <Write_Cmd+0x3c>)
 8001062:	f003 f9fb 	bl	800445c <HAL_GPIO_WritePin>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40020400 	.word	0x40020400

08001074 <Write_Data_U16>:

//==============================================================
//write  data word

void  Write_Data_U16(unsigned int y)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	unsigned char m,n;
	m=y>>8;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	0a1b      	lsrs	r3, r3, #8
 8001080:	73fb      	strb	r3, [r7, #15]
	n=y;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	73bb      	strb	r3, [r7, #14]
	Write_Data(m,n);
 8001086:	7bba      	ldrb	r2, [r7, #14]
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	4611      	mov	r1, r2
 800108c:	4618      	mov	r0, r3
 800108e:	f000 f805 	bl	800109c <Write_Data>
}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <Write_Data>:

//===================================================================
//write data byte

void Write_Data(unsigned char DH,unsigned char DL)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	460a      	mov	r2, r1
 80010a6:	71fb      	strb	r3, [r7, #7]
 80010a8:	4613      	mov	r3, r2
 80010aa:	71bb      	strb	r3, [r7, #6]
    LCD_CS_0;
 80010ac:	2200      	movs	r2, #0
 80010ae:	2101      	movs	r1, #1
 80010b0:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <Write_Data+0x4c>)
 80010b2:	f003 f9d3 	bl	800445c <HAL_GPIO_WritePin>
   	LCD_DC_1;
 80010b6:	2201      	movs	r2, #1
 80010b8:	2104      	movs	r1, #4
 80010ba:	480b      	ldr	r0, [pc, #44]	@ (80010e8 <Write_Data+0x4c>)
 80010bc:	f003 f9ce 	bl	800445c <HAL_GPIO_WritePin>

   	SPI_Write(&DH, 1);
 80010c0:	1dfb      	adds	r3, r7, #7
 80010c2:	2101      	movs	r1, #1
 80010c4:	4618      	mov	r0, r3
 80010c6:	f000 f831 	bl	800112c <SPI_Write>
   	SPI_Write(&DL, 1);
 80010ca:	1dbb      	adds	r3, r7, #6
 80010cc:	2101      	movs	r1, #1
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 f82c 	bl	800112c <SPI_Write>

   	LCD_CS_1;
 80010d4:	2201      	movs	r2, #1
 80010d6:	2101      	movs	r1, #1
 80010d8:	4803      	ldr	r0, [pc, #12]	@ (80010e8 <Write_Data+0x4c>)
 80010da:	f003 f9bf 	bl	800445c <HAL_GPIO_WritePin>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40020400 	.word	0x40020400

080010ec <Write_Bytes>:


void Write_Bytes(unsigned char * pbuff, unsigned short size)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	460b      	mov	r3, r1
 80010f6:	807b      	strh	r3, [r7, #2]
    LCD_CS_0;
 80010f8:	2200      	movs	r2, #0
 80010fa:	2101      	movs	r1, #1
 80010fc:	480a      	ldr	r0, [pc, #40]	@ (8001128 <Write_Bytes+0x3c>)
 80010fe:	f003 f9ad 	bl	800445c <HAL_GPIO_WritePin>
   	LCD_DC_1;
 8001102:	2201      	movs	r2, #1
 8001104:	2104      	movs	r1, #4
 8001106:	4808      	ldr	r0, [pc, #32]	@ (8001128 <Write_Bytes+0x3c>)
 8001108:	f003 f9a8 	bl	800445c <HAL_GPIO_WritePin>

   	SPI_Write(pbuff, size);
 800110c:	887b      	ldrh	r3, [r7, #2]
 800110e:	4619      	mov	r1, r3
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f000 f80b 	bl	800112c <SPI_Write>

   	LCD_CS_1;
 8001116:	2201      	movs	r2, #1
 8001118:	2101      	movs	r1, #1
 800111a:	4803      	ldr	r0, [pc, #12]	@ (8001128 <Write_Bytes+0x3c>)
 800111c:	f003 f99e 	bl	800445c <HAL_GPIO_WritePin>
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40020400 	.word	0x40020400

0800112c <SPI_Write>:


HAL_StatusTypeDef SPI_Write(uint8_t* pbuff, uint16_t size)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	460b      	mov	r3, r1
 8001136:	807b      	strh	r3, [r7, #2]
	//DMA, use HAL_SPI_Transmit_DMA() function
    HAL_StatusTypeDef status =  HAL_SPI_Transmit_DMA(&hspi1, pbuff, size);
 8001138:	887b      	ldrh	r3, [r7, #2]
 800113a:	461a      	mov	r2, r3
 800113c:	6879      	ldr	r1, [r7, #4]
 800113e:	4808      	ldr	r0, [pc, #32]	@ (8001160 <SPI_Write+0x34>)
 8001140:	f004 fa4e 	bl	80055e0 <HAL_SPI_Transmit_DMA>
 8001144:	4603      	mov	r3, r0
 8001146:	73fb      	strb	r3, [r7, #15]
    while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY){;}
 8001148:	bf00      	nop
 800114a:	4805      	ldr	r0, [pc, #20]	@ (8001160 <SPI_Write+0x34>)
 800114c:	f004 fb18 	bl	8005780 <HAL_SPI_GetState>
 8001150:	4603      	mov	r3, r0
 8001152:	2b01      	cmp	r3, #1
 8001154:	d1f9      	bne.n	800114a <SPI_Write+0x1e>
    return status;
 8001156:	7bfb      	ldrb	r3, [r7, #15]

    //no DMA, use HAL_SPI_Transmit() function
    //return HAL_SPI_Transmit(&hspi1, pbuff, size, 100);
}
 8001158:	4618      	mov	r0, r3
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	2000d650 	.word	0x2000d650

08001164 <GC9A01_Initial>:

//=============================================================
//LCD Initial

void GC9A01_Initial(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  	LCD_CS_1;
 8001168:	2201      	movs	r2, #1
 800116a:	2101      	movs	r1, #1
 800116c:	48fc      	ldr	r0, [pc, #1008]	@ (8001560 <GC9A01_Initial+0x3fc>)
 800116e:	f003 f975 	bl	800445c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001172:	2005      	movs	r0, #5
 8001174:	f001 ff82 	bl	800307c <HAL_Delay>
	LCD_RST_0;
 8001178:	2200      	movs	r2, #0
 800117a:	2102      	movs	r1, #2
 800117c:	48f8      	ldr	r0, [pc, #992]	@ (8001560 <GC9A01_Initial+0x3fc>)
 800117e:	f003 f96d 	bl	800445c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001182:	200a      	movs	r0, #10
 8001184:	f001 ff7a 	bl	800307c <HAL_Delay>
	LCD_RST_1;
 8001188:	2201      	movs	r2, #1
 800118a:	2102      	movs	r1, #2
 800118c:	48f4      	ldr	r0, [pc, #976]	@ (8001560 <GC9A01_Initial+0x3fc>)
 800118e:	f003 f965 	bl	800445c <HAL_GPIO_WritePin>
	HAL_Delay(120);
 8001192:	2078      	movs	r0, #120	@ 0x78
 8001194:	f001 ff72 	bl	800307c <HAL_Delay>


 //************* Start Initial Sequence **********//
	Write_Cmd(0xEF);
 8001198:	20ef      	movs	r0, #239	@ 0xef
 800119a:	f7ff ff4b 	bl	8001034 <Write_Cmd>

	Write_Cmd(0xEB);
 800119e:	20eb      	movs	r0, #235	@ 0xeb
 80011a0:	f7ff ff48 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x14);
 80011a4:	2014      	movs	r0, #20
 80011a6:	f7ff ff25 	bl	8000ff4 <Write_Cmd_Data>

    Write_Cmd(0xFE);
 80011aa:	20fe      	movs	r0, #254	@ 0xfe
 80011ac:	f7ff ff42 	bl	8001034 <Write_Cmd>
	Write_Cmd(0xEF);
 80011b0:	20ef      	movs	r0, #239	@ 0xef
 80011b2:	f7ff ff3f 	bl	8001034 <Write_Cmd>

	Write_Cmd(0xEB);
 80011b6:	20eb      	movs	r0, #235	@ 0xeb
 80011b8:	f7ff ff3c 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x14);
 80011bc:	2014      	movs	r0, #20
 80011be:	f7ff ff19 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x84);
 80011c2:	2084      	movs	r0, #132	@ 0x84
 80011c4:	f7ff ff36 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x40);
 80011c8:	2040      	movs	r0, #64	@ 0x40
 80011ca:	f7ff ff13 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x85);
 80011ce:	2085      	movs	r0, #133	@ 0x85
 80011d0:	f7ff ff30 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0xFF);
 80011d4:	20ff      	movs	r0, #255	@ 0xff
 80011d6:	f7ff ff0d 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x86);
 80011da:	2086      	movs	r0, #134	@ 0x86
 80011dc:	f7ff ff2a 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0xFF);
 80011e0:	20ff      	movs	r0, #255	@ 0xff
 80011e2:	f7ff ff07 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x87);
 80011e6:	2087      	movs	r0, #135	@ 0x87
 80011e8:	f7ff ff24 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0xFF);
 80011ec:	20ff      	movs	r0, #255	@ 0xff
 80011ee:	f7ff ff01 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x88);
 80011f2:	2088      	movs	r0, #136	@ 0x88
 80011f4:	f7ff ff1e 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x0A);
 80011f8:	200a      	movs	r0, #10
 80011fa:	f7ff fefb 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x89);
 80011fe:	2089      	movs	r0, #137	@ 0x89
 8001200:	f7ff ff18 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x21);
 8001204:	2021      	movs	r0, #33	@ 0x21
 8001206:	f7ff fef5 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x8A);
 800120a:	208a      	movs	r0, #138	@ 0x8a
 800120c:	f7ff ff12 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x00);
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff feef 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x8B);
 8001216:	208b      	movs	r0, #139	@ 0x8b
 8001218:	f7ff ff0c 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x80);
 800121c:	2080      	movs	r0, #128	@ 0x80
 800121e:	f7ff fee9 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x8C);
 8001222:	208c      	movs	r0, #140	@ 0x8c
 8001224:	f7ff ff06 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x01);
 8001228:	2001      	movs	r0, #1
 800122a:	f7ff fee3 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x8D);
 800122e:	208d      	movs	r0, #141	@ 0x8d
 8001230:	f7ff ff00 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x01);
 8001234:	2001      	movs	r0, #1
 8001236:	f7ff fedd 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x8E);
 800123a:	208e      	movs	r0, #142	@ 0x8e
 800123c:	f7ff fefa 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0xFF);
 8001240:	20ff      	movs	r0, #255	@ 0xff
 8001242:	f7ff fed7 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x8F);
 8001246:	208f      	movs	r0, #143	@ 0x8f
 8001248:	f7ff fef4 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0xFF);
 800124c:	20ff      	movs	r0, #255	@ 0xff
 800124e:	f7ff fed1 	bl	8000ff4 <Write_Cmd_Data>


	Write_Cmd(0xB6);
 8001252:	20b6      	movs	r0, #182	@ 0xb6
 8001254:	f7ff feee 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x00);
 8001258:	2000      	movs	r0, #0
 800125a:	f7ff fecb 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 800125e:	2000      	movs	r0, #0
 8001260:	f7ff fec8 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x36);
 8001264:	2036      	movs	r0, #54	@ 0x36
 8001266:	f7ff fee5 	bl	8001034 <Write_Cmd>

	if(USE_HORIZONTAL==0)Write_Cmd_Data(0x18);
	else if(USE_HORIZONTAL==1)Write_Cmd_Data(0x28);
	else if(USE_HORIZONTAL==2)Write_Cmd_Data(0x48);
 800126a:	2048      	movs	r0, #72	@ 0x48
 800126c:	f7ff fec2 	bl	8000ff4 <Write_Cmd_Data>
	else Write_Cmd_Data(0x88);



	Write_Cmd(0x3A);
 8001270:	203a      	movs	r0, #58	@ 0x3a
 8001272:	f7ff fedf 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x05);
 8001276:	2005      	movs	r0, #5
 8001278:	f7ff febc 	bl	8000ff4 <Write_Cmd_Data>


	Write_Cmd(0x90);
 800127c:	2090      	movs	r0, #144	@ 0x90
 800127e:	f7ff fed9 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x08);
 8001282:	2008      	movs	r0, #8
 8001284:	f7ff feb6 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x08);
 8001288:	2008      	movs	r0, #8
 800128a:	f7ff feb3 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x08);
 800128e:	2008      	movs	r0, #8
 8001290:	f7ff feb0 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x08);
 8001294:	2008      	movs	r0, #8
 8001296:	f7ff fead 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xBD);
 800129a:	20bd      	movs	r0, #189	@ 0xbd
 800129c:	f7ff feca 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x06);
 80012a0:	2006      	movs	r0, #6
 80012a2:	f7ff fea7 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xBC);
 80012a6:	20bc      	movs	r0, #188	@ 0xbc
 80012a8:	f7ff fec4 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x00);
 80012ac:	2000      	movs	r0, #0
 80012ae:	f7ff fea1 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xFF);
 80012b2:	20ff      	movs	r0, #255	@ 0xff
 80012b4:	f7ff febe 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x60);
 80012b8:	2060      	movs	r0, #96	@ 0x60
 80012ba:	f7ff fe9b 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x01);
 80012be:	2001      	movs	r0, #1
 80012c0:	f7ff fe98 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x04);
 80012c4:	2004      	movs	r0, #4
 80012c6:	f7ff fe95 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xC3);
 80012ca:	20c3      	movs	r0, #195	@ 0xc3
 80012cc:	f7ff feb2 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x13);
 80012d0:	2013      	movs	r0, #19
 80012d2:	f7ff fe8f 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd(0xC4);
 80012d6:	20c4      	movs	r0, #196	@ 0xc4
 80012d8:	f7ff feac 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x13);
 80012dc:	2013      	movs	r0, #19
 80012de:	f7ff fe89 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xC9);
 80012e2:	20c9      	movs	r0, #201	@ 0xc9
 80012e4:	f7ff fea6 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x22);
 80012e8:	2022      	movs	r0, #34	@ 0x22
 80012ea:	f7ff fe83 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xBE);
 80012ee:	20be      	movs	r0, #190	@ 0xbe
 80012f0:	f7ff fea0 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x11);
 80012f4:	2011      	movs	r0, #17
 80012f6:	f7ff fe7d 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xE1);
 80012fa:	20e1      	movs	r0, #225	@ 0xe1
 80012fc:	f7ff fe9a 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x10);
 8001300:	2010      	movs	r0, #16
 8001302:	f7ff fe77 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x0E);
 8001306:	200e      	movs	r0, #14
 8001308:	f7ff fe74 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xDF);
 800130c:	20df      	movs	r0, #223	@ 0xdf
 800130e:	f7ff fe91 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x21);
 8001312:	2021      	movs	r0, #33	@ 0x21
 8001314:	f7ff fe6e 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x0c);
 8001318:	200c      	movs	r0, #12
 800131a:	f7ff fe6b 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x02);
 800131e:	2002      	movs	r0, #2
 8001320:	f7ff fe68 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xF0);
 8001324:	20f0      	movs	r0, #240	@ 0xf0
 8001326:	f7ff fe85 	bl	8001034 <Write_Cmd>
    Write_Cmd_Data(0x45);
 800132a:	2045      	movs	r0, #69	@ 0x45
 800132c:	f7ff fe62 	bl	8000ff4 <Write_Cmd_Data>
    Write_Cmd_Data(0x09);
 8001330:	2009      	movs	r0, #9
 8001332:	f7ff fe5f 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x08);
 8001336:	2008      	movs	r0, #8
 8001338:	f7ff fe5c 	bl	8000ff4 <Write_Cmd_Data>
  	Write_Cmd_Data(0x08);
 800133c:	2008      	movs	r0, #8
 800133e:	f7ff fe59 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x26);
 8001342:	2026      	movs	r0, #38	@ 0x26
 8001344:	f7ff fe56 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x2A);
 8001348:	202a      	movs	r0, #42	@ 0x2a
 800134a:	f7ff fe53 	bl	8000ff4 <Write_Cmd_Data>

 	Write_Cmd(0xF1);
 800134e:	20f1      	movs	r0, #241	@ 0xf1
 8001350:	f7ff fe70 	bl	8001034 <Write_Cmd>
 	Write_Cmd_Data(0x43);
 8001354:	2043      	movs	r0, #67	@ 0x43
 8001356:	f7ff fe4d 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x70);
 800135a:	2070      	movs	r0, #112	@ 0x70
 800135c:	f7ff fe4a 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x72);
 8001360:	2072      	movs	r0, #114	@ 0x72
 8001362:	f7ff fe47 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x36);
 8001366:	2036      	movs	r0, #54	@ 0x36
 8001368:	f7ff fe44 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x37);
 800136c:	2037      	movs	r0, #55	@ 0x37
 800136e:	f7ff fe41 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x6F);
 8001372:	206f      	movs	r0, #111	@ 0x6f
 8001374:	f7ff fe3e 	bl	8000ff4 <Write_Cmd_Data>


 	Write_Cmd(0xF2);
 8001378:	20f2      	movs	r0, #242	@ 0xf2
 800137a:	f7ff fe5b 	bl	8001034 <Write_Cmd>
 	Write_Cmd_Data(0x45);
 800137e:	2045      	movs	r0, #69	@ 0x45
 8001380:	f7ff fe38 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x09);
 8001384:	2009      	movs	r0, #9
 8001386:	f7ff fe35 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x08);
 800138a:	2008      	movs	r0, #8
 800138c:	f7ff fe32 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x08);
 8001390:	2008      	movs	r0, #8
 8001392:	f7ff fe2f 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x26);
 8001396:	2026      	movs	r0, #38	@ 0x26
 8001398:	f7ff fe2c 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x2A);
 800139c:	202a      	movs	r0, #42	@ 0x2a
 800139e:	f7ff fe29 	bl	8000ff4 <Write_Cmd_Data>

 	Write_Cmd(0xF3);
 80013a2:	20f3      	movs	r0, #243	@ 0xf3
 80013a4:	f7ff fe46 	bl	8001034 <Write_Cmd>
 	Write_Cmd_Data(0x43);
 80013a8:	2043      	movs	r0, #67	@ 0x43
 80013aa:	f7ff fe23 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x70);
 80013ae:	2070      	movs	r0, #112	@ 0x70
 80013b0:	f7ff fe20 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x72);
 80013b4:	2072      	movs	r0, #114	@ 0x72
 80013b6:	f7ff fe1d 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x36);
 80013ba:	2036      	movs	r0, #54	@ 0x36
 80013bc:	f7ff fe1a 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x37);
 80013c0:	2037      	movs	r0, #55	@ 0x37
 80013c2:	f7ff fe17 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(0x6F);
 80013c6:	206f      	movs	r0, #111	@ 0x6f
 80013c8:	f7ff fe14 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xED);
 80013cc:	20ed      	movs	r0, #237	@ 0xed
 80013ce:	f7ff fe31 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x1B);
 80013d2:	201b      	movs	r0, #27
 80013d4:	f7ff fe0e 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x0B);
 80013d8:	200b      	movs	r0, #11
 80013da:	f7ff fe0b 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xAE);
 80013de:	20ae      	movs	r0, #174	@ 0xae
 80013e0:	f7ff fe28 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x77);
 80013e4:	2077      	movs	r0, #119	@ 0x77
 80013e6:	f7ff fe05 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xCD);
 80013ea:	20cd      	movs	r0, #205	@ 0xcd
 80013ec:	f7ff fe22 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x63);
 80013f0:	2063      	movs	r0, #99	@ 0x63
 80013f2:	f7ff fdff 	bl	8000ff4 <Write_Cmd_Data>


	Write_Cmd(0x70);
 80013f6:	2070      	movs	r0, #112	@ 0x70
 80013f8:	f7ff fe1c 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x07);
 80013fc:	2007      	movs	r0, #7
 80013fe:	f7ff fdf9 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x07);
 8001402:	2007      	movs	r0, #7
 8001404:	f7ff fdf6 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x04);
 8001408:	2004      	movs	r0, #4
 800140a:	f7ff fdf3 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x0E);
 800140e:	200e      	movs	r0, #14
 8001410:	f7ff fdf0 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x0F);
 8001414:	200f      	movs	r0, #15
 8001416:	f7ff fded 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x09);
 800141a:	2009      	movs	r0, #9
 800141c:	f7ff fdea 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x07);
 8001420:	2007      	movs	r0, #7
 8001422:	f7ff fde7 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x08);
 8001426:	2008      	movs	r0, #8
 8001428:	f7ff fde4 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x03);
 800142c:	2003      	movs	r0, #3
 800142e:	f7ff fde1 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0xE8);
 8001432:	20e8      	movs	r0, #232	@ 0xe8
 8001434:	f7ff fdfe 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x34);
 8001438:	2034      	movs	r0, #52	@ 0x34
 800143a:	f7ff fddb 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x62);
 800143e:	2062      	movs	r0, #98	@ 0x62
 8001440:	f7ff fdf8 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x18);
 8001444:	2018      	movs	r0, #24
 8001446:	f7ff fdd5 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x0D);
 800144a:	200d      	movs	r0, #13
 800144c:	f7ff fdd2 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x71);
 8001450:	2071      	movs	r0, #113	@ 0x71
 8001452:	f7ff fdcf 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0xED);
 8001456:	20ed      	movs	r0, #237	@ 0xed
 8001458:	f7ff fdcc 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x70);
 800145c:	2070      	movs	r0, #112	@ 0x70
 800145e:	f7ff fdc9 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x70);
 8001462:	2070      	movs	r0, #112	@ 0x70
 8001464:	f7ff fdc6 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x18);
 8001468:	2018      	movs	r0, #24
 800146a:	f7ff fdc3 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x0F);
 800146e:	200f      	movs	r0, #15
 8001470:	f7ff fdc0 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x71);
 8001474:	2071      	movs	r0, #113	@ 0x71
 8001476:	f7ff fdbd 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0xEF);
 800147a:	20ef      	movs	r0, #239	@ 0xef
 800147c:	f7ff fdba 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x70);
 8001480:	2070      	movs	r0, #112	@ 0x70
 8001482:	f7ff fdb7 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x70);
 8001486:	2070      	movs	r0, #112	@ 0x70
 8001488:	f7ff fdb4 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x63);
 800148c:	2063      	movs	r0, #99	@ 0x63
 800148e:	f7ff fdd1 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x18);
 8001492:	2018      	movs	r0, #24
 8001494:	f7ff fdae 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x11);
 8001498:	2011      	movs	r0, #17
 800149a:	f7ff fdab 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x71);
 800149e:	2071      	movs	r0, #113	@ 0x71
 80014a0:	f7ff fda8 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0xF1);
 80014a4:	20f1      	movs	r0, #241	@ 0xf1
 80014a6:	f7ff fda5 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x70);
 80014aa:	2070      	movs	r0, #112	@ 0x70
 80014ac:	f7ff fda2 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x70);
 80014b0:	2070      	movs	r0, #112	@ 0x70
 80014b2:	f7ff fd9f 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x18);
 80014b6:	2018      	movs	r0, #24
 80014b8:	f7ff fd9c 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x13);
 80014bc:	2013      	movs	r0, #19
 80014be:	f7ff fd99 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x71);
 80014c2:	2071      	movs	r0, #113	@ 0x71
 80014c4:	f7ff fd96 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0xF3);
 80014c8:	20f3      	movs	r0, #243	@ 0xf3
 80014ca:	f7ff fd93 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x70);
 80014ce:	2070      	movs	r0, #112	@ 0x70
 80014d0:	f7ff fd90 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x70);
 80014d4:	2070      	movs	r0, #112	@ 0x70
 80014d6:	f7ff fd8d 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x64);
 80014da:	2064      	movs	r0, #100	@ 0x64
 80014dc:	f7ff fdaa 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x28);
 80014e0:	2028      	movs	r0, #40	@ 0x28
 80014e2:	f7ff fd87 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x29);
 80014e6:	2029      	movs	r0, #41	@ 0x29
 80014e8:	f7ff fd84 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0xF1);
 80014ec:	20f1      	movs	r0, #241	@ 0xf1
 80014ee:	f7ff fd81 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x01);
 80014f2:	2001      	movs	r0, #1
 80014f4:	f7ff fd7e 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0xF1);
 80014f8:	20f1      	movs	r0, #241	@ 0xf1
 80014fa:	f7ff fd7b 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 80014fe:	2000      	movs	r0, #0
 8001500:	f7ff fd78 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x07);
 8001504:	2007      	movs	r0, #7
 8001506:	f7ff fd75 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x66);
 800150a:	2066      	movs	r0, #102	@ 0x66
 800150c:	f7ff fd92 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x3C);
 8001510:	203c      	movs	r0, #60	@ 0x3c
 8001512:	f7ff fd6f 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 8001516:	2000      	movs	r0, #0
 8001518:	f7ff fd6c 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0xCD);
 800151c:	20cd      	movs	r0, #205	@ 0xcd
 800151e:	f7ff fd69 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x67);
 8001522:	2067      	movs	r0, #103	@ 0x67
 8001524:	f7ff fd66 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x45);
 8001528:	2045      	movs	r0, #69	@ 0x45
 800152a:	f7ff fd63 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x45);
 800152e:	2045      	movs	r0, #69	@ 0x45
 8001530:	f7ff fd60 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x10);
 8001534:	2010      	movs	r0, #16
 8001536:	f7ff fd5d 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 800153a:	2000      	movs	r0, #0
 800153c:	f7ff fd5a 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff fd57 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 8001546:	2000      	movs	r0, #0
 8001548:	f7ff fd54 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x67);
 800154c:	2067      	movs	r0, #103	@ 0x67
 800154e:	f7ff fd71 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x00);
 8001552:	2000      	movs	r0, #0
 8001554:	f7ff fd4e 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x3C);
 8001558:	203c      	movs	r0, #60	@ 0x3c
 800155a:	f7ff fd4b 	bl	8000ff4 <Write_Cmd_Data>
 800155e:	e001      	b.n	8001564 <GC9A01_Initial+0x400>
 8001560:	40020400 	.word	0x40020400
	Write_Cmd_Data(0x00);
 8001564:	2000      	movs	r0, #0
 8001566:	f7ff fd45 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff fd42 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 8001570:	2000      	movs	r0, #0
 8001572:	f7ff fd3f 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x01);
 8001576:	2001      	movs	r0, #1
 8001578:	f7ff fd3c 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x54);
 800157c:	2054      	movs	r0, #84	@ 0x54
 800157e:	f7ff fd39 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x10);
 8001582:	2010      	movs	r0, #16
 8001584:	f7ff fd36 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x32);
 8001588:	2032      	movs	r0, #50	@ 0x32
 800158a:	f7ff fd33 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x98);
 800158e:	2098      	movs	r0, #152	@ 0x98
 8001590:	f7ff fd30 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x74);
 8001594:	2074      	movs	r0, #116	@ 0x74
 8001596:	f7ff fd4d 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x10);
 800159a:	2010      	movs	r0, #16
 800159c:	f7ff fd2a 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x85);
 80015a0:	2085      	movs	r0, #133	@ 0x85
 80015a2:	f7ff fd27 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x80);
 80015a6:	2080      	movs	r0, #128	@ 0x80
 80015a8:	f7ff fd24 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 80015ac:	2000      	movs	r0, #0
 80015ae:	f7ff fd21 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 80015b2:	2000      	movs	r0, #0
 80015b4:	f7ff fd1e 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x4E);
 80015b8:	204e      	movs	r0, #78	@ 0x4e
 80015ba:	f7ff fd1b 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x00);
 80015be:	2000      	movs	r0, #0
 80015c0:	f7ff fd18 	bl	8000ff4 <Write_Cmd_Data>

    Write_Cmd(0x98);
 80015c4:	2098      	movs	r0, #152	@ 0x98
 80015c6:	f7ff fd35 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(0x3e);
 80015ca:	203e      	movs	r0, #62	@ 0x3e
 80015cc:	f7ff fd12 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(0x07);
 80015d0:	2007      	movs	r0, #7
 80015d2:	f7ff fd0f 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x35);
 80015d6:	2035      	movs	r0, #53	@ 0x35
 80015d8:	f7ff fd2c 	bl	8001034 <Write_Cmd>
	Write_Cmd(0x21);
 80015dc:	2021      	movs	r0, #33	@ 0x21
 80015de:	f7ff fd29 	bl	8001034 <Write_Cmd>

	Write_Cmd(0x11);
 80015e2:	2011      	movs	r0, #17
 80015e4:	f7ff fd26 	bl	8001034 <Write_Cmd>
	HAL_Delay(120);
 80015e8:	2078      	movs	r0, #120	@ 0x78
 80015ea:	f001 fd47 	bl	800307c <HAL_Delay>
	Write_Cmd(0x29);
 80015ee:	2029      	movs	r0, #41	@ 0x29
 80015f0:	f7ff fd20 	bl	8001034 <Write_Cmd>
	HAL_Delay(20);
 80015f4:	2014      	movs	r0, #20
 80015f6:	f001 fd41 	bl	800307c <HAL_Delay>
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop

08001600 <ClearScreen2>:

//===============================================================
//clear screen2
//Use DMAfaster
void ClearScreen2(unsigned int bColor)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af02      	add	r7, sp, #8
 8001606:	6078      	str	r0, [r7, #4]
	ClearWindow(0,0,GC9A01_TFTWIDTH,GC9A01_TFTHEIGHT,bColor);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	23f0      	movs	r3, #240	@ 0xf0
 800160e:	22f0      	movs	r2, #240	@ 0xf0
 8001610:	2100      	movs	r1, #0
 8001612:	2000      	movs	r0, #0
 8001614:	f000 f804 	bl	8001620 <ClearWindow>
}
 8001618:	bf00      	nop
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <ClearWindow>:

void ClearWindow(unsigned int startX, unsigned int startY, unsigned int endX, unsigned int endY, unsigned int bColor)
{
 8001620:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001624:	b08f      	sub	sp, #60	@ 0x3c
 8001626:	af00      	add	r7, sp, #0
 8001628:	60f8      	str	r0, [r7, #12]
 800162a:	60b9      	str	r1, [r7, #8]
 800162c:	607a      	str	r2, [r7, #4]
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	466b      	mov	r3, sp
 8001632:	461e      	mov	r6, r3
 unsigned int i;

 //Exchange high 8bit and low 8bit of bColor for DMA batch transmit
 unsigned char hb = (bColor&0xFFFF) >> 8;
 8001634:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001636:	0a1b      	lsrs	r3, r3, #8
 8001638:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 unsigned char lb = bColor & 0xFF;
 800163c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800163e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 unsigned short tempColor = lb * 256 + hb;
 8001642:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001646:	b29b      	uxth	r3, r3
 8001648:	021b      	lsls	r3, r3, #8
 800164a:	b29a      	uxth	r2, r3
 800164c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001650:	b29b      	uxth	r3, r3
 8001652:	4413      	add	r3, r2
 8001654:	863b      	strh	r3, [r7, #48]	@ 0x30

 unsigned int totalSize = (endX-startX) * (endY - startY) * 2; // total clear window data size
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	6839      	ldr	r1, [r7, #0]
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	1a8a      	subs	r2, r1, r2
 8001662:	fb02 f303 	mul.w	r3, r2, r3
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	62fb      	str	r3, [r7, #44]	@ 0x2c
 unsigned int bufSize = 512;  // define bufSize, need less than DMA transmit size
 800166a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800166e:	62bb      	str	r3, [r7, #40]	@ 0x28

 unsigned int loopNum = (totalSize - (totalSize % bufSize)) / bufSize; // transmit loop times
 8001670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001672:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001674:	fbb3 f2f2 	udiv	r2, r3, r2
 8001678:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800167a:	fb01 f202 	mul.w	r2, r1, r2
 800167e:	1a9b      	subs	r3, r3, r2
 8001680:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001682:	1ad2      	subs	r2, r2, r3
 8001684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001686:	fbb2 f3f3 	udiv	r3, r2, r3
 800168a:	627b      	str	r3, [r7, #36]	@ 0x24
 unsigned int modNum = totalSize % bufSize;  // remainder data bytes
 800168c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800168e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001690:	fbb3 f2f2 	udiv	r2, r3, r2
 8001694:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001696:	fb01 f202 	mul.w	r2, r1, r2
 800169a:	1a9b      	subs	r3, r3, r2
 800169c:	623b      	str	r3, [r7, #32]


 //use a tempBuf to initial bColor data, bufSize < DMA transmit size
 unsigned short tempBuf[bufSize];
 800169e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80016a0:	460b      	mov	r3, r1
 80016a2:	3b01      	subs	r3, #1
 80016a4:	61fb      	str	r3, [r7, #28]
 80016a6:	2300      	movs	r3, #0
 80016a8:	4688      	mov	r8, r1
 80016aa:	4699      	mov	r9, r3
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80016b8:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80016bc:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80016c0:	2300      	movs	r3, #0
 80016c2:	460c      	mov	r4, r1
 80016c4:	461d      	mov	r5, r3
 80016c6:	f04f 0200 	mov.w	r2, #0
 80016ca:	f04f 0300 	mov.w	r3, #0
 80016ce:	012b      	lsls	r3, r5, #4
 80016d0:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80016d4:	0122      	lsls	r2, r4, #4
 80016d6:	004b      	lsls	r3, r1, #1
 80016d8:	3307      	adds	r3, #7
 80016da:	08db      	lsrs	r3, r3, #3
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	ebad 0d03 	sub.w	sp, sp, r3
 80016e2:	466b      	mov	r3, sp
 80016e4:	3301      	adds	r3, #1
 80016e6:	085b      	lsrs	r3, r3, #1
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	61bb      	str	r3, [r7, #24]
 unsigned char * ptempBuf;

 //init tempBuf data to tempColor( Exchange high 8bit and low 8bit of bColor )
 for(i=0; i<bufSize; i++){
 80016ec:	2300      	movs	r3, #0
 80016ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80016f0:	e007      	b.n	8001702 <ClearWindow+0xe2>
	 tempBuf[i] = tempColor;
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016f6:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80016f8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 for(i=0; i<bufSize; i++){
 80016fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016fe:	3301      	adds	r3, #1
 8001700:	637b      	str	r3, [r7, #52]	@ 0x34
 8001702:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001706:	429a      	cmp	r2, r3
 8001708:	d3f3      	bcc.n	80016f2 <ClearWindow+0xd2>
 }

 // Clear window size: from (startX, startY) to (endX, endY)
 LCD_SetPos(startX,startY,endX-1,endY-1);// (endX-startX) * (endY - startY)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	1e5a      	subs	r2, r3, #1
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	3b01      	subs	r3, #1
 8001712:	68b9      	ldr	r1, [r7, #8]
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f000 f81e 	bl	8001756 <LCD_SetPos>

 // transmit bufSize byte one time, loopNum loops
 ptempBuf = (unsigned char *)tempBuf;
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	617b      	str	r3, [r7, #20]
 for(i=0; i<loopNum; i++){
 800171e:	2300      	movs	r3, #0
 8001720:	637b      	str	r3, [r7, #52]	@ 0x34
 8001722:	e008      	b.n	8001736 <ClearWindow+0x116>
	 Write_Bytes(ptempBuf, bufSize);
 8001724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001726:	b29b      	uxth	r3, r3
 8001728:	4619      	mov	r1, r3
 800172a:	6978      	ldr	r0, [r7, #20]
 800172c:	f7ff fcde 	bl	80010ec <Write_Bytes>
 for(i=0; i<loopNum; i++){
 8001730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001732:	3301      	adds	r3, #1
 8001734:	637b      	str	r3, [r7, #52]	@ 0x34
 8001736:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800173a:	429a      	cmp	r2, r3
 800173c:	d3f2      	bcc.n	8001724 <ClearWindow+0x104>
 }

 // transmit remainder data, modNum bytes
 Write_Bytes(ptempBuf, modNum);
 800173e:	6a3b      	ldr	r3, [r7, #32]
 8001740:	b29b      	uxth	r3, r3
 8001742:	4619      	mov	r1, r3
 8001744:	6978      	ldr	r0, [r7, #20]
 8001746:	f7ff fcd1 	bl	80010ec <Write_Bytes>
 800174a:	46b5      	mov	sp, r6

}
 800174c:	bf00      	nop
 800174e:	373c      	adds	r7, #60	@ 0x3c
 8001750:	46bd      	mov	sp, r7
 8001752:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001756 <LCD_SetPos>:


//===============================================================
 void LCD_SetPos(unsigned int Xstart,unsigned int Ystart,unsigned int Xend,unsigned int Yend)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b084      	sub	sp, #16
 800175a:	af00      	add	r7, sp, #0
 800175c:	60f8      	str	r0, [r7, #12]
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
 8001762:	603b      	str	r3, [r7, #0]
	Write_Cmd(0x2a);
 8001764:	202a      	movs	r0, #42	@ 0x2a
 8001766:	f7ff fc65 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(Xstart>>8);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	0a1b      	lsrs	r3, r3, #8
 800176e:	b2db      	uxtb	r3, r3
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fc3f 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(Xstart);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fc3a 	bl	8000ff4 <Write_Cmd_Data>
 	Write_Cmd_Data(Xend>>8);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	0a1b      	lsrs	r3, r3, #8
 8001784:	b2db      	uxtb	r3, r3
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff fc34 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(Xend);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	b2db      	uxtb	r3, r3
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fc2f 	bl	8000ff4 <Write_Cmd_Data>

	Write_Cmd(0x2b);
 8001796:	202b      	movs	r0, #43	@ 0x2b
 8001798:	f7ff fc4c 	bl	8001034 <Write_Cmd>
	Write_Cmd_Data(Ystart>>8);
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	0a1b      	lsrs	r3, r3, #8
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff fc26 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(Ystart);
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fc21 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(Yend>>8);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff fc1b 	bl	8000ff4 <Write_Cmd_Data>
	Write_Cmd_Data(Yend);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fc16 	bl	8000ff4 <Write_Cmd_Data>

  	Write_Cmd(0x2c);//LCD_WriteCMD(GRAMWR);
 80017c8:	202c      	movs	r0, #44	@ 0x2c
 80017ca:	f7ff fc33 	bl	8001034 <Write_Cmd>
}
 80017ce:	bf00      	nop
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
	...

080017d8 <showzifu>:


 //show one Character
 void showzifu(unsigned int x,unsigned int y,unsigned char value,unsigned int dcolor,unsigned int bgcolor)
 {
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	4613      	mov	r3, r2
 80017e6:	71fb      	strb	r3, [r7, #7]
 	unsigned char i,j;
 	unsigned char *temp=String6_12;
 80017e8:	4b26      	ldr	r3, [pc, #152]	@ (8001884 <showzifu+0xac>)
 80017ea:	613b      	str	r3, [r7, #16]

    LCD_SetPos(x,y,x+7,y+11);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	1dda      	adds	r2, r3, #7
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	330b      	adds	r3, #11
 80017f4:	68b9      	ldr	r1, [r7, #8]
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f7ff ffad 	bl	8001756 <LCD_SetPos>
 	temp+=(value-32)*12;
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	f1a3 0220 	sub.w	r2, r3, #32
 8001802:	4613      	mov	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4413      	add	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	461a      	mov	r2, r3
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	4413      	add	r3, r2
 8001810:	613b      	str	r3, [r7, #16]
 	for(j=0;j<12;j++)
 8001812:	2300      	movs	r3, #0
 8001814:	75bb      	strb	r3, [r7, #22]
 8001816:	e02d      	b.n	8001874 <showzifu+0x9c>
 	{
 		for(i=0;i<8;i++)
 8001818:	2300      	movs	r3, #0
 800181a:	75fb      	strb	r3, [r7, #23]
 800181c:	e021      	b.n	8001862 <showzifu+0x8a>
 		{
 		 	if((*temp&(1<<(7-i)))!=0)
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	7dfb      	ldrb	r3, [r7, #23]
 8001826:	f1c3 0307 	rsb	r3, r3, #7
 800182a:	fa42 f303 	asr.w	r3, r2, r3
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	2b00      	cmp	r3, #0
 8001834:	d009      	beq.n	800184a <showzifu+0x72>
 			{
 				Write_Data(dcolor>>8,dcolor);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	0a1b      	lsrs	r3, r3, #8
 800183a:	b2db      	uxtb	r3, r3
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff fc2a 	bl	800109c <Write_Data>
 8001848:	e008      	b.n	800185c <showzifu+0x84>
 			}
 			else
 			{
 				Write_Data(bgcolor>>8,bgcolor);
 800184a:	6a3b      	ldr	r3, [r7, #32]
 800184c:	0a1b      	lsrs	r3, r3, #8
 800184e:	b2db      	uxtb	r3, r3
 8001850:	6a3a      	ldr	r2, [r7, #32]
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	4611      	mov	r1, r2
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fc20 	bl	800109c <Write_Data>
 		for(i=0;i<8;i++)
 800185c:	7dfb      	ldrb	r3, [r7, #23]
 800185e:	3301      	adds	r3, #1
 8001860:	75fb      	strb	r3, [r7, #23]
 8001862:	7dfb      	ldrb	r3, [r7, #23]
 8001864:	2b07      	cmp	r3, #7
 8001866:	d9da      	bls.n	800181e <showzifu+0x46>
 			}
 		}
 		temp++;
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	3301      	adds	r3, #1
 800186c:	613b      	str	r3, [r7, #16]
 	for(j=0;j<12;j++)
 800186e:	7dbb      	ldrb	r3, [r7, #22]
 8001870:	3301      	adds	r3, #1
 8001872:	75bb      	strb	r3, [r7, #22]
 8001874:	7dbb      	ldrb	r3, [r7, #22]
 8001876:	2b0b      	cmp	r3, #11
 8001878:	d9ce      	bls.n	8001818 <showzifu+0x40>
 	 }
 }
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000000 	.word	0x20000000

08001888 <showzifustr>:

 //show String
 void showzifustr(unsigned int x,unsigned int y,unsigned char *str,unsigned int dcolor,unsigned int bgcolor)
 {
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af02      	add	r7, sp, #8
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	603b      	str	r3, [r7, #0]
 	unsigned int x1,y1;
 	x1=x;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	617b      	str	r3, [r7, #20]
 	y1=y;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	613b      	str	r3, [r7, #16]
 	while(*str!='\0')
 800189e:	e00e      	b.n	80018be <showzifustr+0x36>
 	{
 		showzifu(x1,y1,*str,dcolor,bgcolor);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	781a      	ldrb	r2, [r3, #0]
 80018a4:	6a3b      	ldr	r3, [r7, #32]
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	6939      	ldr	r1, [r7, #16]
 80018ac:	6978      	ldr	r0, [r7, #20]
 80018ae:	f7ff ff93 	bl	80017d8 <showzifu>
 		x1+=7;
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	3307      	adds	r3, #7
 80018b6:	617b      	str	r3, [r7, #20]
 		str++;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3301      	adds	r3, #1
 80018bc:	607b      	str	r3, [r7, #4]
 	while(*str!='\0')
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1ec      	bne.n	80018a0 <showzifustr+0x18>
 	}
 }
 80018c6:	bf00      	nop
 80018c8:	bf00      	nop
 80018ca:	3718      	adds	r7, #24
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <LCD_DrawPoint>:


 void LCD_DrawPoint(unsigned int x,unsigned int y,unsigned int color)
 {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
 	LCD_SetPos(x,y,x,y);
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	68b9      	ldr	r1, [r7, #8]
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f7ff ff37 	bl	8001756 <LCD_SetPos>
 	Write_Data_U16(color);
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f7ff fbc3 	bl	8001074 <Write_Data_U16>
 }
 80018ee:	bf00      	nop
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <LCD_DrawLine>:


 void LCD_DrawLine(unsigned int x1,unsigned int y1,unsigned int x2,unsigned int y2,unsigned int color)
 {
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b08e      	sub	sp, #56	@ 0x38
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	60f8      	str	r0, [r7, #12]
 80018fe:	60b9      	str	r1, [r7, #8]
 8001900:	607a      	str	r2, [r7, #4]
 8001902:	603b      	str	r3, [r7, #0]
 	unsigned int t;
 	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001904:	2300      	movs	r3, #0
 8001906:	633b      	str	r3, [r7, #48]	@ 0x30
 8001908:	2300      	movs	r3, #0
 800190a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 	int incx,incy,uRow,uCol;
 	delta_x=x2-x1;
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	62bb      	str	r3, [r7, #40]	@ 0x28
 	delta_y=y2-y1;
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	627b      	str	r3, [r7, #36]	@ 0x24
 	uRow=x1;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	617b      	str	r3, [r7, #20]
 	uCol=y1;
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	613b      	str	r3, [r7, #16]
 	if(delta_x>0)incx=1;
 8001924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001926:	2b00      	cmp	r3, #0
 8001928:	dd02      	ble.n	8001930 <LCD_DrawLine+0x3a>
 800192a:	2301      	movs	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
 800192e:	e00b      	b.n	8001948 <LCD_DrawLine+0x52>
 	else if (delta_x==0)incx=0;
 8001930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001932:	2b00      	cmp	r3, #0
 8001934:	d102      	bne.n	800193c <LCD_DrawLine+0x46>
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
 800193a:	e005      	b.n	8001948 <LCD_DrawLine+0x52>
 	else {incx=-1;delta_x=-delta_x;}
 800193c:	f04f 33ff 	mov.w	r3, #4294967295
 8001940:	61fb      	str	r3, [r7, #28]
 8001942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001944:	425b      	negs	r3, r3
 8001946:	62bb      	str	r3, [r7, #40]	@ 0x28
 	if(delta_y>0)incy=1;
 8001948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194a:	2b00      	cmp	r3, #0
 800194c:	dd02      	ble.n	8001954 <LCD_DrawLine+0x5e>
 800194e:	2301      	movs	r3, #1
 8001950:	61bb      	str	r3, [r7, #24]
 8001952:	e00b      	b.n	800196c <LCD_DrawLine+0x76>
 	else if (delta_y==0)incy=0;
 8001954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001956:	2b00      	cmp	r3, #0
 8001958:	d102      	bne.n	8001960 <LCD_DrawLine+0x6a>
 800195a:	2300      	movs	r3, #0
 800195c:	61bb      	str	r3, [r7, #24]
 800195e:	e005      	b.n	800196c <LCD_DrawLine+0x76>
 	else {incy=-1;delta_y=-delta_x;}
 8001960:	f04f 33ff 	mov.w	r3, #4294967295
 8001964:	61bb      	str	r3, [r7, #24]
 8001966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001968:	425b      	negs	r3, r3
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
 	if(delta_x>delta_y)distance=delta_x;
 800196c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800196e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001970:	429a      	cmp	r2, r3
 8001972:	dd02      	ble.n	800197a <LCD_DrawLine+0x84>
 8001974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001976:	623b      	str	r3, [r7, #32]
 8001978:	e001      	b.n	800197e <LCD_DrawLine+0x88>
 	else distance=delta_y;
 800197a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197c:	623b      	str	r3, [r7, #32]
 	for(t=0;t<distance+1;t++)
 800197e:	2300      	movs	r3, #0
 8001980:	637b      	str	r3, [r7, #52]	@ 0x34
 8001982:	e028      	b.n	80019d6 <LCD_DrawLine+0xe0>
 	{
 		LCD_DrawPoint(uRow,uCol,color);
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	6939      	ldr	r1, [r7, #16]
 8001988:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff ffa0 	bl	80018d0 <LCD_DrawPoint>
 		xerr+=delta_x;
 8001990:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001994:	4413      	add	r3, r2
 8001996:	633b      	str	r3, [r7, #48]	@ 0x30
 		yerr+=delta_y;
 8001998:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800199a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199c:	4413      	add	r3, r2
 800199e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 		if(xerr>distance)
 80019a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019a2:	6a3b      	ldr	r3, [r7, #32]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	dd07      	ble.n	80019b8 <LCD_DrawLine+0xc2>
 		{
 			xerr-=distance;
 80019a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019aa:	6a3b      	ldr	r3, [r7, #32]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	633b      	str	r3, [r7, #48]	@ 0x30
 			uRow+=incx;
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	4413      	add	r3, r2
 80019b6:	617b      	str	r3, [r7, #20]
 		}
 		if(yerr>distance)
 80019b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	429a      	cmp	r2, r3
 80019be:	dd07      	ble.n	80019d0 <LCD_DrawLine+0xda>
 		{
 			yerr-=distance;
 80019c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019c2:	6a3b      	ldr	r3, [r7, #32]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 			uCol+=incy;
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	4413      	add	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
 	for(t=0;t<distance+1;t++)
 80019d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019d2:	3301      	adds	r3, #1
 80019d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80019d6:	6a3b      	ldr	r3, [r7, #32]
 80019d8:	3301      	adds	r3, #1
 80019da:	461a      	mov	r2, r3
 80019dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019de:	4293      	cmp	r3, r2
 80019e0:	d3d0      	bcc.n	8001984 <LCD_DrawLine+0x8e>
 		}
 	}
 }
 80019e2:	bf00      	nop
 80019e4:	bf00      	nop
 80019e6:	3738      	adds	r7, #56	@ 0x38
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <LCD_DrawRectangle>:


 void LCD_DrawRectangle(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2,unsigned int color)
 {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af02      	add	r7, sp, #8
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	603b      	str	r3, [r7, #0]
 	LCD_DrawLine(x1,y1,x2,y1,color);
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	68f8      	ldr	r0, [r7, #12]
 8001a06:	f7ff ff76 	bl	80018f6 <LCD_DrawLine>
 	LCD_DrawLine(x1,y1,x1,y2,color);
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	68fa      	ldr	r2, [r7, #12]
 8001a12:	68b9      	ldr	r1, [r7, #8]
 8001a14:	68f8      	ldr	r0, [r7, #12]
 8001a16:	f7ff ff6e 	bl	80018f6 <LCD_DrawLine>
 	LCD_DrawLine(x1,y2,x2,y2,color);
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	6839      	ldr	r1, [r7, #0]
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f7ff ff66 	bl	80018f6 <LCD_DrawLine>
 	LCD_DrawLine(x2,y1,x2,y2,color);
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	68b9      	ldr	r1, [r7, #8]
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f7ff ff5e 	bl	80018f6 <LCD_DrawLine>
 }
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
	...

08001a44 <show_picture2a>:
 }


 //use DMA batch transmit, faster
 void show_picture2a(uint16_t x,uint16_t y,uint16_t b,uint16_t h)
 {
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b089      	sub	sp, #36	@ 0x24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4604      	mov	r4, r0
 8001a4c:	4608      	mov	r0, r1
 8001a4e:	4611      	mov	r1, r2
 8001a50:	461a      	mov	r2, r3
 8001a52:	4623      	mov	r3, r4
 8001a54:	80fb      	strh	r3, [r7, #6]
 8001a56:	4603      	mov	r3, r0
 8001a58:	80bb      	strh	r3, [r7, #4]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	807b      	strh	r3, [r7, #2]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	803b      	strh	r3, [r7, #0]
	 int i;
	 unsigned char * pPic;
	 unsigned int totalSize = 208*60*2;
 8001a62:	f44f 43c3 	mov.w	r3, #24960	@ 0x6180
 8001a66:	61bb      	str	r3, [r7, #24]
	 unsigned int bufSize = 512; //bufSize, need less than DMA transmit data size
 8001a68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a6c:	617b      	str	r3, [r7, #20]

 	 unsigned int loopNum = (totalSize - (totalSize % bufSize)) / bufSize;
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	697a      	ldr	r2, [r7, #20]
 8001a72:	fbb3 f2f2 	udiv	r2, r3, r2
 8001a76:	6979      	ldr	r1, [r7, #20]
 8001a78:	fb01 f202 	mul.w	r2, r1, r2
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	1ad2      	subs	r2, r2, r3
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a88:	613b      	str	r3, [r7, #16]
 	 unsigned int modNum = totalSize % bufSize;
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001a92:	6979      	ldr	r1, [r7, #20]
 8001a94:	fb01 f202 	mul.w	r2, r1, r2
 8001a98:	1a9b      	subs	r3, r3, r2
 8001a9a:	60fb      	str	r3, [r7, #12]


    LCD_SetPos(x,y,(x+b)-1,(y+h)-1);
 8001a9c:	88f8      	ldrh	r0, [r7, #6]
 8001a9e:	88b9      	ldrh	r1, [r7, #4]
 8001aa0:	88fa      	ldrh	r2, [r7, #6]
 8001aa2:	887b      	ldrh	r3, [r7, #2]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	461c      	mov	r4, r3
 8001aaa:	88ba      	ldrh	r2, [r7, #4]
 8001aac:	883b      	ldrh	r3, [r7, #0]
 8001aae:	4413      	add	r3, r2
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	4622      	mov	r2, r4
 8001ab4:	f7ff fe4f 	bl	8001756 <LCD_SetPos>

    //Exchange high 8bit and low 8bit of every point, for picture DMA transmit

    pPic = (unsigned char *)pic1;
 8001ab8:	4b14      	ldr	r3, [pc, #80]	@ (8001b0c <show_picture2a+0xc8>)
 8001aba:	60bb      	str	r3, [r7, #8]

    //transmit bufSize bytes of picture data , loop loopNum times
    for(i=0; i<loopNum; i++){
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
 8001ac0:	e00e      	b.n	8001ae0 <show_picture2a+0x9c>
    	Write_Bytes(pPic+i*bufSize, bufSize);
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	fb02 f303 	mul.w	r3, r2, r3
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	4413      	add	r3, r2
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	b292      	uxth	r2, r2
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff fb09 	bl	80010ec <Write_Bytes>
    for(i=0; i<loopNum; i++){
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3301      	adds	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d8ec      	bhi.n	8001ac2 <show_picture2a+0x7e>
    }
    //transmit remainder data of picture
    Write_Bytes(pPic+i*bufSize, modNum);
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	fb02 f303 	mul.w	r3, r2, r3
 8001af0:	68ba      	ldr	r2, [r7, #8]
 8001af2:	4413      	add	r3, r2
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	b292      	uxth	r2, r2
 8001af8:	4611      	mov	r1, r2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff faf6 	bl	80010ec <Write_Bytes>

    //Exchange high 8bit and low 8bit of every point, recover picture data
    inversPicData1a();
 8001b00:	f000 f8d2 	bl	8001ca8 <inversPicData1a>

    return;
 8001b04:	bf00      	nop
 }
 8001b06:	3724      	adds	r7, #36	@ 0x24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd90      	pop	{r4, r7, pc}
 8001b0c:	20000474 	.word	0x20000474

08001b10 <show_picture2b>:
 void show_picture2b(uint16_t x,uint16_t y,uint16_t b,uint16_t h)
 {
 8001b10:	b590      	push	{r4, r7, lr}
 8001b12:	b089      	sub	sp, #36	@ 0x24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4604      	mov	r4, r0
 8001b18:	4608      	mov	r0, r1
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4623      	mov	r3, r4
 8001b20:	80fb      	strh	r3, [r7, #6]
 8001b22:	4603      	mov	r3, r0
 8001b24:	80bb      	strh	r3, [r7, #4]
 8001b26:	460b      	mov	r3, r1
 8001b28:	807b      	strh	r3, [r7, #2]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	803b      	strh	r3, [r7, #0]
	 int i;
	 unsigned char * pPic;
	 unsigned int totalSize = 208*60*2;
 8001b2e:	f44f 43c3 	mov.w	r3, #24960	@ 0x6180
 8001b32:	61bb      	str	r3, [r7, #24]
	 unsigned int bufSize = 512; //bufSize, need less than DMA transmit data size
 8001b34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b38:	617b      	str	r3, [r7, #20]

 	 unsigned int loopNum = (totalSize - (totalSize % bufSize)) / bufSize;
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001b42:	6979      	ldr	r1, [r7, #20]
 8001b44:	fb01 f202 	mul.w	r2, r1, r2
 8001b48:	1a9b      	subs	r3, r3, r2
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	1ad2      	subs	r2, r2, r3
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b54:	613b      	str	r3, [r7, #16]
 	 unsigned int modNum = totalSize % bufSize;
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	fbb3 f2f2 	udiv	r2, r3, r2
 8001b5e:	6979      	ldr	r1, [r7, #20]
 8001b60:	fb01 f202 	mul.w	r2, r1, r2
 8001b64:	1a9b      	subs	r3, r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]


    LCD_SetPos(x,y,(x+b)-1,(y+h)-1);
 8001b68:	88f8      	ldrh	r0, [r7, #6]
 8001b6a:	88b9      	ldrh	r1, [r7, #4]
 8001b6c:	88fa      	ldrh	r2, [r7, #6]
 8001b6e:	887b      	ldrh	r3, [r7, #2]
 8001b70:	4413      	add	r3, r2
 8001b72:	3b01      	subs	r3, #1
 8001b74:	461c      	mov	r4, r3
 8001b76:	88ba      	ldrh	r2, [r7, #4]
 8001b78:	883b      	ldrh	r3, [r7, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	3b01      	subs	r3, #1
 8001b7e:	4622      	mov	r2, r4
 8001b80:	f7ff fde9 	bl	8001756 <LCD_SetPos>

    //Exchange high 8bit and low 8bit of every point, for picture DMA transmit

    pPic = (unsigned char *)pic2;
 8001b84:	4b14      	ldr	r3, [pc, #80]	@ (8001bd8 <show_picture2b+0xc8>)
 8001b86:	60bb      	str	r3, [r7, #8]

    //transmit bufSize bytes of picture data , loop loopNum times
    for(i=0; i<loopNum; i++){
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61fb      	str	r3, [r7, #28]
 8001b8c:	e00e      	b.n	8001bac <show_picture2b+0x9c>
    	Write_Bytes(pPic+i*bufSize, bufSize);
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	697a      	ldr	r2, [r7, #20]
 8001b92:	fb02 f303 	mul.w	r3, r2, r3
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	4413      	add	r3, r2
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	b292      	uxth	r2, r2
 8001b9e:	4611      	mov	r1, r2
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff faa3 	bl	80010ec <Write_Bytes>
    for(i=0; i<loopNum; i++){
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	61fb      	str	r3, [r7, #28]
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d8ec      	bhi.n	8001b8e <show_picture2b+0x7e>
    }
    //transmit remainder data of picture
    Write_Bytes(pPic+i*bufSize, modNum);
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	fb02 f303 	mul.w	r3, r2, r3
 8001bbc:	68ba      	ldr	r2, [r7, #8]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	b292      	uxth	r2, r2
 8001bc4:	4611      	mov	r1, r2
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff fa90 	bl	80010ec <Write_Bytes>

    //Exchange high 8bit and low 8bit of every point, recover picture data
    inversPicData1b();
 8001bcc:	f000 f89a 	bl	8001d04 <inversPicData1b>

    return;
 8001bd0:	bf00      	nop
 }
 8001bd2:	3724      	adds	r7, #36	@ 0x24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd90      	pop	{r4, r7, pc}
 8001bd8:	200065f4 	.word	0x200065f4

08001bdc <show_picture2c>:
 void show_picture2c(uint16_t x,uint16_t y,uint16_t b,uint16_t h)
 {
 8001bdc:	b590      	push	{r4, r7, lr}
 8001bde:	b089      	sub	sp, #36	@ 0x24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4604      	mov	r4, r0
 8001be4:	4608      	mov	r0, r1
 8001be6:	4611      	mov	r1, r2
 8001be8:	461a      	mov	r2, r3
 8001bea:	4623      	mov	r3, r4
 8001bec:	80fb      	strh	r3, [r7, #6]
 8001bee:	4603      	mov	r3, r0
 8001bf0:	80bb      	strh	r3, [r7, #4]
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	807b      	strh	r3, [r7, #2]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	803b      	strh	r3, [r7, #0]
	 int i;
	 unsigned char * pPic;
	 unsigned int totalSize = 40*40*2;
 8001bfa:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8001bfe:	61bb      	str	r3, [r7, #24]
	 unsigned int bufSize = 512; //bufSize, need less than DMA transmit data size
 8001c00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c04:	617b      	str	r3, [r7, #20]

 	 unsigned int loopNum = (totalSize - (totalSize % bufSize)) / bufSize;
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	697a      	ldr	r2, [r7, #20]
 8001c0a:	fbb3 f2f2 	udiv	r2, r3, r2
 8001c0e:	6979      	ldr	r1, [r7, #20]
 8001c10:	fb01 f202 	mul.w	r2, r1, r2
 8001c14:	1a9b      	subs	r3, r3, r2
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	1ad2      	subs	r2, r2, r3
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c20:	613b      	str	r3, [r7, #16]
 	 unsigned int modNum = totalSize % bufSize;
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	fbb3 f2f2 	udiv	r2, r3, r2
 8001c2a:	6979      	ldr	r1, [r7, #20]
 8001c2c:	fb01 f202 	mul.w	r2, r1, r2
 8001c30:	1a9b      	subs	r3, r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]


    LCD_SetPos(x,y,(x+b)-1,(y+h)-1);
 8001c34:	88f8      	ldrh	r0, [r7, #6]
 8001c36:	88b9      	ldrh	r1, [r7, #4]
 8001c38:	88fa      	ldrh	r2, [r7, #6]
 8001c3a:	887b      	ldrh	r3, [r7, #2]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	461c      	mov	r4, r3
 8001c42:	88ba      	ldrh	r2, [r7, #4]
 8001c44:	883b      	ldrh	r3, [r7, #0]
 8001c46:	4413      	add	r3, r2
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	4622      	mov	r2, r4
 8001c4c:	f7ff fd83 	bl	8001756 <LCD_SetPos>

    //Exchange high 8bit and low 8bit of every point, for picture DMA transmit

    pPic = (unsigned char *)pic3;
 8001c50:	4b14      	ldr	r3, [pc, #80]	@ (8001ca4 <show_picture2c+0xc8>)
 8001c52:	60bb      	str	r3, [r7, #8]

    //transmit bufSize bytes of picture data , loop loopNum times
    for(i=0; i<loopNum; i++){
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
 8001c58:	e00e      	b.n	8001c78 <show_picture2c+0x9c>
    	Write_Bytes(pPic+i*bufSize, bufSize);
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	fb02 f303 	mul.w	r3, r2, r3
 8001c62:	68ba      	ldr	r2, [r7, #8]
 8001c64:	4413      	add	r3, r2
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	b292      	uxth	r2, r2
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fa3d 	bl	80010ec <Write_Bytes>
    for(i=0; i<loopNum; i++){
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	3301      	adds	r3, #1
 8001c76:	61fb      	str	r3, [r7, #28]
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d8ec      	bhi.n	8001c5a <show_picture2c+0x7e>
    }
    //transmit remainder data of picture
    Write_Bytes(pPic+i*bufSize, modNum);
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	fb02 f303 	mul.w	r3, r2, r3
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	b292      	uxth	r2, r2
 8001c90:	4611      	mov	r1, r2
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fa2a 	bl	80010ec <Write_Bytes>

    //Exchange high 8bit and low 8bit of every point, recover picture data
    inversPicData1c();
 8001c98:	f000 f862 	bl	8001d60 <inversPicData1c>

    return;
 8001c9c:	bf00      	nop
 }
 8001c9e:	3724      	adds	r7, #36	@ 0x24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd90      	pop	{r4, r7, pc}
 8001ca4:	2000c774 	.word	0x2000c774

08001ca8 <inversPicData1a>:
//      return;
//   }


// Exchange high 8bit and low 8bit of picture data, for DMA transmit
 void inversPicData1a(void){
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 	int i;
 	unsigned char hb, lb;

 	for(i=0; i<208*60; i++){  			//160*120 is the size of picture
 8001cae:	2300      	movs	r3, #0
 8001cb0:	607b      	str	r3, [r7, #4]
 8001cb2:	e01a      	b.n	8001cea <inversPicData1a+0x42>
 			hb = pic1[i] >> 8;  			//high 8 bit
 8001cb4:	4a12      	ldr	r2, [pc, #72]	@ (8001d00 <inversPicData1a+0x58>)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001cbc:	0a1b      	lsrs	r3, r3, #8
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	70fb      	strb	r3, [r7, #3]
 			lb = pic1[i] & 0xFF; 		//low 8 bit
 8001cc2:	4a0f      	ldr	r2, [pc, #60]	@ (8001d00 <inversPicData1a+0x58>)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001cca:	70bb      	strb	r3, [r7, #2]
 			pic1[i] = lb * 256 + hb; 	//exchange high 8 bit and low 8 bit
 8001ccc:	78bb      	ldrb	r3, [r7, #2]
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	021b      	lsls	r3, r3, #8
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	78fb      	ldrb	r3, [r7, #3]
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	4413      	add	r3, r2
 8001cda:	b299      	uxth	r1, r3
 8001cdc:	4a08      	ldr	r2, [pc, #32]	@ (8001d00 <inversPicData1a+0x58>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 	for(i=0; i<208*60; i++){  			//160*120 is the size of picture
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f5b3 5f43 	cmp.w	r3, #12480	@ 0x30c0
 8001cf0:	dbe0      	blt.n	8001cb4 <inversPicData1a+0xc>
 	}
 }
 8001cf2:	bf00      	nop
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	20000474 	.word	0x20000474

08001d04 <inversPicData1b>:
 void inversPicData1b(void){
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 	int i;
 	unsigned char hb, lb;

 	for(i=0; i<208*60; i++){  			//160*120 is the size of picture
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	607b      	str	r3, [r7, #4]
 8001d0e:	e01a      	b.n	8001d46 <inversPicData1b+0x42>
 			hb = pic2[i] >> 8;  			//high 8 bit
 8001d10:	4a12      	ldr	r2, [pc, #72]	@ (8001d5c <inversPicData1b+0x58>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d18:	0a1b      	lsrs	r3, r3, #8
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	70fb      	strb	r3, [r7, #3]
 			lb = pic2[i] & 0xFF; 		//low 8 bit
 8001d1e:	4a0f      	ldr	r2, [pc, #60]	@ (8001d5c <inversPicData1b+0x58>)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d26:	70bb      	strb	r3, [r7, #2]
 			pic2[i] = lb * 256 + hb; 	//exchange high 8 bit and low 8 bit
 8001d28:	78bb      	ldrb	r3, [r7, #2]
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	021b      	lsls	r3, r3, #8
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	78fb      	ldrb	r3, [r7, #3]
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	4413      	add	r3, r2
 8001d36:	b299      	uxth	r1, r3
 8001d38:	4a08      	ldr	r2, [pc, #32]	@ (8001d5c <inversPicData1b+0x58>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 	for(i=0; i<208*60; i++){  			//160*120 is the size of picture
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3301      	adds	r3, #1
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f5b3 5f43 	cmp.w	r3, #12480	@ 0x30c0
 8001d4c:	dbe0      	blt.n	8001d10 <inversPicData1b+0xc>
 	}
 }
 8001d4e:	bf00      	nop
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	200065f4 	.word	0x200065f4

08001d60 <inversPicData1c>:
 void inversPicData1c(void){
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 	int i;
 	unsigned char hb, lb;

 	for(i=0; i<40*40; i++){  			//160*120 is the size of picture
 8001d66:	2300      	movs	r3, #0
 8001d68:	607b      	str	r3, [r7, #4]
 8001d6a:	e01a      	b.n	8001da2 <inversPicData1c+0x42>
 			hb = pic3[i] >> 8;  			//high 8 bit
 8001d6c:	4a12      	ldr	r2, [pc, #72]	@ (8001db8 <inversPicData1c+0x58>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d74:	0a1b      	lsrs	r3, r3, #8
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	70fb      	strb	r3, [r7, #3]
 			lb = pic3[i] & 0xFF; 		//low 8 bit
 8001d7a:	4a0f      	ldr	r2, [pc, #60]	@ (8001db8 <inversPicData1c+0x58>)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d82:	70bb      	strb	r3, [r7, #2]
 			pic3[i] = lb * 256 + hb; 	//exchange high 8 bit and low 8 bit
 8001d84:	78bb      	ldrb	r3, [r7, #2]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	021b      	lsls	r3, r3, #8
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	78fb      	ldrb	r3, [r7, #3]
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	4413      	add	r3, r2
 8001d92:	b299      	uxth	r1, r3
 8001d94:	4a08      	ldr	r2, [pc, #32]	@ (8001db8 <inversPicData1c+0x58>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 	for(i=0; i<40*40; i++){  			//160*120 is the size of picture
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	607b      	str	r3, [r7, #4]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8001da8:	dbe0      	blt.n	8001d6c <inversPicData1c+0xc>
 	}
 }
 8001daa:	bf00      	nop
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	2000c774 	.word	0x2000c774
 8001dbc:	00000000 	.word	0x00000000

08001dc0 <main>:
char human;
uint16_t lux = 0;
char light[10];
char control[5];
int main(void)
{
 8001dc0:	b5b0      	push	{r4, r5, r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af02      	add	r7, sp, #8
  uint32_t numTicks;
  HAL_Init();
 8001dc6:	f001 f8e7 	bl	8002f98 <HAL_Init>

  SystemClock_Config();
 8001dca:	f000 fa87 	bl	80022dc <SystemClock_Config>
  MX_ADC1_Init();
 8001dce:	f000 faf1 	bl	80023b4 <MX_ADC1_Init>
  MX_GPIO_Init();
 8001dd2:	f000 fd1f 	bl	8002814 <MX_GPIO_Init>
  MX_DMA_Init();			//Gi cc ham khi to cn thit
 8001dd6:	f000 fced 	bl	80027b4 <MX_DMA_Init>
  MX_SPI1_Init();
 8001dda:	f000 fbc9 	bl	8002570 <MX_SPI1_Init>
  MX_RTC_Init();
 8001dde:	f000 fb6d 	bl	80024bc <MX_RTC_Init>
  MX_TIM4_Init();
 8001de2:	f000 fc9b 	bl	800271c <MX_TIM4_Init>
  MX_TIM1_Init();
 8001de6:	f000 fbf9 	bl	80025dc <MX_TIM1_Init>
  GC9A01_Initial();
 8001dea:	f7ff f9bb 	bl	8001164 <GC9A01_Initial>
  ClearScreen2(WHITE);
 8001dee:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001df2:	f7ff fc05 	bl	8001600 <ClearScreen2>
  show_picture2a(16,0,208,60);
 8001df6:	233c      	movs	r3, #60	@ 0x3c
 8001df8:	22d0      	movs	r2, #208	@ 0xd0
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	2010      	movs	r0, #16
 8001dfe:	f7ff fe21 	bl	8001a44 <show_picture2a>
  show_picture2b(16,180,208,60);
 8001e02:	233c      	movs	r3, #60	@ 0x3c
 8001e04:	22d0      	movs	r2, #208	@ 0xd0
 8001e06:	21b4      	movs	r1, #180	@ 0xb4
 8001e08:	2010      	movs	r0, #16
 8001e0a:	f7ff fe81 	bl	8001b10 <show_picture2b>
  show_picture2a(16,0,208,60);
 8001e0e:	233c      	movs	r3, #60	@ 0x3c
 8001e10:	22d0      	movs	r2, #208	@ 0xd0
 8001e12:	2100      	movs	r1, #0
 8001e14:	2010      	movs	r0, #16
 8001e16:	f7ff fe15 	bl	8001a44 <show_picture2a>
  show_picture2b(16,180,208,60);						//Xut hnh nh, ch ca background cho lcd
 8001e1a:	233c      	movs	r3, #60	@ 0x3c
 8001e1c:	22d0      	movs	r2, #208	@ 0xd0
 8001e1e:	21b4      	movs	r1, #180	@ 0xb4
 8001e20:	2010      	movs	r0, #16
 8001e22:	f7ff fe75 	bl	8001b10 <show_picture2b>
  show_picture2c(20,60,40,40);
 8001e26:	2328      	movs	r3, #40	@ 0x28
 8001e28:	2228      	movs	r2, #40	@ 0x28
 8001e2a:	213c      	movs	r1, #60	@ 0x3c
 8001e2c:	2014      	movs	r0, #20
 8001e2e:	f7ff fed5 	bl	8001bdc <show_picture2c>
  show_picture2c(20,60,40,40);
 8001e32:	2328      	movs	r3, #40	@ 0x28
 8001e34:	2228      	movs	r2, #40	@ 0x28
 8001e36:	213c      	movs	r1, #60	@ 0x3c
 8001e38:	2014      	movs	r0, #20
 8001e3a:	f7ff fecf 	bl	8001bdc <show_picture2c>
  showzifustr(60, 73, "NHOM 2", BLACK, WHITE);
 8001e3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	2300      	movs	r3, #0
 8001e46:	4aa0      	ldr	r2, [pc, #640]	@ (80020c8 <main+0x308>)
 8001e48:	2149      	movs	r1, #73	@ 0x49
 8001e4a:	203c      	movs	r0, #60	@ 0x3c
 8001e4c:	f7ff fd1c 	bl	8001888 <showzifustr>
  LCD_DrawLine(60, 88, 100, 82, RED);
 8001e50:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	2352      	movs	r3, #82	@ 0x52
 8001e58:	2264      	movs	r2, #100	@ 0x64
 8001e5a:	2158      	movs	r1, #88	@ 0x58
 8001e5c:	203c      	movs	r0, #60	@ 0x3c
 8001e5e:	f7ff fd4a 	bl	80018f6 <LCD_DrawLine>
  for(int i = 130; i<210; i++){
 8001e62:	2382      	movs	r3, #130	@ 0x82
 8001e64:	603b      	str	r3, [r7, #0]
 8001e66:	e00b      	b.n	8001e80 <main+0xc0>
	  LCD_DrawLine(i, 82, i, 170, CBLUE);
 8001e68:	6838      	ldr	r0, [r7, #0]
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	f249 63be 	movw	r3, #38590	@ 0x96be
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	23aa      	movs	r3, #170	@ 0xaa
 8001e74:	2152      	movs	r1, #82	@ 0x52
 8001e76:	f7ff fd3e 	bl	80018f6 <LCD_DrawLine>
  for(int i = 130; i<210; i++){
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	603b      	str	r3, [r7, #0]
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	2bd1      	cmp	r3, #209	@ 0xd1
 8001e84:	ddf0      	ble.n	8001e68 <main+0xa8>
  }


  showzifustr(142, 90, "Human", BLACK, CPINK);
 8001e86:	f24f 639f 	movw	r3, #63135	@ 0xf69f
 8001e8a:	9300      	str	r3, [sp, #0]
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	4a8f      	ldr	r2, [pc, #572]	@ (80020cc <main+0x30c>)
 8001e90:	215a      	movs	r1, #90	@ 0x5a
 8001e92:	208e      	movs	r0, #142	@ 0x8e
 8001e94:	f7ff fcf8 	bl	8001888 <showzifustr>
  showzifustr(140, 100,"Indoor?", BLACK, CPINK);
 8001e98:	f24f 639f 	movw	r3, #63135	@ 0xf69f
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	4a8b      	ldr	r2, [pc, #556]	@ (80020d0 <main+0x310>)
 8001ea2:	2164      	movs	r1, #100	@ 0x64
 8001ea4:	208c      	movs	r0, #140	@ 0x8c
 8001ea6:	f7ff fcef 	bl	8001888 <showzifustr>

  LCD_DrawRectangle(20, 100, 127 ,170, GREEN);
 8001eaa:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	23aa      	movs	r3, #170	@ 0xaa
 8001eb2:	227f      	movs	r2, #127	@ 0x7f
 8001eb4:	2164      	movs	r1, #100	@ 0x64
 8001eb6:	2014      	movs	r0, #20
 8001eb8:	f7ff fd98 	bl	80019ec <LCD_DrawRectangle>
	showzifustr(22, 105, "Date:", BLACK, WHITE);
 8001ebc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ec0:	9300      	str	r3, [sp, #0]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	4a83      	ldr	r2, [pc, #524]	@ (80020d4 <main+0x314>)
 8001ec6:	2169      	movs	r1, #105	@ 0x69
 8001ec8:	2016      	movs	r0, #22
 8001eca:	f7ff fcdd 	bl	8001888 <showzifustr>
	showzifustr(22, 120, "Time:", BLACK, WHITE);
 8001ece:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ed2:	9300      	str	r3, [sp, #0]
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	4a80      	ldr	r2, [pc, #512]	@ (80020d8 <main+0x318>)
 8001ed8:	2178      	movs	r1, #120	@ 0x78
 8001eda:	2016      	movs	r0, #22
 8001edc:	f7ff fcd4 	bl	8001888 <showzifustr>
    showzifustr(22, 135, "Onto:", BLACK, WHITE);
 8001ee0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	4a7c      	ldr	r2, [pc, #496]	@ (80020dc <main+0x31c>)
 8001eea:	2187      	movs	r1, #135	@ 0x87
 8001eec:	2016      	movs	r0, #22
 8001eee:	f7ff fccb 	bl	8001888 <showzifustr>
	showzifustr(22, 150, "LastOff:", BLACK, WHITE);
 8001ef2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	2300      	movs	r3, #0
 8001efa:	4a79      	ldr	r2, [pc, #484]	@ (80020e0 <main+0x320>)
 8001efc:	2196      	movs	r1, #150	@ 0x96
 8001efe:	2016      	movs	r0, #22
 8001f00:	f7ff fcc2 	bl	8001888 <showzifustr>

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);					//c d liu
 8001f04:	2200      	movs	r2, #0
 8001f06:	4977      	ldr	r1, [pc, #476]	@ (80020e4 <main+0x324>)
 8001f08:	4877      	ldr	r0, [pc, #476]	@ (80020e8 <main+0x328>)
 8001f0a:	f003 f8f0 	bl	80050ee <HAL_RTC_GetTime>
	TIM1->CCR3 = 0;
 8001f0e:	4b77      	ldr	r3, [pc, #476]	@ (80020ec <main+0x32c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	63da      	str	r2, [r3, #60]	@ 0x3c
    while (1)
    {

     	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001f14:	2200      	movs	r2, #0
 8001f16:	4973      	ldr	r1, [pc, #460]	@ (80020e4 <main+0x324>)
 8001f18:	4873      	ldr	r0, [pc, #460]	@ (80020e8 <main+0x328>)
 8001f1a:	f003 f8e8 	bl	80050ee <HAL_RTC_GetTime>
    	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);			//Hm c gi tr ngy va gi
 8001f1e:	2200      	movs	r2, #0
 8001f20:	4973      	ldr	r1, [pc, #460]	@ (80020f0 <main+0x330>)
 8001f22:	4871      	ldr	r0, [pc, #452]	@ (80020e8 <main+0x328>)
 8001f24:	f003 f9c5 	bl	80052b2 <HAL_RTC_GetDate>
    	  sprintf(date, "%02d/%02d/20%02d",sDate.Date,sDate.Month,sDate.Year);    //Chuyn ngy thng nm thnh kiu d liu k t dng ngy/thng/nm v lu vo bin date
 8001f28:	4b71      	ldr	r3, [pc, #452]	@ (80020f0 <main+0x330>)
 8001f2a:	789b      	ldrb	r3, [r3, #2]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4b70      	ldr	r3, [pc, #448]	@ (80020f0 <main+0x330>)
 8001f30:	785b      	ldrb	r3, [r3, #1]
 8001f32:	4619      	mov	r1, r3
 8001f34:	4b6e      	ldr	r3, [pc, #440]	@ (80020f0 <main+0x330>)
 8001f36:	78db      	ldrb	r3, [r3, #3]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	496d      	ldr	r1, [pc, #436]	@ (80020f4 <main+0x334>)
 8001f3e:	486e      	ldr	r0, [pc, #440]	@ (80020f8 <main+0x338>)
 8001f40:	f005 fb32 	bl	80075a8 <siprintf>
    	  showzifustr(55, 105, date, BLACK, WHITE);					//xut bin ra mn hnh
 8001f44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	4a6a      	ldr	r2, [pc, #424]	@ (80020f8 <main+0x338>)
 8001f4e:	2169      	movs	r1, #105	@ 0x69
 8001f50:	2037      	movs	r0, #55	@ 0x37
 8001f52:	f7ff fc99 	bl	8001888 <showzifustr>
    	  sprintf(time, "%02dh%02d'",sTime.Hours,sTime.Minutes);		//Chuyn gi pht thnh kiu d liu k t dng gi/pht v lu vo bin time
 8001f56:	4b63      	ldr	r3, [pc, #396]	@ (80020e4 <main+0x324>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4b61      	ldr	r3, [pc, #388]	@ (80020e4 <main+0x324>)
 8001f5e:	785b      	ldrb	r3, [r3, #1]
 8001f60:	4966      	ldr	r1, [pc, #408]	@ (80020fc <main+0x33c>)
 8001f62:	4867      	ldr	r0, [pc, #412]	@ (8002100 <main+0x340>)
 8001f64:	f005 fb20 	bl	80075a8 <siprintf>
    	  showzifustr(55, 120, time, BLACK, WHITE);					//xut bin time ra mn hnh
 8001f68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	4a63      	ldr	r2, [pc, #396]	@ (8002100 <main+0x340>)
 8001f72:	2178      	movs	r1, #120	@ 0x78
 8001f74:	2037      	movs	r0, #55	@ 0x37
 8001f76:	f7ff fc87 	bl	8001888 <showzifustr>
    	  distance1 = distance;										//lu gi tr thi gian hin ti vo bin distance1
 8001f7a:	4b62      	ldr	r3, [pc, #392]	@ (8002104 <main+0x344>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a62      	ldr	r2, [pc, #392]	@ (8002108 <main+0x348>)
 8001f80:	6013      	str	r3, [r2, #0]
    	  //1.Khi c d liu t cm bin siu m HC-SR04
    	  //a.Pht 1 xung 10us vo chn Trigger  kch hot cm bin siu m
    	  HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f88:	4860      	ldr	r0, [pc, #384]	@ (800210c <main+0x34c>)
 8001f8a:	f002 fa67 	bl	800445c <HAL_GPIO_WritePin>
    	  usDelay(3);
 8001f8e:	2003      	movs	r0, #3
 8001f90:	f000 fa62 	bl	8002458 <usDelay>
    	  HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_SET);
 8001f94:	2201      	movs	r2, #1
 8001f96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f9a:	485c      	ldr	r0, [pc, #368]	@ (800210c <main+0x34c>)
 8001f9c:	f002 fa5e 	bl	800445c <HAL_GPIO_WritePin>
    	  usDelay(10);
 8001fa0:	200a      	movs	r0, #10
 8001fa2:	f000 fa59 	bl	8002458 <usDelay>
    	  HAL_GPIO_WritePin(Trigger_GPIO_Port, Trigger_Pin, GPIO_PIN_RESET);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fac:	4857      	ldr	r0, [pc, #348]	@ (800210c <main+0x34c>)
 8001fae:	f002 fa55 	bl	800445c <HAL_GPIO_WritePin>
    	  //b.Min l chn Echo vn  mc HIGH, cho bit xung Echo vn ang din ra th vng lp ny tip tc m v t li bin numTicks = 0
    	  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin)==GPIO_PIN_RESET);
 8001fb2:	bf00      	nop
 8001fb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fb8:	4854      	ldr	r0, [pc, #336]	@ (800210c <main+0x34c>)
 8001fba:	f002 fa37 	bl	800442c <HAL_GPIO_ReadPin>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0f7      	beq.n	8001fb4 <main+0x1f4>
    	  numTicks = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	607b      	str	r3, [r7, #4]
    	  //Trong mi vng lp  th numTicks tng ln 1 v delay 2us
    	  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin)==GPIO_PIN_SET)
 8001fc8:	e005      	b.n	8001fd6 <main+0x216>
    	  {
    		numTicks++;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	607b      	str	r3, [r7, #4]
    		usDelay(2);
 8001fd0:	2002      	movs	r0, #2
 8001fd2:	f000 fa41 	bl	8002458 <usDelay>
    	  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin)==GPIO_PIN_SET)
 8001fd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fda:	484c      	ldr	r0, [pc, #304]	@ (800210c <main+0x34c>)
 8001fdc:	f002 fa26 	bl	800442c <HAL_GPIO_ReadPin>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d0f1      	beq.n	8001fca <main+0x20a>
    	  };

    	  distance = (numTicks + 0.0f)*2.8*Speedofsound; //Tnh khong cch ca vt th bng cng thc: Khong cch = thi gian(1 numTicks = 2.8s) * vn tc
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	ee07 3a90 	vmov	s15, r3
 8001fec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ff0:	ee17 0a90 	vmov	r0, s15
 8001ff4:	f7fe fab0 	bl	8000558 <__aeabi_f2d>
 8001ff8:	a331      	add	r3, pc, #196	@ (adr r3, 80020c0 <main+0x300>)
 8001ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffe:	f7fe fb03 	bl	8000608 <__aeabi_dmul>
 8002002:	4602      	mov	r2, r0
 8002004:	460b      	mov	r3, r1
 8002006:	4614      	mov	r4, r2
 8002008:	461d      	mov	r5, r3
 800200a:	4b41      	ldr	r3, [pc, #260]	@ (8002110 <main+0x350>)
 800200c:	4618      	mov	r0, r3
 800200e:	f7fe faa3 	bl	8000558 <__aeabi_f2d>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4620      	mov	r0, r4
 8002018:	4629      	mov	r1, r5
 800201a:	f7fe faf5 	bl	8000608 <__aeabi_dmul>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4610      	mov	r0, r2
 8002024:	4619      	mov	r1, r3
 8002026:	f7fe fde7 	bl	8000bf8 <__aeabi_d2f>
 800202a:	4603      	mov	r3, r0
 800202c:	4a35      	ldr	r2, [pc, #212]	@ (8002104 <main+0x344>)
 800202e:	6013      	str	r3, [r2, #0]

    	  //2.Khi xc nh c ngi hot ng hay khng
    	  distance2 = distance;
 8002030:	4b34      	ldr	r3, [pc, #208]	@ (8002104 <main+0x344>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a37      	ldr	r2, [pc, #220]	@ (8002114 <main+0x354>)
 8002036:	6013      	str	r3, [r2, #0]

    	  if(((distance2-distance1)>=5)||(distance2<20)) //Nu  chnh lch khong cch by gi so vi qu kh > 5 hoc c mt vt th qu gn < 20 thi vo hm if
 8002038:	4b36      	ldr	r3, [pc, #216]	@ (8002114 <main+0x354>)
 800203a:	ed93 7a00 	vldr	s14, [r3]
 800203e:	4b32      	ldr	r3, [pc, #200]	@ (8002108 <main+0x348>)
 8002040:	edd3 7a00 	vldr	s15, [r3]
 8002044:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002048:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800204c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002054:	da09      	bge.n	800206a <main+0x2aa>
 8002056:	4b2f      	ldr	r3, [pc, #188]	@ (8002114 <main+0x354>)
 8002058:	edd3 7a00 	vldr	s15, [r3]
 800205c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002060:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002068:	d55e      	bpl.n	8002128 <main+0x368>
    	  {
    		  if (nextFiveMinutes >= 60) {   //bin nextFiveMinutes th hin thi gian tng lai sau 5p
 800206a:	4b2b      	ldr	r3, [pc, #172]	@ (8002118 <main+0x358>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b3b      	cmp	r3, #59	@ 0x3b
 8002070:	d905      	bls.n	800207e <main+0x2be>
    		      nextFiveMinutes -= 55 ;    //nu s pht >= 60 th t li v 5p
 8002072:	4b29      	ldr	r3, [pc, #164]	@ (8002118 <main+0x358>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	3b37      	subs	r3, #55	@ 0x37
 8002078:	b2da      	uxtb	r2, r3
 800207a:	4b27      	ldr	r3, [pc, #156]	@ (8002118 <main+0x358>)
 800207c:	701a      	strb	r2, [r3, #0]
    		  };
    		  human = 1;                     //Xc nh c ngi bng cch set bin human = 1
 800207e:	4b27      	ldr	r3, [pc, #156]	@ (800211c <main+0x35c>)
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
    		  nextFiveMinutes = sTime.Minutes;
 8002084:	4b17      	ldr	r3, [pc, #92]	@ (80020e4 <main+0x324>)
 8002086:	785a      	ldrb	r2, [r3, #1]
 8002088:	4b23      	ldr	r3, [pc, #140]	@ (8002118 <main+0x358>)
 800208a:	701a      	strb	r2, [r3, #0]
    		  nextFiveMinutes += 0b0001;     //t bin nextFiveMinutes thnh thi gian hin ti + 5;
 800208c:	4b22      	ldr	r3, [pc, #136]	@ (8002118 <main+0x358>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	3301      	adds	r3, #1
 8002092:	b2da      	uxtb	r2, r3
 8002094:	4b20      	ldr	r3, [pc, #128]	@ (8002118 <main+0x358>)
 8002096:	701a      	strb	r2, [r3, #0]
    		  sprintf(restminute, "%02d'",nextFiveMinutes);				//To bin "thi gian khi n tt" v xut ra mn hnh
 8002098:	4b1f      	ldr	r3, [pc, #124]	@ (8002118 <main+0x358>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	461a      	mov	r2, r3
 800209e:	4920      	ldr	r1, [pc, #128]	@ (8002120 <main+0x360>)
 80020a0:	4820      	ldr	r0, [pc, #128]	@ (8002124 <main+0x364>)
 80020a2:	f005 fa81 	bl	80075a8 <siprintf>
        	  showzifustr(60, 135, restminute , BLACK, WHITE);
 80020a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	2300      	movs	r3, #0
 80020ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002124 <main+0x364>)
 80020b0:	2187      	movs	r1, #135	@ 0x87
 80020b2:	203c      	movs	r0, #60	@ 0x3c
 80020b4:	f7ff fbe8 	bl	8001888 <showzifustr>
 80020b8:	e05f      	b.n	800217a <main+0x3ba>
 80020ba:	bf00      	nop
 80020bc:	f3af 8000 	nop.w
 80020c0:	66666666 	.word	0x66666666
 80020c4:	40066666 	.word	0x40066666
 80020c8:	0800ae38 	.word	0x0800ae38
 80020cc:	0800ae40 	.word	0x0800ae40
 80020d0:	0800ae48 	.word	0x0800ae48
 80020d4:	0800ae50 	.word	0x0800ae50
 80020d8:	0800ae58 	.word	0x0800ae58
 80020dc:	0800ae60 	.word	0x0800ae60
 80020e0:	0800ae68 	.word	0x0800ae68
 80020e4:	2000d768 	.word	0x2000d768
 80020e8:	2000d5e8 	.word	0x2000d5e8
 80020ec:	40010000 	.word	0x40010000
 80020f0:	2000d77c 	.word	0x2000d77c
 80020f4:	0800ae74 	.word	0x0800ae74
 80020f8:	2000d880 	.word	0x2000d880
 80020fc:	0800ae88 	.word	0x0800ae88
 8002100:	2000d870 	.word	0x2000d870
 8002104:	2000d3f4 	.word	0x2000d3f4
 8002108:	2000d8a4 	.word	0x2000d8a4
 800210c:	40020000 	.word	0x40020000
 8002110:	3c8c7e28 	.word	0x3c8c7e28
 8002114:	2000d8a8 	.word	0x2000d8a8
 8002118:	2000d8a2 	.word	0x2000d8a2
 800211c:	2000d8ac 	.word	0x2000d8ac
 8002120:	0800ae94 	.word	0x0800ae94
 8002124:	2000d89c 	.word	0x2000d89c
    	  }else{										//Nu ngc li  chnh lch nh v khng c ngi thi vao hm else

    		  if(sTime.Minutes == nextFiveMinutes){		//Nu "thi gian hin ti" bng "thi gian khi n tt"
 8002128:	4b5a      	ldr	r3, [pc, #360]	@ (8002294 <main+0x4d4>)
 800212a:	785a      	ldrb	r2, [r3, #1]
 800212c:	4b5a      	ldr	r3, [pc, #360]	@ (8002298 <main+0x4d8>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	429a      	cmp	r2, r3
 8002132:	d122      	bne.n	800217a <main+0x3ba>
    		  human = 0;									//Xc nh khng c ngi bng cch set bin human = 0
 8002134:	4b59      	ldr	r3, [pc, #356]	@ (800229c <main+0x4dc>)
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]
    		  sprintf(timelately, "%02dh'",sTime.Hours);		//Xut thi gian lc n tt ra mn hinh
 800213a:	4b56      	ldr	r3, [pc, #344]	@ (8002294 <main+0x4d4>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	4957      	ldr	r1, [pc, #348]	@ (80022a0 <main+0x4e0>)
 8002142:	4858      	ldr	r0, [pc, #352]	@ (80022a4 <main+0x4e4>)
 8002144:	f005 fa30 	bl	80075a8 <siprintf>
        	  showzifustr(80, 150, timelately , BLACK, WHITE);
 8002148:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	2300      	movs	r3, #0
 8002150:	4a54      	ldr	r2, [pc, #336]	@ (80022a4 <main+0x4e4>)
 8002152:	2196      	movs	r1, #150	@ 0x96
 8002154:	2050      	movs	r0, #80	@ 0x50
 8002156:	f7ff fb97 	bl	8001888 <showzifustr>
    		  sprintf(latelyoff, "%02d'",nextFiveMinutes);
 800215a:	4b4f      	ldr	r3, [pc, #316]	@ (8002298 <main+0x4d8>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	4951      	ldr	r1, [pc, #324]	@ (80022a8 <main+0x4e8>)
 8002162:	4852      	ldr	r0, [pc, #328]	@ (80022ac <main+0x4ec>)
 8002164:	f005 fa20 	bl	80075a8 <siprintf>
        	  showzifustr(100, 150, latelyoff , BLACK, WHITE);
 8002168:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800216c:	9300      	str	r3, [sp, #0]
 800216e:	2300      	movs	r3, #0
 8002170:	4a4e      	ldr	r2, [pc, #312]	@ (80022ac <main+0x4ec>)
 8002172:	2196      	movs	r1, #150	@ 0x96
 8002174:	2064      	movs	r0, #100	@ 0x64
 8002176:	f7ff fb87 	bl	8001888 <showzifustr>
    		  };

    	  }
    	  //3.Khi iu khin n da trn bin human
    	  if(human == 1){	//Nu c ngi vo hm if
 800217a:	4b48      	ldr	r3, [pc, #288]	@ (800229c <main+0x4dc>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d139      	bne.n	80021f6 <main+0x436>
    		  if(lux < 2900) //kim tra  sng trong phng l bin lux c nh hn 2900 khng
 8002182:	4b4b      	ldr	r3, [pc, #300]	@ (80022b0 <main+0x4f0>)
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	f640 3253 	movw	r2, #2899	@ 0xb53
 800218a:	4293      	cmp	r3, r2
 800218c:	d808      	bhi.n	80021a0 <main+0x3e0>
    		  {
    			  if(TIM1->CCR3 <= 100){
 800218e:	4b49      	ldr	r3, [pc, #292]	@ (80022b4 <main+0x4f4>)
 8002190:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002192:	2b64      	cmp	r3, #100	@ 0x64
 8002194:	d804      	bhi.n	80021a0 <main+0x3e0>
        			  TIM1->CCR3 += 5;				//Nu c th tng dn thanh ghi xung iu khin n dn dn t 1 -> 100%
 8002196:	4b47      	ldr	r3, [pc, #284]	@ (80022b4 <main+0x4f4>)
 8002198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800219a:	4a46      	ldr	r2, [pc, #280]	@ (80022b4 <main+0x4f4>)
 800219c:	3305      	adds	r3, #5
 800219e:	63d3      	str	r3, [r2, #60]	@ 0x3c
    			  	  }
    		  }
    		  if(lux>2950){							//Nu  sng trong phng qu sng > 2950 s gim  sng bng cch gim thanh ghi
 80021a0:	4b43      	ldr	r3, [pc, #268]	@ (80022b0 <main+0x4f0>)
 80021a2:	881b      	ldrh	r3, [r3, #0]
 80021a4:	f640 3286 	movw	r2, #2950	@ 0xb86
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d90f      	bls.n	80021cc <main+0x40c>
    			  if(TIM1->CCR3 > 0){
 80021ac:	4b41      	ldr	r3, [pc, #260]	@ (80022b4 <main+0x4f4>)
 80021ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d004      	beq.n	80021be <main+0x3fe>
        			  TIM1->CCR3 -= 5;
 80021b4:	4b3f      	ldr	r3, [pc, #252]	@ (80022b4 <main+0x4f4>)
 80021b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b8:	4a3e      	ldr	r2, [pc, #248]	@ (80022b4 <main+0x4f4>)
 80021ba:	3b05      	subs	r3, #5
 80021bc:	63d3      	str	r3, [r2, #60]	@ 0x3c
    			  }
    			  if(TIM1->CCR3 == 0){				//Nu thanh ghi = 0 th gi nguyn = 0  tranh b li gi tr
 80021be:	4b3d      	ldr	r3, [pc, #244]	@ (80022b4 <main+0x4f4>)
 80021c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d102      	bne.n	80021cc <main+0x40c>
        			  TIM1->CCR3 = 0;
 80021c6:	4b3b      	ldr	r3, [pc, #236]	@ (80022b4 <main+0x4f4>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    			  }
    		  }
    		  if((lux>=2900)&&(lux<=2950))
 80021cc:	4b38      	ldr	r3, [pc, #224]	@ (80022b0 <main+0x4f0>)
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	f640 3253 	movw	r2, #2899	@ 0xb53
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d909      	bls.n	80021ec <main+0x42c>
 80021d8:	4b35      	ldr	r3, [pc, #212]	@ (80022b0 <main+0x4f0>)
 80021da:	881b      	ldrh	r3, [r3, #0]
 80021dc:	f640 3286 	movw	r2, #2950	@ 0xb86
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d803      	bhi.n	80021ec <main+0x42c>
    		  {
    			  TIM1->CCR3 = TIM1->CCR3;			//Nu  sng nm trong khong  2900-2950 th gi nguyn  sng
 80021e4:	4b33      	ldr	r3, [pc, #204]	@ (80022b4 <main+0x4f4>)
 80021e6:	4a33      	ldr	r2, [pc, #204]	@ (80022b4 <main+0x4f4>)
 80021e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ea:	63d3      	str	r3, [r2, #60]	@ 0x3c
    		  }
    		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80021ec:	2108      	movs	r1, #8
 80021ee:	4832      	ldr	r0, [pc, #200]	@ (80022b8 <main+0x4f8>)
 80021f0:	f003 fcda 	bl	8005ba8 <HAL_TIM_PWM_Start>
 80021f4:	e006      	b.n	8002204 <main+0x444>
    	  }
    	  else{
    		  TIM1->CCR3 = 0;
 80021f6:	4b2f      	ldr	r3, [pc, #188]	@ (80022b4 <main+0x4f4>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);	  //Nu bin human = 0 -> khng c ngi v n tt
 80021fc:	2108      	movs	r1, #8
 80021fe:	482e      	ldr	r0, [pc, #184]	@ (80022b8 <main+0x4f8>)
 8002200:	f003 fcd2 	bl	8005ba8 <HAL_TIM_PWM_Start>

    	  }
    	      sprintf(sensor, "%.2f", distance);
 8002204:	4b2d      	ldr	r3, [pc, #180]	@ (80022bc <main+0x4fc>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe f9a5 	bl	8000558 <__aeabi_f2d>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	492b      	ldr	r1, [pc, #172]	@ (80022c0 <main+0x500>)
 8002214:	482b      	ldr	r0, [pc, #172]	@ (80022c4 <main+0x504>)
 8002216:	f005 f9c7 	bl	80075a8 <siprintf>
              showzifustr(150, 120, sensor , BLACK, WHITE);		//Xut gi tr ca cm bin siu m ra mn hnh
 800221a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	2300      	movs	r3, #0
 8002222:	4a28      	ldr	r2, [pc, #160]	@ (80022c4 <main+0x504>)
 8002224:	2178      	movs	r1, #120	@ 0x78
 8002226:	2096      	movs	r0, #150	@ 0x96
 8002228:	f7ff fb2e 	bl	8001888 <showzifustr>
              //KHi c gi tri nh sng lux
        	  HAL_ADC_Start(&hadc1);
 800222c:	4826      	ldr	r0, [pc, #152]	@ (80022c8 <main+0x508>)
 800222e:	f000 ff8d 	bl	800314c <HAL_ADC_Start>
        	  HAL_ADC_PollForConversion(&hadc1, 20);
 8002232:	2114      	movs	r1, #20
 8002234:	4824      	ldr	r0, [pc, #144]	@ (80022c8 <main+0x508>)
 8002236:	f001 f83d 	bl	80032b4 <HAL_ADC_PollForConversion>
        	  lux = HAL_ADC_GetValue(&hadc1); 					//Ly gi tr nh sng t cm bin v lu v bin lux
 800223a:	4823      	ldr	r0, [pc, #140]	@ (80022c8 <main+0x508>)
 800223c:	f001 f8c5 	bl	80033ca <HAL_ADC_GetValue>
 8002240:	4603      	mov	r3, r0
 8002242:	b29a      	uxth	r2, r3
 8002244:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <main+0x4f0>)
 8002246:	801a      	strh	r2, [r3, #0]
        	  sprintf(light, "%d (lux)", lux);
 8002248:	4b19      	ldr	r3, [pc, #100]	@ (80022b0 <main+0x4f0>)
 800224a:	881b      	ldrh	r3, [r3, #0]
 800224c:	461a      	mov	r2, r3
 800224e:	491f      	ldr	r1, [pc, #124]	@ (80022cc <main+0x50c>)
 8002250:	481f      	ldr	r0, [pc, #124]	@ (80022d0 <main+0x510>)
 8002252:	f005 f9a9 	bl	80075a8 <siprintf>
        	  showzifustr(150, 140,light, BLACK, WHITE);		//Xut gii tr nh sng ra mn hnh
 8002256:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	2300      	movs	r3, #0
 800225e:	4a1c      	ldr	r2, [pc, #112]	@ (80022d0 <main+0x510>)
 8002260:	218c      	movs	r1, #140	@ 0x8c
 8002262:	2096      	movs	r0, #150	@ 0x96
 8002264:	f7ff fb10 	bl	8001888 <showzifustr>
        	  sprintf(control, "%d", TIM1->CCR3);
 8002268:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <main+0x4f4>)
 800226a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800226c:	461a      	mov	r2, r3
 800226e:	4919      	ldr	r1, [pc, #100]	@ (80022d4 <main+0x514>)
 8002270:	4819      	ldr	r0, [pc, #100]	@ (80022d8 <main+0x518>)
 8002272:	f005 f999 	bl	80075a8 <siprintf>
        	  showzifustr(150, 155, control, BLACK, WHITE);		//Xut gi tr ca thanh ghi xung ra mn hnh
 8002276:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	2300      	movs	r3, #0
 800227e:	4a16      	ldr	r2, [pc, #88]	@ (80022d8 <main+0x518>)
 8002280:	219b      	movs	r1, #155	@ 0x9b
 8002282:	2096      	movs	r0, #150	@ 0x96
 8002284:	f7ff fb00 	bl	8001888 <showzifustr>
        	  HAL_Delay(1000);
 8002288:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800228c:	f000 fef6 	bl	800307c <HAL_Delay>
     	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002290:	e640      	b.n	8001f14 <main+0x154>
 8002292:	bf00      	nop
 8002294:	2000d768 	.word	0x2000d768
 8002298:	2000d8a2 	.word	0x2000d8a2
 800229c:	2000d8ac 	.word	0x2000d8ac
 80022a0:	0800ae9c 	.word	0x0800ae9c
 80022a4:	2000d898 	.word	0x2000d898
 80022a8:	0800ae94 	.word	0x0800ae94
 80022ac:	2000d8a0 	.word	0x2000d8a0
 80022b0:	2000d8ae 	.word	0x2000d8ae
 80022b4:	40010000 	.word	0x40010000
 80022b8:	2000d780 	.word	0x2000d780
 80022bc:	2000d3f4 	.word	0x2000d3f4
 80022c0:	0800aea4 	.word	0x0800aea4
 80022c4:	2000d890 	.word	0x2000d890
 80022c8:	2000d608 	.word	0x2000d608
 80022cc:	0800aeac 	.word	0x0800aeac
 80022d0:	2000d8b0 	.word	0x2000d8b0
 80022d4:	0800aeb8 	.word	0x0800aeb8
 80022d8:	2000d8bc 	.word	0x2000d8bc

080022dc <SystemClock_Config>:
  }
}
void SystemClock_Config(void)   //Hm Khi to v cp xung h thng
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b094      	sub	sp, #80	@ 0x50
 80022e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e2:	f107 0320 	add.w	r3, r7, #32
 80022e6:	2230      	movs	r2, #48	@ 0x30
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f005 f9bf 	bl	800766e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f0:	f107 030c 	add.w	r3, r7, #12
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002300:	2300      	movs	r3, #0
 8002302:	60bb      	str	r3, [r7, #8]
 8002304:	4b29      	ldr	r3, [pc, #164]	@ (80023ac <SystemClock_Config+0xd0>)
 8002306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002308:	4a28      	ldr	r2, [pc, #160]	@ (80023ac <SystemClock_Config+0xd0>)
 800230a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800230e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002310:	4b26      	ldr	r3, [pc, #152]	@ (80023ac <SystemClock_Config+0xd0>)
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800231c:	2300      	movs	r3, #0
 800231e:	607b      	str	r3, [r7, #4]
 8002320:	4b23      	ldr	r3, [pc, #140]	@ (80023b0 <SystemClock_Config+0xd4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002328:	4a21      	ldr	r2, [pc, #132]	@ (80023b0 <SystemClock_Config+0xd4>)
 800232a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800232e:	6013      	str	r3, [r2, #0]
 8002330:	4b1f      	ldr	r3, [pc, #124]	@ (80023b0 <SystemClock_Config+0xd4>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002338:	607b      	str	r3, [r7, #4]
 800233a:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800233c:	230a      	movs	r3, #10
 800233e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002340:	2301      	movs	r3, #1
 8002342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002344:	2310      	movs	r3, #16
 8002346:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002348:	2301      	movs	r3, #1
 800234a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800234c:	2302      	movs	r3, #2
 800234e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002350:	2300      	movs	r3, #0
 8002352:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002354:	2308      	movs	r3, #8
 8002356:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002358:	2354      	movs	r3, #84	@ 0x54
 800235a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800235c:	2302      	movs	r3, #2
 800235e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002360:	2304      	movs	r3, #4
 8002362:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002364:	f107 0320 	add.w	r3, r7, #32
 8002368:	4618      	mov	r0, r3
 800236a:	f002 f891 	bl	8004490 <HAL_RCC_OscConfig>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002374:	f000 fad0 	bl	8002918 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002378:	230f      	movs	r3, #15
 800237a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800237c:	2302      	movs	r3, #2
 800237e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002384:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002388:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	2102      	movs	r1, #2
 8002394:	4618      	mov	r0, r3
 8002396:	f002 faf3 	bl	8004980 <HAL_RCC_ClockConfig>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80023a0:	f000 faba 	bl	8002918 <Error_Handler>
  }
}
 80023a4:	bf00      	nop
 80023a6:	3750      	adds	r7, #80	@ 0x50
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40023800 	.word	0x40023800
 80023b0:	40007000 	.word	0x40007000

080023b4 <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig = {0};
 80023ba:	463b      	mov	r3, r7
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	605a      	str	r2, [r3, #4]
 80023c2:	609a      	str	r2, [r3, #8]
 80023c4:	60da      	str	r2, [r3, #12]
  hadc1.Instance = ADC1;
 80023c6:	4b21      	ldr	r3, [pc, #132]	@ (800244c <MX_ADC1_Init+0x98>)
 80023c8:	4a21      	ldr	r2, [pc, #132]	@ (8002450 <MX_ADC1_Init+0x9c>)
 80023ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80023cc:	4b1f      	ldr	r3, [pc, #124]	@ (800244c <MX_ADC1_Init+0x98>)
 80023ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80023d4:	4b1d      	ldr	r3, [pc, #116]	@ (800244c <MX_ADC1_Init+0x98>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80023da:	4b1c      	ldr	r3, [pc, #112]	@ (800244c <MX_ADC1_Init+0x98>)
 80023dc:	2200      	movs	r2, #0
 80023de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80023e0:	4b1a      	ldr	r3, [pc, #104]	@ (800244c <MX_ADC1_Init+0x98>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023e6:	4b19      	ldr	r3, [pc, #100]	@ (800244c <MX_ADC1_Init+0x98>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80023ee:	4b17      	ldr	r3, [pc, #92]	@ (800244c <MX_ADC1_Init+0x98>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023f4:	4b15      	ldr	r3, [pc, #84]	@ (800244c <MX_ADC1_Init+0x98>)
 80023f6:	4a17      	ldr	r2, [pc, #92]	@ (8002454 <MX_ADC1_Init+0xa0>)
 80023f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023fa:	4b14      	ldr	r3, [pc, #80]	@ (800244c <MX_ADC1_Init+0x98>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002400:	4b12      	ldr	r3, [pc, #72]	@ (800244c <MX_ADC1_Init+0x98>)
 8002402:	2201      	movs	r2, #1
 8002404:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002406:	4b11      	ldr	r3, [pc, #68]	@ (800244c <MX_ADC1_Init+0x98>)
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800240e:	4b0f      	ldr	r3, [pc, #60]	@ (800244c <MX_ADC1_Init+0x98>)
 8002410:	2201      	movs	r2, #1
 8002412:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002414:	480d      	ldr	r0, [pc, #52]	@ (800244c <MX_ADC1_Init+0x98>)
 8002416:	f000 fe55 	bl	80030c4 <HAL_ADC_Init>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002420:	f000 fa7a 	bl	8002918 <Error_Handler>
  }
  sConfig.Channel = ADC_CHANNEL_0;
 8002424:	2300      	movs	r3, #0
 8002426:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002428:	2301      	movs	r3, #1
 800242a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800242c:	2301      	movs	r3, #1
 800242e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002430:	463b      	mov	r3, r7
 8002432:	4619      	mov	r1, r3
 8002434:	4805      	ldr	r0, [pc, #20]	@ (800244c <MX_ADC1_Init+0x98>)
 8002436:	f000 ffd5 	bl	80033e4 <HAL_ADC_ConfigChannel>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002440:	f000 fa6a 	bl	8002918 <Error_Handler>
  }
}
 8002444:	bf00      	nop
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	2000d608 	.word	0x2000d608
 8002450:	40012000 	.word	0x40012000
 8002454:	0f000001 	.word	0x0f000001

08002458 <usDelay>:
void usDelay(uint32_t uSec)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
	if(uSec < 2) uSec = 2;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d801      	bhi.n	800246a <usDelay+0x12>
 8002466:	2302      	movs	r3, #2
 8002468:	607b      	str	r3, [r7, #4]
	usTIM->ARR = uSec - 1; 	/*sets the value in the auto-reload register*/
 800246a:	4a13      	ldr	r2, [pc, #76]	@ (80024b8 <usDelay+0x60>)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3b01      	subs	r3, #1
 8002470:	62d3      	str	r3, [r2, #44]	@ 0x2c
	usTIM->EGR = 1; 			/*Re-initialises the timer*/
 8002472:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <usDelay+0x60>)
 8002474:	2201      	movs	r2, #1
 8002476:	615a      	str	r2, [r3, #20]
	usTIM->SR &= ~1; 		//Resets the flag
 8002478:	4b0f      	ldr	r3, [pc, #60]	@ (80024b8 <usDelay+0x60>)
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	4a0e      	ldr	r2, [pc, #56]	@ (80024b8 <usDelay+0x60>)
 800247e:	f023 0301 	bic.w	r3, r3, #1
 8002482:	6113      	str	r3, [r2, #16]
	usTIM->CR1 |= 1; 		//Enables the counter
 8002484:	4b0c      	ldr	r3, [pc, #48]	@ (80024b8 <usDelay+0x60>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a0b      	ldr	r2, [pc, #44]	@ (80024b8 <usDelay+0x60>)
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	6013      	str	r3, [r2, #0]
	while((usTIM->SR&0x0001) != 1);
 8002490:	bf00      	nop
 8002492:	4b09      	ldr	r3, [pc, #36]	@ (80024b8 <usDelay+0x60>)
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b01      	cmp	r3, #1
 800249c:	d1f9      	bne.n	8002492 <usDelay+0x3a>
	usTIM->SR &= ~(0x0001);
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <usDelay+0x60>)
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	4a05      	ldr	r2, [pc, #20]	@ (80024b8 <usDelay+0x60>)
 80024a4:	f023 0301 	bic.w	r3, r3, #1
 80024a8:	6113      	str	r3, [r2, #16]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40000800 	.word	0x40000800

080024bc <MX_RTC_Init>:
static void MX_RTC_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0

  RTC_TimeTypeDef sTime = {0};
 80024c2:	1d3b      	adds	r3, r7, #4
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80024d0:	2300      	movs	r3, #0
 80024d2:	603b      	str	r3, [r7, #0]
  hrtc.Instance = RTC;
 80024d4:	4b24      	ldr	r3, [pc, #144]	@ (8002568 <MX_RTC_Init+0xac>)
 80024d6:	4a25      	ldr	r2, [pc, #148]	@ (800256c <MX_RTC_Init+0xb0>)
 80024d8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80024da:	4b23      	ldr	r3, [pc, #140]	@ (8002568 <MX_RTC_Init+0xac>)
 80024dc:	2200      	movs	r2, #0
 80024de:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80024e0:	4b21      	ldr	r3, [pc, #132]	@ (8002568 <MX_RTC_Init+0xac>)
 80024e2:	227f      	movs	r2, #127	@ 0x7f
 80024e4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80024e6:	4b20      	ldr	r3, [pc, #128]	@ (8002568 <MX_RTC_Init+0xac>)
 80024e8:	22ff      	movs	r2, #255	@ 0xff
 80024ea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80024ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002568 <MX_RTC_Init+0xac>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80024f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002568 <MX_RTC_Init+0xac>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80024f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002568 <MX_RTC_Init+0xac>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80024fe:	481a      	ldr	r0, [pc, #104]	@ (8002568 <MX_RTC_Init+0xac>)
 8002500:	f002 fcd8 	bl	8004eb4 <HAL_RTC_Init>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800250a:	f000 fa05 	bl	8002918 <Error_Handler>
  }
  sTime.Hours = 0x8;
 800250e:	2308      	movs	r3, #8
 8002510:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x00;
 8002512:	2300      	movs	r3, #0
 8002514:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002516:	2300      	movs	r3, #0
 8002518:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800251a:	2300      	movs	r3, #0
 800251c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002522:	1d3b      	adds	r3, r7, #4
 8002524:	2201      	movs	r2, #1
 8002526:	4619      	mov	r1, r3
 8002528:	480f      	ldr	r0, [pc, #60]	@ (8002568 <MX_RTC_Init+0xac>)
 800252a:	f002 fd46 	bl	8004fba <HAL_RTC_SetTime>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002534:	f000 f9f0 	bl	8002918 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8002538:	2304      	movs	r3, #4
 800253a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 800253c:	2306      	movs	r3, #6
 800253e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x20;
 8002540:	2320      	movs	r3, #32
 8002542:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 8002544:	2324      	movs	r3, #36	@ 0x24
 8002546:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002548:	463b      	mov	r3, r7
 800254a:	2201      	movs	r2, #1
 800254c:	4619      	mov	r1, r3
 800254e:	4806      	ldr	r0, [pc, #24]	@ (8002568 <MX_RTC_Init+0xac>)
 8002550:	f002 fe2b 	bl	80051aa <HAL_RTC_SetDate>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800255a:	f000 f9dd 	bl	8002918 <Error_Handler>
  }
}
 800255e:	bf00      	nop
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	2000d5e8 	.word	0x2000d5e8
 800256c:	40002800 	.word	0x40002800

08002570 <MX_SPI1_Init>:
static void MX_SPI1_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8002574:	4b17      	ldr	r3, [pc, #92]	@ (80025d4 <MX_SPI1_Init+0x64>)
 8002576:	4a18      	ldr	r2, [pc, #96]	@ (80025d8 <MX_SPI1_Init+0x68>)
 8002578:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800257a:	4b16      	ldr	r3, [pc, #88]	@ (80025d4 <MX_SPI1_Init+0x64>)
 800257c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002580:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002582:	4b14      	ldr	r3, [pc, #80]	@ (80025d4 <MX_SPI1_Init+0x64>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002588:	4b12      	ldr	r3, [pc, #72]	@ (80025d4 <MX_SPI1_Init+0x64>)
 800258a:	2200      	movs	r2, #0
 800258c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800258e:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <MX_SPI1_Init+0x64>)
 8002590:	2202      	movs	r2, #2
 8002592:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002594:	4b0f      	ldr	r3, [pc, #60]	@ (80025d4 <MX_SPI1_Init+0x64>)
 8002596:	2201      	movs	r2, #1
 8002598:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800259a:	4b0e      	ldr	r3, [pc, #56]	@ (80025d4 <MX_SPI1_Init+0x64>)
 800259c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025a2:	4b0c      	ldr	r3, [pc, #48]	@ (80025d4 <MX_SPI1_Init+0x64>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025a8:	4b0a      	ldr	r3, [pc, #40]	@ (80025d4 <MX_SPI1_Init+0x64>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025ae:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <MX_SPI1_Init+0x64>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025b4:	4b07      	ldr	r3, [pc, #28]	@ (80025d4 <MX_SPI1_Init+0x64>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80025ba:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <MX_SPI1_Init+0x64>)
 80025bc:	220a      	movs	r2, #10
 80025be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025c0:	4804      	ldr	r0, [pc, #16]	@ (80025d4 <MX_SPI1_Init+0x64>)
 80025c2:	f002 ff83 	bl	80054cc <HAL_SPI_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025cc:	f000 f9a4 	bl	8002918 <Error_Handler>
  }

}
 80025d0:	bf00      	nop
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	2000d650 	.word	0x2000d650
 80025d8:	40013000 	.word	0x40013000

080025dc <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b096      	sub	sp, #88	@ 0x58
 80025e0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025e2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	605a      	str	r2, [r3, #4]
 80025ec:	609a      	str	r2, [r3, #8]
 80025ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	609a      	str	r2, [r3, #8]
 8002606:	60da      	str	r2, [r3, #12]
 8002608:	611a      	str	r2, [r3, #16]
 800260a:	615a      	str	r2, [r3, #20]
 800260c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800260e:	1d3b      	adds	r3, r7, #4
 8002610:	2220      	movs	r2, #32
 8002612:	2100      	movs	r1, #0
 8002614:	4618      	mov	r0, r3
 8002616:	f005 f82a 	bl	800766e <memset>
  htim1.Instance = TIM1;
 800261a:	4b3e      	ldr	r3, [pc, #248]	@ (8002714 <MX_TIM1_Init+0x138>)
 800261c:	4a3e      	ldr	r2, [pc, #248]	@ (8002718 <MX_TIM1_Init+0x13c>)
 800261e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8002620:	4b3c      	ldr	r3, [pc, #240]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002622:	2253      	movs	r2, #83	@ 0x53
 8002624:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002626:	4b3b      	ldr	r3, [pc, #236]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800262c:	4b39      	ldr	r3, [pc, #228]	@ (8002714 <MX_TIM1_Init+0x138>)
 800262e:	2263      	movs	r2, #99	@ 0x63
 8002630:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002632:	4b38      	ldr	r3, [pc, #224]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002634:	2200      	movs	r2, #0
 8002636:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002638:	4b36      	ldr	r3, [pc, #216]	@ (8002714 <MX_TIM1_Init+0x138>)
 800263a:	2200      	movs	r2, #0
 800263c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800263e:	4b35      	ldr	r3, [pc, #212]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002644:	4833      	ldr	r0, [pc, #204]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002646:	f003 fa07 	bl	8005a58 <HAL_TIM_Base_Init>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002650:	f000 f962 	bl	8002918 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002654:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002658:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800265a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800265e:	4619      	mov	r1, r3
 8002660:	482c      	ldr	r0, [pc, #176]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002662:	f003 fc13 	bl	8005e8c <HAL_TIM_ConfigClockSource>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800266c:	f000 f954 	bl	8002918 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002670:	4828      	ldr	r0, [pc, #160]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002672:	f003 fa40 	bl	8005af6 <HAL_TIM_PWM_Init>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800267c:	f000 f94c 	bl	8002918 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002680:	2300      	movs	r3, #0
 8002682:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002684:	2300      	movs	r3, #0
 8002686:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002688:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800268c:	4619      	mov	r1, r3
 800268e:	4821      	ldr	r0, [pc, #132]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002690:	f003 ff9c 	bl	80065cc <HAL_TIMEx_MasterConfigSynchronization>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800269a:	f000 f93d 	bl	8002918 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800269e:	2360      	movs	r3, #96	@ 0x60
 80026a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026a6:	2300      	movs	r3, #0
 80026a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026aa:	2300      	movs	r3, #0
 80026ac:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ae:	2300      	movs	r3, #0
 80026b0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026b6:	2300      	movs	r3, #0
 80026b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026be:	2208      	movs	r2, #8
 80026c0:	4619      	mov	r1, r3
 80026c2:	4814      	ldr	r0, [pc, #80]	@ (8002714 <MX_TIM1_Init+0x138>)
 80026c4:	f003 fb20 	bl	8005d08 <HAL_TIM_PWM_ConfigChannel>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80026ce:	f000 f923 	bl	8002918 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80026d2:	2300      	movs	r3, #0
 80026d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80026ec:	2300      	movs	r3, #0
 80026ee:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80026f0:	1d3b      	adds	r3, r7, #4
 80026f2:	4619      	mov	r1, r3
 80026f4:	4807      	ldr	r0, [pc, #28]	@ (8002714 <MX_TIM1_Init+0x138>)
 80026f6:	f003 ffd7 	bl	80066a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002700:	f000 f90a 	bl	8002918 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8002704:	4803      	ldr	r0, [pc, #12]	@ (8002714 <MX_TIM1_Init+0x138>)
 8002706:	f000 fabd 	bl	8002c84 <HAL_TIM_MspPostInit>

}
 800270a:	bf00      	nop
 800270c:	3758      	adds	r7, #88	@ 0x58
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	2000d780 	.word	0x2000d780
 8002718:	40010000 	.word	0x40010000

0800271c <MX_TIM4_Init>:
static void MX_TIM4_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002722:	f107 0308 	add.w	r3, r7, #8
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	605a      	str	r2, [r3, #4]
 800272c:	609a      	str	r2, [r3, #8]
 800272e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002730:	463b      	mov	r3, r7
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]
 8002736:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8002738:	4b1c      	ldr	r3, [pc, #112]	@ (80027ac <MX_TIM4_Init+0x90>)
 800273a:	4a1d      	ldr	r2, [pc, #116]	@ (80027b0 <MX_TIM4_Init+0x94>)
 800273c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 800273e:	4b1b      	ldr	r3, [pc, #108]	@ (80027ac <MX_TIM4_Init+0x90>)
 8002740:	2253      	movs	r2, #83	@ 0x53
 8002742:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002744:	4b19      	ldr	r3, [pc, #100]	@ (80027ac <MX_TIM4_Init+0x90>)
 8002746:	2200      	movs	r2, #0
 8002748:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 800274a:	4b18      	ldr	r3, [pc, #96]	@ (80027ac <MX_TIM4_Init+0x90>)
 800274c:	2200      	movs	r2, #0
 800274e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002750:	4b16      	ldr	r3, [pc, #88]	@ (80027ac <MX_TIM4_Init+0x90>)
 8002752:	2200      	movs	r2, #0
 8002754:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002756:	4b15      	ldr	r3, [pc, #84]	@ (80027ac <MX_TIM4_Init+0x90>)
 8002758:	2200      	movs	r2, #0
 800275a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800275c:	4813      	ldr	r0, [pc, #76]	@ (80027ac <MX_TIM4_Init+0x90>)
 800275e:	f003 f97b 	bl	8005a58 <HAL_TIM_Base_Init>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8002768:	f000 f8d6 	bl	8002918 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800276c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002770:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002772:	f107 0308 	add.w	r3, r7, #8
 8002776:	4619      	mov	r1, r3
 8002778:	480c      	ldr	r0, [pc, #48]	@ (80027ac <MX_TIM4_Init+0x90>)
 800277a:	f003 fb87 	bl	8005e8c <HAL_TIM_ConfigClockSource>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8002784:	f000 f8c8 	bl	8002918 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002788:	2300      	movs	r3, #0
 800278a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002790:	463b      	mov	r3, r7
 8002792:	4619      	mov	r1, r3
 8002794:	4805      	ldr	r0, [pc, #20]	@ (80027ac <MX_TIM4_Init+0x90>)
 8002796:	f003 ff19 	bl	80065cc <HAL_TIMEx_MasterConfigSynchronization>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 80027a0:	f000 f8ba 	bl	8002918 <Error_Handler>
  }
}
 80027a4:	bf00      	nop
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	2000d7c8 	.word	0x2000d7c8
 80027b0:	40000800 	.word	0x40000800

080027b4 <MX_DMA_Init>:
static void MX_DMA_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0

  __HAL_RCC_DMA2_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	607b      	str	r3, [r7, #4]
 80027be:	4b14      	ldr	r3, [pc, #80]	@ (8002810 <MX_DMA_Init+0x5c>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c2:	4a13      	ldr	r2, [pc, #76]	@ (8002810 <MX_DMA_Init+0x5c>)
 80027c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ca:	4b11      	ldr	r3, [pc, #68]	@ (8002810 <MX_DMA_Init+0x5c>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027d2:	607b      	str	r3, [r7, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2100      	movs	r1, #0
 80027da:	2038      	movs	r0, #56	@ 0x38
 80027dc:	f001 f8fb 	bl	80039d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80027e0:	2038      	movs	r0, #56	@ 0x38
 80027e2:	f001 f914 	bl	8003a0e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80027e6:	2200      	movs	r2, #0
 80027e8:	2100      	movs	r1, #0
 80027ea:	203b      	movs	r0, #59	@ 0x3b
 80027ec:	f001 f8f3 	bl	80039d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80027f0:	203b      	movs	r0, #59	@ 0x3b
 80027f2:	f001 f90c 	bl	8003a0e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80027f6:	2200      	movs	r2, #0
 80027f8:	2100      	movs	r1, #0
 80027fa:	2045      	movs	r0, #69	@ 0x45
 80027fc:	f001 f8eb 	bl	80039d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002800:	2045      	movs	r0, #69	@ 0x45
 8002802:	f001 f904 	bl	8003a0e <HAL_NVIC_EnableIRQ>

}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800

08002814 <MX_GPIO_Init>:
static void MX_GPIO_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08a      	sub	sp, #40	@ 0x28
 8002818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281a:	f107 0314 	add.w	r3, r7, #20
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]
 8002822:	605a      	str	r2, [r3, #4]
 8002824:	609a      	str	r2, [r3, #8]
 8002826:	60da      	str	r2, [r3, #12]
 8002828:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	613b      	str	r3, [r7, #16]
 800282e:	4b37      	ldr	r3, [pc, #220]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	4a36      	ldr	r2, [pc, #216]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002834:	f043 0304 	orr.w	r3, r3, #4
 8002838:	6313      	str	r3, [r2, #48]	@ 0x30
 800283a:	4b34      	ldr	r3, [pc, #208]	@ (800290c <MX_GPIO_Init+0xf8>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	f003 0304 	and.w	r3, r3, #4
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	4b30      	ldr	r3, [pc, #192]	@ (800290c <MX_GPIO_Init+0xf8>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a2f      	ldr	r2, [pc, #188]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b2d      	ldr	r3, [pc, #180]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	4b29      	ldr	r3, [pc, #164]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	4a28      	ldr	r2, [pc, #160]	@ (800290c <MX_GPIO_Init+0xf8>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	6313      	str	r3, [r2, #48]	@ 0x30
 8002872:	4b26      	ldr	r3, [pc, #152]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	607b      	str	r3, [r7, #4]
 8002882:	4b22      	ldr	r3, [pc, #136]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	4a21      	ldr	r2, [pc, #132]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002888:	f043 0302 	orr.w	r3, r3, #2
 800288c:	6313      	str	r3, [r2, #48]	@ 0x30
 800288e:	4b1f      	ldr	r3, [pc, #124]	@ (800290c <MX_GPIO_Init+0xf8>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	607b      	str	r3, [r7, #4]
 8002898:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_WritePin(GPIOA, Trigger_Pin, GPIO_PIN_RESET);
 800289a:	2200      	movs	r2, #0
 800289c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028a0:	481b      	ldr	r0, [pc, #108]	@ (8002910 <MX_GPIO_Init+0xfc>)
 80028a2:	f001 fddb 	bl	800445c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 80028a6:	2200      	movs	r2, #0
 80028a8:	2107      	movs	r1, #7
 80028aa:	481a      	ldr	r0, [pc, #104]	@ (8002914 <MX_GPIO_Init+0x100>)
 80028ac:	f001 fdd6 	bl	800445c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_RST_Pin|LCD_DC_Pin;
 80028b0:	2307      	movs	r3, #7
 80028b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028b4:	2301      	movs	r3, #1
 80028b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028bc:	2300      	movs	r3, #0
 80028be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028c0:	f107 0314 	add.w	r3, r7, #20
 80028c4:	4619      	mov	r1, r3
 80028c6:	4813      	ldr	r0, [pc, #76]	@ (8002914 <MX_GPIO_Init+0x100>)
 80028c8:	f001 fc2c 	bl	8004124 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Trigger_Pin;
 80028cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028d2:	2301      	movs	r3, #1
 80028d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028da:	2300      	movs	r3, #0
 80028dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Trigger_GPIO_Port, &GPIO_InitStruct);
 80028de:	f107 0314 	add.w	r3, r7, #20
 80028e2:	4619      	mov	r1, r3
 80028e4:	480a      	ldr	r0, [pc, #40]	@ (8002910 <MX_GPIO_Init+0xfc>)
 80028e6:	f001 fc1d 	bl	8004124 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Echo_Pin;
 80028ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028f0:	2300      	movs	r3, #0
 80028f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f4:	2300      	movs	r3, #0
 80028f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80028f8:	f107 0314 	add.w	r3, r7, #20
 80028fc:	4619      	mov	r1, r3
 80028fe:	4804      	ldr	r0, [pc, #16]	@ (8002910 <MX_GPIO_Init+0xfc>)
 8002900:	f001 fc10 	bl	8004124 <HAL_GPIO_Init>
}
 8002904:	bf00      	nop
 8002906:	3728      	adds	r7, #40	@ 0x28
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40023800 	.word	0x40023800
 8002910:	40020000 	.word	0x40020000
 8002914:	40020400 	.word	0x40020400

08002918 <Error_Handler>:
void Error_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800291c:	b672      	cpsid	i
}
 800291e:	bf00      	nop
  __disable_irq();
  while (1)
 8002920:	bf00      	nop
 8002922:	e7fd      	b.n	8002920 <Error_Handler+0x8>

08002924 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	607b      	str	r3, [r7, #4]
 800292e:	4b10      	ldr	r3, [pc, #64]	@ (8002970 <HAL_MspInit+0x4c>)
 8002930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002932:	4a0f      	ldr	r2, [pc, #60]	@ (8002970 <HAL_MspInit+0x4c>)
 8002934:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002938:	6453      	str	r3, [r2, #68]	@ 0x44
 800293a:	4b0d      	ldr	r3, [pc, #52]	@ (8002970 <HAL_MspInit+0x4c>)
 800293c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002942:	607b      	str	r3, [r7, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	603b      	str	r3, [r7, #0]
 800294a:	4b09      	ldr	r3, [pc, #36]	@ (8002970 <HAL_MspInit+0x4c>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294e:	4a08      	ldr	r2, [pc, #32]	@ (8002970 <HAL_MspInit+0x4c>)
 8002950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002954:	6413      	str	r3, [r2, #64]	@ 0x40
 8002956:	4b06      	ldr	r3, [pc, #24]	@ (8002970 <HAL_MspInit+0x4c>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800295e:	603b      	str	r3, [r7, #0]
 8002960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40023800 	.word	0x40023800

08002974 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08a      	sub	sp, #40	@ 0x28
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a17      	ldr	r2, [pc, #92]	@ (80029f0 <HAL_ADC_MspInit+0x7c>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d127      	bne.n	80029e6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	613b      	str	r3, [r7, #16]
 800299a:	4b16      	ldr	r3, [pc, #88]	@ (80029f4 <HAL_ADC_MspInit+0x80>)
 800299c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299e:	4a15      	ldr	r2, [pc, #84]	@ (80029f4 <HAL_ADC_MspInit+0x80>)
 80029a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80029a6:	4b13      	ldr	r3, [pc, #76]	@ (80029f4 <HAL_ADC_MspInit+0x80>)
 80029a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ae:	613b      	str	r3, [r7, #16]
 80029b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]
 80029b6:	4b0f      	ldr	r3, [pc, #60]	@ (80029f4 <HAL_ADC_MspInit+0x80>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	4a0e      	ldr	r2, [pc, #56]	@ (80029f4 <HAL_ADC_MspInit+0x80>)
 80029bc:	f043 0301 	orr.w	r3, r3, #1
 80029c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c2:	4b0c      	ldr	r3, [pc, #48]	@ (80029f4 <HAL_ADC_MspInit+0x80>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029ce:	2301      	movs	r3, #1
 80029d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029d2:	2303      	movs	r3, #3
 80029d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029da:	f107 0314 	add.w	r3, r7, #20
 80029de:	4619      	mov	r1, r3
 80029e0:	4805      	ldr	r0, [pc, #20]	@ (80029f8 <HAL_ADC_MspInit+0x84>)
 80029e2:	f001 fb9f 	bl	8004124 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80029e6:	bf00      	nop
 80029e8:	3728      	adds	r7, #40	@ 0x28
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	40012000 	.word	0x40012000
 80029f4:	40023800 	.word	0x40023800
 80029f8:	40020000 	.word	0x40020000

080029fc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b088      	sub	sp, #32
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a04:	f107 030c 	add.w	r3, r7, #12
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	605a      	str	r2, [r3, #4]
 8002a0e:	609a      	str	r2, [r3, #8]
 8002a10:	60da      	str	r2, [r3, #12]
 8002a12:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a0c      	ldr	r2, [pc, #48]	@ (8002a4c <HAL_RTC_MspInit+0x50>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d111      	bne.n	8002a42 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002a22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a26:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a28:	f107 030c 	add.w	r3, r7, #12
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f002 f953 	bl	8004cd8 <HAL_RCCEx_PeriphCLKConfig>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002a38:	f7ff ff6e 	bl	8002918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a3c:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <HAL_RTC_MspInit+0x54>)
 8002a3e:	2201      	movs	r2, #1
 8002a40:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002a42:	bf00      	nop
 8002a44:	3720      	adds	r7, #32
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40002800 	.word	0x40002800
 8002a50:	42470e3c 	.word	0x42470e3c

08002a54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08a      	sub	sp, #40	@ 0x28
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a5c:	f107 0314 	add.w	r3, r7, #20
 8002a60:	2200      	movs	r2, #0
 8002a62:	601a      	str	r2, [r3, #0]
 8002a64:	605a      	str	r2, [r3, #4]
 8002a66:	609a      	str	r2, [r3, #8]
 8002a68:	60da      	str	r2, [r3, #12]
 8002a6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a48      	ldr	r2, [pc, #288]	@ (8002b94 <HAL_SPI_MspInit+0x140>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	f040 808a 	bne.w	8002b8c <HAL_SPI_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a78:	2300      	movs	r3, #0
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	4b46      	ldr	r3, [pc, #280]	@ (8002b98 <HAL_SPI_MspInit+0x144>)
 8002a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a80:	4a45      	ldr	r2, [pc, #276]	@ (8002b98 <HAL_SPI_MspInit+0x144>)
 8002a82:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a86:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a88:	4b43      	ldr	r3, [pc, #268]	@ (8002b98 <HAL_SPI_MspInit+0x144>)
 8002a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a90:	613b      	str	r3, [r7, #16]
 8002a92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a94:	2300      	movs	r3, #0
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	4b3f      	ldr	r3, [pc, #252]	@ (8002b98 <HAL_SPI_MspInit+0x144>)
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9c:	4a3e      	ldr	r2, [pc, #248]	@ (8002b98 <HAL_SPI_MspInit+0x144>)
 8002a9e:	f043 0301 	orr.w	r3, r3, #1
 8002aa2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa4:	4b3c      	ldr	r3, [pc, #240]	@ (8002b98 <HAL_SPI_MspInit+0x144>)
 8002aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002ab0:	23e0      	movs	r3, #224	@ 0xe0
 8002ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002abc:	2303      	movs	r3, #3
 8002abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ac0:	2305      	movs	r3, #5
 8002ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4834      	ldr	r0, [pc, #208]	@ (8002b9c <HAL_SPI_MspInit+0x148>)
 8002acc:	f001 fb2a 	bl	8004124 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002ad0:	4b33      	ldr	r3, [pc, #204]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002ad2:	4a34      	ldr	r2, [pc, #208]	@ (8002ba4 <HAL_SPI_MspInit+0x150>)
 8002ad4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002ad6:	4b32      	ldr	r3, [pc, #200]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002ad8:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002adc:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ade:	4b30      	ldr	r3, [pc, #192]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002ae0:	2240      	movs	r2, #64	@ 0x40
 8002ae2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002aea:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002aec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002af0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002af2:	4b2b      	ldr	r3, [pc, #172]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002af8:	4b29      	ldr	r3, [pc, #164]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002afe:	4b28      	ldr	r3, [pc, #160]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002b04:	4b26      	ldr	r3, [pc, #152]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002b06:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b0a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b0c:	4b24      	ldr	r3, [pc, #144]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002b12:	4823      	ldr	r0, [pc, #140]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002b14:	f000 ff96 	bl	8003a44 <HAL_DMA_Init>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8002b1e:	f7ff fefb 	bl	8002918 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a1e      	ldr	r2, [pc, #120]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002b26:	649a      	str	r2, [r3, #72]	@ 0x48
 8002b28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ba0 <HAL_SPI_MspInit+0x14c>)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b30:	4a1e      	ldr	r2, [pc, #120]	@ (8002bac <HAL_SPI_MspInit+0x158>)
 8002b32:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002b34:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b36:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002b3a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b42:	4b19      	ldr	r3, [pc, #100]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b48:	4b17      	ldr	r3, [pc, #92]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b4e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b50:	4b15      	ldr	r3, [pc, #84]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b56:	4b14      	ldr	r3, [pc, #80]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002b5c:	4b12      	ldr	r3, [pc, #72]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b64:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b68:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002b70:	480d      	ldr	r0, [pc, #52]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b72:	f000 ff67 	bl	8003a44 <HAL_DMA_Init>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8002b7c:	f7ff fecc 	bl	8002918 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a09      	ldr	r2, [pc, #36]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b84:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002b86:	4a08      	ldr	r2, [pc, #32]	@ (8002ba8 <HAL_SPI_MspInit+0x154>)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002b8c:	bf00      	nop
 8002b8e:	3728      	adds	r7, #40	@ 0x28
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40013000 	.word	0x40013000
 8002b98:	40023800 	.word	0x40023800
 8002b9c:	40020000 	.word	0x40020000
 8002ba0:	2000d6a8 	.word	0x2000d6a8
 8002ba4:	40026458 	.word	0x40026458
 8002ba8:	2000d708 	.word	0x2000d708
 8002bac:	40026410 	.word	0x40026410

08002bb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a2c      	ldr	r2, [pc, #176]	@ (8002c70 <HAL_TIM_Base_MspInit+0xc0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d13e      	bne.n	8002c40 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	4b2b      	ldr	r3, [pc, #172]	@ (8002c74 <HAL_TIM_Base_MspInit+0xc4>)
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bca:	4a2a      	ldr	r2, [pc, #168]	@ (8002c74 <HAL_TIM_Base_MspInit+0xc4>)
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bd2:	4b28      	ldr	r3, [pc, #160]	@ (8002c74 <HAL_TIM_Base_MspInit+0xc4>)
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	60fb      	str	r3, [r7, #12]
 8002bdc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA2_Stream6;
 8002bde:	4b26      	ldr	r3, [pc, #152]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002be0:	4a26      	ldr	r2, [pc, #152]	@ (8002c7c <HAL_TIM_Base_MspInit+0xcc>)
 8002be2:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Channel = DMA_CHANNEL_6;
 8002be4:	4b24      	ldr	r3, [pc, #144]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002be6:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002bea:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bec:	4b22      	ldr	r3, [pc, #136]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002bee:	2240      	movs	r2, #64	@ 0x40
 8002bf0:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bf2:	4b21      	ldr	r3, [pc, #132]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002bf8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002bfa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bfe:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c00:	4b1d      	ldr	r3, [pc, #116]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002c02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c06:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c08:	4b1b      	ldr	r3, [pc, #108]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002c0a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c0e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8002c10:	4b19      	ldr	r3, [pc, #100]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002c16:	4b18      	ldr	r3, [pc, #96]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c1c:	4b16      	ldr	r3, [pc, #88]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8002c22:	4815      	ldr	r0, [pc, #84]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002c24:	f000 ff0e 	bl	8003a44 <HAL_DMA_Init>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8002c2e:	f7ff fe73 	bl	8002918 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a10      	ldr	r2, [pc, #64]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002c36:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c38:	4a0f      	ldr	r2, [pc, #60]	@ (8002c78 <HAL_TIM_Base_MspInit+0xc8>)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002c3e:	e012      	b.n	8002c66 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0e      	ldr	r2, [pc, #56]	@ (8002c80 <HAL_TIM_Base_MspInit+0xd0>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d10d      	bne.n	8002c66 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60bb      	str	r3, [r7, #8]
 8002c4e:	4b09      	ldr	r3, [pc, #36]	@ (8002c74 <HAL_TIM_Base_MspInit+0xc4>)
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	4a08      	ldr	r2, [pc, #32]	@ (8002c74 <HAL_TIM_Base_MspInit+0xc4>)
 8002c54:	f043 0304 	orr.w	r3, r3, #4
 8002c58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c5a:	4b06      	ldr	r3, [pc, #24]	@ (8002c74 <HAL_TIM_Base_MspInit+0xc4>)
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5e:	f003 0304 	and.w	r3, r3, #4
 8002c62:	60bb      	str	r3, [r7, #8]
 8002c64:	68bb      	ldr	r3, [r7, #8]
}
 8002c66:	bf00      	nop
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40010000 	.word	0x40010000
 8002c74:	40023800 	.word	0x40023800
 8002c78:	2000d810 	.word	0x2000d810
 8002c7c:	400264a0 	.word	0x400264a0
 8002c80:	40000800 	.word	0x40000800

08002c84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b088      	sub	sp, #32
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8c:	f107 030c 	add.w	r3, r7, #12
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	605a      	str	r2, [r3, #4]
 8002c96:	609a      	str	r2, [r3, #8]
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a12      	ldr	r2, [pc, #72]	@ (8002cec <HAL_TIM_MspPostInit+0x68>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d11e      	bne.n	8002ce4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60bb      	str	r3, [r7, #8]
 8002caa:	4b11      	ldr	r3, [pc, #68]	@ (8002cf0 <HAL_TIM_MspPostInit+0x6c>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	4a10      	ldr	r2, [pc, #64]	@ (8002cf0 <HAL_TIM_MspPostInit+0x6c>)
 8002cb0:	f043 0301 	orr.w	r3, r3, #1
 8002cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf0 <HAL_TIM_MspPostInit+0x6c>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	60bb      	str	r3, [r7, #8]
 8002cc0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002cc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cc6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd8:	f107 030c 	add.w	r3, r7, #12
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4805      	ldr	r0, [pc, #20]	@ (8002cf4 <HAL_TIM_MspPostInit+0x70>)
 8002ce0:	f001 fa20 	bl	8004124 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002ce4:	bf00      	nop
 8002ce6:	3720      	adds	r7, #32
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40010000 	.word	0x40010000
 8002cf0:	40023800 	.word	0x40023800
 8002cf4:	40020000 	.word	0x40020000

08002cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cfc:	bf00      	nop
 8002cfe:	e7fd      	b.n	8002cfc <NMI_Handler+0x4>

08002d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d04:	bf00      	nop
 8002d06:	e7fd      	b.n	8002d04 <HardFault_Handler+0x4>

08002d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d0c:	bf00      	nop
 8002d0e:	e7fd      	b.n	8002d0c <MemManage_Handler+0x4>

08002d10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d14:	bf00      	nop
 8002d16:	e7fd      	b.n	8002d14 <BusFault_Handler+0x4>

08002d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d1c:	bf00      	nop
 8002d1e:	e7fd      	b.n	8002d1c <UsageFault_Handler+0x4>

08002d20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d4e:	f000 f975 	bl	800303c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d52:	bf00      	nop
 8002d54:	bd80      	pop	{r7, pc}
	...

08002d58 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002d5c:	4802      	ldr	r0, [pc, #8]	@ (8002d68 <DMA2_Stream0_IRQHandler+0x10>)
 8002d5e:	f000 ff77 	bl	8003c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002d62:	bf00      	nop
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	2000d708 	.word	0x2000d708

08002d6c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002d70:	4802      	ldr	r0, [pc, #8]	@ (8002d7c <DMA2_Stream3_IRQHandler+0x10>)
 8002d72:	f000 ff6d 	bl	8003c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002d76:	bf00      	nop
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	2000d6a8 	.word	0x2000d6a8

08002d80 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 8002d84:	4802      	ldr	r0, [pc, #8]	@ (8002d90 <DMA2_Stream6_IRQHandler+0x10>)
 8002d86:	f000 ff63 	bl	8003c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002d8a:	bf00      	nop
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	2000d810 	.word	0x2000d810

08002d94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return 1;
 8002d98:	2301      	movs	r3, #1
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <_kill>:

int _kill(int pid, int sig)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002dae:	f004 fcb1 	bl	8007714 <__errno>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2216      	movs	r2, #22
 8002db6:	601a      	str	r2, [r3, #0]
  return -1;
 8002db8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3708      	adds	r7, #8
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <_exit>:

void _exit (int status)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff ffe7 	bl	8002da4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002dd6:	bf00      	nop
 8002dd8:	e7fd      	b.n	8002dd6 <_exit+0x12>

08002dda <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b086      	sub	sp, #24
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	60f8      	str	r0, [r7, #12]
 8002de2:	60b9      	str	r1, [r7, #8]
 8002de4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	e00a      	b.n	8002e02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002dec:	f3af 8000 	nop.w
 8002df0:	4601      	mov	r1, r0
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	1c5a      	adds	r2, r3, #1
 8002df6:	60ba      	str	r2, [r7, #8]
 8002df8:	b2ca      	uxtb	r2, r1
 8002dfa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	617b      	str	r3, [r7, #20]
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	dbf0      	blt.n	8002dec <_read+0x12>
  }

  return len;
 8002e0a:	687b      	ldr	r3, [r7, #4]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
 8002e24:	e009      	b.n	8002e3a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	1c5a      	adds	r2, r3, #1
 8002e2a:	60ba      	str	r2, [r7, #8]
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	3301      	adds	r3, #1
 8002e38:	617b      	str	r3, [r7, #20]
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	dbf1      	blt.n	8002e26 <_write+0x12>
  }
  return len;
 8002e42:	687b      	ldr	r3, [r7, #4]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3718      	adds	r7, #24
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <_close>:

int _close(int file)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e74:	605a      	str	r2, [r3, #4]
  return 0;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <_isatty>:

int _isatty(int file)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e8c:	2301      	movs	r3, #1
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b085      	sub	sp, #20
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	60f8      	str	r0, [r7, #12]
 8002ea2:	60b9      	str	r1, [r7, #8]
 8002ea4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ebc:	4a14      	ldr	r2, [pc, #80]	@ (8002f10 <_sbrk+0x5c>)
 8002ebe:	4b15      	ldr	r3, [pc, #84]	@ (8002f14 <_sbrk+0x60>)
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ec8:	4b13      	ldr	r3, [pc, #76]	@ (8002f18 <_sbrk+0x64>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d102      	bne.n	8002ed6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ed0:	4b11      	ldr	r3, [pc, #68]	@ (8002f18 <_sbrk+0x64>)
 8002ed2:	4a12      	ldr	r2, [pc, #72]	@ (8002f1c <_sbrk+0x68>)
 8002ed4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ed6:	4b10      	ldr	r3, [pc, #64]	@ (8002f18 <_sbrk+0x64>)
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4413      	add	r3, r2
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d207      	bcs.n	8002ef4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ee4:	f004 fc16 	bl	8007714 <__errno>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	220c      	movs	r2, #12
 8002eec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eee:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef2:	e009      	b.n	8002f08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ef4:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <_sbrk+0x64>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002efa:	4b07      	ldr	r3, [pc, #28]	@ (8002f18 <_sbrk+0x64>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4413      	add	r3, r2
 8002f02:	4a05      	ldr	r2, [pc, #20]	@ (8002f18 <_sbrk+0x64>)
 8002f04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f06:	68fb      	ldr	r3, [r7, #12]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3718      	adds	r7, #24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	20018000 	.word	0x20018000
 8002f14:	00000400 	.word	0x00000400
 8002f18:	2000d8c4 	.word	0x2000d8c4
 8002f1c:	2000da18 	.word	0x2000da18

08002f20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f24:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <SystemInit+0x20>)
 8002f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f2a:	4a05      	ldr	r2, [pc, #20]	@ (8002f40 <SystemInit+0x20>)
 8002f2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f34:	bf00      	nop
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f7c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002f48:	f7ff ffea 	bl	8002f20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f4c:	480c      	ldr	r0, [pc, #48]	@ (8002f80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f4e:	490d      	ldr	r1, [pc, #52]	@ (8002f84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f50:	4a0d      	ldr	r2, [pc, #52]	@ (8002f88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f54:	e002      	b.n	8002f5c <LoopCopyDataInit>

08002f56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f5a:	3304      	adds	r3, #4

08002f5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f60:	d3f9      	bcc.n	8002f56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f62:	4a0a      	ldr	r2, [pc, #40]	@ (8002f8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f64:	4c0a      	ldr	r4, [pc, #40]	@ (8002f90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f68:	e001      	b.n	8002f6e <LoopFillZerobss>

08002f6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f6c:	3204      	adds	r2, #4

08002f6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f70:	d3fb      	bcc.n	8002f6a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002f72:	f004 fbd5 	bl	8007720 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f76:	f7fe ff23 	bl	8001dc0 <main>
  bx  lr    
 8002f7a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f7c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002f80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f84:	2000d5cc 	.word	0x2000d5cc
  ldr r2, =_sidata
 8002f88:	0800b310 	.word	0x0800b310
  ldr r2, =_sbss
 8002f8c:	2000d5cc 	.word	0x2000d5cc
  ldr r4, =_ebss
 8002f90:	2000da18 	.word	0x2000da18

08002f94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f94:	e7fe      	b.n	8002f94 <ADC_IRQHandler>
	...

08002f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd8 <HAL_Init+0x40>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8002fd8 <HAL_Init+0x40>)
 8002fa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd8 <HAL_Init+0x40>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd8 <HAL_Init+0x40>)
 8002fae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fb4:	4b08      	ldr	r3, [pc, #32]	@ (8002fd8 <HAL_Init+0x40>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a07      	ldr	r2, [pc, #28]	@ (8002fd8 <HAL_Init+0x40>)
 8002fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fc0:	2003      	movs	r0, #3
 8002fc2:	f000 fcfd 	bl	80039c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fc6:	200f      	movs	r0, #15
 8002fc8:	f000 f808 	bl	8002fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fcc:	f7ff fcaa 	bl	8002924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40023c00 	.word	0x40023c00

08002fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fe4:	4b12      	ldr	r3, [pc, #72]	@ (8003030 <HAL_InitTick+0x54>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	4b12      	ldr	r3, [pc, #72]	@ (8003034 <HAL_InitTick+0x58>)
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	4619      	mov	r1, r3
 8002fee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f000 fd15 	bl	8003a2a <HAL_SYSTICK_Config>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e00e      	b.n	8003028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b0f      	cmp	r3, #15
 800300e:	d80a      	bhi.n	8003026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003010:	2200      	movs	r2, #0
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	f04f 30ff 	mov.w	r0, #4294967295
 8003018:	f000 fcdd 	bl	80039d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800301c:	4a06      	ldr	r2, [pc, #24]	@ (8003038 <HAL_InitTick+0x5c>)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
 8003024:	e000      	b.n	8003028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
}
 8003028:	4618      	mov	r0, r3
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	2000d3f8 	.word	0x2000d3f8
 8003034:	2000d400 	.word	0x2000d400
 8003038:	2000d3fc 	.word	0x2000d3fc

0800303c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003040:	4b06      	ldr	r3, [pc, #24]	@ (800305c <HAL_IncTick+0x20>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	4b06      	ldr	r3, [pc, #24]	@ (8003060 <HAL_IncTick+0x24>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4413      	add	r3, r2
 800304c:	4a04      	ldr	r2, [pc, #16]	@ (8003060 <HAL_IncTick+0x24>)
 800304e:	6013      	str	r3, [r2, #0]
}
 8003050:	bf00      	nop
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	2000d400 	.word	0x2000d400
 8003060:	2000d8c8 	.word	0x2000d8c8

08003064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return uwTick;
 8003068:	4b03      	ldr	r3, [pc, #12]	@ (8003078 <HAL_GetTick+0x14>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	2000d8c8 	.word	0x2000d8c8

0800307c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003084:	f7ff ffee 	bl	8003064 <HAL_GetTick>
 8003088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003094:	d005      	beq.n	80030a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003096:	4b0a      	ldr	r3, [pc, #40]	@ (80030c0 <HAL_Delay+0x44>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4413      	add	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030a2:	bf00      	nop
 80030a4:	f7ff ffde 	bl	8003064 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d8f7      	bhi.n	80030a4 <HAL_Delay+0x28>
  {
  }
}
 80030b4:	bf00      	nop
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	2000d400 	.word	0x2000d400

080030c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030cc:	2300      	movs	r3, #0
 80030ce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e033      	b.n	8003142 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d109      	bne.n	80030f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7ff fc46 	bl	8002974 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fa:	f003 0310 	and.w	r3, r3, #16
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d118      	bne.n	8003134 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003106:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800310a:	f023 0302 	bic.w	r3, r3, #2
 800310e:	f043 0202 	orr.w	r2, r3, #2
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fa86 	bl	8003628 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003126:	f023 0303 	bic.w	r3, r3, #3
 800312a:	f043 0201 	orr.w	r2, r3, #1
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	641a      	str	r2, [r3, #64]	@ 0x40
 8003132:	e001      	b.n	8003138 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003140:	7bfb      	ldrb	r3, [r7, #15]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003154:	2300      	movs	r3, #0
 8003156:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800315e:	2b01      	cmp	r3, #1
 8003160:	d101      	bne.n	8003166 <HAL_ADC_Start+0x1a>
 8003162:	2302      	movs	r3, #2
 8003164:	e097      	b.n	8003296 <HAL_ADC_Start+0x14a>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b01      	cmp	r3, #1
 800317a:	d018      	beq.n	80031ae <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0201 	orr.w	r2, r2, #1
 800318a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800318c:	4b45      	ldr	r3, [pc, #276]	@ (80032a4 <HAL_ADC_Start+0x158>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a45      	ldr	r2, [pc, #276]	@ (80032a8 <HAL_ADC_Start+0x15c>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	0c9a      	lsrs	r2, r3, #18
 8003198:	4613      	mov	r3, r2
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	4413      	add	r3, r2
 800319e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80031a0:	e002      	b.n	80031a8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	3b01      	subs	r3, #1
 80031a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1f9      	bne.n	80031a2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d15f      	bne.n	800327c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80031c4:	f023 0301 	bic.w	r3, r3, #1
 80031c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d007      	beq.n	80031ee <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031fa:	d106      	bne.n	800320a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003200:	f023 0206 	bic.w	r2, r3, #6
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	645a      	str	r2, [r3, #68]	@ 0x44
 8003208:	e002      	b.n	8003210 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003218:	4b24      	ldr	r3, [pc, #144]	@ (80032ac <HAL_ADC_Start+0x160>)
 800321a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003224:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f003 031f 	and.w	r3, r3, #31
 800322e:	2b00      	cmp	r3, #0
 8003230:	d10f      	bne.n	8003252 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d129      	bne.n	8003294 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800324e:	609a      	str	r2, [r3, #8]
 8003250:	e020      	b.n	8003294 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a16      	ldr	r2, [pc, #88]	@ (80032b0 <HAL_ADC_Start+0x164>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d11b      	bne.n	8003294 <HAL_ADC_Start+0x148>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d114      	bne.n	8003294 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003278:	609a      	str	r2, [r3, #8]
 800327a:	e00b      	b.n	8003294 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003280:	f043 0210 	orr.w	r2, r3, #16
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328c:	f043 0201 	orr.w	r2, r3, #1
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3714      	adds	r7, #20
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	2000d3f8 	.word	0x2000d3f8
 80032a8:	431bde83 	.word	0x431bde83
 80032ac:	40012300 	.word	0x40012300
 80032b0:	40012000 	.word	0x40012000

080032b4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032d0:	d113      	bne.n	80032fa <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80032dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032e0:	d10b      	bne.n	80032fa <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e6:	f043 0220 	orr.w	r2, r3, #32
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e063      	b.n	80033c2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80032fa:	f7ff feb3 	bl	8003064 <HAL_GetTick>
 80032fe:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003300:	e021      	b.n	8003346 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003308:	d01d      	beq.n	8003346 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d007      	beq.n	8003320 <HAL_ADC_PollForConversion+0x6c>
 8003310:	f7ff fea8 	bl	8003064 <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	d212      	bcs.n	8003346 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b02      	cmp	r3, #2
 800332c:	d00b      	beq.n	8003346 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	f043 0204 	orr.w	r2, r3, #4
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e03d      	b.n	80033c2 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b02      	cmp	r3, #2
 8003352:	d1d6      	bne.n	8003302 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f06f 0212 	mvn.w	r2, #18
 800335c:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d123      	bne.n	80033c0 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800337c:	2b00      	cmp	r3, #0
 800337e:	d11f      	bne.n	80033c0 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003386:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800338a:	2b00      	cmp	r3, #0
 800338c:	d006      	beq.n	800339c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003398:	2b00      	cmp	r3, #0
 800339a:	d111      	bne.n	80033c0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d105      	bne.n	80033c0 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b8:	f043 0201 	orr.w	r2, r3, #1
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80033ca:	b480      	push	{r7}
 80033cc:	b083      	sub	sp, #12
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80033d8:	4618      	mov	r0, r3
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b085      	sub	sp, #20
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d101      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x1c>
 80033fc:	2302      	movs	r3, #2
 80033fe:	e105      	b.n	800360c <HAL_ADC_ConfigChannel+0x228>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2b09      	cmp	r3, #9
 800340e:	d925      	bls.n	800345c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68d9      	ldr	r1, [r3, #12]
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	b29b      	uxth	r3, r3
 800341c:	461a      	mov	r2, r3
 800341e:	4613      	mov	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4413      	add	r3, r2
 8003424:	3b1e      	subs	r3, #30
 8003426:	2207      	movs	r2, #7
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	43da      	mvns	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	400a      	ands	r2, r1
 8003434:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68d9      	ldr	r1, [r3, #12]
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	b29b      	uxth	r3, r3
 8003446:	4618      	mov	r0, r3
 8003448:	4603      	mov	r3, r0
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4403      	add	r3, r0
 800344e:	3b1e      	subs	r3, #30
 8003450:	409a      	lsls	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	430a      	orrs	r2, r1
 8003458:	60da      	str	r2, [r3, #12]
 800345a:	e022      	b.n	80034a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6919      	ldr	r1, [r3, #16]
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	b29b      	uxth	r3, r3
 8003468:	461a      	mov	r2, r3
 800346a:	4613      	mov	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	4413      	add	r3, r2
 8003470:	2207      	movs	r2, #7
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	43da      	mvns	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	400a      	ands	r2, r1
 800347e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6919      	ldr	r1, [r3, #16]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	b29b      	uxth	r3, r3
 8003490:	4618      	mov	r0, r3
 8003492:	4603      	mov	r3, r0
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	4403      	add	r3, r0
 8003498:	409a      	lsls	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b06      	cmp	r3, #6
 80034a8:	d824      	bhi.n	80034f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4413      	add	r3, r2
 80034ba:	3b05      	subs	r3, #5
 80034bc:	221f      	movs	r2, #31
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43da      	mvns	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	400a      	ands	r2, r1
 80034ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	4618      	mov	r0, r3
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	3b05      	subs	r3, #5
 80034e6:	fa00 f203 	lsl.w	r2, r0, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80034f2:	e04c      	b.n	800358e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b0c      	cmp	r3, #12
 80034fa:	d824      	bhi.n	8003546 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	4413      	add	r3, r2
 800350c:	3b23      	subs	r3, #35	@ 0x23
 800350e:	221f      	movs	r2, #31
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	43da      	mvns	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	400a      	ands	r2, r1
 800351c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	b29b      	uxth	r3, r3
 800352a:	4618      	mov	r0, r3
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	3b23      	subs	r3, #35	@ 0x23
 8003538:	fa00 f203 	lsl.w	r2, r0, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	631a      	str	r2, [r3, #48]	@ 0x30
 8003544:	e023      	b.n	800358e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	4613      	mov	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	3b41      	subs	r3, #65	@ 0x41
 8003558:	221f      	movs	r2, #31
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43da      	mvns	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	400a      	ands	r2, r1
 8003566:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	b29b      	uxth	r3, r3
 8003574:	4618      	mov	r0, r3
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	4613      	mov	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4413      	add	r3, r2
 8003580:	3b41      	subs	r3, #65	@ 0x41
 8003582:	fa00 f203 	lsl.w	r2, r0, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	430a      	orrs	r2, r1
 800358c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800358e:	4b22      	ldr	r3, [pc, #136]	@ (8003618 <HAL_ADC_ConfigChannel+0x234>)
 8003590:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a21      	ldr	r2, [pc, #132]	@ (800361c <HAL_ADC_ConfigChannel+0x238>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d109      	bne.n	80035b0 <HAL_ADC_ConfigChannel+0x1cc>
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2b12      	cmp	r3, #18
 80035a2:	d105      	bne.n	80035b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a19      	ldr	r2, [pc, #100]	@ (800361c <HAL_ADC_ConfigChannel+0x238>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d123      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x21e>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2b10      	cmp	r3, #16
 80035c0:	d003      	beq.n	80035ca <HAL_ADC_ConfigChannel+0x1e6>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2b11      	cmp	r3, #17
 80035c8:	d11b      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b10      	cmp	r3, #16
 80035dc:	d111      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035de:	4b10      	ldr	r3, [pc, #64]	@ (8003620 <HAL_ADC_ConfigChannel+0x23c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a10      	ldr	r2, [pc, #64]	@ (8003624 <HAL_ADC_ConfigChannel+0x240>)
 80035e4:	fba2 2303 	umull	r2, r3, r2, r3
 80035e8:	0c9a      	lsrs	r2, r3, #18
 80035ea:	4613      	mov	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4413      	add	r3, r2
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035f4:	e002      	b.n	80035fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	3b01      	subs	r3, #1
 80035fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1f9      	bne.n	80035f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3714      	adds	r7, #20
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr
 8003618:	40012300 	.word	0x40012300
 800361c:	40012000 	.word	0x40012000
 8003620:	2000d3f8 	.word	0x2000d3f8
 8003624:	431bde83 	.word	0x431bde83

08003628 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003630:	4b79      	ldr	r3, [pc, #484]	@ (8003818 <ADC_Init+0x1f0>)
 8003632:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	431a      	orrs	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800365c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6859      	ldr	r1, [r3, #4]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	021a      	lsls	r2, r3, #8
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	430a      	orrs	r2, r1
 8003670:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685a      	ldr	r2, [r3, #4]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003680:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6859      	ldr	r1, [r3, #4]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	430a      	orrs	r2, r1
 8003692:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689a      	ldr	r2, [r3, #8]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6899      	ldr	r1, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68da      	ldr	r2, [r3, #12]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ba:	4a58      	ldr	r2, [pc, #352]	@ (800381c <ADC_Init+0x1f4>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d022      	beq.n	8003706 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	689a      	ldr	r2, [r3, #8]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6899      	ldr	r1, [r3, #8]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6899      	ldr	r1, [r3, #8]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	609a      	str	r2, [r3, #8]
 8003704:	e00f      	b.n	8003726 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003714:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689a      	ldr	r2, [r3, #8]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003724:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689a      	ldr	r2, [r3, #8]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f022 0202 	bic.w	r2, r2, #2
 8003734:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	6899      	ldr	r1, [r3, #8]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	7e1b      	ldrb	r3, [r3, #24]
 8003740:	005a      	lsls	r2, r3, #1
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d01b      	beq.n	800378c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003762:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685a      	ldr	r2, [r3, #4]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003772:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6859      	ldr	r1, [r3, #4]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	3b01      	subs	r3, #1
 8003780:	035a      	lsls	r2, r3, #13
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	605a      	str	r2, [r3, #4]
 800378a:	e007      	b.n	800379c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	685a      	ldr	r2, [r3, #4]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800379a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80037aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	051a      	lsls	r2, r3, #20
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80037d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	6899      	ldr	r1, [r3, #8]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80037de:	025a      	lsls	r2, r3, #9
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6899      	ldr	r1, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	029a      	lsls	r2, r3, #10
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	430a      	orrs	r2, r1
 800380a:	609a      	str	r2, [r3, #8]
}
 800380c:	bf00      	nop
 800380e:	3714      	adds	r7, #20
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	40012300 	.word	0x40012300
 800381c:	0f000001 	.word	0x0f000001

08003820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003830:	4b0c      	ldr	r3, [pc, #48]	@ (8003864 <__NVIC_SetPriorityGrouping+0x44>)
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800383c:	4013      	ands	r3, r2
 800383e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003848:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800384c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003852:	4a04      	ldr	r2, [pc, #16]	@ (8003864 <__NVIC_SetPriorityGrouping+0x44>)
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	60d3      	str	r3, [r2, #12]
}
 8003858:	bf00      	nop
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	e000ed00 	.word	0xe000ed00

08003868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800386c:	4b04      	ldr	r3, [pc, #16]	@ (8003880 <__NVIC_GetPriorityGrouping+0x18>)
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	0a1b      	lsrs	r3, r3, #8
 8003872:	f003 0307 	and.w	r3, r3, #7
}
 8003876:	4618      	mov	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	e000ed00 	.word	0xe000ed00

08003884 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	4603      	mov	r3, r0
 800388c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800388e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003892:	2b00      	cmp	r3, #0
 8003894:	db0b      	blt.n	80038ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003896:	79fb      	ldrb	r3, [r7, #7]
 8003898:	f003 021f 	and.w	r2, r3, #31
 800389c:	4907      	ldr	r1, [pc, #28]	@ (80038bc <__NVIC_EnableIRQ+0x38>)
 800389e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a2:	095b      	lsrs	r3, r3, #5
 80038a4:	2001      	movs	r0, #1
 80038a6:	fa00 f202 	lsl.w	r2, r0, r2
 80038aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038ae:	bf00      	nop
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	e000e100 	.word	0xe000e100

080038c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	4603      	mov	r3, r0
 80038c8:	6039      	str	r1, [r7, #0]
 80038ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	db0a      	blt.n	80038ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	b2da      	uxtb	r2, r3
 80038d8:	490c      	ldr	r1, [pc, #48]	@ (800390c <__NVIC_SetPriority+0x4c>)
 80038da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038de:	0112      	lsls	r2, r2, #4
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	440b      	add	r3, r1
 80038e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038e8:	e00a      	b.n	8003900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	b2da      	uxtb	r2, r3
 80038ee:	4908      	ldr	r1, [pc, #32]	@ (8003910 <__NVIC_SetPriority+0x50>)
 80038f0:	79fb      	ldrb	r3, [r7, #7]
 80038f2:	f003 030f 	and.w	r3, r3, #15
 80038f6:	3b04      	subs	r3, #4
 80038f8:	0112      	lsls	r2, r2, #4
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	440b      	add	r3, r1
 80038fe:	761a      	strb	r2, [r3, #24]
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	e000e100 	.word	0xe000e100
 8003910:	e000ed00 	.word	0xe000ed00

08003914 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003914:	b480      	push	{r7}
 8003916:	b089      	sub	sp, #36	@ 0x24
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f003 0307 	and.w	r3, r3, #7
 8003926:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	f1c3 0307 	rsb	r3, r3, #7
 800392e:	2b04      	cmp	r3, #4
 8003930:	bf28      	it	cs
 8003932:	2304      	movcs	r3, #4
 8003934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	3304      	adds	r3, #4
 800393a:	2b06      	cmp	r3, #6
 800393c:	d902      	bls.n	8003944 <NVIC_EncodePriority+0x30>
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	3b03      	subs	r3, #3
 8003942:	e000      	b.n	8003946 <NVIC_EncodePriority+0x32>
 8003944:	2300      	movs	r3, #0
 8003946:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003948:	f04f 32ff 	mov.w	r2, #4294967295
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	43da      	mvns	r2, r3
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	401a      	ands	r2, r3
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800395c:	f04f 31ff 	mov.w	r1, #4294967295
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	fa01 f303 	lsl.w	r3, r1, r3
 8003966:	43d9      	mvns	r1, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800396c:	4313      	orrs	r3, r2
         );
}
 800396e:	4618      	mov	r0, r3
 8003970:	3724      	adds	r7, #36	@ 0x24
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
	...

0800397c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3b01      	subs	r3, #1
 8003988:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800398c:	d301      	bcc.n	8003992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800398e:	2301      	movs	r3, #1
 8003990:	e00f      	b.n	80039b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003992:	4a0a      	ldr	r2, [pc, #40]	@ (80039bc <SysTick_Config+0x40>)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3b01      	subs	r3, #1
 8003998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800399a:	210f      	movs	r1, #15
 800399c:	f04f 30ff 	mov.w	r0, #4294967295
 80039a0:	f7ff ff8e 	bl	80038c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039a4:	4b05      	ldr	r3, [pc, #20]	@ (80039bc <SysTick_Config+0x40>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039aa:	4b04      	ldr	r3, [pc, #16]	@ (80039bc <SysTick_Config+0x40>)
 80039ac:	2207      	movs	r2, #7
 80039ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	e000e010 	.word	0xe000e010

080039c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f7ff ff29 	bl	8003820 <__NVIC_SetPriorityGrouping>
}
 80039ce:	bf00      	nop
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b086      	sub	sp, #24
 80039da:	af00      	add	r7, sp, #0
 80039dc:	4603      	mov	r3, r0
 80039de:	60b9      	str	r1, [r7, #8]
 80039e0:	607a      	str	r2, [r7, #4]
 80039e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039e8:	f7ff ff3e 	bl	8003868 <__NVIC_GetPriorityGrouping>
 80039ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	68b9      	ldr	r1, [r7, #8]
 80039f2:	6978      	ldr	r0, [r7, #20]
 80039f4:	f7ff ff8e 	bl	8003914 <NVIC_EncodePriority>
 80039f8:	4602      	mov	r2, r0
 80039fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039fe:	4611      	mov	r1, r2
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff ff5d 	bl	80038c0 <__NVIC_SetPriority>
}
 8003a06:	bf00      	nop
 8003a08:	3718      	adds	r7, #24
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b082      	sub	sp, #8
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	4603      	mov	r3, r0
 8003a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7ff ff31 	bl	8003884 <__NVIC_EnableIRQ>
}
 8003a22:	bf00      	nop
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b082      	sub	sp, #8
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f7ff ffa2 	bl	800397c <SysTick_Config>
 8003a38:	4603      	mov	r3, r0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
	...

08003a44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a50:	f7ff fb08 	bl	8003064 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d101      	bne.n	8003a60 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e099      	b.n	8003b94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2202      	movs	r2, #2
 8003a64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0201 	bic.w	r2, r2, #1
 8003a7e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a80:	e00f      	b.n	8003aa2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a82:	f7ff faef 	bl	8003064 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b05      	cmp	r3, #5
 8003a8e:	d908      	bls.n	8003aa2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2220      	movs	r2, #32
 8003a94:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2203      	movs	r2, #3
 8003a9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e078      	b.n	8003b94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1e8      	bne.n	8003a82 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	4b38      	ldr	r3, [pc, #224]	@ (8003b9c <HAL_DMA_Init+0x158>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ada:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ae6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af8:	2b04      	cmp	r3, #4
 8003afa:	d107      	bne.n	8003b0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b04:	4313      	orrs	r3, r2
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f023 0307 	bic.w	r3, r3, #7
 8003b22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d117      	bne.n	8003b66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00e      	beq.n	8003b66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 fa6f 	bl	800402c <DMA_CheckFifoParam>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2240      	movs	r2, #64	@ 0x40
 8003b58:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b62:	2301      	movs	r3, #1
 8003b64:	e016      	b.n	8003b94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	697a      	ldr	r2, [r7, #20]
 8003b6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 fa26 	bl	8003fc0 <DMA_CalcBaseAndBitshift>
 8003b74:	4603      	mov	r3, r0
 8003b76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7c:	223f      	movs	r2, #63	@ 0x3f
 8003b7e:	409a      	lsls	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3718      	adds	r7, #24
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	f010803f 	.word	0xf010803f

08003ba0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
 8003bac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d101      	bne.n	8003bc6 <HAL_DMA_Start_IT+0x26>
 8003bc2:	2302      	movs	r3, #2
 8003bc4:	e040      	b.n	8003c48 <HAL_DMA_Start_IT+0xa8>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d12f      	bne.n	8003c3a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2202      	movs	r2, #2
 8003bde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	68b9      	ldr	r1, [r7, #8]
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f000 f9b8 	bl	8003f64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf8:	223f      	movs	r2, #63	@ 0x3f
 8003bfa:	409a      	lsls	r2, r3
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f042 0216 	orr.w	r2, r2, #22
 8003c0e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d007      	beq.n	8003c28 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0208 	orr.w	r2, r2, #8
 8003c26:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f042 0201 	orr.w	r2, r2, #1
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	e005      	b.n	8003c46 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c42:	2302      	movs	r3, #2
 8003c44:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3718      	adds	r7, #24
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c5c:	4b8e      	ldr	r3, [pc, #568]	@ (8003e98 <HAL_DMA_IRQHandler+0x248>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a8e      	ldr	r2, [pc, #568]	@ (8003e9c <HAL_DMA_IRQHandler+0x24c>)
 8003c62:	fba2 2303 	umull	r2, r3, r2, r3
 8003c66:	0a9b      	lsrs	r3, r3, #10
 8003c68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7a:	2208      	movs	r2, #8
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d01a      	beq.n	8003cbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0304 	and.w	r3, r3, #4
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d013      	beq.n	8003cbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0204 	bic.w	r2, r2, #4
 8003ca2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca8:	2208      	movs	r2, #8
 8003caa:	409a      	lsls	r2, r3
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb4:	f043 0201 	orr.w	r2, r3, #1
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	409a      	lsls	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d012      	beq.n	8003cf2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00b      	beq.n	8003cf2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cde:	2201      	movs	r2, #1
 8003ce0:	409a      	lsls	r2, r3
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cea:	f043 0202 	orr.w	r2, r3, #2
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf6:	2204      	movs	r2, #4
 8003cf8:	409a      	lsls	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d012      	beq.n	8003d28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00b      	beq.n	8003d28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d14:	2204      	movs	r2, #4
 8003d16:	409a      	lsls	r2, r3
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d20:	f043 0204 	orr.w	r2, r3, #4
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d2c:	2210      	movs	r2, #16
 8003d2e:	409a      	lsls	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4013      	ands	r3, r2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d043      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d03c      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4a:	2210      	movs	r2, #16
 8003d4c:	409a      	lsls	r2, r3
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d018      	beq.n	8003d92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d108      	bne.n	8003d80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d024      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	4798      	blx	r3
 8003d7e:	e01f      	b.n	8003dc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d01b      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	4798      	blx	r3
 8003d90:	e016      	b.n	8003dc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d107      	bne.n	8003db0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f022 0208 	bic.w	r2, r2, #8
 8003dae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 808f 	beq.w	8003ef0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0310 	and.w	r3, r3, #16
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f000 8087 	beq.w	8003ef0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003de6:	2220      	movs	r2, #32
 8003de8:	409a      	lsls	r2, r3
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b05      	cmp	r3, #5
 8003df8:	d136      	bne.n	8003e68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 0216 	bic.w	r2, r2, #22
 8003e08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	695a      	ldr	r2, [r3, #20]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d103      	bne.n	8003e2a <HAL_DMA_IRQHandler+0x1da>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d007      	beq.n	8003e3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f022 0208 	bic.w	r2, r2, #8
 8003e38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e3e:	223f      	movs	r2, #63	@ 0x3f
 8003e40:	409a      	lsls	r2, r3
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2201      	movs	r2, #1
 8003e4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d07e      	beq.n	8003f5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	4798      	blx	r3
        }
        return;
 8003e66:	e079      	b.n	8003f5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d01d      	beq.n	8003eb2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d10d      	bne.n	8003ea0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d031      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	4798      	blx	r3
 8003e94:	e02c      	b.n	8003ef0 <HAL_DMA_IRQHandler+0x2a0>
 8003e96:	bf00      	nop
 8003e98:	2000d3f8 	.word	0x2000d3f8
 8003e9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d023      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	4798      	blx	r3
 8003eb0:	e01e      	b.n	8003ef0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d10f      	bne.n	8003ee0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 0210 	bic.w	r2, r2, #16
 8003ece:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d003      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d032      	beq.n	8003f5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efc:	f003 0301 	and.w	r3, r3, #1
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d022      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2205      	movs	r2, #5
 8003f08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f022 0201 	bic.w	r2, r2, #1
 8003f1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	3301      	adds	r3, #1
 8003f20:	60bb      	str	r3, [r7, #8]
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d307      	bcc.n	8003f38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f2      	bne.n	8003f1c <HAL_DMA_IRQHandler+0x2cc>
 8003f36:	e000      	b.n	8003f3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d005      	beq.n	8003f5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	4798      	blx	r3
 8003f5a:	e000      	b.n	8003f5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003f5c:	bf00      	nop
    }
  }
}
 8003f5e:	3718      	adds	r7, #24
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003f80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	2b40      	cmp	r3, #64	@ 0x40
 8003f90:	d108      	bne.n	8003fa4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003fa2:	e007      	b.n	8003fb4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	60da      	str	r2, [r3, #12]
}
 8003fb4:	bf00      	nop
 8003fb6:	3714      	adds	r7, #20
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	3b10      	subs	r3, #16
 8003fd0:	4a14      	ldr	r2, [pc, #80]	@ (8004024 <DMA_CalcBaseAndBitshift+0x64>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003fda:	4a13      	ldr	r2, [pc, #76]	@ (8004028 <DMA_CalcBaseAndBitshift+0x68>)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4413      	add	r3, r2
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2b03      	cmp	r3, #3
 8003fec:	d909      	bls.n	8004002 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ff6:	f023 0303 	bic.w	r3, r3, #3
 8003ffa:	1d1a      	adds	r2, r3, #4
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	659a      	str	r2, [r3, #88]	@ 0x58
 8004000:	e007      	b.n	8004012 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800400a:	f023 0303 	bic.w	r3, r3, #3
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004016:	4618      	mov	r0, r3
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	aaaaaaab 	.word	0xaaaaaaab
 8004028:	0800aecc 	.word	0x0800aecc

0800402c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004034:	2300      	movs	r3, #0
 8004036:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d11f      	bne.n	8004086 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	2b03      	cmp	r3, #3
 800404a:	d856      	bhi.n	80040fa <DMA_CheckFifoParam+0xce>
 800404c:	a201      	add	r2, pc, #4	@ (adr r2, 8004054 <DMA_CheckFifoParam+0x28>)
 800404e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004052:	bf00      	nop
 8004054:	08004065 	.word	0x08004065
 8004058:	08004077 	.word	0x08004077
 800405c:	08004065 	.word	0x08004065
 8004060:	080040fb 	.word	0x080040fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004068:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d046      	beq.n	80040fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004074:	e043      	b.n	80040fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800407e:	d140      	bne.n	8004102 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004084:	e03d      	b.n	8004102 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800408e:	d121      	bne.n	80040d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	2b03      	cmp	r3, #3
 8004094:	d837      	bhi.n	8004106 <DMA_CheckFifoParam+0xda>
 8004096:	a201      	add	r2, pc, #4	@ (adr r2, 800409c <DMA_CheckFifoParam+0x70>)
 8004098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409c:	080040ad 	.word	0x080040ad
 80040a0:	080040b3 	.word	0x080040b3
 80040a4:	080040ad 	.word	0x080040ad
 80040a8:	080040c5 	.word	0x080040c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	73fb      	strb	r3, [r7, #15]
      break;
 80040b0:	e030      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d025      	beq.n	800410a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040c2:	e022      	b.n	800410a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80040cc:	d11f      	bne.n	800410e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80040d2:	e01c      	b.n	800410e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d903      	bls.n	80040e2 <DMA_CheckFifoParam+0xb6>
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	2b03      	cmp	r3, #3
 80040de:	d003      	beq.n	80040e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040e0:	e018      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	73fb      	strb	r3, [r7, #15]
      break;
 80040e6:	e015      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00e      	beq.n	8004112 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	73fb      	strb	r3, [r7, #15]
      break;
 80040f8:	e00b      	b.n	8004112 <DMA_CheckFifoParam+0xe6>
      break;
 80040fa:	bf00      	nop
 80040fc:	e00a      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
      break;
 80040fe:	bf00      	nop
 8004100:	e008      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
      break;
 8004102:	bf00      	nop
 8004104:	e006      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
      break;
 8004106:	bf00      	nop
 8004108:	e004      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
      break;
 800410a:	bf00      	nop
 800410c:	e002      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
      break;   
 800410e:	bf00      	nop
 8004110:	e000      	b.n	8004114 <DMA_CheckFifoParam+0xe8>
      break;
 8004112:	bf00      	nop
    }
  } 
  
  return status; 
 8004114:	7bfb      	ldrb	r3, [r7, #15]
}
 8004116:	4618      	mov	r0, r3
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop

08004124 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004124:	b480      	push	{r7}
 8004126:	b089      	sub	sp, #36	@ 0x24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800412e:	2300      	movs	r3, #0
 8004130:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004132:	2300      	movs	r3, #0
 8004134:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004136:	2300      	movs	r3, #0
 8004138:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800413a:	2300      	movs	r3, #0
 800413c:	61fb      	str	r3, [r7, #28]
 800413e:	e159      	b.n	80043f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004140:	2201      	movs	r2, #1
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	fa02 f303 	lsl.w	r3, r2, r3
 8004148:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	4013      	ands	r3, r2
 8004152:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	429a      	cmp	r2, r3
 800415a:	f040 8148 	bne.w	80043ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	2b01      	cmp	r3, #1
 8004168:	d005      	beq.n	8004176 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004172:	2b02      	cmp	r3, #2
 8004174:	d130      	bne.n	80041d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	005b      	lsls	r3, r3, #1
 8004180:	2203      	movs	r2, #3
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	43db      	mvns	r3, r3
 8004188:	69ba      	ldr	r2, [r7, #24]
 800418a:	4013      	ands	r3, r2
 800418c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	68da      	ldr	r2, [r3, #12]
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	fa02 f303 	lsl.w	r3, r2, r3
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	4313      	orrs	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041ac:	2201      	movs	r2, #1
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	fa02 f303 	lsl.w	r3, r2, r3
 80041b4:	43db      	mvns	r3, r3
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	4013      	ands	r3, r2
 80041ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	091b      	lsrs	r3, r3, #4
 80041c2:	f003 0201 	and.w	r2, r3, #1
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	fa02 f303 	lsl.w	r3, r2, r3
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f003 0303 	and.w	r3, r3, #3
 80041e0:	2b03      	cmp	r3, #3
 80041e2:	d017      	beq.n	8004214 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	2203      	movs	r2, #3
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	43db      	mvns	r3, r3
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	4013      	ands	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	689a      	ldr	r2, [r3, #8]
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	005b      	lsls	r3, r3, #1
 8004204:	fa02 f303 	lsl.w	r3, r2, r3
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	4313      	orrs	r3, r2
 800420c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f003 0303 	and.w	r3, r3, #3
 800421c:	2b02      	cmp	r3, #2
 800421e:	d123      	bne.n	8004268 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	08da      	lsrs	r2, r3, #3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3208      	adds	r2, #8
 8004228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800422c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	220f      	movs	r2, #15
 8004238:	fa02 f303 	lsl.w	r3, r2, r3
 800423c:	43db      	mvns	r3, r3
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4013      	ands	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	691a      	ldr	r2, [r3, #16]
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	fa02 f303 	lsl.w	r3, r2, r3
 8004254:	69ba      	ldr	r2, [r7, #24]
 8004256:	4313      	orrs	r3, r2
 8004258:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	08da      	lsrs	r2, r3, #3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	3208      	adds	r2, #8
 8004262:	69b9      	ldr	r1, [r7, #24]
 8004264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	2203      	movs	r2, #3
 8004274:	fa02 f303 	lsl.w	r3, r2, r3
 8004278:	43db      	mvns	r3, r3
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	4013      	ands	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f003 0203 	and.w	r2, r3, #3
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	fa02 f303 	lsl.w	r3, r2, r3
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	4313      	orrs	r3, r2
 8004294:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 80a2 	beq.w	80043ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042aa:	2300      	movs	r3, #0
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	4b57      	ldr	r3, [pc, #348]	@ (800440c <HAL_GPIO_Init+0x2e8>)
 80042b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042b2:	4a56      	ldr	r2, [pc, #344]	@ (800440c <HAL_GPIO_Init+0x2e8>)
 80042b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80042ba:	4b54      	ldr	r3, [pc, #336]	@ (800440c <HAL_GPIO_Init+0x2e8>)
 80042bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042c2:	60fb      	str	r3, [r7, #12]
 80042c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042c6:	4a52      	ldr	r2, [pc, #328]	@ (8004410 <HAL_GPIO_Init+0x2ec>)
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	089b      	lsrs	r3, r3, #2
 80042cc:	3302      	adds	r3, #2
 80042ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	220f      	movs	r2, #15
 80042de:	fa02 f303 	lsl.w	r3, r2, r3
 80042e2:	43db      	mvns	r3, r3
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	4013      	ands	r3, r2
 80042e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a49      	ldr	r2, [pc, #292]	@ (8004414 <HAL_GPIO_Init+0x2f0>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d019      	beq.n	8004326 <HAL_GPIO_Init+0x202>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a48      	ldr	r2, [pc, #288]	@ (8004418 <HAL_GPIO_Init+0x2f4>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d013      	beq.n	8004322 <HAL_GPIO_Init+0x1fe>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a47      	ldr	r2, [pc, #284]	@ (800441c <HAL_GPIO_Init+0x2f8>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00d      	beq.n	800431e <HAL_GPIO_Init+0x1fa>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a46      	ldr	r2, [pc, #280]	@ (8004420 <HAL_GPIO_Init+0x2fc>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d007      	beq.n	800431a <HAL_GPIO_Init+0x1f6>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a45      	ldr	r2, [pc, #276]	@ (8004424 <HAL_GPIO_Init+0x300>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d101      	bne.n	8004316 <HAL_GPIO_Init+0x1f2>
 8004312:	2304      	movs	r3, #4
 8004314:	e008      	b.n	8004328 <HAL_GPIO_Init+0x204>
 8004316:	2307      	movs	r3, #7
 8004318:	e006      	b.n	8004328 <HAL_GPIO_Init+0x204>
 800431a:	2303      	movs	r3, #3
 800431c:	e004      	b.n	8004328 <HAL_GPIO_Init+0x204>
 800431e:	2302      	movs	r3, #2
 8004320:	e002      	b.n	8004328 <HAL_GPIO_Init+0x204>
 8004322:	2301      	movs	r3, #1
 8004324:	e000      	b.n	8004328 <HAL_GPIO_Init+0x204>
 8004326:	2300      	movs	r3, #0
 8004328:	69fa      	ldr	r2, [r7, #28]
 800432a:	f002 0203 	and.w	r2, r2, #3
 800432e:	0092      	lsls	r2, r2, #2
 8004330:	4093      	lsls	r3, r2
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	4313      	orrs	r3, r2
 8004336:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004338:	4935      	ldr	r1, [pc, #212]	@ (8004410 <HAL_GPIO_Init+0x2ec>)
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	089b      	lsrs	r3, r3, #2
 800433e:	3302      	adds	r3, #2
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004346:	4b38      	ldr	r3, [pc, #224]	@ (8004428 <HAL_GPIO_Init+0x304>)
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	43db      	mvns	r3, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	4013      	ands	r3, r2
 8004354:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004362:	69ba      	ldr	r2, [r7, #24]
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	4313      	orrs	r3, r2
 8004368:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800436a:	4a2f      	ldr	r2, [pc, #188]	@ (8004428 <HAL_GPIO_Init+0x304>)
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004370:	4b2d      	ldr	r3, [pc, #180]	@ (8004428 <HAL_GPIO_Init+0x304>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	43db      	mvns	r3, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4013      	ands	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d003      	beq.n	8004394 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	4313      	orrs	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004394:	4a24      	ldr	r2, [pc, #144]	@ (8004428 <HAL_GPIO_Init+0x304>)
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800439a:	4b23      	ldr	r3, [pc, #140]	@ (8004428 <HAL_GPIO_Init+0x304>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	43db      	mvns	r3, r3
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	4013      	ands	r3, r2
 80043a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043be:	4a1a      	ldr	r2, [pc, #104]	@ (8004428 <HAL_GPIO_Init+0x304>)
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043c4:	4b18      	ldr	r3, [pc, #96]	@ (8004428 <HAL_GPIO_Init+0x304>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	43db      	mvns	r3, r3
 80043ce:	69ba      	ldr	r2, [r7, #24]
 80043d0:	4013      	ands	r3, r2
 80043d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d003      	beq.n	80043e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043e8:	4a0f      	ldr	r2, [pc, #60]	@ (8004428 <HAL_GPIO_Init+0x304>)
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	3301      	adds	r3, #1
 80043f2:	61fb      	str	r3, [r7, #28]
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	2b0f      	cmp	r3, #15
 80043f8:	f67f aea2 	bls.w	8004140 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	3724      	adds	r7, #36	@ 0x24
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	40023800 	.word	0x40023800
 8004410:	40013800 	.word	0x40013800
 8004414:	40020000 	.word	0x40020000
 8004418:	40020400 	.word	0x40020400
 800441c:	40020800 	.word	0x40020800
 8004420:	40020c00 	.word	0x40020c00
 8004424:	40021000 	.word	0x40021000
 8004428:	40013c00 	.word	0x40013c00

0800442c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	460b      	mov	r3, r1
 8004436:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	691a      	ldr	r2, [r3, #16]
 800443c:	887b      	ldrh	r3, [r7, #2]
 800443e:	4013      	ands	r3, r2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004444:	2301      	movs	r3, #1
 8004446:	73fb      	strb	r3, [r7, #15]
 8004448:	e001      	b.n	800444e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800444a:	2300      	movs	r3, #0
 800444c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800444e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3714      	adds	r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
 8004468:	4613      	mov	r3, r2
 800446a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800446c:	787b      	ldrb	r3, [r7, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004478:	e003      	b.n	8004482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	041a      	lsls	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	619a      	str	r2, [r3, #24]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
	...

08004490 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e267      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d075      	beq.n	800459a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044ae:	4b88      	ldr	r3, [pc, #544]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f003 030c 	and.w	r3, r3, #12
 80044b6:	2b04      	cmp	r3, #4
 80044b8:	d00c      	beq.n	80044d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ba:	4b85      	ldr	r3, [pc, #532]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044c2:	2b08      	cmp	r3, #8
 80044c4:	d112      	bne.n	80044ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044c6:	4b82      	ldr	r3, [pc, #520]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044d2:	d10b      	bne.n	80044ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d4:	4b7e      	ldr	r3, [pc, #504]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d05b      	beq.n	8004598 <HAL_RCC_OscConfig+0x108>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d157      	bne.n	8004598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e242      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f4:	d106      	bne.n	8004504 <HAL_RCC_OscConfig+0x74>
 80044f6:	4b76      	ldr	r3, [pc, #472]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a75      	ldr	r2, [pc, #468]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004500:	6013      	str	r3, [r2, #0]
 8004502:	e01d      	b.n	8004540 <HAL_RCC_OscConfig+0xb0>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800450c:	d10c      	bne.n	8004528 <HAL_RCC_OscConfig+0x98>
 800450e:	4b70      	ldr	r3, [pc, #448]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a6f      	ldr	r2, [pc, #444]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004518:	6013      	str	r3, [r2, #0]
 800451a:	4b6d      	ldr	r3, [pc, #436]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a6c      	ldr	r2, [pc, #432]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004524:	6013      	str	r3, [r2, #0]
 8004526:	e00b      	b.n	8004540 <HAL_RCC_OscConfig+0xb0>
 8004528:	4b69      	ldr	r3, [pc, #420]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a68      	ldr	r2, [pc, #416]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800452e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	4b66      	ldr	r3, [pc, #408]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a65      	ldr	r2, [pc, #404]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800453a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800453e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d013      	beq.n	8004570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fe fd8c 	bl	8003064 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004550:	f7fe fd88 	bl	8003064 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b64      	cmp	r3, #100	@ 0x64
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e207      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004562:	4b5b      	ldr	r3, [pc, #364]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0f0      	beq.n	8004550 <HAL_RCC_OscConfig+0xc0>
 800456e:	e014      	b.n	800459a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004570:	f7fe fd78 	bl	8003064 <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004578:	f7fe fd74 	bl	8003064 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b64      	cmp	r3, #100	@ 0x64
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e1f3      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800458a:	4b51      	ldr	r3, [pc, #324]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1f0      	bne.n	8004578 <HAL_RCC_OscConfig+0xe8>
 8004596:	e000      	b.n	800459a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d063      	beq.n	800466e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045a6:	4b4a      	ldr	r3, [pc, #296]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 030c 	and.w	r3, r3, #12
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045b2:	4b47      	ldr	r3, [pc, #284]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045ba:	2b08      	cmp	r3, #8
 80045bc:	d11c      	bne.n	80045f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045be:	4b44      	ldr	r3, [pc, #272]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d116      	bne.n	80045f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045ca:	4b41      	ldr	r3, [pc, #260]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d005      	beq.n	80045e2 <HAL_RCC_OscConfig+0x152>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d001      	beq.n	80045e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e1c7      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e2:	4b3b      	ldr	r3, [pc, #236]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4937      	ldr	r1, [pc, #220]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045f6:	e03a      	b.n	800466e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d020      	beq.n	8004642 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004600:	4b34      	ldr	r3, [pc, #208]	@ (80046d4 <HAL_RCC_OscConfig+0x244>)
 8004602:	2201      	movs	r2, #1
 8004604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004606:	f7fe fd2d 	bl	8003064 <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800460e:	f7fe fd29 	bl	8003064 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e1a8      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004620:	4b2b      	ldr	r3, [pc, #172]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0f0      	beq.n	800460e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800462c:	4b28      	ldr	r3, [pc, #160]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	00db      	lsls	r3, r3, #3
 800463a:	4925      	ldr	r1, [pc, #148]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800463c:	4313      	orrs	r3, r2
 800463e:	600b      	str	r3, [r1, #0]
 8004640:	e015      	b.n	800466e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004642:	4b24      	ldr	r3, [pc, #144]	@ (80046d4 <HAL_RCC_OscConfig+0x244>)
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004648:	f7fe fd0c 	bl	8003064 <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004650:	f7fe fd08 	bl	8003064 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e187      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004662:	4b1b      	ldr	r3, [pc, #108]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1f0      	bne.n	8004650 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0308 	and.w	r3, r3, #8
 8004676:	2b00      	cmp	r3, #0
 8004678:	d036      	beq.n	80046e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d016      	beq.n	80046b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004682:	4b15      	ldr	r3, [pc, #84]	@ (80046d8 <HAL_RCC_OscConfig+0x248>)
 8004684:	2201      	movs	r2, #1
 8004686:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004688:	f7fe fcec 	bl	8003064 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004690:	f7fe fce8 	bl	8003064 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e167      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046a2:	4b0b      	ldr	r3, [pc, #44]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80046a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046a6:	f003 0302 	and.w	r3, r3, #2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d0f0      	beq.n	8004690 <HAL_RCC_OscConfig+0x200>
 80046ae:	e01b      	b.n	80046e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046b0:	4b09      	ldr	r3, [pc, #36]	@ (80046d8 <HAL_RCC_OscConfig+0x248>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046b6:	f7fe fcd5 	bl	8003064 <HAL_GetTick>
 80046ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046bc:	e00e      	b.n	80046dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046be:	f7fe fcd1 	bl	8003064 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d907      	bls.n	80046dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e150      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
 80046d0:	40023800 	.word	0x40023800
 80046d4:	42470000 	.word	0x42470000
 80046d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046dc:	4b88      	ldr	r3, [pc, #544]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80046de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1ea      	bne.n	80046be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0304 	and.w	r3, r3, #4
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 8097 	beq.w	8004824 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046f6:	2300      	movs	r3, #0
 80046f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046fa:	4b81      	ldr	r3, [pc, #516]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80046fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10f      	bne.n	8004726 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004706:	2300      	movs	r3, #0
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	4b7d      	ldr	r3, [pc, #500]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470e:	4a7c      	ldr	r2, [pc, #496]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004714:	6413      	str	r3, [r2, #64]	@ 0x40
 8004716:	4b7a      	ldr	r3, [pc, #488]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800471e:	60bb      	str	r3, [r7, #8]
 8004720:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004722:	2301      	movs	r3, #1
 8004724:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004726:	4b77      	ldr	r3, [pc, #476]	@ (8004904 <HAL_RCC_OscConfig+0x474>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472e:	2b00      	cmp	r3, #0
 8004730:	d118      	bne.n	8004764 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004732:	4b74      	ldr	r3, [pc, #464]	@ (8004904 <HAL_RCC_OscConfig+0x474>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a73      	ldr	r2, [pc, #460]	@ (8004904 <HAL_RCC_OscConfig+0x474>)
 8004738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800473e:	f7fe fc91 	bl	8003064 <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004746:	f7fe fc8d 	bl	8003064 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e10c      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004758:	4b6a      	ldr	r3, [pc, #424]	@ (8004904 <HAL_RCC_OscConfig+0x474>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004760:	2b00      	cmp	r3, #0
 8004762:	d0f0      	beq.n	8004746 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d106      	bne.n	800477a <HAL_RCC_OscConfig+0x2ea>
 800476c:	4b64      	ldr	r3, [pc, #400]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800476e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004770:	4a63      	ldr	r2, [pc, #396]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004772:	f043 0301 	orr.w	r3, r3, #1
 8004776:	6713      	str	r3, [r2, #112]	@ 0x70
 8004778:	e01c      	b.n	80047b4 <HAL_RCC_OscConfig+0x324>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	2b05      	cmp	r3, #5
 8004780:	d10c      	bne.n	800479c <HAL_RCC_OscConfig+0x30c>
 8004782:	4b5f      	ldr	r3, [pc, #380]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004786:	4a5e      	ldr	r2, [pc, #376]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004788:	f043 0304 	orr.w	r3, r3, #4
 800478c:	6713      	str	r3, [r2, #112]	@ 0x70
 800478e:	4b5c      	ldr	r3, [pc, #368]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004792:	4a5b      	ldr	r2, [pc, #364]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004794:	f043 0301 	orr.w	r3, r3, #1
 8004798:	6713      	str	r3, [r2, #112]	@ 0x70
 800479a:	e00b      	b.n	80047b4 <HAL_RCC_OscConfig+0x324>
 800479c:	4b58      	ldr	r3, [pc, #352]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800479e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a0:	4a57      	ldr	r2, [pc, #348]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80047a2:	f023 0301 	bic.w	r3, r3, #1
 80047a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80047a8:	4b55      	ldr	r3, [pc, #340]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80047aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ac:	4a54      	ldr	r2, [pc, #336]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80047ae:	f023 0304 	bic.w	r3, r3, #4
 80047b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d015      	beq.n	80047e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047bc:	f7fe fc52 	bl	8003064 <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c2:	e00a      	b.n	80047da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047c4:	f7fe fc4e 	bl	8003064 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e0cb      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047da:	4b49      	ldr	r3, [pc, #292]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80047dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0ee      	beq.n	80047c4 <HAL_RCC_OscConfig+0x334>
 80047e6:	e014      	b.n	8004812 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e8:	f7fe fc3c 	bl	8003064 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ee:	e00a      	b.n	8004806 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047f0:	f7fe fc38 	bl	8003064 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fe:	4293      	cmp	r3, r2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e0b5      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004806:	4b3e      	ldr	r3, [pc, #248]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1ee      	bne.n	80047f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004812:	7dfb      	ldrb	r3, [r7, #23]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d105      	bne.n	8004824 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004818:	4b39      	ldr	r3, [pc, #228]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800481a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481c:	4a38      	ldr	r2, [pc, #224]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800481e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004822:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	2b00      	cmp	r3, #0
 800482a:	f000 80a1 	beq.w	8004970 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800482e:	4b34      	ldr	r3, [pc, #208]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 030c 	and.w	r3, r3, #12
 8004836:	2b08      	cmp	r3, #8
 8004838:	d05c      	beq.n	80048f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	2b02      	cmp	r3, #2
 8004840:	d141      	bne.n	80048c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004842:	4b31      	ldr	r3, [pc, #196]	@ (8004908 <HAL_RCC_OscConfig+0x478>)
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004848:	f7fe fc0c 	bl	8003064 <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484e:	e008      	b.n	8004862 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004850:	f7fe fc08 	bl	8003064 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b02      	cmp	r3, #2
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e087      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004862:	4b27      	ldr	r3, [pc, #156]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1f0      	bne.n	8004850 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	69da      	ldr	r2, [r3, #28]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487c:	019b      	lsls	r3, r3, #6
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004884:	085b      	lsrs	r3, r3, #1
 8004886:	3b01      	subs	r3, #1
 8004888:	041b      	lsls	r3, r3, #16
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004890:	061b      	lsls	r3, r3, #24
 8004892:	491b      	ldr	r1, [pc, #108]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004894:	4313      	orrs	r3, r2
 8004896:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004898:	4b1b      	ldr	r3, [pc, #108]	@ (8004908 <HAL_RCC_OscConfig+0x478>)
 800489a:	2201      	movs	r2, #1
 800489c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800489e:	f7fe fbe1 	bl	8003064 <HAL_GetTick>
 80048a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a4:	e008      	b.n	80048b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048a6:	f7fe fbdd 	bl	8003064 <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d901      	bls.n	80048b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e05c      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048b8:	4b11      	ldr	r3, [pc, #68]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d0f0      	beq.n	80048a6 <HAL_RCC_OscConfig+0x416>
 80048c4:	e054      	b.n	8004970 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048c6:	4b10      	ldr	r3, [pc, #64]	@ (8004908 <HAL_RCC_OscConfig+0x478>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048cc:	f7fe fbca 	bl	8003064 <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048d4:	f7fe fbc6 	bl	8003064 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e045      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048e6:	4b06      	ldr	r3, [pc, #24]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f0      	bne.n	80048d4 <HAL_RCC_OscConfig+0x444>
 80048f2:	e03d      	b.n	8004970 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d107      	bne.n	800490c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e038      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
 8004900:	40023800 	.word	0x40023800
 8004904:	40007000 	.word	0x40007000
 8004908:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800490c:	4b1b      	ldr	r3, [pc, #108]	@ (800497c <HAL_RCC_OscConfig+0x4ec>)
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d028      	beq.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004924:	429a      	cmp	r2, r3
 8004926:	d121      	bne.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004932:	429a      	cmp	r2, r3
 8004934:	d11a      	bne.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800493c:	4013      	ands	r3, r2
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004942:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004944:	4293      	cmp	r3, r2
 8004946:	d111      	bne.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004952:	085b      	lsrs	r3, r3, #1
 8004954:	3b01      	subs	r3, #1
 8004956:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004958:	429a      	cmp	r2, r3
 800495a:	d107      	bne.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004966:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004968:	429a      	cmp	r2, r3
 800496a:	d001      	beq.n	8004970 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e000      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	40023800 	.word	0x40023800

08004980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e0cc      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004994:	4b68      	ldr	r3, [pc, #416]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d90c      	bls.n	80049bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a2:	4b65      	ldr	r3, [pc, #404]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	b2d2      	uxtb	r2, r2
 80049a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049aa:	4b63      	ldr	r3, [pc, #396]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e0b8      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0302 	and.w	r3, r3, #2
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d020      	beq.n	8004a0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0304 	and.w	r3, r3, #4
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049d4:	4b59      	ldr	r3, [pc, #356]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	4a58      	ldr	r2, [pc, #352]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0308 	and.w	r3, r3, #8
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d005      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049ec:	4b53      	ldr	r3, [pc, #332]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	4a52      	ldr	r2, [pc, #328]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049f8:	4b50      	ldr	r3, [pc, #320]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	494d      	ldr	r1, [pc, #308]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d044      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d107      	bne.n	8004a2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a1e:	4b47      	ldr	r3, [pc, #284]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d119      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e07f      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d003      	beq.n	8004a3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d107      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d109      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e06f      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e067      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a5e:	4b37      	ldr	r3, [pc, #220]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f023 0203 	bic.w	r2, r3, #3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	4934      	ldr	r1, [pc, #208]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a70:	f7fe faf8 	bl	8003064 <HAL_GetTick>
 8004a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a76:	e00a      	b.n	8004a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a78:	f7fe faf4 	bl	8003064 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e04f      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8e:	4b2b      	ldr	r3, [pc, #172]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 020c 	and.w	r2, r3, #12
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d1eb      	bne.n	8004a78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004aa0:	4b25      	ldr	r3, [pc, #148]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d20c      	bcs.n	8004ac8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aae:	4b22      	ldr	r3, [pc, #136]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ab6:	4b20      	ldr	r3, [pc, #128]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d001      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e032      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d008      	beq.n	8004ae6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ad4:	4b19      	ldr	r3, [pc, #100]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	4916      	ldr	r1, [pc, #88]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d009      	beq.n	8004b06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004af2:	4b12      	ldr	r3, [pc, #72]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	490e      	ldr	r1, [pc, #56]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b06:	f000 f821 	bl	8004b4c <HAL_RCC_GetSysClockFreq>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	091b      	lsrs	r3, r3, #4
 8004b12:	f003 030f 	and.w	r3, r3, #15
 8004b16:	490a      	ldr	r1, [pc, #40]	@ (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 8004b18:	5ccb      	ldrb	r3, [r1, r3]
 8004b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b1e:	4a09      	ldr	r2, [pc, #36]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b22:	4b09      	ldr	r3, [pc, #36]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c8>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fe fa58 	bl	8002fdc <HAL_InitTick>

  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	40023c00 	.word	0x40023c00
 8004b3c:	40023800 	.word	0x40023800
 8004b40:	0800aebc 	.word	0x0800aebc
 8004b44:	2000d3f8 	.word	0x2000d3f8
 8004b48:	2000d3fc 	.word	0x2000d3fc

08004b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b50:	b090      	sub	sp, #64	@ 0x40
 8004b52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b58:	2300      	movs	r3, #0
 8004b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b64:	4b59      	ldr	r3, [pc, #356]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f003 030c 	and.w	r3, r3, #12
 8004b6c:	2b08      	cmp	r3, #8
 8004b6e:	d00d      	beq.n	8004b8c <HAL_RCC_GetSysClockFreq+0x40>
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	f200 80a1 	bhi.w	8004cb8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d002      	beq.n	8004b80 <HAL_RCC_GetSysClockFreq+0x34>
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d003      	beq.n	8004b86 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b7e:	e09b      	b.n	8004cb8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b80:	4b53      	ldr	r3, [pc, #332]	@ (8004cd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004b82:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004b84:	e09b      	b.n	8004cbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b86:	4b53      	ldr	r3, [pc, #332]	@ (8004cd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004b88:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b8a:	e098      	b.n	8004cbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b8c:	4b4f      	ldr	r3, [pc, #316]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b94:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b96:	4b4d      	ldr	r3, [pc, #308]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d028      	beq.n	8004bf4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	099b      	lsrs	r3, r3, #6
 8004ba8:	2200      	movs	r2, #0
 8004baa:	623b      	str	r3, [r7, #32]
 8004bac:	627a      	str	r2, [r7, #36]	@ 0x24
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	4b47      	ldr	r3, [pc, #284]	@ (8004cd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004bb8:	fb03 f201 	mul.w	r2, r3, r1
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	fb00 f303 	mul.w	r3, r0, r3
 8004bc2:	4413      	add	r3, r2
 8004bc4:	4a43      	ldr	r2, [pc, #268]	@ (8004cd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004bc6:	fba0 1202 	umull	r1, r2, r0, r2
 8004bca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bcc:	460a      	mov	r2, r1
 8004bce:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004bd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bd2:	4413      	add	r3, r2
 8004bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bd8:	2200      	movs	r2, #0
 8004bda:	61bb      	str	r3, [r7, #24]
 8004bdc:	61fa      	str	r2, [r7, #28]
 8004bde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004be2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004be6:	f7fc f857 	bl	8000c98 <__aeabi_uldivmod>
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	4613      	mov	r3, r2
 8004bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bf2:	e053      	b.n	8004c9c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bf4:	4b35      	ldr	r3, [pc, #212]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	099b      	lsrs	r3, r3, #6
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	613b      	str	r3, [r7, #16]
 8004bfe:	617a      	str	r2, [r7, #20]
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004c06:	f04f 0b00 	mov.w	fp, #0
 8004c0a:	4652      	mov	r2, sl
 8004c0c:	465b      	mov	r3, fp
 8004c0e:	f04f 0000 	mov.w	r0, #0
 8004c12:	f04f 0100 	mov.w	r1, #0
 8004c16:	0159      	lsls	r1, r3, #5
 8004c18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c1c:	0150      	lsls	r0, r2, #5
 8004c1e:	4602      	mov	r2, r0
 8004c20:	460b      	mov	r3, r1
 8004c22:	ebb2 080a 	subs.w	r8, r2, sl
 8004c26:	eb63 090b 	sbc.w	r9, r3, fp
 8004c2a:	f04f 0200 	mov.w	r2, #0
 8004c2e:	f04f 0300 	mov.w	r3, #0
 8004c32:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004c36:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004c3a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004c3e:	ebb2 0408 	subs.w	r4, r2, r8
 8004c42:	eb63 0509 	sbc.w	r5, r3, r9
 8004c46:	f04f 0200 	mov.w	r2, #0
 8004c4a:	f04f 0300 	mov.w	r3, #0
 8004c4e:	00eb      	lsls	r3, r5, #3
 8004c50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c54:	00e2      	lsls	r2, r4, #3
 8004c56:	4614      	mov	r4, r2
 8004c58:	461d      	mov	r5, r3
 8004c5a:	eb14 030a 	adds.w	r3, r4, sl
 8004c5e:	603b      	str	r3, [r7, #0]
 8004c60:	eb45 030b 	adc.w	r3, r5, fp
 8004c64:	607b      	str	r3, [r7, #4]
 8004c66:	f04f 0200 	mov.w	r2, #0
 8004c6a:	f04f 0300 	mov.w	r3, #0
 8004c6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c72:	4629      	mov	r1, r5
 8004c74:	028b      	lsls	r3, r1, #10
 8004c76:	4621      	mov	r1, r4
 8004c78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c7c:	4621      	mov	r1, r4
 8004c7e:	028a      	lsls	r2, r1, #10
 8004c80:	4610      	mov	r0, r2
 8004c82:	4619      	mov	r1, r3
 8004c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c86:	2200      	movs	r2, #0
 8004c88:	60bb      	str	r3, [r7, #8]
 8004c8a:	60fa      	str	r2, [r7, #12]
 8004c8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c90:	f7fc f802 	bl	8000c98 <__aeabi_uldivmod>
 8004c94:	4602      	mov	r2, r0
 8004c96:	460b      	mov	r3, r1
 8004c98:	4613      	mov	r3, r2
 8004c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	0c1b      	lsrs	r3, r3, #16
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004cac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004cb6:	e002      	b.n	8004cbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cb8:	4b05      	ldr	r3, [pc, #20]	@ (8004cd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004cba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3740      	adds	r7, #64	@ 0x40
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cca:	bf00      	nop
 8004ccc:	40023800 	.word	0x40023800
 8004cd0:	00f42400 	.word	0x00f42400
 8004cd4:	017d7840 	.word	0x017d7840

08004cd8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d105      	bne.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d035      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d00:	4b67      	ldr	r3, [pc, #412]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d06:	f7fe f9ad 	bl	8003064 <HAL_GetTick>
 8004d0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d0c:	e008      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d0e:	f7fe f9a9 	bl	8003064 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e0ba      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d20:	4b60      	ldr	r3, [pc, #384]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f0      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	019a      	lsls	r2, r3, #6
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	071b      	lsls	r3, r3, #28
 8004d38:	495a      	ldr	r1, [pc, #360]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d40:	4b57      	ldr	r3, [pc, #348]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004d42:	2201      	movs	r2, #1
 8004d44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d46:	f7fe f98d 	bl	8003064 <HAL_GetTick>
 8004d4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d4e:	f7fe f989 	bl	8003064 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e09a      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d60:	4b50      	ldr	r3, [pc, #320]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d0f0      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 8083 	beq.w	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60fb      	str	r3, [r7, #12]
 8004d7e:	4b49      	ldr	r3, [pc, #292]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d82:	4a48      	ldr	r2, [pc, #288]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d8a:	4b46      	ldr	r3, [pc, #280]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d92:	60fb      	str	r3, [r7, #12]
 8004d94:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d96:	4b44      	ldr	r3, [pc, #272]	@ (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a43      	ldr	r2, [pc, #268]	@ (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004da2:	f7fe f95f 	bl	8003064 <HAL_GetTick>
 8004da6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004da8:	e008      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004daa:	f7fe f95b 	bl	8003064 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e06c      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004dbc:	4b3a      	ldr	r3, [pc, #232]	@ (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d0f0      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dc8:	4b36      	ldr	r3, [pc, #216]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d02f      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d028      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004de6:	4b2f      	ldr	r3, [pc, #188]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004df0:	4b2e      	ldr	r3, [pc, #184]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004df2:	2201      	movs	r2, #1
 8004df4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004df6:	4b2d      	ldr	r3, [pc, #180]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004dfc:	4a29      	ldr	r2, [pc, #164]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e02:	4b28      	ldr	r3, [pc, #160]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d114      	bne.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e0e:	f7fe f929 	bl	8003064 <HAL_GetTick>
 8004e12:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e14:	e00a      	b.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e16:	f7fe f925 	bl	8003064 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e034      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0ee      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e44:	d10d      	bne.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004e46:	4b17      	ldr	r3, [pc, #92]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e5a:	4912      	ldr	r1, [pc, #72]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	608b      	str	r3, [r1, #8]
 8004e60:	e005      	b.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004e62:	4b10      	ldr	r3, [pc, #64]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	4a0f      	ldr	r2, [pc, #60]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e68:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e6c:	6093      	str	r3, [r2, #8]
 8004e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e70:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e7a:	490a      	ldr	r1, [pc, #40]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0308 	and.w	r3, r3, #8
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d003      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	7c1a      	ldrb	r2, [r3, #16]
 8004e90:	4b07      	ldr	r3, [pc, #28]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e92:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3718      	adds	r7, #24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	42470068 	.word	0x42470068
 8004ea4:	40023800 	.word	0x40023800
 8004ea8:	40007000 	.word	0x40007000
 8004eac:	42470e40 	.word	0x42470e40
 8004eb0:	424711e0 	.word	0x424711e0

08004eb4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d101      	bne.n	8004eca <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e073      	b.n	8004fb2 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	7f5b      	ldrb	r3, [r3, #29]
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d105      	bne.n	8004ee0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7fd fd8e 	bl	80029fc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2202      	movs	r2, #2
 8004ee4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b10      	cmp	r3, #16
 8004ef2:	d055      	beq.n	8004fa0 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	22ca      	movs	r2, #202	@ 0xca
 8004efa:	625a      	str	r2, [r3, #36]	@ 0x24
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2253      	movs	r2, #83	@ 0x53
 8004f02:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f000 fa49 	bl	800539c <RTC_EnterInitMode>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d12c      	bne.n	8004f6e <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6812      	ldr	r2, [r2, #0]
 8004f1e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004f22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f26:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	6899      	ldr	r1, [r3, #8]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	430a      	orrs	r2, r1
 8004f44:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	68d2      	ldr	r2, [r2, #12]
 8004f4e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6919      	ldr	r1, [r3, #16]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	041a      	lsls	r2, r3, #16
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	430a      	orrs	r2, r1
 8004f62:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 fa50 	bl	800540a <RTC_ExitInitMode>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004f6e:	7bfb      	ldrb	r3, [r7, #15]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d110      	bne.n	8004f96 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004f82:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699a      	ldr	r2, [r3, #24]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	430a      	orrs	r2, r1
 8004f94:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	22ff      	movs	r2, #255	@ 0xff
 8004f9c:	625a      	str	r2, [r3, #36]	@ 0x24
 8004f9e:	e001      	b.n	8004fa4 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d102      	bne.n	8004fb0 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004fba:	b590      	push	{r4, r7, lr}
 8004fbc:	b087      	sub	sp, #28
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	60f8      	str	r0, [r7, #12]
 8004fc2:	60b9      	str	r1, [r7, #8]
 8004fc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	7f1b      	ldrb	r3, [r3, #28]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d101      	bne.n	8004fd6 <HAL_RTC_SetTime+0x1c>
 8004fd2:	2302      	movs	r3, #2
 8004fd4:	e087      	b.n	80050e6 <HAL_RTC_SetTime+0x12c>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d126      	bne.n	8005036 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d102      	bne.n	8004ffc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	4618      	mov	r0, r3
 8005002:	f000 fa27 	bl	8005454 <RTC_ByteToBcd2>
 8005006:	4603      	mov	r3, r0
 8005008:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	785b      	ldrb	r3, [r3, #1]
 800500e:	4618      	mov	r0, r3
 8005010:	f000 fa20 	bl	8005454 <RTC_ByteToBcd2>
 8005014:	4603      	mov	r3, r0
 8005016:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005018:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	789b      	ldrb	r3, [r3, #2]
 800501e:	4618      	mov	r0, r3
 8005020:	f000 fa18 	bl	8005454 <RTC_ByteToBcd2>
 8005024:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005026:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	78db      	ldrb	r3, [r3, #3]
 800502e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005030:	4313      	orrs	r3, r2
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	e018      	b.n	8005068 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005040:	2b00      	cmp	r3, #0
 8005042:	d102      	bne.n	800504a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	2200      	movs	r2, #0
 8005048:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	785b      	ldrb	r3, [r3, #1]
 8005054:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005056:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005058:	68ba      	ldr	r2, [r7, #8]
 800505a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800505c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	78db      	ldrb	r3, [r3, #3]
 8005062:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005064:	4313      	orrs	r3, r2
 8005066:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	22ca      	movs	r2, #202	@ 0xca
 800506e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2253      	movs	r2, #83	@ 0x53
 8005076:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f98f 	bl	800539c <RTC_EnterInitMode>
 800507e:	4603      	mov	r3, r0
 8005080:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005082:	7cfb      	ldrb	r3, [r7, #19]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d120      	bne.n	80050ca <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005092:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005096:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689a      	ldr	r2, [r3, #8]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80050a6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6899      	ldr	r1, [r3, #8]
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	68da      	ldr	r2, [r3, #12]
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	431a      	orrs	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	430a      	orrs	r2, r1
 80050be:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 f9a2 	bl	800540a <RTC_ExitInitMode>
 80050c6:	4603      	mov	r3, r0
 80050c8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80050ca:	7cfb      	ldrb	r3, [r7, #19]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2201      	movs	r2, #1
 80050d4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	22ff      	movs	r2, #255	@ 0xff
 80050dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	771a      	strb	r2, [r3, #28]

  return status;
 80050e4:	7cfb      	ldrb	r3, [r7, #19]
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	371c      	adds	r7, #28
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd90      	pop	{r4, r7, pc}

080050ee <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b086      	sub	sp, #24
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	60f8      	str	r0, [r7, #12]
 80050f6:	60b9      	str	r1, [r7, #8]
 80050f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80050fa:	2300      	movs	r3, #0
 80050fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005120:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005124:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	0c1b      	lsrs	r3, r3, #16
 800512a:	b2db      	uxtb	r3, r3
 800512c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005130:	b2da      	uxtb	r2, r3
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	0a1b      	lsrs	r3, r3, #8
 800513a:	b2db      	uxtb	r3, r3
 800513c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005140:	b2da      	uxtb	r2, r3
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	b2db      	uxtb	r3, r3
 800514a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800514e:	b2da      	uxtb	r2, r3
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	0d9b      	lsrs	r3, r3, #22
 8005158:	b2db      	uxtb	r3, r3
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	b2da      	uxtb	r2, r3
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d11a      	bne.n	80051a0 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	4618      	mov	r0, r3
 8005170:	f000 f98e 	bl	8005490 <RTC_Bcd2ToByte>
 8005174:	4603      	mov	r3, r0
 8005176:	461a      	mov	r2, r3
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	785b      	ldrb	r3, [r3, #1]
 8005180:	4618      	mov	r0, r3
 8005182:	f000 f985 	bl	8005490 <RTC_Bcd2ToByte>
 8005186:	4603      	mov	r3, r0
 8005188:	461a      	mov	r2, r3
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	789b      	ldrb	r3, [r3, #2]
 8005192:	4618      	mov	r0, r3
 8005194:	f000 f97c 	bl	8005490 <RTC_Bcd2ToByte>
 8005198:	4603      	mov	r3, r0
 800519a:	461a      	mov	r2, r3
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3718      	adds	r7, #24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}

080051aa <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80051aa:	b590      	push	{r4, r7, lr}
 80051ac:	b087      	sub	sp, #28
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	60f8      	str	r0, [r7, #12]
 80051b2:	60b9      	str	r1, [r7, #8]
 80051b4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	7f1b      	ldrb	r3, [r3, #28]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d101      	bne.n	80051c6 <HAL_RTC_SetDate+0x1c>
 80051c2:	2302      	movs	r3, #2
 80051c4:	e071      	b.n	80052aa <HAL_RTC_SetDate+0x100>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2201      	movs	r2, #1
 80051ca:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2202      	movs	r2, #2
 80051d0:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10e      	bne.n	80051f6 <HAL_RTC_SetDate+0x4c>
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	785b      	ldrb	r3, [r3, #1]
 80051dc:	f003 0310 	and.w	r3, r3, #16
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d008      	beq.n	80051f6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	785b      	ldrb	r3, [r3, #1]
 80051e8:	f023 0310 	bic.w	r3, r3, #16
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	330a      	adds	r3, #10
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d11c      	bne.n	8005236 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	78db      	ldrb	r3, [r3, #3]
 8005200:	4618      	mov	r0, r3
 8005202:	f000 f927 	bl	8005454 <RTC_ByteToBcd2>
 8005206:	4603      	mov	r3, r0
 8005208:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	785b      	ldrb	r3, [r3, #1]
 800520e:	4618      	mov	r0, r3
 8005210:	f000 f920 	bl	8005454 <RTC_ByteToBcd2>
 8005214:	4603      	mov	r3, r0
 8005216:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005218:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	789b      	ldrb	r3, [r3, #2]
 800521e:	4618      	mov	r0, r3
 8005220:	f000 f918 	bl	8005454 <RTC_ByteToBcd2>
 8005224:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005226:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005230:	4313      	orrs	r3, r2
 8005232:	617b      	str	r3, [r7, #20]
 8005234:	e00e      	b.n	8005254 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	78db      	ldrb	r3, [r3, #3]
 800523a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	785b      	ldrb	r3, [r3, #1]
 8005240:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005242:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005248:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005250:	4313      	orrs	r3, r2
 8005252:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	22ca      	movs	r2, #202	@ 0xca
 800525a:	625a      	str	r2, [r3, #36]	@ 0x24
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2253      	movs	r2, #83	@ 0x53
 8005262:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f899 	bl	800539c <RTC_EnterInitMode>
 800526a:	4603      	mov	r3, r0
 800526c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800526e:	7cfb      	ldrb	r3, [r7, #19]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d10c      	bne.n	800528e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800527e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005282:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f000 f8c0 	bl	800540a <RTC_ExitInitMode>
 800528a:	4603      	mov	r3, r0
 800528c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800528e:	7cfb      	ldrb	r3, [r7, #19]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d102      	bne.n	800529a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	22ff      	movs	r2, #255	@ 0xff
 80052a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	771a      	strb	r2, [r3, #28]

  return status;
 80052a8:	7cfb      	ldrb	r3, [r7, #19]
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	371c      	adds	r7, #28
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd90      	pop	{r4, r7, pc}

080052b2 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80052b2:	b580      	push	{r7, lr}
 80052b4:	b086      	sub	sp, #24
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	60f8      	str	r0, [r7, #12]
 80052ba:	60b9      	str	r1, [r7, #8]
 80052bc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80052cc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80052d0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	0c1b      	lsrs	r3, r3, #16
 80052d6:	b2da      	uxtb	r2, r3
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	0a1b      	lsrs	r3, r3, #8
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	f003 031f 	and.w	r3, r3, #31
 80052e6:	b2da      	uxtb	r2, r3
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	0b5b      	lsrs	r3, r3, #13
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	f003 0307 	and.w	r3, r3, #7
 8005304:	b2da      	uxtb	r2, r3
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d11a      	bne.n	8005346 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	78db      	ldrb	r3, [r3, #3]
 8005314:	4618      	mov	r0, r3
 8005316:	f000 f8bb 	bl	8005490 <RTC_Bcd2ToByte>
 800531a:	4603      	mov	r3, r0
 800531c:	461a      	mov	r2, r3
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	785b      	ldrb	r3, [r3, #1]
 8005326:	4618      	mov	r0, r3
 8005328:	f000 f8b2 	bl	8005490 <RTC_Bcd2ToByte>
 800532c:	4603      	mov	r3, r0
 800532e:	461a      	mov	r2, r3
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	789b      	ldrb	r3, [r3, #2]
 8005338:	4618      	mov	r0, r3
 800533a:	f000 f8a9 	bl	8005490 <RTC_Bcd2ToByte>
 800533e:	4603      	mov	r3, r0
 8005340:	461a      	mov	r2, r3
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3718      	adds	r7, #24
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b084      	sub	sp, #16
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a0d      	ldr	r2, [pc, #52]	@ (8005398 <HAL_RTC_WaitForSynchro+0x48>)
 8005362:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005364:	f7fd fe7e 	bl	8003064 <HAL_GetTick>
 8005368:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800536a:	e009      	b.n	8005380 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800536c:	f7fd fe7a 	bl	8003064 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800537a:	d901      	bls.n	8005380 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e007      	b.n	8005390 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	f003 0320 	and.w	r3, r3, #32
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0ee      	beq.n	800536c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	00013f5f 	.word	0x00013f5f

0800539c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80053a8:	2300      	movs	r3, #0
 80053aa:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d122      	bne.n	8005400 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68da      	ldr	r2, [r3, #12]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80053c8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053ca:	f7fd fe4b 	bl	8003064 <HAL_GetTick>
 80053ce:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80053d0:	e00c      	b.n	80053ec <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80053d2:	f7fd fe47 	bl	8003064 <HAL_GetTick>
 80053d6:	4602      	mov	r2, r0
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053e0:	d904      	bls.n	80053ec <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2204      	movs	r2, #4
 80053e6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d102      	bne.n	8005400 <RTC_EnterInitMode+0x64>
 80053fa:	7bfb      	ldrb	r3, [r7, #15]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d1e8      	bne.n	80053d2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005400:	7bfb      	ldrb	r3, [r7, #15]
}
 8005402:	4618      	mov	r0, r3
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b084      	sub	sp, #16
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005412:	2300      	movs	r3, #0
 8005414:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68da      	ldr	r2, [r3, #12]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005424:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f003 0320 	and.w	r3, r3, #32
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10a      	bne.n	800544a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f7ff ff8b 	bl	8005350 <HAL_RTC_WaitForSynchro>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d004      	beq.n	800544a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2204      	movs	r2, #4
 8005444:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800544a:	7bfb      	ldrb	r3, [r7, #15]
}
 800544c:	4618      	mov	r0, r3
 800544e:	3710      	adds	r7, #16
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	4603      	mov	r3, r0
 800545c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005462:	e005      	b.n	8005470 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	3301      	adds	r3, #1
 8005468:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800546a:	79fb      	ldrb	r3, [r7, #7]
 800546c:	3b0a      	subs	r3, #10
 800546e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005470:	79fb      	ldrb	r3, [r7, #7]
 8005472:	2b09      	cmp	r3, #9
 8005474:	d8f6      	bhi.n	8005464 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	b2db      	uxtb	r3, r3
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	b2da      	uxtb	r2, r3
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	4313      	orrs	r3, r2
 8005482:	b2db      	uxtb	r3, r3
}
 8005484:	4618      	mov	r0, r3
 8005486:	3714      	adds	r7, #20
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	4603      	mov	r3, r0
 8005498:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800549a:	2300      	movs	r3, #0
 800549c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800549e:	79fb      	ldrb	r3, [r7, #7]
 80054a0:	091b      	lsrs	r3, r3, #4
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	461a      	mov	r2, r3
 80054a6:	4613      	mov	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4413      	add	r3, r2
 80054ac:	005b      	lsls	r3, r3, #1
 80054ae:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	b2da      	uxtb	r2, r3
 80054b4:	79fb      	ldrb	r3, [r7, #7]
 80054b6:	f003 030f 	and.w	r3, r3, #15
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	4413      	add	r3, r2
 80054be:	b2db      	uxtb	r3, r3
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3714      	adds	r7, #20
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d101      	bne.n	80054de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e07b      	b.n	80055d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d108      	bne.n	80054f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054ee:	d009      	beq.n	8005504 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	61da      	str	r2, [r3, #28]
 80054f6:	e005      	b.n	8005504 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d106      	bne.n	8005524 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7fd fa98 	bl	8002a54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800553a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800554c:	431a      	orrs	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005556:	431a      	orrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	431a      	orrs	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	431a      	orrs	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005574:	431a      	orrs	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	69db      	ldr	r3, [r3, #28]
 800557a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800557e:	431a      	orrs	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005588:	ea42 0103 	orr.w	r1, r2, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005590:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	0c1b      	lsrs	r3, r3, #16
 80055a2:	f003 0104 	and.w	r1, r3, #4
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055aa:	f003 0210 	and.w	r2, r3, #16
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	69da      	ldr	r2, [r3, #28]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
	...

080055e0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	4613      	mov	r3, r2
 80055ec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d101      	bne.n	8005600 <HAL_SPI_Transmit_DMA+0x20>
 80055fc:	2302      	movs	r3, #2
 80055fe:	e097      	b.n	8005730 <HAL_SPI_Transmit_DMA+0x150>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b01      	cmp	r3, #1
 8005612:	d002      	beq.n	800561a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8005614:	2302      	movs	r3, #2
 8005616:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005618:	e085      	b.n	8005726 <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <HAL_SPI_Transmit_DMA+0x46>
 8005620:	88fb      	ldrh	r3, [r7, #6]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d102      	bne.n	800562c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	75fb      	strb	r3, [r7, #23]
    goto error;
 800562a:	e07c      	b.n	8005726 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2203      	movs	r2, #3
 8005630:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	68ba      	ldr	r2, [r7, #8]
 800563e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	88fa      	ldrh	r2, [r7, #6]
 8005644:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	88fa      	ldrh	r2, [r7, #6]
 800564a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2200      	movs	r2, #0
 8005650:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005672:	d10f      	bne.n	8005694 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005682:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005692:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005698:	4a27      	ldr	r2, [pc, #156]	@ (8005738 <HAL_SPI_Transmit_DMA+0x158>)
 800569a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056a0:	4a26      	ldr	r2, [pc, #152]	@ (800573c <HAL_SPI_Transmit_DMA+0x15c>)
 80056a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056a8:	4a25      	ldr	r2, [pc, #148]	@ (8005740 <HAL_SPI_Transmit_DMA+0x160>)
 80056aa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056b0:	2200      	movs	r2, #0
 80056b2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056bc:	4619      	mov	r1, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	330c      	adds	r3, #12
 80056c4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056ca:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80056cc:	f7fe fa68 	bl	8003ba0 <HAL_DMA_Start_IT>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d008      	beq.n	80056e8 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056da:	f043 0210 	orr.w	r2, r3, #16
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	75fb      	strb	r3, [r7, #23]

    goto error;
 80056e6:	e01e      	b.n	8005726 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f2:	2b40      	cmp	r3, #64	@ 0x40
 80056f4:	d007      	beq.n	8005706 <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005704:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	685a      	ldr	r2, [r3, #4]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f042 0220 	orr.w	r2, r2, #32
 8005714:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	685a      	ldr	r2, [r3, #4]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f042 0202 	orr.w	r2, r2, #2
 8005724:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800572e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005730:	4618      	mov	r0, r3
 8005732:	3718      	adds	r7, #24
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	08005845 	.word	0x08005845
 800573c:	0800579d 	.word	0x0800579d
 8005740:	08005861 	.word	0x08005861

08005744 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800574c:	bf00      	nop
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800578e:	b2db      	uxtb	r3, r3
}
 8005790:	4618      	mov	r0, r3
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057aa:	f7fd fc5b 	bl	8003064 <HAL_GetTick>
 80057ae:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057be:	d03b      	beq.n	8005838 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	685a      	ldr	r2, [r3, #4]
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 0220 	bic.w	r2, r2, #32
 80057ce:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 0202 	bic.w	r2, r2, #2
 80057de:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	2164      	movs	r1, #100	@ 0x64
 80057e4:	6978      	ldr	r0, [r7, #20]
 80057e6:	f000 f8e3 	bl	80059b0 <SPI_EndRxTxTransaction>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d005      	beq.n	80057fc <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f4:	f043 0220 	orr.w	r2, r3, #32
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10a      	bne.n	800581a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005804:	2300      	movs	r3, #0
 8005806:	60fb      	str	r3, [r7, #12]
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	60fb      	str	r3, [r7, #12]
 8005818:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	2200      	movs	r2, #0
 800581e:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005830:	6978      	ldr	r0, [r7, #20]
 8005832:	f7ff ff9b 	bl	800576c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005836:	e002      	b.n	800583e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005838:	6978      	ldr	r0, [r7, #20]
 800583a:	f7ff ff83 	bl	8005744 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800583e:	3718      	adds	r7, #24
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005850:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005852:	68f8      	ldr	r0, [r7, #12]
 8005854:	f7ff ff80 	bl	8005758 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005858:	bf00      	nop
 800585a:	3710      	adds	r7, #16
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	685a      	ldr	r2, [r3, #4]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0203 	bic.w	r2, r2, #3
 800587c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005882:	f043 0210 	orr.w	r2, r3, #16
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f7ff ff6a 	bl	800576c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005898:	bf00      	nop
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b088      	sub	sp, #32
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	603b      	str	r3, [r7, #0]
 80058ac:	4613      	mov	r3, r2
 80058ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80058b0:	f7fd fbd8 	bl	8003064 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b8:	1a9b      	subs	r3, r3, r2
 80058ba:	683a      	ldr	r2, [r7, #0]
 80058bc:	4413      	add	r3, r2
 80058be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80058c0:	f7fd fbd0 	bl	8003064 <HAL_GetTick>
 80058c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80058c6:	4b39      	ldr	r3, [pc, #228]	@ (80059ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	015b      	lsls	r3, r3, #5
 80058cc:	0d1b      	lsrs	r3, r3, #20
 80058ce:	69fa      	ldr	r2, [r7, #28]
 80058d0:	fb02 f303 	mul.w	r3, r2, r3
 80058d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058d6:	e054      	b.n	8005982 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058de:	d050      	beq.n	8005982 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058e0:	f7fd fbc0 	bl	8003064 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	69fa      	ldr	r2, [r7, #28]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d902      	bls.n	80058f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d13d      	bne.n	8005972 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005904:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800590e:	d111      	bne.n	8005934 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005918:	d004      	beq.n	8005924 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005922:	d107      	bne.n	8005934 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005932:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005938:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800593c:	d10f      	bne.n	800595e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800594c:	601a      	str	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800595c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e017      	b.n	80059a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005978:	2300      	movs	r3, #0
 800597a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	3b01      	subs	r3, #1
 8005980:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	4013      	ands	r3, r2
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	429a      	cmp	r2, r3
 8005990:	bf0c      	ite	eq
 8005992:	2301      	moveq	r3, #1
 8005994:	2300      	movne	r3, #0
 8005996:	b2db      	uxtb	r3, r3
 8005998:	461a      	mov	r2, r3
 800599a:	79fb      	ldrb	r3, [r7, #7]
 800599c:	429a      	cmp	r2, r3
 800599e:	d19b      	bne.n	80058d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3720      	adds	r7, #32
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	2000d3f8 	.word	0x2000d3f8

080059b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b088      	sub	sp, #32
 80059b4:	af02      	add	r7, sp, #8
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	60b9      	str	r1, [r7, #8]
 80059ba:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	9300      	str	r3, [sp, #0]
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	2201      	movs	r2, #1
 80059c4:	2102      	movs	r1, #2
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f7ff ff6a 	bl	80058a0 <SPI_WaitFlagStateUntilTimeout>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d007      	beq.n	80059e2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059d6:	f043 0220 	orr.w	r2, r3, #32
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80059de:	2303      	movs	r3, #3
 80059e0:	e032      	b.n	8005a48 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80059e2:	4b1b      	ldr	r3, [pc, #108]	@ (8005a50 <SPI_EndRxTxTransaction+0xa0>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a1b      	ldr	r2, [pc, #108]	@ (8005a54 <SPI_EndRxTxTransaction+0xa4>)
 80059e8:	fba2 2303 	umull	r2, r3, r2, r3
 80059ec:	0d5b      	lsrs	r3, r3, #21
 80059ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80059f2:	fb02 f303 	mul.w	r3, r2, r3
 80059f6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a00:	d112      	bne.n	8005a28 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	2180      	movs	r1, #128	@ 0x80
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f7ff ff47 	bl	80058a0 <SPI_WaitFlagStateUntilTimeout>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d016      	beq.n	8005a46 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a1c:	f043 0220 	orr.w	r2, r3, #32
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e00f      	b.n	8005a48 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00a      	beq.n	8005a44 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	3b01      	subs	r3, #1
 8005a32:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a3e:	2b80      	cmp	r3, #128	@ 0x80
 8005a40:	d0f2      	beq.n	8005a28 <SPI_EndRxTxTransaction+0x78>
 8005a42:	e000      	b.n	8005a46 <SPI_EndRxTxTransaction+0x96>
        break;
 8005a44:	bf00      	nop
  }

  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3718      	adds	r7, #24
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	2000d3f8 	.word	0x2000d3f8
 8005a54:	165e9f81 	.word	0x165e9f81

08005a58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e041      	b.n	8005aee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d106      	bne.n	8005a84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fd f896 	bl	8002bb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	3304      	adds	r3, #4
 8005a94:	4619      	mov	r1, r3
 8005a96:	4610      	mov	r0, r2
 8005a98:	f000 fac0 	bl	800601c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b082      	sub	sp, #8
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e041      	b.n	8005b8c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d106      	bne.n	8005b22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f839 	bl	8005b94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2202      	movs	r2, #2
 8005b26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	3304      	adds	r3, #4
 8005b32:	4619      	mov	r1, r3
 8005b34:	4610      	mov	r0, r2
 8005b36:	f000 fa71 	bl	800601c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3708      	adds	r7, #8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d109      	bne.n	8005bcc <HAL_TIM_PWM_Start+0x24>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	bf14      	ite	ne
 8005bc4:	2301      	movne	r3, #1
 8005bc6:	2300      	moveq	r3, #0
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	e022      	b.n	8005c12 <HAL_TIM_PWM_Start+0x6a>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	2b04      	cmp	r3, #4
 8005bd0:	d109      	bne.n	8005be6 <HAL_TIM_PWM_Start+0x3e>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	bf14      	ite	ne
 8005bde:	2301      	movne	r3, #1
 8005be0:	2300      	moveq	r3, #0
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	e015      	b.n	8005c12 <HAL_TIM_PWM_Start+0x6a>
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b08      	cmp	r3, #8
 8005bea:	d109      	bne.n	8005c00 <HAL_TIM_PWM_Start+0x58>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	bf14      	ite	ne
 8005bf8:	2301      	movne	r3, #1
 8005bfa:	2300      	moveq	r3, #0
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	e008      	b.n	8005c12 <HAL_TIM_PWM_Start+0x6a>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	bf14      	ite	ne
 8005c0c:	2301      	movne	r3, #1
 8005c0e:	2300      	moveq	r3, #0
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e068      	b.n	8005cec <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d104      	bne.n	8005c2a <HAL_TIM_PWM_Start+0x82>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2202      	movs	r2, #2
 8005c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c28:	e013      	b.n	8005c52 <HAL_TIM_PWM_Start+0xaa>
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	2b04      	cmp	r3, #4
 8005c2e:	d104      	bne.n	8005c3a <HAL_TIM_PWM_Start+0x92>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c38:	e00b      	b.n	8005c52 <HAL_TIM_PWM_Start+0xaa>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b08      	cmp	r3, #8
 8005c3e:	d104      	bne.n	8005c4a <HAL_TIM_PWM_Start+0xa2>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2202      	movs	r2, #2
 8005c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c48:	e003      	b.n	8005c52 <HAL_TIM_PWM_Start+0xaa>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2202      	movs	r2, #2
 8005c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2201      	movs	r2, #1
 8005c58:	6839      	ldr	r1, [r7, #0]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 fc90 	bl	8006580 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a23      	ldr	r2, [pc, #140]	@ (8005cf4 <HAL_TIM_PWM_Start+0x14c>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d107      	bne.n	8005c7a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c78:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1d      	ldr	r2, [pc, #116]	@ (8005cf4 <HAL_TIM_PWM_Start+0x14c>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d018      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x10e>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c8c:	d013      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x10e>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a19      	ldr	r2, [pc, #100]	@ (8005cf8 <HAL_TIM_PWM_Start+0x150>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d00e      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x10e>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a17      	ldr	r2, [pc, #92]	@ (8005cfc <HAL_TIM_PWM_Start+0x154>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d009      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x10e>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a16      	ldr	r2, [pc, #88]	@ (8005d00 <HAL_TIM_PWM_Start+0x158>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d004      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x10e>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a14      	ldr	r2, [pc, #80]	@ (8005d04 <HAL_TIM_PWM_Start+0x15c>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d111      	bne.n	8005cda <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f003 0307 	and.w	r3, r3, #7
 8005cc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2b06      	cmp	r3, #6
 8005cc6:	d010      	beq.n	8005cea <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f042 0201 	orr.w	r2, r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd8:	e007      	b.n	8005cea <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f042 0201 	orr.w	r2, r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	40010000 	.word	0x40010000
 8005cf8:	40000400 	.word	0x40000400
 8005cfc:	40000800 	.word	0x40000800
 8005d00:	40000c00 	.word	0x40000c00
 8005d04:	40014000 	.word	0x40014000

08005d08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d101      	bne.n	8005d26 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d22:	2302      	movs	r3, #2
 8005d24:	e0ae      	b.n	8005e84 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2b0c      	cmp	r3, #12
 8005d32:	f200 809f 	bhi.w	8005e74 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005d36:	a201      	add	r2, pc, #4	@ (adr r2, 8005d3c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3c:	08005d71 	.word	0x08005d71
 8005d40:	08005e75 	.word	0x08005e75
 8005d44:	08005e75 	.word	0x08005e75
 8005d48:	08005e75 	.word	0x08005e75
 8005d4c:	08005db1 	.word	0x08005db1
 8005d50:	08005e75 	.word	0x08005e75
 8005d54:	08005e75 	.word	0x08005e75
 8005d58:	08005e75 	.word	0x08005e75
 8005d5c:	08005df3 	.word	0x08005df3
 8005d60:	08005e75 	.word	0x08005e75
 8005d64:	08005e75 	.word	0x08005e75
 8005d68:	08005e75 	.word	0x08005e75
 8005d6c:	08005e33 	.word	0x08005e33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68b9      	ldr	r1, [r7, #8]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 f9dc 	bl	8006134 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	699a      	ldr	r2, [r3, #24]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0208 	orr.w	r2, r2, #8
 8005d8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	699a      	ldr	r2, [r3, #24]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 0204 	bic.w	r2, r2, #4
 8005d9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6999      	ldr	r1, [r3, #24]
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	619a      	str	r2, [r3, #24]
      break;
 8005dae:	e064      	b.n	8005e7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68b9      	ldr	r1, [r7, #8]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f000 fa22 	bl	8006200 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	699a      	ldr	r2, [r3, #24]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	699a      	ldr	r2, [r3, #24]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	6999      	ldr	r1, [r3, #24]
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	021a      	lsls	r2, r3, #8
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	430a      	orrs	r2, r1
 8005dee:	619a      	str	r2, [r3, #24]
      break;
 8005df0:	e043      	b.n	8005e7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68b9      	ldr	r1, [r7, #8]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f000 fa6d 	bl	80062d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	69da      	ldr	r2, [r3, #28]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0208 	orr.w	r2, r2, #8
 8005e0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	69da      	ldr	r2, [r3, #28]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f022 0204 	bic.w	r2, r2, #4
 8005e1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	69d9      	ldr	r1, [r3, #28]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	691a      	ldr	r2, [r3, #16]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	430a      	orrs	r2, r1
 8005e2e:	61da      	str	r2, [r3, #28]
      break;
 8005e30:	e023      	b.n	8005e7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68b9      	ldr	r1, [r7, #8]
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f000 fab7 	bl	80063ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	69da      	ldr	r2, [r3, #28]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	69da      	ldr	r2, [r3, #28]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	69d9      	ldr	r1, [r3, #28]
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	691b      	ldr	r3, [r3, #16]
 8005e68:	021a      	lsls	r2, r3, #8
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	430a      	orrs	r2, r1
 8005e70:	61da      	str	r2, [r3, #28]
      break;
 8005e72:	e002      	b.n	8005e7a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	75fb      	strb	r3, [r7, #23]
      break;
 8005e78:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e96:	2300      	movs	r3, #0
 8005e98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d101      	bne.n	8005ea8 <HAL_TIM_ConfigClockSource+0x1c>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e0b4      	b.n	8006012 <HAL_TIM_ConfigClockSource+0x186>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ec6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ece:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68ba      	ldr	r2, [r7, #8]
 8005ed6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ee0:	d03e      	beq.n	8005f60 <HAL_TIM_ConfigClockSource+0xd4>
 8005ee2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ee6:	f200 8087 	bhi.w	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005eea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eee:	f000 8086 	beq.w	8005ffe <HAL_TIM_ConfigClockSource+0x172>
 8005ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ef6:	d87f      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ef8:	2b70      	cmp	r3, #112	@ 0x70
 8005efa:	d01a      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0xa6>
 8005efc:	2b70      	cmp	r3, #112	@ 0x70
 8005efe:	d87b      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f00:	2b60      	cmp	r3, #96	@ 0x60
 8005f02:	d050      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x11a>
 8005f04:	2b60      	cmp	r3, #96	@ 0x60
 8005f06:	d877      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f08:	2b50      	cmp	r3, #80	@ 0x50
 8005f0a:	d03c      	beq.n	8005f86 <HAL_TIM_ConfigClockSource+0xfa>
 8005f0c:	2b50      	cmp	r3, #80	@ 0x50
 8005f0e:	d873      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f10:	2b40      	cmp	r3, #64	@ 0x40
 8005f12:	d058      	beq.n	8005fc6 <HAL_TIM_ConfigClockSource+0x13a>
 8005f14:	2b40      	cmp	r3, #64	@ 0x40
 8005f16:	d86f      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f18:	2b30      	cmp	r3, #48	@ 0x30
 8005f1a:	d064      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8005f1c:	2b30      	cmp	r3, #48	@ 0x30
 8005f1e:	d86b      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f20:	2b20      	cmp	r3, #32
 8005f22:	d060      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d867      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d05c      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8005f2c:	2b10      	cmp	r3, #16
 8005f2e:	d05a      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8005f30:	e062      	b.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f42:	f000 fafd 	bl	8006540 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	609a      	str	r2, [r3, #8]
      break;
 8005f5e:	e04f      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f70:	f000 fae6 	bl	8006540 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	689a      	ldr	r2, [r3, #8]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f82:	609a      	str	r2, [r3, #8]
      break;
 8005f84:	e03c      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f92:	461a      	mov	r2, r3
 8005f94:	f000 fa5a 	bl	800644c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2150      	movs	r1, #80	@ 0x50
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 fab3 	bl	800650a <TIM_ITRx_SetConfig>
      break;
 8005fa4:	e02c      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	f000 fa79 	bl	80064aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2160      	movs	r1, #96	@ 0x60
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 faa3 	bl	800650a <TIM_ITRx_SetConfig>
      break;
 8005fc4:	e01c      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	f000 fa3a 	bl	800644c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2140      	movs	r1, #64	@ 0x40
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f000 fa93 	bl	800650a <TIM_ITRx_SetConfig>
      break;
 8005fe4:	e00c      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4619      	mov	r1, r3
 8005ff0:	4610      	mov	r0, r2
 8005ff2:	f000 fa8a 	bl	800650a <TIM_ITRx_SetConfig>
      break;
 8005ff6:	e003      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8005ffc:	e000      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ffe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006010:	7bfb      	ldrb	r3, [r7, #15]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
	...

0800601c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800601c:	b480      	push	{r7}
 800601e:	b085      	sub	sp, #20
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a3a      	ldr	r2, [pc, #232]	@ (8006118 <TIM_Base_SetConfig+0xfc>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d00f      	beq.n	8006054 <TIM_Base_SetConfig+0x38>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800603a:	d00b      	beq.n	8006054 <TIM_Base_SetConfig+0x38>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a37      	ldr	r2, [pc, #220]	@ (800611c <TIM_Base_SetConfig+0x100>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d007      	beq.n	8006054 <TIM_Base_SetConfig+0x38>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a36      	ldr	r2, [pc, #216]	@ (8006120 <TIM_Base_SetConfig+0x104>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d003      	beq.n	8006054 <TIM_Base_SetConfig+0x38>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a35      	ldr	r2, [pc, #212]	@ (8006124 <TIM_Base_SetConfig+0x108>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d108      	bne.n	8006066 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800605a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a2b      	ldr	r2, [pc, #172]	@ (8006118 <TIM_Base_SetConfig+0xfc>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d01b      	beq.n	80060a6 <TIM_Base_SetConfig+0x8a>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006074:	d017      	beq.n	80060a6 <TIM_Base_SetConfig+0x8a>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a28      	ldr	r2, [pc, #160]	@ (800611c <TIM_Base_SetConfig+0x100>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d013      	beq.n	80060a6 <TIM_Base_SetConfig+0x8a>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a27      	ldr	r2, [pc, #156]	@ (8006120 <TIM_Base_SetConfig+0x104>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d00f      	beq.n	80060a6 <TIM_Base_SetConfig+0x8a>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a26      	ldr	r2, [pc, #152]	@ (8006124 <TIM_Base_SetConfig+0x108>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d00b      	beq.n	80060a6 <TIM_Base_SetConfig+0x8a>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a25      	ldr	r2, [pc, #148]	@ (8006128 <TIM_Base_SetConfig+0x10c>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d007      	beq.n	80060a6 <TIM_Base_SetConfig+0x8a>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a24      	ldr	r2, [pc, #144]	@ (800612c <TIM_Base_SetConfig+0x110>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d003      	beq.n	80060a6 <TIM_Base_SetConfig+0x8a>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a23      	ldr	r2, [pc, #140]	@ (8006130 <TIM_Base_SetConfig+0x114>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d108      	bne.n	80060b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	689a      	ldr	r2, [r3, #8]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4a0e      	ldr	r2, [pc, #56]	@ (8006118 <TIM_Base_SetConfig+0xfc>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d103      	bne.n	80060ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	691a      	ldr	r2, [r3, #16]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d105      	bne.n	800610a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	f023 0201 	bic.w	r2, r3, #1
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	611a      	str	r2, [r3, #16]
  }
}
 800610a:	bf00      	nop
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	40010000 	.word	0x40010000
 800611c:	40000400 	.word	0x40000400
 8006120:	40000800 	.word	0x40000800
 8006124:	40000c00 	.word	0x40000c00
 8006128:	40014000 	.word	0x40014000
 800612c:	40014400 	.word	0x40014400
 8006130:	40014800 	.word	0x40014800

08006134 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006134:	b480      	push	{r7}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	f023 0201 	bic.w	r2, r3, #1
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f023 0303 	bic.w	r3, r3, #3
 800616a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	f023 0302 	bic.w	r3, r3, #2
 800617c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	4313      	orrs	r3, r2
 8006186:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a1c      	ldr	r2, [pc, #112]	@ (80061fc <TIM_OC1_SetConfig+0xc8>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d10c      	bne.n	80061aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	f023 0308 	bic.w	r3, r3, #8
 8006196:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	4313      	orrs	r3, r2
 80061a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f023 0304 	bic.w	r3, r3, #4
 80061a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a13      	ldr	r2, [pc, #76]	@ (80061fc <TIM_OC1_SetConfig+0xc8>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d111      	bne.n	80061d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	685a      	ldr	r2, [r3, #4]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	621a      	str	r2, [r3, #32]
}
 80061f0:	bf00      	nop
 80061f2:	371c      	adds	r7, #28
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr
 80061fc:	40010000 	.word	0x40010000

08006200 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006200:	b480      	push	{r7}
 8006202:	b087      	sub	sp, #28
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a1b      	ldr	r3, [r3, #32]
 8006214:	f023 0210 	bic.w	r2, r3, #16
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800622e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006236:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	021b      	lsls	r3, r3, #8
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	f023 0320 	bic.w	r3, r3, #32
 800624a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	011b      	lsls	r3, r3, #4
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	4313      	orrs	r3, r2
 8006256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a1e      	ldr	r2, [pc, #120]	@ (80062d4 <TIM_OC2_SetConfig+0xd4>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d10d      	bne.n	800627c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006266:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	011b      	lsls	r3, r3, #4
 800626e:	697a      	ldr	r2, [r7, #20]
 8006270:	4313      	orrs	r3, r2
 8006272:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800627a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a15      	ldr	r2, [pc, #84]	@ (80062d4 <TIM_OC2_SetConfig+0xd4>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d113      	bne.n	80062ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800628a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006292:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	695b      	ldr	r3, [r3, #20]
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	4313      	orrs	r3, r2
 800629e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	699b      	ldr	r3, [r3, #24]
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	693a      	ldr	r2, [r7, #16]
 80062b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	621a      	str	r2, [r3, #32]
}
 80062c6:	bf00      	nop
 80062c8:	371c      	adds	r7, #28
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40010000 	.word	0x40010000

080062d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f023 0303 	bic.w	r3, r3, #3
 800630e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	4313      	orrs	r3, r2
 8006318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006320:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	021b      	lsls	r3, r3, #8
 8006328:	697a      	ldr	r2, [r7, #20]
 800632a:	4313      	orrs	r3, r2
 800632c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a1d      	ldr	r2, [pc, #116]	@ (80063a8 <TIM_OC3_SetConfig+0xd0>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d10d      	bne.n	8006352 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800633c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	021b      	lsls	r3, r3, #8
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	4313      	orrs	r3, r2
 8006348:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006350:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a14      	ldr	r2, [pc, #80]	@ (80063a8 <TIM_OC3_SetConfig+0xd0>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d113      	bne.n	8006382 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006360:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006368:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	011b      	lsls	r3, r3, #4
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	4313      	orrs	r3, r2
 8006374:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	699b      	ldr	r3, [r3, #24]
 800637a:	011b      	lsls	r3, r3, #4
 800637c:	693a      	ldr	r2, [r7, #16]
 800637e:	4313      	orrs	r3, r2
 8006380:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	693a      	ldr	r2, [r7, #16]
 8006386:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	621a      	str	r2, [r3, #32]
}
 800639c:	bf00      	nop
 800639e:	371c      	adds	r7, #28
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr
 80063a8:	40010000 	.word	0x40010000

080063ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b087      	sub	sp, #28
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	69db      	ldr	r3, [r3, #28]
 80063d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	021b      	lsls	r3, r3, #8
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	031b      	lsls	r3, r3, #12
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	4313      	orrs	r3, r2
 8006402:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a10      	ldr	r2, [pc, #64]	@ (8006448 <TIM_OC4_SetConfig+0x9c>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d109      	bne.n	8006420 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006412:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	695b      	ldr	r3, [r3, #20]
 8006418:	019b      	lsls	r3, r3, #6
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	4313      	orrs	r3, r2
 800641e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	621a      	str	r2, [r3, #32]
}
 800643a:	bf00      	nop
 800643c:	371c      	adds	r7, #28
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	40010000 	.word	0x40010000

0800644c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800644c:	b480      	push	{r7}
 800644e:	b087      	sub	sp, #28
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	f023 0201 	bic.w	r2, r3, #1
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006476:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	011b      	lsls	r3, r3, #4
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	4313      	orrs	r3, r2
 8006480:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f023 030a 	bic.w	r3, r3, #10
 8006488:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800648a:	697a      	ldr	r2, [r7, #20]
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	4313      	orrs	r3, r2
 8006490:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	693a      	ldr	r2, [r7, #16]
 8006496:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	621a      	str	r2, [r3, #32]
}
 800649e:	bf00      	nop
 80064a0:	371c      	adds	r7, #28
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr

080064aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064aa:	b480      	push	{r7}
 80064ac:	b087      	sub	sp, #28
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	60f8      	str	r0, [r7, #12]
 80064b2:	60b9      	str	r1, [r7, #8]
 80064b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6a1b      	ldr	r3, [r3, #32]
 80064c0:	f023 0210 	bic.w	r2, r3, #16
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80064d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	031b      	lsls	r3, r3, #12
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	4313      	orrs	r3, r2
 80064de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80064e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	011b      	lsls	r3, r3, #4
 80064ec:	697a      	ldr	r2, [r7, #20]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	693a      	ldr	r2, [r7, #16]
 80064f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	621a      	str	r2, [r3, #32]
}
 80064fe:	bf00      	nop
 8006500:	371c      	adds	r7, #28
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr

0800650a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800650a:	b480      	push	{r7}
 800650c:	b085      	sub	sp, #20
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
 8006512:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006520:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	4313      	orrs	r3, r2
 8006528:	f043 0307 	orr.w	r3, r3, #7
 800652c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	609a      	str	r2, [r3, #8]
}
 8006534:	bf00      	nop
 8006536:	3714      	adds	r7, #20
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006540:	b480      	push	{r7}
 8006542:	b087      	sub	sp, #28
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	607a      	str	r2, [r7, #4]
 800654c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800655a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	021a      	lsls	r2, r3, #8
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	431a      	orrs	r2, r3
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	4313      	orrs	r3, r2
 8006568:	697a      	ldr	r2, [r7, #20]
 800656a:	4313      	orrs	r3, r2
 800656c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	697a      	ldr	r2, [r7, #20]
 8006572:	609a      	str	r2, [r3, #8]
}
 8006574:	bf00      	nop
 8006576:	371c      	adds	r7, #28
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006580:	b480      	push	{r7}
 8006582:	b087      	sub	sp, #28
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f003 031f 	and.w	r3, r3, #31
 8006592:	2201      	movs	r2, #1
 8006594:	fa02 f303 	lsl.w	r3, r2, r3
 8006598:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6a1a      	ldr	r2, [r3, #32]
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	43db      	mvns	r3, r3
 80065a2:	401a      	ands	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6a1a      	ldr	r2, [r3, #32]
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	f003 031f 	and.w	r3, r3, #31
 80065b2:	6879      	ldr	r1, [r7, #4]
 80065b4:	fa01 f303 	lsl.w	r3, r1, r3
 80065b8:	431a      	orrs	r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	621a      	str	r2, [r3, #32]
}
 80065be:	bf00      	nop
 80065c0:	371c      	adds	r7, #28
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
	...

080065cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065e0:	2302      	movs	r3, #2
 80065e2:	e050      	b.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800660a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	4313      	orrs	r3, r2
 8006614:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a1c      	ldr	r2, [pc, #112]	@ (8006694 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d018      	beq.n	800665a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006630:	d013      	beq.n	800665a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a18      	ldr	r2, [pc, #96]	@ (8006698 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d00e      	beq.n	800665a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a16      	ldr	r2, [pc, #88]	@ (800669c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d009      	beq.n	800665a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a15      	ldr	r2, [pc, #84]	@ (80066a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d004      	beq.n	800665a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a13      	ldr	r2, [pc, #76]	@ (80066a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d10c      	bne.n	8006674 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006660:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	4313      	orrs	r3, r2
 800666a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68ba      	ldr	r2, [r7, #8]
 8006672:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	3714      	adds	r7, #20
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	40010000 	.word	0x40010000
 8006698:	40000400 	.word	0x40000400
 800669c:	40000800 	.word	0x40000800
 80066a0:	40000c00 	.word	0x40000c00
 80066a4:	40014000 	.word	0x40014000

080066a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80066b2:	2300      	movs	r3, #0
 80066b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d101      	bne.n	80066c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80066c0:	2302      	movs	r3, #2
 80066c2:	e03d      	b.n	8006740 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4313      	orrs	r3, r2
 8006702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	4313      	orrs	r3, r2
 8006710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	695b      	ldr	r3, [r3, #20]
 800671c:	4313      	orrs	r3, r2
 800671e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	69db      	ldr	r3, [r3, #28]
 800672a:	4313      	orrs	r3, r2
 800672c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3714      	adds	r7, #20
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <__cvt>:
 800674c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006750:	ec57 6b10 	vmov	r6, r7, d0
 8006754:	2f00      	cmp	r7, #0
 8006756:	460c      	mov	r4, r1
 8006758:	4619      	mov	r1, r3
 800675a:	463b      	mov	r3, r7
 800675c:	bfbb      	ittet	lt
 800675e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006762:	461f      	movlt	r7, r3
 8006764:	2300      	movge	r3, #0
 8006766:	232d      	movlt	r3, #45	@ 0x2d
 8006768:	700b      	strb	r3, [r1, #0]
 800676a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800676c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006770:	4691      	mov	r9, r2
 8006772:	f023 0820 	bic.w	r8, r3, #32
 8006776:	bfbc      	itt	lt
 8006778:	4632      	movlt	r2, r6
 800677a:	4616      	movlt	r6, r2
 800677c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006780:	d005      	beq.n	800678e <__cvt+0x42>
 8006782:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006786:	d100      	bne.n	800678a <__cvt+0x3e>
 8006788:	3401      	adds	r4, #1
 800678a:	2102      	movs	r1, #2
 800678c:	e000      	b.n	8006790 <__cvt+0x44>
 800678e:	2103      	movs	r1, #3
 8006790:	ab03      	add	r3, sp, #12
 8006792:	9301      	str	r3, [sp, #4]
 8006794:	ab02      	add	r3, sp, #8
 8006796:	9300      	str	r3, [sp, #0]
 8006798:	ec47 6b10 	vmov	d0, r6, r7
 800679c:	4653      	mov	r3, sl
 800679e:	4622      	mov	r2, r4
 80067a0:	f001 f876 	bl	8007890 <_dtoa_r>
 80067a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80067a8:	4605      	mov	r5, r0
 80067aa:	d119      	bne.n	80067e0 <__cvt+0x94>
 80067ac:	f019 0f01 	tst.w	r9, #1
 80067b0:	d00e      	beq.n	80067d0 <__cvt+0x84>
 80067b2:	eb00 0904 	add.w	r9, r0, r4
 80067b6:	2200      	movs	r2, #0
 80067b8:	2300      	movs	r3, #0
 80067ba:	4630      	mov	r0, r6
 80067bc:	4639      	mov	r1, r7
 80067be:	f7fa f98b 	bl	8000ad8 <__aeabi_dcmpeq>
 80067c2:	b108      	cbz	r0, 80067c8 <__cvt+0x7c>
 80067c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80067c8:	2230      	movs	r2, #48	@ 0x30
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	454b      	cmp	r3, r9
 80067ce:	d31e      	bcc.n	800680e <__cvt+0xc2>
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80067d4:	1b5b      	subs	r3, r3, r5
 80067d6:	4628      	mov	r0, r5
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	b004      	add	sp, #16
 80067dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80067e4:	eb00 0904 	add.w	r9, r0, r4
 80067e8:	d1e5      	bne.n	80067b6 <__cvt+0x6a>
 80067ea:	7803      	ldrb	r3, [r0, #0]
 80067ec:	2b30      	cmp	r3, #48	@ 0x30
 80067ee:	d10a      	bne.n	8006806 <__cvt+0xba>
 80067f0:	2200      	movs	r2, #0
 80067f2:	2300      	movs	r3, #0
 80067f4:	4630      	mov	r0, r6
 80067f6:	4639      	mov	r1, r7
 80067f8:	f7fa f96e 	bl	8000ad8 <__aeabi_dcmpeq>
 80067fc:	b918      	cbnz	r0, 8006806 <__cvt+0xba>
 80067fe:	f1c4 0401 	rsb	r4, r4, #1
 8006802:	f8ca 4000 	str.w	r4, [sl]
 8006806:	f8da 3000 	ldr.w	r3, [sl]
 800680a:	4499      	add	r9, r3
 800680c:	e7d3      	b.n	80067b6 <__cvt+0x6a>
 800680e:	1c59      	adds	r1, r3, #1
 8006810:	9103      	str	r1, [sp, #12]
 8006812:	701a      	strb	r2, [r3, #0]
 8006814:	e7d9      	b.n	80067ca <__cvt+0x7e>

08006816 <__exponent>:
 8006816:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006818:	2900      	cmp	r1, #0
 800681a:	bfba      	itte	lt
 800681c:	4249      	neglt	r1, r1
 800681e:	232d      	movlt	r3, #45	@ 0x2d
 8006820:	232b      	movge	r3, #43	@ 0x2b
 8006822:	2909      	cmp	r1, #9
 8006824:	7002      	strb	r2, [r0, #0]
 8006826:	7043      	strb	r3, [r0, #1]
 8006828:	dd29      	ble.n	800687e <__exponent+0x68>
 800682a:	f10d 0307 	add.w	r3, sp, #7
 800682e:	461d      	mov	r5, r3
 8006830:	270a      	movs	r7, #10
 8006832:	461a      	mov	r2, r3
 8006834:	fbb1 f6f7 	udiv	r6, r1, r7
 8006838:	fb07 1416 	mls	r4, r7, r6, r1
 800683c:	3430      	adds	r4, #48	@ 0x30
 800683e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006842:	460c      	mov	r4, r1
 8006844:	2c63      	cmp	r4, #99	@ 0x63
 8006846:	f103 33ff 	add.w	r3, r3, #4294967295
 800684a:	4631      	mov	r1, r6
 800684c:	dcf1      	bgt.n	8006832 <__exponent+0x1c>
 800684e:	3130      	adds	r1, #48	@ 0x30
 8006850:	1e94      	subs	r4, r2, #2
 8006852:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006856:	1c41      	adds	r1, r0, #1
 8006858:	4623      	mov	r3, r4
 800685a:	42ab      	cmp	r3, r5
 800685c:	d30a      	bcc.n	8006874 <__exponent+0x5e>
 800685e:	f10d 0309 	add.w	r3, sp, #9
 8006862:	1a9b      	subs	r3, r3, r2
 8006864:	42ac      	cmp	r4, r5
 8006866:	bf88      	it	hi
 8006868:	2300      	movhi	r3, #0
 800686a:	3302      	adds	r3, #2
 800686c:	4403      	add	r3, r0
 800686e:	1a18      	subs	r0, r3, r0
 8006870:	b003      	add	sp, #12
 8006872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006874:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006878:	f801 6f01 	strb.w	r6, [r1, #1]!
 800687c:	e7ed      	b.n	800685a <__exponent+0x44>
 800687e:	2330      	movs	r3, #48	@ 0x30
 8006880:	3130      	adds	r1, #48	@ 0x30
 8006882:	7083      	strb	r3, [r0, #2]
 8006884:	70c1      	strb	r1, [r0, #3]
 8006886:	1d03      	adds	r3, r0, #4
 8006888:	e7f1      	b.n	800686e <__exponent+0x58>
	...

0800688c <_printf_float>:
 800688c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006890:	b08d      	sub	sp, #52	@ 0x34
 8006892:	460c      	mov	r4, r1
 8006894:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006898:	4616      	mov	r6, r2
 800689a:	461f      	mov	r7, r3
 800689c:	4605      	mov	r5, r0
 800689e:	f000 feef 	bl	8007680 <_localeconv_r>
 80068a2:	6803      	ldr	r3, [r0, #0]
 80068a4:	9304      	str	r3, [sp, #16]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7f9 fcea 	bl	8000280 <strlen>
 80068ac:	2300      	movs	r3, #0
 80068ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80068b0:	f8d8 3000 	ldr.w	r3, [r8]
 80068b4:	9005      	str	r0, [sp, #20]
 80068b6:	3307      	adds	r3, #7
 80068b8:	f023 0307 	bic.w	r3, r3, #7
 80068bc:	f103 0208 	add.w	r2, r3, #8
 80068c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80068c4:	f8d4 b000 	ldr.w	fp, [r4]
 80068c8:	f8c8 2000 	str.w	r2, [r8]
 80068cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80068d4:	9307      	str	r3, [sp, #28]
 80068d6:	f8cd 8018 	str.w	r8, [sp, #24]
 80068da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80068de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006b54 <_printf_float+0x2c8>)
 80068e4:	f04f 32ff 	mov.w	r2, #4294967295
 80068e8:	f7fa f928 	bl	8000b3c <__aeabi_dcmpun>
 80068ec:	bb70      	cbnz	r0, 800694c <_printf_float+0xc0>
 80068ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068f2:	4b98      	ldr	r3, [pc, #608]	@ (8006b54 <_printf_float+0x2c8>)
 80068f4:	f04f 32ff 	mov.w	r2, #4294967295
 80068f8:	f7fa f902 	bl	8000b00 <__aeabi_dcmple>
 80068fc:	bb30      	cbnz	r0, 800694c <_printf_float+0xc0>
 80068fe:	2200      	movs	r2, #0
 8006900:	2300      	movs	r3, #0
 8006902:	4640      	mov	r0, r8
 8006904:	4649      	mov	r1, r9
 8006906:	f7fa f8f1 	bl	8000aec <__aeabi_dcmplt>
 800690a:	b110      	cbz	r0, 8006912 <_printf_float+0x86>
 800690c:	232d      	movs	r3, #45	@ 0x2d
 800690e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006912:	4a91      	ldr	r2, [pc, #580]	@ (8006b58 <_printf_float+0x2cc>)
 8006914:	4b91      	ldr	r3, [pc, #580]	@ (8006b5c <_printf_float+0x2d0>)
 8006916:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800691a:	bf94      	ite	ls
 800691c:	4690      	movls	r8, r2
 800691e:	4698      	movhi	r8, r3
 8006920:	2303      	movs	r3, #3
 8006922:	6123      	str	r3, [r4, #16]
 8006924:	f02b 0304 	bic.w	r3, fp, #4
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	f04f 0900 	mov.w	r9, #0
 800692e:	9700      	str	r7, [sp, #0]
 8006930:	4633      	mov	r3, r6
 8006932:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006934:	4621      	mov	r1, r4
 8006936:	4628      	mov	r0, r5
 8006938:	f000 f9d2 	bl	8006ce0 <_printf_common>
 800693c:	3001      	adds	r0, #1
 800693e:	f040 808d 	bne.w	8006a5c <_printf_float+0x1d0>
 8006942:	f04f 30ff 	mov.w	r0, #4294967295
 8006946:	b00d      	add	sp, #52	@ 0x34
 8006948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800694c:	4642      	mov	r2, r8
 800694e:	464b      	mov	r3, r9
 8006950:	4640      	mov	r0, r8
 8006952:	4649      	mov	r1, r9
 8006954:	f7fa f8f2 	bl	8000b3c <__aeabi_dcmpun>
 8006958:	b140      	cbz	r0, 800696c <_printf_float+0xe0>
 800695a:	464b      	mov	r3, r9
 800695c:	2b00      	cmp	r3, #0
 800695e:	bfbc      	itt	lt
 8006960:	232d      	movlt	r3, #45	@ 0x2d
 8006962:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006966:	4a7e      	ldr	r2, [pc, #504]	@ (8006b60 <_printf_float+0x2d4>)
 8006968:	4b7e      	ldr	r3, [pc, #504]	@ (8006b64 <_printf_float+0x2d8>)
 800696a:	e7d4      	b.n	8006916 <_printf_float+0x8a>
 800696c:	6863      	ldr	r3, [r4, #4]
 800696e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006972:	9206      	str	r2, [sp, #24]
 8006974:	1c5a      	adds	r2, r3, #1
 8006976:	d13b      	bne.n	80069f0 <_printf_float+0x164>
 8006978:	2306      	movs	r3, #6
 800697a:	6063      	str	r3, [r4, #4]
 800697c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006980:	2300      	movs	r3, #0
 8006982:	6022      	str	r2, [r4, #0]
 8006984:	9303      	str	r3, [sp, #12]
 8006986:	ab0a      	add	r3, sp, #40	@ 0x28
 8006988:	e9cd a301 	strd	sl, r3, [sp, #4]
 800698c:	ab09      	add	r3, sp, #36	@ 0x24
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	6861      	ldr	r1, [r4, #4]
 8006992:	ec49 8b10 	vmov	d0, r8, r9
 8006996:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800699a:	4628      	mov	r0, r5
 800699c:	f7ff fed6 	bl	800674c <__cvt>
 80069a0:	9b06      	ldr	r3, [sp, #24]
 80069a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80069a4:	2b47      	cmp	r3, #71	@ 0x47
 80069a6:	4680      	mov	r8, r0
 80069a8:	d129      	bne.n	80069fe <_printf_float+0x172>
 80069aa:	1cc8      	adds	r0, r1, #3
 80069ac:	db02      	blt.n	80069b4 <_printf_float+0x128>
 80069ae:	6863      	ldr	r3, [r4, #4]
 80069b0:	4299      	cmp	r1, r3
 80069b2:	dd41      	ble.n	8006a38 <_printf_float+0x1ac>
 80069b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80069b8:	fa5f fa8a 	uxtb.w	sl, sl
 80069bc:	3901      	subs	r1, #1
 80069be:	4652      	mov	r2, sl
 80069c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80069c4:	9109      	str	r1, [sp, #36]	@ 0x24
 80069c6:	f7ff ff26 	bl	8006816 <__exponent>
 80069ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80069cc:	1813      	adds	r3, r2, r0
 80069ce:	2a01      	cmp	r2, #1
 80069d0:	4681      	mov	r9, r0
 80069d2:	6123      	str	r3, [r4, #16]
 80069d4:	dc02      	bgt.n	80069dc <_printf_float+0x150>
 80069d6:	6822      	ldr	r2, [r4, #0]
 80069d8:	07d2      	lsls	r2, r2, #31
 80069da:	d501      	bpl.n	80069e0 <_printf_float+0x154>
 80069dc:	3301      	adds	r3, #1
 80069de:	6123      	str	r3, [r4, #16]
 80069e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d0a2      	beq.n	800692e <_printf_float+0xa2>
 80069e8:	232d      	movs	r3, #45	@ 0x2d
 80069ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069ee:	e79e      	b.n	800692e <_printf_float+0xa2>
 80069f0:	9a06      	ldr	r2, [sp, #24]
 80069f2:	2a47      	cmp	r2, #71	@ 0x47
 80069f4:	d1c2      	bne.n	800697c <_printf_float+0xf0>
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1c0      	bne.n	800697c <_printf_float+0xf0>
 80069fa:	2301      	movs	r3, #1
 80069fc:	e7bd      	b.n	800697a <_printf_float+0xee>
 80069fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a02:	d9db      	bls.n	80069bc <_printf_float+0x130>
 8006a04:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006a08:	d118      	bne.n	8006a3c <_printf_float+0x1b0>
 8006a0a:	2900      	cmp	r1, #0
 8006a0c:	6863      	ldr	r3, [r4, #4]
 8006a0e:	dd0b      	ble.n	8006a28 <_printf_float+0x19c>
 8006a10:	6121      	str	r1, [r4, #16]
 8006a12:	b913      	cbnz	r3, 8006a1a <_printf_float+0x18e>
 8006a14:	6822      	ldr	r2, [r4, #0]
 8006a16:	07d0      	lsls	r0, r2, #31
 8006a18:	d502      	bpl.n	8006a20 <_printf_float+0x194>
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	440b      	add	r3, r1
 8006a1e:	6123      	str	r3, [r4, #16]
 8006a20:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006a22:	f04f 0900 	mov.w	r9, #0
 8006a26:	e7db      	b.n	80069e0 <_printf_float+0x154>
 8006a28:	b913      	cbnz	r3, 8006a30 <_printf_float+0x1a4>
 8006a2a:	6822      	ldr	r2, [r4, #0]
 8006a2c:	07d2      	lsls	r2, r2, #31
 8006a2e:	d501      	bpl.n	8006a34 <_printf_float+0x1a8>
 8006a30:	3302      	adds	r3, #2
 8006a32:	e7f4      	b.n	8006a1e <_printf_float+0x192>
 8006a34:	2301      	movs	r3, #1
 8006a36:	e7f2      	b.n	8006a1e <_printf_float+0x192>
 8006a38:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006a3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a3e:	4299      	cmp	r1, r3
 8006a40:	db05      	blt.n	8006a4e <_printf_float+0x1c2>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	6121      	str	r1, [r4, #16]
 8006a46:	07d8      	lsls	r0, r3, #31
 8006a48:	d5ea      	bpl.n	8006a20 <_printf_float+0x194>
 8006a4a:	1c4b      	adds	r3, r1, #1
 8006a4c:	e7e7      	b.n	8006a1e <_printf_float+0x192>
 8006a4e:	2900      	cmp	r1, #0
 8006a50:	bfd4      	ite	le
 8006a52:	f1c1 0202 	rsble	r2, r1, #2
 8006a56:	2201      	movgt	r2, #1
 8006a58:	4413      	add	r3, r2
 8006a5a:	e7e0      	b.n	8006a1e <_printf_float+0x192>
 8006a5c:	6823      	ldr	r3, [r4, #0]
 8006a5e:	055a      	lsls	r2, r3, #21
 8006a60:	d407      	bmi.n	8006a72 <_printf_float+0x1e6>
 8006a62:	6923      	ldr	r3, [r4, #16]
 8006a64:	4642      	mov	r2, r8
 8006a66:	4631      	mov	r1, r6
 8006a68:	4628      	mov	r0, r5
 8006a6a:	47b8      	blx	r7
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d12b      	bne.n	8006ac8 <_printf_float+0x23c>
 8006a70:	e767      	b.n	8006942 <_printf_float+0xb6>
 8006a72:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a76:	f240 80dd 	bls.w	8006c34 <_printf_float+0x3a8>
 8006a7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a7e:	2200      	movs	r2, #0
 8006a80:	2300      	movs	r3, #0
 8006a82:	f7fa f829 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d033      	beq.n	8006af2 <_printf_float+0x266>
 8006a8a:	4a37      	ldr	r2, [pc, #220]	@ (8006b68 <_printf_float+0x2dc>)
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	4631      	mov	r1, r6
 8006a90:	4628      	mov	r0, r5
 8006a92:	47b8      	blx	r7
 8006a94:	3001      	adds	r0, #1
 8006a96:	f43f af54 	beq.w	8006942 <_printf_float+0xb6>
 8006a9a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a9e:	4543      	cmp	r3, r8
 8006aa0:	db02      	blt.n	8006aa8 <_printf_float+0x21c>
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	07d8      	lsls	r0, r3, #31
 8006aa6:	d50f      	bpl.n	8006ac8 <_printf_float+0x23c>
 8006aa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006aac:	4631      	mov	r1, r6
 8006aae:	4628      	mov	r0, r5
 8006ab0:	47b8      	blx	r7
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	f43f af45 	beq.w	8006942 <_printf_float+0xb6>
 8006ab8:	f04f 0900 	mov.w	r9, #0
 8006abc:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ac0:	f104 0a1a 	add.w	sl, r4, #26
 8006ac4:	45c8      	cmp	r8, r9
 8006ac6:	dc09      	bgt.n	8006adc <_printf_float+0x250>
 8006ac8:	6823      	ldr	r3, [r4, #0]
 8006aca:	079b      	lsls	r3, r3, #30
 8006acc:	f100 8103 	bmi.w	8006cd6 <_printf_float+0x44a>
 8006ad0:	68e0      	ldr	r0, [r4, #12]
 8006ad2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ad4:	4298      	cmp	r0, r3
 8006ad6:	bfb8      	it	lt
 8006ad8:	4618      	movlt	r0, r3
 8006ada:	e734      	b.n	8006946 <_printf_float+0xba>
 8006adc:	2301      	movs	r3, #1
 8006ade:	4652      	mov	r2, sl
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	47b8      	blx	r7
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	f43f af2b 	beq.w	8006942 <_printf_float+0xb6>
 8006aec:	f109 0901 	add.w	r9, r9, #1
 8006af0:	e7e8      	b.n	8006ac4 <_printf_float+0x238>
 8006af2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	dc39      	bgt.n	8006b6c <_printf_float+0x2e0>
 8006af8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b68 <_printf_float+0x2dc>)
 8006afa:	2301      	movs	r3, #1
 8006afc:	4631      	mov	r1, r6
 8006afe:	4628      	mov	r0, r5
 8006b00:	47b8      	blx	r7
 8006b02:	3001      	adds	r0, #1
 8006b04:	f43f af1d 	beq.w	8006942 <_printf_float+0xb6>
 8006b08:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006b0c:	ea59 0303 	orrs.w	r3, r9, r3
 8006b10:	d102      	bne.n	8006b18 <_printf_float+0x28c>
 8006b12:	6823      	ldr	r3, [r4, #0]
 8006b14:	07d9      	lsls	r1, r3, #31
 8006b16:	d5d7      	bpl.n	8006ac8 <_printf_float+0x23c>
 8006b18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b1c:	4631      	mov	r1, r6
 8006b1e:	4628      	mov	r0, r5
 8006b20:	47b8      	blx	r7
 8006b22:	3001      	adds	r0, #1
 8006b24:	f43f af0d 	beq.w	8006942 <_printf_float+0xb6>
 8006b28:	f04f 0a00 	mov.w	sl, #0
 8006b2c:	f104 0b1a 	add.w	fp, r4, #26
 8006b30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b32:	425b      	negs	r3, r3
 8006b34:	4553      	cmp	r3, sl
 8006b36:	dc01      	bgt.n	8006b3c <_printf_float+0x2b0>
 8006b38:	464b      	mov	r3, r9
 8006b3a:	e793      	b.n	8006a64 <_printf_float+0x1d8>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	465a      	mov	r2, fp
 8006b40:	4631      	mov	r1, r6
 8006b42:	4628      	mov	r0, r5
 8006b44:	47b8      	blx	r7
 8006b46:	3001      	adds	r0, #1
 8006b48:	f43f aefb 	beq.w	8006942 <_printf_float+0xb6>
 8006b4c:	f10a 0a01 	add.w	sl, sl, #1
 8006b50:	e7ee      	b.n	8006b30 <_printf_float+0x2a4>
 8006b52:	bf00      	nop
 8006b54:	7fefffff 	.word	0x7fefffff
 8006b58:	0800aed4 	.word	0x0800aed4
 8006b5c:	0800aed8 	.word	0x0800aed8
 8006b60:	0800aedc 	.word	0x0800aedc
 8006b64:	0800aee0 	.word	0x0800aee0
 8006b68:	0800aee4 	.word	0x0800aee4
 8006b6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b72:	4553      	cmp	r3, sl
 8006b74:	bfa8      	it	ge
 8006b76:	4653      	movge	r3, sl
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	4699      	mov	r9, r3
 8006b7c:	dc36      	bgt.n	8006bec <_printf_float+0x360>
 8006b7e:	f04f 0b00 	mov.w	fp, #0
 8006b82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b86:	f104 021a 	add.w	r2, r4, #26
 8006b8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b8c:	9306      	str	r3, [sp, #24]
 8006b8e:	eba3 0309 	sub.w	r3, r3, r9
 8006b92:	455b      	cmp	r3, fp
 8006b94:	dc31      	bgt.n	8006bfa <_printf_float+0x36e>
 8006b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b98:	459a      	cmp	sl, r3
 8006b9a:	dc3a      	bgt.n	8006c12 <_printf_float+0x386>
 8006b9c:	6823      	ldr	r3, [r4, #0]
 8006b9e:	07da      	lsls	r2, r3, #31
 8006ba0:	d437      	bmi.n	8006c12 <_printf_float+0x386>
 8006ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ba4:	ebaa 0903 	sub.w	r9, sl, r3
 8006ba8:	9b06      	ldr	r3, [sp, #24]
 8006baa:	ebaa 0303 	sub.w	r3, sl, r3
 8006bae:	4599      	cmp	r9, r3
 8006bb0:	bfa8      	it	ge
 8006bb2:	4699      	movge	r9, r3
 8006bb4:	f1b9 0f00 	cmp.w	r9, #0
 8006bb8:	dc33      	bgt.n	8006c22 <_printf_float+0x396>
 8006bba:	f04f 0800 	mov.w	r8, #0
 8006bbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bc2:	f104 0b1a 	add.w	fp, r4, #26
 8006bc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bc8:	ebaa 0303 	sub.w	r3, sl, r3
 8006bcc:	eba3 0309 	sub.w	r3, r3, r9
 8006bd0:	4543      	cmp	r3, r8
 8006bd2:	f77f af79 	ble.w	8006ac8 <_printf_float+0x23c>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	465a      	mov	r2, fp
 8006bda:	4631      	mov	r1, r6
 8006bdc:	4628      	mov	r0, r5
 8006bde:	47b8      	blx	r7
 8006be0:	3001      	adds	r0, #1
 8006be2:	f43f aeae 	beq.w	8006942 <_printf_float+0xb6>
 8006be6:	f108 0801 	add.w	r8, r8, #1
 8006bea:	e7ec      	b.n	8006bc6 <_printf_float+0x33a>
 8006bec:	4642      	mov	r2, r8
 8006bee:	4631      	mov	r1, r6
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	47b8      	blx	r7
 8006bf4:	3001      	adds	r0, #1
 8006bf6:	d1c2      	bne.n	8006b7e <_printf_float+0x2f2>
 8006bf8:	e6a3      	b.n	8006942 <_printf_float+0xb6>
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	4631      	mov	r1, r6
 8006bfe:	4628      	mov	r0, r5
 8006c00:	9206      	str	r2, [sp, #24]
 8006c02:	47b8      	blx	r7
 8006c04:	3001      	adds	r0, #1
 8006c06:	f43f ae9c 	beq.w	8006942 <_printf_float+0xb6>
 8006c0a:	9a06      	ldr	r2, [sp, #24]
 8006c0c:	f10b 0b01 	add.w	fp, fp, #1
 8006c10:	e7bb      	b.n	8006b8a <_printf_float+0x2fe>
 8006c12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c16:	4631      	mov	r1, r6
 8006c18:	4628      	mov	r0, r5
 8006c1a:	47b8      	blx	r7
 8006c1c:	3001      	adds	r0, #1
 8006c1e:	d1c0      	bne.n	8006ba2 <_printf_float+0x316>
 8006c20:	e68f      	b.n	8006942 <_printf_float+0xb6>
 8006c22:	9a06      	ldr	r2, [sp, #24]
 8006c24:	464b      	mov	r3, r9
 8006c26:	4442      	add	r2, r8
 8006c28:	4631      	mov	r1, r6
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	47b8      	blx	r7
 8006c2e:	3001      	adds	r0, #1
 8006c30:	d1c3      	bne.n	8006bba <_printf_float+0x32e>
 8006c32:	e686      	b.n	8006942 <_printf_float+0xb6>
 8006c34:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c38:	f1ba 0f01 	cmp.w	sl, #1
 8006c3c:	dc01      	bgt.n	8006c42 <_printf_float+0x3b6>
 8006c3e:	07db      	lsls	r3, r3, #31
 8006c40:	d536      	bpl.n	8006cb0 <_printf_float+0x424>
 8006c42:	2301      	movs	r3, #1
 8006c44:	4642      	mov	r2, r8
 8006c46:	4631      	mov	r1, r6
 8006c48:	4628      	mov	r0, r5
 8006c4a:	47b8      	blx	r7
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	f43f ae78 	beq.w	8006942 <_printf_float+0xb6>
 8006c52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c56:	4631      	mov	r1, r6
 8006c58:	4628      	mov	r0, r5
 8006c5a:	47b8      	blx	r7
 8006c5c:	3001      	adds	r0, #1
 8006c5e:	f43f ae70 	beq.w	8006942 <_printf_float+0xb6>
 8006c62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c66:	2200      	movs	r2, #0
 8006c68:	2300      	movs	r3, #0
 8006c6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c6e:	f7f9 ff33 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c72:	b9c0      	cbnz	r0, 8006ca6 <_printf_float+0x41a>
 8006c74:	4653      	mov	r3, sl
 8006c76:	f108 0201 	add.w	r2, r8, #1
 8006c7a:	4631      	mov	r1, r6
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	47b8      	blx	r7
 8006c80:	3001      	adds	r0, #1
 8006c82:	d10c      	bne.n	8006c9e <_printf_float+0x412>
 8006c84:	e65d      	b.n	8006942 <_printf_float+0xb6>
 8006c86:	2301      	movs	r3, #1
 8006c88:	465a      	mov	r2, fp
 8006c8a:	4631      	mov	r1, r6
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	47b8      	blx	r7
 8006c90:	3001      	adds	r0, #1
 8006c92:	f43f ae56 	beq.w	8006942 <_printf_float+0xb6>
 8006c96:	f108 0801 	add.w	r8, r8, #1
 8006c9a:	45d0      	cmp	r8, sl
 8006c9c:	dbf3      	blt.n	8006c86 <_printf_float+0x3fa>
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006ca4:	e6df      	b.n	8006a66 <_printf_float+0x1da>
 8006ca6:	f04f 0800 	mov.w	r8, #0
 8006caa:	f104 0b1a 	add.w	fp, r4, #26
 8006cae:	e7f4      	b.n	8006c9a <_printf_float+0x40e>
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	4642      	mov	r2, r8
 8006cb4:	e7e1      	b.n	8006c7a <_printf_float+0x3ee>
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	464a      	mov	r2, r9
 8006cba:	4631      	mov	r1, r6
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	47b8      	blx	r7
 8006cc0:	3001      	adds	r0, #1
 8006cc2:	f43f ae3e 	beq.w	8006942 <_printf_float+0xb6>
 8006cc6:	f108 0801 	add.w	r8, r8, #1
 8006cca:	68e3      	ldr	r3, [r4, #12]
 8006ccc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006cce:	1a5b      	subs	r3, r3, r1
 8006cd0:	4543      	cmp	r3, r8
 8006cd2:	dcf0      	bgt.n	8006cb6 <_printf_float+0x42a>
 8006cd4:	e6fc      	b.n	8006ad0 <_printf_float+0x244>
 8006cd6:	f04f 0800 	mov.w	r8, #0
 8006cda:	f104 0919 	add.w	r9, r4, #25
 8006cde:	e7f4      	b.n	8006cca <_printf_float+0x43e>

08006ce0 <_printf_common>:
 8006ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce4:	4616      	mov	r6, r2
 8006ce6:	4698      	mov	r8, r3
 8006ce8:	688a      	ldr	r2, [r1, #8]
 8006cea:	690b      	ldr	r3, [r1, #16]
 8006cec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	bfb8      	it	lt
 8006cf4:	4613      	movlt	r3, r2
 8006cf6:	6033      	str	r3, [r6, #0]
 8006cf8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006cfc:	4607      	mov	r7, r0
 8006cfe:	460c      	mov	r4, r1
 8006d00:	b10a      	cbz	r2, 8006d06 <_printf_common+0x26>
 8006d02:	3301      	adds	r3, #1
 8006d04:	6033      	str	r3, [r6, #0]
 8006d06:	6823      	ldr	r3, [r4, #0]
 8006d08:	0699      	lsls	r1, r3, #26
 8006d0a:	bf42      	ittt	mi
 8006d0c:	6833      	ldrmi	r3, [r6, #0]
 8006d0e:	3302      	addmi	r3, #2
 8006d10:	6033      	strmi	r3, [r6, #0]
 8006d12:	6825      	ldr	r5, [r4, #0]
 8006d14:	f015 0506 	ands.w	r5, r5, #6
 8006d18:	d106      	bne.n	8006d28 <_printf_common+0x48>
 8006d1a:	f104 0a19 	add.w	sl, r4, #25
 8006d1e:	68e3      	ldr	r3, [r4, #12]
 8006d20:	6832      	ldr	r2, [r6, #0]
 8006d22:	1a9b      	subs	r3, r3, r2
 8006d24:	42ab      	cmp	r3, r5
 8006d26:	dc26      	bgt.n	8006d76 <_printf_common+0x96>
 8006d28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d2c:	6822      	ldr	r2, [r4, #0]
 8006d2e:	3b00      	subs	r3, #0
 8006d30:	bf18      	it	ne
 8006d32:	2301      	movne	r3, #1
 8006d34:	0692      	lsls	r2, r2, #26
 8006d36:	d42b      	bmi.n	8006d90 <_printf_common+0xb0>
 8006d38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d3c:	4641      	mov	r1, r8
 8006d3e:	4638      	mov	r0, r7
 8006d40:	47c8      	blx	r9
 8006d42:	3001      	adds	r0, #1
 8006d44:	d01e      	beq.n	8006d84 <_printf_common+0xa4>
 8006d46:	6823      	ldr	r3, [r4, #0]
 8006d48:	6922      	ldr	r2, [r4, #16]
 8006d4a:	f003 0306 	and.w	r3, r3, #6
 8006d4e:	2b04      	cmp	r3, #4
 8006d50:	bf02      	ittt	eq
 8006d52:	68e5      	ldreq	r5, [r4, #12]
 8006d54:	6833      	ldreq	r3, [r6, #0]
 8006d56:	1aed      	subeq	r5, r5, r3
 8006d58:	68a3      	ldr	r3, [r4, #8]
 8006d5a:	bf0c      	ite	eq
 8006d5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d60:	2500      	movne	r5, #0
 8006d62:	4293      	cmp	r3, r2
 8006d64:	bfc4      	itt	gt
 8006d66:	1a9b      	subgt	r3, r3, r2
 8006d68:	18ed      	addgt	r5, r5, r3
 8006d6a:	2600      	movs	r6, #0
 8006d6c:	341a      	adds	r4, #26
 8006d6e:	42b5      	cmp	r5, r6
 8006d70:	d11a      	bne.n	8006da8 <_printf_common+0xc8>
 8006d72:	2000      	movs	r0, #0
 8006d74:	e008      	b.n	8006d88 <_printf_common+0xa8>
 8006d76:	2301      	movs	r3, #1
 8006d78:	4652      	mov	r2, sl
 8006d7a:	4641      	mov	r1, r8
 8006d7c:	4638      	mov	r0, r7
 8006d7e:	47c8      	blx	r9
 8006d80:	3001      	adds	r0, #1
 8006d82:	d103      	bne.n	8006d8c <_printf_common+0xac>
 8006d84:	f04f 30ff 	mov.w	r0, #4294967295
 8006d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d8c:	3501      	adds	r5, #1
 8006d8e:	e7c6      	b.n	8006d1e <_printf_common+0x3e>
 8006d90:	18e1      	adds	r1, r4, r3
 8006d92:	1c5a      	adds	r2, r3, #1
 8006d94:	2030      	movs	r0, #48	@ 0x30
 8006d96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d9a:	4422      	add	r2, r4
 8006d9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006da0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006da4:	3302      	adds	r3, #2
 8006da6:	e7c7      	b.n	8006d38 <_printf_common+0x58>
 8006da8:	2301      	movs	r3, #1
 8006daa:	4622      	mov	r2, r4
 8006dac:	4641      	mov	r1, r8
 8006dae:	4638      	mov	r0, r7
 8006db0:	47c8      	blx	r9
 8006db2:	3001      	adds	r0, #1
 8006db4:	d0e6      	beq.n	8006d84 <_printf_common+0xa4>
 8006db6:	3601      	adds	r6, #1
 8006db8:	e7d9      	b.n	8006d6e <_printf_common+0x8e>
	...

08006dbc <_printf_i>:
 8006dbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006dc0:	7e0f      	ldrb	r7, [r1, #24]
 8006dc2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006dc4:	2f78      	cmp	r7, #120	@ 0x78
 8006dc6:	4691      	mov	r9, r2
 8006dc8:	4680      	mov	r8, r0
 8006dca:	460c      	mov	r4, r1
 8006dcc:	469a      	mov	sl, r3
 8006dce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006dd2:	d807      	bhi.n	8006de4 <_printf_i+0x28>
 8006dd4:	2f62      	cmp	r7, #98	@ 0x62
 8006dd6:	d80a      	bhi.n	8006dee <_printf_i+0x32>
 8006dd8:	2f00      	cmp	r7, #0
 8006dda:	f000 80d2 	beq.w	8006f82 <_printf_i+0x1c6>
 8006dde:	2f58      	cmp	r7, #88	@ 0x58
 8006de0:	f000 80b9 	beq.w	8006f56 <_printf_i+0x19a>
 8006de4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006de8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006dec:	e03a      	b.n	8006e64 <_printf_i+0xa8>
 8006dee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006df2:	2b15      	cmp	r3, #21
 8006df4:	d8f6      	bhi.n	8006de4 <_printf_i+0x28>
 8006df6:	a101      	add	r1, pc, #4	@ (adr r1, 8006dfc <_printf_i+0x40>)
 8006df8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006dfc:	08006e55 	.word	0x08006e55
 8006e00:	08006e69 	.word	0x08006e69
 8006e04:	08006de5 	.word	0x08006de5
 8006e08:	08006de5 	.word	0x08006de5
 8006e0c:	08006de5 	.word	0x08006de5
 8006e10:	08006de5 	.word	0x08006de5
 8006e14:	08006e69 	.word	0x08006e69
 8006e18:	08006de5 	.word	0x08006de5
 8006e1c:	08006de5 	.word	0x08006de5
 8006e20:	08006de5 	.word	0x08006de5
 8006e24:	08006de5 	.word	0x08006de5
 8006e28:	08006f69 	.word	0x08006f69
 8006e2c:	08006e93 	.word	0x08006e93
 8006e30:	08006f23 	.word	0x08006f23
 8006e34:	08006de5 	.word	0x08006de5
 8006e38:	08006de5 	.word	0x08006de5
 8006e3c:	08006f8b 	.word	0x08006f8b
 8006e40:	08006de5 	.word	0x08006de5
 8006e44:	08006e93 	.word	0x08006e93
 8006e48:	08006de5 	.word	0x08006de5
 8006e4c:	08006de5 	.word	0x08006de5
 8006e50:	08006f2b 	.word	0x08006f2b
 8006e54:	6833      	ldr	r3, [r6, #0]
 8006e56:	1d1a      	adds	r2, r3, #4
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	6032      	str	r2, [r6, #0]
 8006e5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e64:	2301      	movs	r3, #1
 8006e66:	e09d      	b.n	8006fa4 <_printf_i+0x1e8>
 8006e68:	6833      	ldr	r3, [r6, #0]
 8006e6a:	6820      	ldr	r0, [r4, #0]
 8006e6c:	1d19      	adds	r1, r3, #4
 8006e6e:	6031      	str	r1, [r6, #0]
 8006e70:	0606      	lsls	r6, r0, #24
 8006e72:	d501      	bpl.n	8006e78 <_printf_i+0xbc>
 8006e74:	681d      	ldr	r5, [r3, #0]
 8006e76:	e003      	b.n	8006e80 <_printf_i+0xc4>
 8006e78:	0645      	lsls	r5, r0, #25
 8006e7a:	d5fb      	bpl.n	8006e74 <_printf_i+0xb8>
 8006e7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e80:	2d00      	cmp	r5, #0
 8006e82:	da03      	bge.n	8006e8c <_printf_i+0xd0>
 8006e84:	232d      	movs	r3, #45	@ 0x2d
 8006e86:	426d      	negs	r5, r5
 8006e88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e8c:	4859      	ldr	r0, [pc, #356]	@ (8006ff4 <_printf_i+0x238>)
 8006e8e:	230a      	movs	r3, #10
 8006e90:	e011      	b.n	8006eb6 <_printf_i+0xfa>
 8006e92:	6821      	ldr	r1, [r4, #0]
 8006e94:	6833      	ldr	r3, [r6, #0]
 8006e96:	0608      	lsls	r0, r1, #24
 8006e98:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e9c:	d402      	bmi.n	8006ea4 <_printf_i+0xe8>
 8006e9e:	0649      	lsls	r1, r1, #25
 8006ea0:	bf48      	it	mi
 8006ea2:	b2ad      	uxthmi	r5, r5
 8006ea4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ea6:	4853      	ldr	r0, [pc, #332]	@ (8006ff4 <_printf_i+0x238>)
 8006ea8:	6033      	str	r3, [r6, #0]
 8006eaa:	bf14      	ite	ne
 8006eac:	230a      	movne	r3, #10
 8006eae:	2308      	moveq	r3, #8
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006eb6:	6866      	ldr	r6, [r4, #4]
 8006eb8:	60a6      	str	r6, [r4, #8]
 8006eba:	2e00      	cmp	r6, #0
 8006ebc:	bfa2      	ittt	ge
 8006ebe:	6821      	ldrge	r1, [r4, #0]
 8006ec0:	f021 0104 	bicge.w	r1, r1, #4
 8006ec4:	6021      	strge	r1, [r4, #0]
 8006ec6:	b90d      	cbnz	r5, 8006ecc <_printf_i+0x110>
 8006ec8:	2e00      	cmp	r6, #0
 8006eca:	d04b      	beq.n	8006f64 <_printf_i+0x1a8>
 8006ecc:	4616      	mov	r6, r2
 8006ece:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ed2:	fb03 5711 	mls	r7, r3, r1, r5
 8006ed6:	5dc7      	ldrb	r7, [r0, r7]
 8006ed8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006edc:	462f      	mov	r7, r5
 8006ede:	42bb      	cmp	r3, r7
 8006ee0:	460d      	mov	r5, r1
 8006ee2:	d9f4      	bls.n	8006ece <_printf_i+0x112>
 8006ee4:	2b08      	cmp	r3, #8
 8006ee6:	d10b      	bne.n	8006f00 <_printf_i+0x144>
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	07df      	lsls	r7, r3, #31
 8006eec:	d508      	bpl.n	8006f00 <_printf_i+0x144>
 8006eee:	6923      	ldr	r3, [r4, #16]
 8006ef0:	6861      	ldr	r1, [r4, #4]
 8006ef2:	4299      	cmp	r1, r3
 8006ef4:	bfde      	ittt	le
 8006ef6:	2330      	movle	r3, #48	@ 0x30
 8006ef8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006efc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f00:	1b92      	subs	r2, r2, r6
 8006f02:	6122      	str	r2, [r4, #16]
 8006f04:	f8cd a000 	str.w	sl, [sp]
 8006f08:	464b      	mov	r3, r9
 8006f0a:	aa03      	add	r2, sp, #12
 8006f0c:	4621      	mov	r1, r4
 8006f0e:	4640      	mov	r0, r8
 8006f10:	f7ff fee6 	bl	8006ce0 <_printf_common>
 8006f14:	3001      	adds	r0, #1
 8006f16:	d14a      	bne.n	8006fae <_printf_i+0x1f2>
 8006f18:	f04f 30ff 	mov.w	r0, #4294967295
 8006f1c:	b004      	add	sp, #16
 8006f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	f043 0320 	orr.w	r3, r3, #32
 8006f28:	6023      	str	r3, [r4, #0]
 8006f2a:	4833      	ldr	r0, [pc, #204]	@ (8006ff8 <_printf_i+0x23c>)
 8006f2c:	2778      	movs	r7, #120	@ 0x78
 8006f2e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f32:	6823      	ldr	r3, [r4, #0]
 8006f34:	6831      	ldr	r1, [r6, #0]
 8006f36:	061f      	lsls	r7, r3, #24
 8006f38:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f3c:	d402      	bmi.n	8006f44 <_printf_i+0x188>
 8006f3e:	065f      	lsls	r7, r3, #25
 8006f40:	bf48      	it	mi
 8006f42:	b2ad      	uxthmi	r5, r5
 8006f44:	6031      	str	r1, [r6, #0]
 8006f46:	07d9      	lsls	r1, r3, #31
 8006f48:	bf44      	itt	mi
 8006f4a:	f043 0320 	orrmi.w	r3, r3, #32
 8006f4e:	6023      	strmi	r3, [r4, #0]
 8006f50:	b11d      	cbz	r5, 8006f5a <_printf_i+0x19e>
 8006f52:	2310      	movs	r3, #16
 8006f54:	e7ac      	b.n	8006eb0 <_printf_i+0xf4>
 8006f56:	4827      	ldr	r0, [pc, #156]	@ (8006ff4 <_printf_i+0x238>)
 8006f58:	e7e9      	b.n	8006f2e <_printf_i+0x172>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	f023 0320 	bic.w	r3, r3, #32
 8006f60:	6023      	str	r3, [r4, #0]
 8006f62:	e7f6      	b.n	8006f52 <_printf_i+0x196>
 8006f64:	4616      	mov	r6, r2
 8006f66:	e7bd      	b.n	8006ee4 <_printf_i+0x128>
 8006f68:	6833      	ldr	r3, [r6, #0]
 8006f6a:	6825      	ldr	r5, [r4, #0]
 8006f6c:	6961      	ldr	r1, [r4, #20]
 8006f6e:	1d18      	adds	r0, r3, #4
 8006f70:	6030      	str	r0, [r6, #0]
 8006f72:	062e      	lsls	r6, r5, #24
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	d501      	bpl.n	8006f7c <_printf_i+0x1c0>
 8006f78:	6019      	str	r1, [r3, #0]
 8006f7a:	e002      	b.n	8006f82 <_printf_i+0x1c6>
 8006f7c:	0668      	lsls	r0, r5, #25
 8006f7e:	d5fb      	bpl.n	8006f78 <_printf_i+0x1bc>
 8006f80:	8019      	strh	r1, [r3, #0]
 8006f82:	2300      	movs	r3, #0
 8006f84:	6123      	str	r3, [r4, #16]
 8006f86:	4616      	mov	r6, r2
 8006f88:	e7bc      	b.n	8006f04 <_printf_i+0x148>
 8006f8a:	6833      	ldr	r3, [r6, #0]
 8006f8c:	1d1a      	adds	r2, r3, #4
 8006f8e:	6032      	str	r2, [r6, #0]
 8006f90:	681e      	ldr	r6, [r3, #0]
 8006f92:	6862      	ldr	r2, [r4, #4]
 8006f94:	2100      	movs	r1, #0
 8006f96:	4630      	mov	r0, r6
 8006f98:	f7f9 f922 	bl	80001e0 <memchr>
 8006f9c:	b108      	cbz	r0, 8006fa2 <_printf_i+0x1e6>
 8006f9e:	1b80      	subs	r0, r0, r6
 8006fa0:	6060      	str	r0, [r4, #4]
 8006fa2:	6863      	ldr	r3, [r4, #4]
 8006fa4:	6123      	str	r3, [r4, #16]
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fac:	e7aa      	b.n	8006f04 <_printf_i+0x148>
 8006fae:	6923      	ldr	r3, [r4, #16]
 8006fb0:	4632      	mov	r2, r6
 8006fb2:	4649      	mov	r1, r9
 8006fb4:	4640      	mov	r0, r8
 8006fb6:	47d0      	blx	sl
 8006fb8:	3001      	adds	r0, #1
 8006fba:	d0ad      	beq.n	8006f18 <_printf_i+0x15c>
 8006fbc:	6823      	ldr	r3, [r4, #0]
 8006fbe:	079b      	lsls	r3, r3, #30
 8006fc0:	d413      	bmi.n	8006fea <_printf_i+0x22e>
 8006fc2:	68e0      	ldr	r0, [r4, #12]
 8006fc4:	9b03      	ldr	r3, [sp, #12]
 8006fc6:	4298      	cmp	r0, r3
 8006fc8:	bfb8      	it	lt
 8006fca:	4618      	movlt	r0, r3
 8006fcc:	e7a6      	b.n	8006f1c <_printf_i+0x160>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	4632      	mov	r2, r6
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	4640      	mov	r0, r8
 8006fd6:	47d0      	blx	sl
 8006fd8:	3001      	adds	r0, #1
 8006fda:	d09d      	beq.n	8006f18 <_printf_i+0x15c>
 8006fdc:	3501      	adds	r5, #1
 8006fde:	68e3      	ldr	r3, [r4, #12]
 8006fe0:	9903      	ldr	r1, [sp, #12]
 8006fe2:	1a5b      	subs	r3, r3, r1
 8006fe4:	42ab      	cmp	r3, r5
 8006fe6:	dcf2      	bgt.n	8006fce <_printf_i+0x212>
 8006fe8:	e7eb      	b.n	8006fc2 <_printf_i+0x206>
 8006fea:	2500      	movs	r5, #0
 8006fec:	f104 0619 	add.w	r6, r4, #25
 8006ff0:	e7f5      	b.n	8006fde <_printf_i+0x222>
 8006ff2:	bf00      	nop
 8006ff4:	0800aee6 	.word	0x0800aee6
 8006ff8:	0800aef7 	.word	0x0800aef7

08006ffc <_scanf_float>:
 8006ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007000:	b087      	sub	sp, #28
 8007002:	4617      	mov	r7, r2
 8007004:	9303      	str	r3, [sp, #12]
 8007006:	688b      	ldr	r3, [r1, #8]
 8007008:	1e5a      	subs	r2, r3, #1
 800700a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800700e:	bf81      	itttt	hi
 8007010:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007014:	eb03 0b05 	addhi.w	fp, r3, r5
 8007018:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800701c:	608b      	strhi	r3, [r1, #8]
 800701e:	680b      	ldr	r3, [r1, #0]
 8007020:	460a      	mov	r2, r1
 8007022:	f04f 0500 	mov.w	r5, #0
 8007026:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800702a:	f842 3b1c 	str.w	r3, [r2], #28
 800702e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007032:	4680      	mov	r8, r0
 8007034:	460c      	mov	r4, r1
 8007036:	bf98      	it	ls
 8007038:	f04f 0b00 	movls.w	fp, #0
 800703c:	9201      	str	r2, [sp, #4]
 800703e:	4616      	mov	r6, r2
 8007040:	46aa      	mov	sl, r5
 8007042:	46a9      	mov	r9, r5
 8007044:	9502      	str	r5, [sp, #8]
 8007046:	68a2      	ldr	r2, [r4, #8]
 8007048:	b152      	cbz	r2, 8007060 <_scanf_float+0x64>
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	2b4e      	cmp	r3, #78	@ 0x4e
 8007050:	d864      	bhi.n	800711c <_scanf_float+0x120>
 8007052:	2b40      	cmp	r3, #64	@ 0x40
 8007054:	d83c      	bhi.n	80070d0 <_scanf_float+0xd4>
 8007056:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800705a:	b2c8      	uxtb	r0, r1
 800705c:	280e      	cmp	r0, #14
 800705e:	d93a      	bls.n	80070d6 <_scanf_float+0xda>
 8007060:	f1b9 0f00 	cmp.w	r9, #0
 8007064:	d003      	beq.n	800706e <_scanf_float+0x72>
 8007066:	6823      	ldr	r3, [r4, #0]
 8007068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800706c:	6023      	str	r3, [r4, #0]
 800706e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007072:	f1ba 0f01 	cmp.w	sl, #1
 8007076:	f200 8117 	bhi.w	80072a8 <_scanf_float+0x2ac>
 800707a:	9b01      	ldr	r3, [sp, #4]
 800707c:	429e      	cmp	r6, r3
 800707e:	f200 8108 	bhi.w	8007292 <_scanf_float+0x296>
 8007082:	2001      	movs	r0, #1
 8007084:	b007      	add	sp, #28
 8007086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800708e:	2a0d      	cmp	r2, #13
 8007090:	d8e6      	bhi.n	8007060 <_scanf_float+0x64>
 8007092:	a101      	add	r1, pc, #4	@ (adr r1, 8007098 <_scanf_float+0x9c>)
 8007094:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007098:	080071df 	.word	0x080071df
 800709c:	08007061 	.word	0x08007061
 80070a0:	08007061 	.word	0x08007061
 80070a4:	08007061 	.word	0x08007061
 80070a8:	0800723f 	.word	0x0800723f
 80070ac:	08007217 	.word	0x08007217
 80070b0:	08007061 	.word	0x08007061
 80070b4:	08007061 	.word	0x08007061
 80070b8:	080071ed 	.word	0x080071ed
 80070bc:	08007061 	.word	0x08007061
 80070c0:	08007061 	.word	0x08007061
 80070c4:	08007061 	.word	0x08007061
 80070c8:	08007061 	.word	0x08007061
 80070cc:	080071a5 	.word	0x080071a5
 80070d0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80070d4:	e7db      	b.n	800708e <_scanf_float+0x92>
 80070d6:	290e      	cmp	r1, #14
 80070d8:	d8c2      	bhi.n	8007060 <_scanf_float+0x64>
 80070da:	a001      	add	r0, pc, #4	@ (adr r0, 80070e0 <_scanf_float+0xe4>)
 80070dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80070e0:	08007195 	.word	0x08007195
 80070e4:	08007061 	.word	0x08007061
 80070e8:	08007195 	.word	0x08007195
 80070ec:	0800722b 	.word	0x0800722b
 80070f0:	08007061 	.word	0x08007061
 80070f4:	0800713d 	.word	0x0800713d
 80070f8:	0800717b 	.word	0x0800717b
 80070fc:	0800717b 	.word	0x0800717b
 8007100:	0800717b 	.word	0x0800717b
 8007104:	0800717b 	.word	0x0800717b
 8007108:	0800717b 	.word	0x0800717b
 800710c:	0800717b 	.word	0x0800717b
 8007110:	0800717b 	.word	0x0800717b
 8007114:	0800717b 	.word	0x0800717b
 8007118:	0800717b 	.word	0x0800717b
 800711c:	2b6e      	cmp	r3, #110	@ 0x6e
 800711e:	d809      	bhi.n	8007134 <_scanf_float+0x138>
 8007120:	2b60      	cmp	r3, #96	@ 0x60
 8007122:	d8b2      	bhi.n	800708a <_scanf_float+0x8e>
 8007124:	2b54      	cmp	r3, #84	@ 0x54
 8007126:	d07b      	beq.n	8007220 <_scanf_float+0x224>
 8007128:	2b59      	cmp	r3, #89	@ 0x59
 800712a:	d199      	bne.n	8007060 <_scanf_float+0x64>
 800712c:	2d07      	cmp	r5, #7
 800712e:	d197      	bne.n	8007060 <_scanf_float+0x64>
 8007130:	2508      	movs	r5, #8
 8007132:	e02c      	b.n	800718e <_scanf_float+0x192>
 8007134:	2b74      	cmp	r3, #116	@ 0x74
 8007136:	d073      	beq.n	8007220 <_scanf_float+0x224>
 8007138:	2b79      	cmp	r3, #121	@ 0x79
 800713a:	e7f6      	b.n	800712a <_scanf_float+0x12e>
 800713c:	6821      	ldr	r1, [r4, #0]
 800713e:	05c8      	lsls	r0, r1, #23
 8007140:	d51b      	bpl.n	800717a <_scanf_float+0x17e>
 8007142:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007146:	6021      	str	r1, [r4, #0]
 8007148:	f109 0901 	add.w	r9, r9, #1
 800714c:	f1bb 0f00 	cmp.w	fp, #0
 8007150:	d003      	beq.n	800715a <_scanf_float+0x15e>
 8007152:	3201      	adds	r2, #1
 8007154:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007158:	60a2      	str	r2, [r4, #8]
 800715a:	68a3      	ldr	r3, [r4, #8]
 800715c:	3b01      	subs	r3, #1
 800715e:	60a3      	str	r3, [r4, #8]
 8007160:	6923      	ldr	r3, [r4, #16]
 8007162:	3301      	adds	r3, #1
 8007164:	6123      	str	r3, [r4, #16]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	3b01      	subs	r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	607b      	str	r3, [r7, #4]
 800716e:	f340 8087 	ble.w	8007280 <_scanf_float+0x284>
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	3301      	adds	r3, #1
 8007176:	603b      	str	r3, [r7, #0]
 8007178:	e765      	b.n	8007046 <_scanf_float+0x4a>
 800717a:	eb1a 0105 	adds.w	r1, sl, r5
 800717e:	f47f af6f 	bne.w	8007060 <_scanf_float+0x64>
 8007182:	6822      	ldr	r2, [r4, #0]
 8007184:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007188:	6022      	str	r2, [r4, #0]
 800718a:	460d      	mov	r5, r1
 800718c:	468a      	mov	sl, r1
 800718e:	f806 3b01 	strb.w	r3, [r6], #1
 8007192:	e7e2      	b.n	800715a <_scanf_float+0x15e>
 8007194:	6822      	ldr	r2, [r4, #0]
 8007196:	0610      	lsls	r0, r2, #24
 8007198:	f57f af62 	bpl.w	8007060 <_scanf_float+0x64>
 800719c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80071a0:	6022      	str	r2, [r4, #0]
 80071a2:	e7f4      	b.n	800718e <_scanf_float+0x192>
 80071a4:	f1ba 0f00 	cmp.w	sl, #0
 80071a8:	d10e      	bne.n	80071c8 <_scanf_float+0x1cc>
 80071aa:	f1b9 0f00 	cmp.w	r9, #0
 80071ae:	d10e      	bne.n	80071ce <_scanf_float+0x1d2>
 80071b0:	6822      	ldr	r2, [r4, #0]
 80071b2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80071b6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80071ba:	d108      	bne.n	80071ce <_scanf_float+0x1d2>
 80071bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80071c0:	6022      	str	r2, [r4, #0]
 80071c2:	f04f 0a01 	mov.w	sl, #1
 80071c6:	e7e2      	b.n	800718e <_scanf_float+0x192>
 80071c8:	f1ba 0f02 	cmp.w	sl, #2
 80071cc:	d055      	beq.n	800727a <_scanf_float+0x27e>
 80071ce:	2d01      	cmp	r5, #1
 80071d0:	d002      	beq.n	80071d8 <_scanf_float+0x1dc>
 80071d2:	2d04      	cmp	r5, #4
 80071d4:	f47f af44 	bne.w	8007060 <_scanf_float+0x64>
 80071d8:	3501      	adds	r5, #1
 80071da:	b2ed      	uxtb	r5, r5
 80071dc:	e7d7      	b.n	800718e <_scanf_float+0x192>
 80071de:	f1ba 0f01 	cmp.w	sl, #1
 80071e2:	f47f af3d 	bne.w	8007060 <_scanf_float+0x64>
 80071e6:	f04f 0a02 	mov.w	sl, #2
 80071ea:	e7d0      	b.n	800718e <_scanf_float+0x192>
 80071ec:	b97d      	cbnz	r5, 800720e <_scanf_float+0x212>
 80071ee:	f1b9 0f00 	cmp.w	r9, #0
 80071f2:	f47f af38 	bne.w	8007066 <_scanf_float+0x6a>
 80071f6:	6822      	ldr	r2, [r4, #0]
 80071f8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80071fc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007200:	f040 8108 	bne.w	8007414 <_scanf_float+0x418>
 8007204:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007208:	6022      	str	r2, [r4, #0]
 800720a:	2501      	movs	r5, #1
 800720c:	e7bf      	b.n	800718e <_scanf_float+0x192>
 800720e:	2d03      	cmp	r5, #3
 8007210:	d0e2      	beq.n	80071d8 <_scanf_float+0x1dc>
 8007212:	2d05      	cmp	r5, #5
 8007214:	e7de      	b.n	80071d4 <_scanf_float+0x1d8>
 8007216:	2d02      	cmp	r5, #2
 8007218:	f47f af22 	bne.w	8007060 <_scanf_float+0x64>
 800721c:	2503      	movs	r5, #3
 800721e:	e7b6      	b.n	800718e <_scanf_float+0x192>
 8007220:	2d06      	cmp	r5, #6
 8007222:	f47f af1d 	bne.w	8007060 <_scanf_float+0x64>
 8007226:	2507      	movs	r5, #7
 8007228:	e7b1      	b.n	800718e <_scanf_float+0x192>
 800722a:	6822      	ldr	r2, [r4, #0]
 800722c:	0591      	lsls	r1, r2, #22
 800722e:	f57f af17 	bpl.w	8007060 <_scanf_float+0x64>
 8007232:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007236:	6022      	str	r2, [r4, #0]
 8007238:	f8cd 9008 	str.w	r9, [sp, #8]
 800723c:	e7a7      	b.n	800718e <_scanf_float+0x192>
 800723e:	6822      	ldr	r2, [r4, #0]
 8007240:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007244:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007248:	d006      	beq.n	8007258 <_scanf_float+0x25c>
 800724a:	0550      	lsls	r0, r2, #21
 800724c:	f57f af08 	bpl.w	8007060 <_scanf_float+0x64>
 8007250:	f1b9 0f00 	cmp.w	r9, #0
 8007254:	f000 80de 	beq.w	8007414 <_scanf_float+0x418>
 8007258:	0591      	lsls	r1, r2, #22
 800725a:	bf58      	it	pl
 800725c:	9902      	ldrpl	r1, [sp, #8]
 800725e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007262:	bf58      	it	pl
 8007264:	eba9 0101 	subpl.w	r1, r9, r1
 8007268:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800726c:	bf58      	it	pl
 800726e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007272:	6022      	str	r2, [r4, #0]
 8007274:	f04f 0900 	mov.w	r9, #0
 8007278:	e789      	b.n	800718e <_scanf_float+0x192>
 800727a:	f04f 0a03 	mov.w	sl, #3
 800727e:	e786      	b.n	800718e <_scanf_float+0x192>
 8007280:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007284:	4639      	mov	r1, r7
 8007286:	4640      	mov	r0, r8
 8007288:	4798      	blx	r3
 800728a:	2800      	cmp	r0, #0
 800728c:	f43f aedb 	beq.w	8007046 <_scanf_float+0x4a>
 8007290:	e6e6      	b.n	8007060 <_scanf_float+0x64>
 8007292:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007296:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800729a:	463a      	mov	r2, r7
 800729c:	4640      	mov	r0, r8
 800729e:	4798      	blx	r3
 80072a0:	6923      	ldr	r3, [r4, #16]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	6123      	str	r3, [r4, #16]
 80072a6:	e6e8      	b.n	800707a <_scanf_float+0x7e>
 80072a8:	1e6b      	subs	r3, r5, #1
 80072aa:	2b06      	cmp	r3, #6
 80072ac:	d824      	bhi.n	80072f8 <_scanf_float+0x2fc>
 80072ae:	2d02      	cmp	r5, #2
 80072b0:	d836      	bhi.n	8007320 <_scanf_float+0x324>
 80072b2:	9b01      	ldr	r3, [sp, #4]
 80072b4:	429e      	cmp	r6, r3
 80072b6:	f67f aee4 	bls.w	8007082 <_scanf_float+0x86>
 80072ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80072be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80072c2:	463a      	mov	r2, r7
 80072c4:	4640      	mov	r0, r8
 80072c6:	4798      	blx	r3
 80072c8:	6923      	ldr	r3, [r4, #16]
 80072ca:	3b01      	subs	r3, #1
 80072cc:	6123      	str	r3, [r4, #16]
 80072ce:	e7f0      	b.n	80072b2 <_scanf_float+0x2b6>
 80072d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80072d4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80072d8:	463a      	mov	r2, r7
 80072da:	4640      	mov	r0, r8
 80072dc:	4798      	blx	r3
 80072de:	6923      	ldr	r3, [r4, #16]
 80072e0:	3b01      	subs	r3, #1
 80072e2:	6123      	str	r3, [r4, #16]
 80072e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072e8:	fa5f fa8a 	uxtb.w	sl, sl
 80072ec:	f1ba 0f02 	cmp.w	sl, #2
 80072f0:	d1ee      	bne.n	80072d0 <_scanf_float+0x2d4>
 80072f2:	3d03      	subs	r5, #3
 80072f4:	b2ed      	uxtb	r5, r5
 80072f6:	1b76      	subs	r6, r6, r5
 80072f8:	6823      	ldr	r3, [r4, #0]
 80072fa:	05da      	lsls	r2, r3, #23
 80072fc:	d530      	bpl.n	8007360 <_scanf_float+0x364>
 80072fe:	055b      	lsls	r3, r3, #21
 8007300:	d511      	bpl.n	8007326 <_scanf_float+0x32a>
 8007302:	9b01      	ldr	r3, [sp, #4]
 8007304:	429e      	cmp	r6, r3
 8007306:	f67f aebc 	bls.w	8007082 <_scanf_float+0x86>
 800730a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800730e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007312:	463a      	mov	r2, r7
 8007314:	4640      	mov	r0, r8
 8007316:	4798      	blx	r3
 8007318:	6923      	ldr	r3, [r4, #16]
 800731a:	3b01      	subs	r3, #1
 800731c:	6123      	str	r3, [r4, #16]
 800731e:	e7f0      	b.n	8007302 <_scanf_float+0x306>
 8007320:	46aa      	mov	sl, r5
 8007322:	46b3      	mov	fp, r6
 8007324:	e7de      	b.n	80072e4 <_scanf_float+0x2e8>
 8007326:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800732a:	6923      	ldr	r3, [r4, #16]
 800732c:	2965      	cmp	r1, #101	@ 0x65
 800732e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007332:	f106 35ff 	add.w	r5, r6, #4294967295
 8007336:	6123      	str	r3, [r4, #16]
 8007338:	d00c      	beq.n	8007354 <_scanf_float+0x358>
 800733a:	2945      	cmp	r1, #69	@ 0x45
 800733c:	d00a      	beq.n	8007354 <_scanf_float+0x358>
 800733e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007342:	463a      	mov	r2, r7
 8007344:	4640      	mov	r0, r8
 8007346:	4798      	blx	r3
 8007348:	6923      	ldr	r3, [r4, #16]
 800734a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800734e:	3b01      	subs	r3, #1
 8007350:	1eb5      	subs	r5, r6, #2
 8007352:	6123      	str	r3, [r4, #16]
 8007354:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007358:	463a      	mov	r2, r7
 800735a:	4640      	mov	r0, r8
 800735c:	4798      	blx	r3
 800735e:	462e      	mov	r6, r5
 8007360:	6822      	ldr	r2, [r4, #0]
 8007362:	f012 0210 	ands.w	r2, r2, #16
 8007366:	d001      	beq.n	800736c <_scanf_float+0x370>
 8007368:	2000      	movs	r0, #0
 800736a:	e68b      	b.n	8007084 <_scanf_float+0x88>
 800736c:	7032      	strb	r2, [r6, #0]
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007374:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007378:	d11c      	bne.n	80073b4 <_scanf_float+0x3b8>
 800737a:	9b02      	ldr	r3, [sp, #8]
 800737c:	454b      	cmp	r3, r9
 800737e:	eba3 0209 	sub.w	r2, r3, r9
 8007382:	d123      	bne.n	80073cc <_scanf_float+0x3d0>
 8007384:	9901      	ldr	r1, [sp, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	4640      	mov	r0, r8
 800738a:	f002 fbf9 	bl	8009b80 <_strtod_r>
 800738e:	9b03      	ldr	r3, [sp, #12]
 8007390:	6821      	ldr	r1, [r4, #0]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f011 0f02 	tst.w	r1, #2
 8007398:	ec57 6b10 	vmov	r6, r7, d0
 800739c:	f103 0204 	add.w	r2, r3, #4
 80073a0:	d01f      	beq.n	80073e2 <_scanf_float+0x3e6>
 80073a2:	9903      	ldr	r1, [sp, #12]
 80073a4:	600a      	str	r2, [r1, #0]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	e9c3 6700 	strd	r6, r7, [r3]
 80073ac:	68e3      	ldr	r3, [r4, #12]
 80073ae:	3301      	adds	r3, #1
 80073b0:	60e3      	str	r3, [r4, #12]
 80073b2:	e7d9      	b.n	8007368 <_scanf_float+0x36c>
 80073b4:	9b04      	ldr	r3, [sp, #16]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d0e4      	beq.n	8007384 <_scanf_float+0x388>
 80073ba:	9905      	ldr	r1, [sp, #20]
 80073bc:	230a      	movs	r3, #10
 80073be:	3101      	adds	r1, #1
 80073c0:	4640      	mov	r0, r8
 80073c2:	f002 fc5d 	bl	8009c80 <_strtol_r>
 80073c6:	9b04      	ldr	r3, [sp, #16]
 80073c8:	9e05      	ldr	r6, [sp, #20]
 80073ca:	1ac2      	subs	r2, r0, r3
 80073cc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80073d0:	429e      	cmp	r6, r3
 80073d2:	bf28      	it	cs
 80073d4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80073d8:	4910      	ldr	r1, [pc, #64]	@ (800741c <_scanf_float+0x420>)
 80073da:	4630      	mov	r0, r6
 80073dc:	f000 f8e4 	bl	80075a8 <siprintf>
 80073e0:	e7d0      	b.n	8007384 <_scanf_float+0x388>
 80073e2:	f011 0f04 	tst.w	r1, #4
 80073e6:	9903      	ldr	r1, [sp, #12]
 80073e8:	600a      	str	r2, [r1, #0]
 80073ea:	d1dc      	bne.n	80073a6 <_scanf_float+0x3aa>
 80073ec:	681d      	ldr	r5, [r3, #0]
 80073ee:	4632      	mov	r2, r6
 80073f0:	463b      	mov	r3, r7
 80073f2:	4630      	mov	r0, r6
 80073f4:	4639      	mov	r1, r7
 80073f6:	f7f9 fba1 	bl	8000b3c <__aeabi_dcmpun>
 80073fa:	b128      	cbz	r0, 8007408 <_scanf_float+0x40c>
 80073fc:	4808      	ldr	r0, [pc, #32]	@ (8007420 <_scanf_float+0x424>)
 80073fe:	f000 f9b7 	bl	8007770 <nanf>
 8007402:	ed85 0a00 	vstr	s0, [r5]
 8007406:	e7d1      	b.n	80073ac <_scanf_float+0x3b0>
 8007408:	4630      	mov	r0, r6
 800740a:	4639      	mov	r1, r7
 800740c:	f7f9 fbf4 	bl	8000bf8 <__aeabi_d2f>
 8007410:	6028      	str	r0, [r5, #0]
 8007412:	e7cb      	b.n	80073ac <_scanf_float+0x3b0>
 8007414:	f04f 0900 	mov.w	r9, #0
 8007418:	e629      	b.n	800706e <_scanf_float+0x72>
 800741a:	bf00      	nop
 800741c:	0800af08 	.word	0x0800af08
 8007420:	0800b29d 	.word	0x0800b29d

08007424 <std>:
 8007424:	2300      	movs	r3, #0
 8007426:	b510      	push	{r4, lr}
 8007428:	4604      	mov	r4, r0
 800742a:	e9c0 3300 	strd	r3, r3, [r0]
 800742e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007432:	6083      	str	r3, [r0, #8]
 8007434:	8181      	strh	r1, [r0, #12]
 8007436:	6643      	str	r3, [r0, #100]	@ 0x64
 8007438:	81c2      	strh	r2, [r0, #14]
 800743a:	6183      	str	r3, [r0, #24]
 800743c:	4619      	mov	r1, r3
 800743e:	2208      	movs	r2, #8
 8007440:	305c      	adds	r0, #92	@ 0x5c
 8007442:	f000 f914 	bl	800766e <memset>
 8007446:	4b0d      	ldr	r3, [pc, #52]	@ (800747c <std+0x58>)
 8007448:	6263      	str	r3, [r4, #36]	@ 0x24
 800744a:	4b0d      	ldr	r3, [pc, #52]	@ (8007480 <std+0x5c>)
 800744c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800744e:	4b0d      	ldr	r3, [pc, #52]	@ (8007484 <std+0x60>)
 8007450:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007452:	4b0d      	ldr	r3, [pc, #52]	@ (8007488 <std+0x64>)
 8007454:	6323      	str	r3, [r4, #48]	@ 0x30
 8007456:	4b0d      	ldr	r3, [pc, #52]	@ (800748c <std+0x68>)
 8007458:	6224      	str	r4, [r4, #32]
 800745a:	429c      	cmp	r4, r3
 800745c:	d006      	beq.n	800746c <std+0x48>
 800745e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007462:	4294      	cmp	r4, r2
 8007464:	d002      	beq.n	800746c <std+0x48>
 8007466:	33d0      	adds	r3, #208	@ 0xd0
 8007468:	429c      	cmp	r4, r3
 800746a:	d105      	bne.n	8007478 <std+0x54>
 800746c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007474:	f000 b978 	b.w	8007768 <__retarget_lock_init_recursive>
 8007478:	bd10      	pop	{r4, pc}
 800747a:	bf00      	nop
 800747c:	080075e9 	.word	0x080075e9
 8007480:	0800760b 	.word	0x0800760b
 8007484:	08007643 	.word	0x08007643
 8007488:	08007667 	.word	0x08007667
 800748c:	2000d8cc 	.word	0x2000d8cc

08007490 <stdio_exit_handler>:
 8007490:	4a02      	ldr	r2, [pc, #8]	@ (800749c <stdio_exit_handler+0xc>)
 8007492:	4903      	ldr	r1, [pc, #12]	@ (80074a0 <stdio_exit_handler+0x10>)
 8007494:	4803      	ldr	r0, [pc, #12]	@ (80074a4 <stdio_exit_handler+0x14>)
 8007496:	f000 b869 	b.w	800756c <_fwalk_sglue>
 800749a:	bf00      	nop
 800749c:	2000d404 	.word	0x2000d404
 80074a0:	0800a03d 	.word	0x0800a03d
 80074a4:	2000d414 	.word	0x2000d414

080074a8 <cleanup_stdio>:
 80074a8:	6841      	ldr	r1, [r0, #4]
 80074aa:	4b0c      	ldr	r3, [pc, #48]	@ (80074dc <cleanup_stdio+0x34>)
 80074ac:	4299      	cmp	r1, r3
 80074ae:	b510      	push	{r4, lr}
 80074b0:	4604      	mov	r4, r0
 80074b2:	d001      	beq.n	80074b8 <cleanup_stdio+0x10>
 80074b4:	f002 fdc2 	bl	800a03c <_fflush_r>
 80074b8:	68a1      	ldr	r1, [r4, #8]
 80074ba:	4b09      	ldr	r3, [pc, #36]	@ (80074e0 <cleanup_stdio+0x38>)
 80074bc:	4299      	cmp	r1, r3
 80074be:	d002      	beq.n	80074c6 <cleanup_stdio+0x1e>
 80074c0:	4620      	mov	r0, r4
 80074c2:	f002 fdbb 	bl	800a03c <_fflush_r>
 80074c6:	68e1      	ldr	r1, [r4, #12]
 80074c8:	4b06      	ldr	r3, [pc, #24]	@ (80074e4 <cleanup_stdio+0x3c>)
 80074ca:	4299      	cmp	r1, r3
 80074cc:	d004      	beq.n	80074d8 <cleanup_stdio+0x30>
 80074ce:	4620      	mov	r0, r4
 80074d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074d4:	f002 bdb2 	b.w	800a03c <_fflush_r>
 80074d8:	bd10      	pop	{r4, pc}
 80074da:	bf00      	nop
 80074dc:	2000d8cc 	.word	0x2000d8cc
 80074e0:	2000d934 	.word	0x2000d934
 80074e4:	2000d99c 	.word	0x2000d99c

080074e8 <global_stdio_init.part.0>:
 80074e8:	b510      	push	{r4, lr}
 80074ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007518 <global_stdio_init.part.0+0x30>)
 80074ec:	4c0b      	ldr	r4, [pc, #44]	@ (800751c <global_stdio_init.part.0+0x34>)
 80074ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007520 <global_stdio_init.part.0+0x38>)
 80074f0:	601a      	str	r2, [r3, #0]
 80074f2:	4620      	mov	r0, r4
 80074f4:	2200      	movs	r2, #0
 80074f6:	2104      	movs	r1, #4
 80074f8:	f7ff ff94 	bl	8007424 <std>
 80074fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007500:	2201      	movs	r2, #1
 8007502:	2109      	movs	r1, #9
 8007504:	f7ff ff8e 	bl	8007424 <std>
 8007508:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800750c:	2202      	movs	r2, #2
 800750e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007512:	2112      	movs	r1, #18
 8007514:	f7ff bf86 	b.w	8007424 <std>
 8007518:	2000da04 	.word	0x2000da04
 800751c:	2000d8cc 	.word	0x2000d8cc
 8007520:	08007491 	.word	0x08007491

08007524 <__sfp_lock_acquire>:
 8007524:	4801      	ldr	r0, [pc, #4]	@ (800752c <__sfp_lock_acquire+0x8>)
 8007526:	f000 b920 	b.w	800776a <__retarget_lock_acquire_recursive>
 800752a:	bf00      	nop
 800752c:	2000da0d 	.word	0x2000da0d

08007530 <__sfp_lock_release>:
 8007530:	4801      	ldr	r0, [pc, #4]	@ (8007538 <__sfp_lock_release+0x8>)
 8007532:	f000 b91b 	b.w	800776c <__retarget_lock_release_recursive>
 8007536:	bf00      	nop
 8007538:	2000da0d 	.word	0x2000da0d

0800753c <__sinit>:
 800753c:	b510      	push	{r4, lr}
 800753e:	4604      	mov	r4, r0
 8007540:	f7ff fff0 	bl	8007524 <__sfp_lock_acquire>
 8007544:	6a23      	ldr	r3, [r4, #32]
 8007546:	b11b      	cbz	r3, 8007550 <__sinit+0x14>
 8007548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800754c:	f7ff bff0 	b.w	8007530 <__sfp_lock_release>
 8007550:	4b04      	ldr	r3, [pc, #16]	@ (8007564 <__sinit+0x28>)
 8007552:	6223      	str	r3, [r4, #32]
 8007554:	4b04      	ldr	r3, [pc, #16]	@ (8007568 <__sinit+0x2c>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1f5      	bne.n	8007548 <__sinit+0xc>
 800755c:	f7ff ffc4 	bl	80074e8 <global_stdio_init.part.0>
 8007560:	e7f2      	b.n	8007548 <__sinit+0xc>
 8007562:	bf00      	nop
 8007564:	080074a9 	.word	0x080074a9
 8007568:	2000da04 	.word	0x2000da04

0800756c <_fwalk_sglue>:
 800756c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007570:	4607      	mov	r7, r0
 8007572:	4688      	mov	r8, r1
 8007574:	4614      	mov	r4, r2
 8007576:	2600      	movs	r6, #0
 8007578:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800757c:	f1b9 0901 	subs.w	r9, r9, #1
 8007580:	d505      	bpl.n	800758e <_fwalk_sglue+0x22>
 8007582:	6824      	ldr	r4, [r4, #0]
 8007584:	2c00      	cmp	r4, #0
 8007586:	d1f7      	bne.n	8007578 <_fwalk_sglue+0xc>
 8007588:	4630      	mov	r0, r6
 800758a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800758e:	89ab      	ldrh	r3, [r5, #12]
 8007590:	2b01      	cmp	r3, #1
 8007592:	d907      	bls.n	80075a4 <_fwalk_sglue+0x38>
 8007594:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007598:	3301      	adds	r3, #1
 800759a:	d003      	beq.n	80075a4 <_fwalk_sglue+0x38>
 800759c:	4629      	mov	r1, r5
 800759e:	4638      	mov	r0, r7
 80075a0:	47c0      	blx	r8
 80075a2:	4306      	orrs	r6, r0
 80075a4:	3568      	adds	r5, #104	@ 0x68
 80075a6:	e7e9      	b.n	800757c <_fwalk_sglue+0x10>

080075a8 <siprintf>:
 80075a8:	b40e      	push	{r1, r2, r3}
 80075aa:	b500      	push	{lr}
 80075ac:	b09c      	sub	sp, #112	@ 0x70
 80075ae:	ab1d      	add	r3, sp, #116	@ 0x74
 80075b0:	9002      	str	r0, [sp, #8]
 80075b2:	9006      	str	r0, [sp, #24]
 80075b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80075b8:	4809      	ldr	r0, [pc, #36]	@ (80075e0 <siprintf+0x38>)
 80075ba:	9107      	str	r1, [sp, #28]
 80075bc:	9104      	str	r1, [sp, #16]
 80075be:	4909      	ldr	r1, [pc, #36]	@ (80075e4 <siprintf+0x3c>)
 80075c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80075c4:	9105      	str	r1, [sp, #20]
 80075c6:	6800      	ldr	r0, [r0, #0]
 80075c8:	9301      	str	r3, [sp, #4]
 80075ca:	a902      	add	r1, sp, #8
 80075cc:	f002 fbb6 	bl	8009d3c <_svfiprintf_r>
 80075d0:	9b02      	ldr	r3, [sp, #8]
 80075d2:	2200      	movs	r2, #0
 80075d4:	701a      	strb	r2, [r3, #0]
 80075d6:	b01c      	add	sp, #112	@ 0x70
 80075d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80075dc:	b003      	add	sp, #12
 80075de:	4770      	bx	lr
 80075e0:	2000d410 	.word	0x2000d410
 80075e4:	ffff0208 	.word	0xffff0208

080075e8 <__sread>:
 80075e8:	b510      	push	{r4, lr}
 80075ea:	460c      	mov	r4, r1
 80075ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f0:	f000 f86c 	bl	80076cc <_read_r>
 80075f4:	2800      	cmp	r0, #0
 80075f6:	bfab      	itete	ge
 80075f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80075fa:	89a3      	ldrhlt	r3, [r4, #12]
 80075fc:	181b      	addge	r3, r3, r0
 80075fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007602:	bfac      	ite	ge
 8007604:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007606:	81a3      	strhlt	r3, [r4, #12]
 8007608:	bd10      	pop	{r4, pc}

0800760a <__swrite>:
 800760a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800760e:	461f      	mov	r7, r3
 8007610:	898b      	ldrh	r3, [r1, #12]
 8007612:	05db      	lsls	r3, r3, #23
 8007614:	4605      	mov	r5, r0
 8007616:	460c      	mov	r4, r1
 8007618:	4616      	mov	r6, r2
 800761a:	d505      	bpl.n	8007628 <__swrite+0x1e>
 800761c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007620:	2302      	movs	r3, #2
 8007622:	2200      	movs	r2, #0
 8007624:	f000 f840 	bl	80076a8 <_lseek_r>
 8007628:	89a3      	ldrh	r3, [r4, #12]
 800762a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800762e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007632:	81a3      	strh	r3, [r4, #12]
 8007634:	4632      	mov	r2, r6
 8007636:	463b      	mov	r3, r7
 8007638:	4628      	mov	r0, r5
 800763a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800763e:	f000 b857 	b.w	80076f0 <_write_r>

08007642 <__sseek>:
 8007642:	b510      	push	{r4, lr}
 8007644:	460c      	mov	r4, r1
 8007646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800764a:	f000 f82d 	bl	80076a8 <_lseek_r>
 800764e:	1c43      	adds	r3, r0, #1
 8007650:	89a3      	ldrh	r3, [r4, #12]
 8007652:	bf15      	itete	ne
 8007654:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007656:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800765a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800765e:	81a3      	strheq	r3, [r4, #12]
 8007660:	bf18      	it	ne
 8007662:	81a3      	strhne	r3, [r4, #12]
 8007664:	bd10      	pop	{r4, pc}

08007666 <__sclose>:
 8007666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800766a:	f000 b80d 	b.w	8007688 <_close_r>

0800766e <memset>:
 800766e:	4402      	add	r2, r0
 8007670:	4603      	mov	r3, r0
 8007672:	4293      	cmp	r3, r2
 8007674:	d100      	bne.n	8007678 <memset+0xa>
 8007676:	4770      	bx	lr
 8007678:	f803 1b01 	strb.w	r1, [r3], #1
 800767c:	e7f9      	b.n	8007672 <memset+0x4>
	...

08007680 <_localeconv_r>:
 8007680:	4800      	ldr	r0, [pc, #0]	@ (8007684 <_localeconv_r+0x4>)
 8007682:	4770      	bx	lr
 8007684:	2000d550 	.word	0x2000d550

08007688 <_close_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	4d06      	ldr	r5, [pc, #24]	@ (80076a4 <_close_r+0x1c>)
 800768c:	2300      	movs	r3, #0
 800768e:	4604      	mov	r4, r0
 8007690:	4608      	mov	r0, r1
 8007692:	602b      	str	r3, [r5, #0]
 8007694:	f7fb fbda 	bl	8002e4c <_close>
 8007698:	1c43      	adds	r3, r0, #1
 800769a:	d102      	bne.n	80076a2 <_close_r+0x1a>
 800769c:	682b      	ldr	r3, [r5, #0]
 800769e:	b103      	cbz	r3, 80076a2 <_close_r+0x1a>
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	bd38      	pop	{r3, r4, r5, pc}
 80076a4:	2000da08 	.word	0x2000da08

080076a8 <_lseek_r>:
 80076a8:	b538      	push	{r3, r4, r5, lr}
 80076aa:	4d07      	ldr	r5, [pc, #28]	@ (80076c8 <_lseek_r+0x20>)
 80076ac:	4604      	mov	r4, r0
 80076ae:	4608      	mov	r0, r1
 80076b0:	4611      	mov	r1, r2
 80076b2:	2200      	movs	r2, #0
 80076b4:	602a      	str	r2, [r5, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	f7fb fbef 	bl	8002e9a <_lseek>
 80076bc:	1c43      	adds	r3, r0, #1
 80076be:	d102      	bne.n	80076c6 <_lseek_r+0x1e>
 80076c0:	682b      	ldr	r3, [r5, #0]
 80076c2:	b103      	cbz	r3, 80076c6 <_lseek_r+0x1e>
 80076c4:	6023      	str	r3, [r4, #0]
 80076c6:	bd38      	pop	{r3, r4, r5, pc}
 80076c8:	2000da08 	.word	0x2000da08

080076cc <_read_r>:
 80076cc:	b538      	push	{r3, r4, r5, lr}
 80076ce:	4d07      	ldr	r5, [pc, #28]	@ (80076ec <_read_r+0x20>)
 80076d0:	4604      	mov	r4, r0
 80076d2:	4608      	mov	r0, r1
 80076d4:	4611      	mov	r1, r2
 80076d6:	2200      	movs	r2, #0
 80076d8:	602a      	str	r2, [r5, #0]
 80076da:	461a      	mov	r2, r3
 80076dc:	f7fb fb7d 	bl	8002dda <_read>
 80076e0:	1c43      	adds	r3, r0, #1
 80076e2:	d102      	bne.n	80076ea <_read_r+0x1e>
 80076e4:	682b      	ldr	r3, [r5, #0]
 80076e6:	b103      	cbz	r3, 80076ea <_read_r+0x1e>
 80076e8:	6023      	str	r3, [r4, #0]
 80076ea:	bd38      	pop	{r3, r4, r5, pc}
 80076ec:	2000da08 	.word	0x2000da08

080076f0 <_write_r>:
 80076f0:	b538      	push	{r3, r4, r5, lr}
 80076f2:	4d07      	ldr	r5, [pc, #28]	@ (8007710 <_write_r+0x20>)
 80076f4:	4604      	mov	r4, r0
 80076f6:	4608      	mov	r0, r1
 80076f8:	4611      	mov	r1, r2
 80076fa:	2200      	movs	r2, #0
 80076fc:	602a      	str	r2, [r5, #0]
 80076fe:	461a      	mov	r2, r3
 8007700:	f7fb fb88 	bl	8002e14 <_write>
 8007704:	1c43      	adds	r3, r0, #1
 8007706:	d102      	bne.n	800770e <_write_r+0x1e>
 8007708:	682b      	ldr	r3, [r5, #0]
 800770a:	b103      	cbz	r3, 800770e <_write_r+0x1e>
 800770c:	6023      	str	r3, [r4, #0]
 800770e:	bd38      	pop	{r3, r4, r5, pc}
 8007710:	2000da08 	.word	0x2000da08

08007714 <__errno>:
 8007714:	4b01      	ldr	r3, [pc, #4]	@ (800771c <__errno+0x8>)
 8007716:	6818      	ldr	r0, [r3, #0]
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	2000d410 	.word	0x2000d410

08007720 <__libc_init_array>:
 8007720:	b570      	push	{r4, r5, r6, lr}
 8007722:	4d0d      	ldr	r5, [pc, #52]	@ (8007758 <__libc_init_array+0x38>)
 8007724:	4c0d      	ldr	r4, [pc, #52]	@ (800775c <__libc_init_array+0x3c>)
 8007726:	1b64      	subs	r4, r4, r5
 8007728:	10a4      	asrs	r4, r4, #2
 800772a:	2600      	movs	r6, #0
 800772c:	42a6      	cmp	r6, r4
 800772e:	d109      	bne.n	8007744 <__libc_init_array+0x24>
 8007730:	4d0b      	ldr	r5, [pc, #44]	@ (8007760 <__libc_init_array+0x40>)
 8007732:	4c0c      	ldr	r4, [pc, #48]	@ (8007764 <__libc_init_array+0x44>)
 8007734:	f003 fb72 	bl	800ae1c <_init>
 8007738:	1b64      	subs	r4, r4, r5
 800773a:	10a4      	asrs	r4, r4, #2
 800773c:	2600      	movs	r6, #0
 800773e:	42a6      	cmp	r6, r4
 8007740:	d105      	bne.n	800774e <__libc_init_array+0x2e>
 8007742:	bd70      	pop	{r4, r5, r6, pc}
 8007744:	f855 3b04 	ldr.w	r3, [r5], #4
 8007748:	4798      	blx	r3
 800774a:	3601      	adds	r6, #1
 800774c:	e7ee      	b.n	800772c <__libc_init_array+0xc>
 800774e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007752:	4798      	blx	r3
 8007754:	3601      	adds	r6, #1
 8007756:	e7f2      	b.n	800773e <__libc_init_array+0x1e>
 8007758:	0800b308 	.word	0x0800b308
 800775c:	0800b308 	.word	0x0800b308
 8007760:	0800b308 	.word	0x0800b308
 8007764:	0800b30c 	.word	0x0800b30c

08007768 <__retarget_lock_init_recursive>:
 8007768:	4770      	bx	lr

0800776a <__retarget_lock_acquire_recursive>:
 800776a:	4770      	bx	lr

0800776c <__retarget_lock_release_recursive>:
 800776c:	4770      	bx	lr
	...

08007770 <nanf>:
 8007770:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007778 <nanf+0x8>
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	7fc00000 	.word	0x7fc00000

0800777c <quorem>:
 800777c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007780:	6903      	ldr	r3, [r0, #16]
 8007782:	690c      	ldr	r4, [r1, #16]
 8007784:	42a3      	cmp	r3, r4
 8007786:	4607      	mov	r7, r0
 8007788:	db7e      	blt.n	8007888 <quorem+0x10c>
 800778a:	3c01      	subs	r4, #1
 800778c:	f101 0814 	add.w	r8, r1, #20
 8007790:	00a3      	lsls	r3, r4, #2
 8007792:	f100 0514 	add.w	r5, r0, #20
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800779c:	9301      	str	r3, [sp, #4]
 800779e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077a6:	3301      	adds	r3, #1
 80077a8:	429a      	cmp	r2, r3
 80077aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077ae:	fbb2 f6f3 	udiv	r6, r2, r3
 80077b2:	d32e      	bcc.n	8007812 <quorem+0x96>
 80077b4:	f04f 0a00 	mov.w	sl, #0
 80077b8:	46c4      	mov	ip, r8
 80077ba:	46ae      	mov	lr, r5
 80077bc:	46d3      	mov	fp, sl
 80077be:	f85c 3b04 	ldr.w	r3, [ip], #4
 80077c2:	b298      	uxth	r0, r3
 80077c4:	fb06 a000 	mla	r0, r6, r0, sl
 80077c8:	0c02      	lsrs	r2, r0, #16
 80077ca:	0c1b      	lsrs	r3, r3, #16
 80077cc:	fb06 2303 	mla	r3, r6, r3, r2
 80077d0:	f8de 2000 	ldr.w	r2, [lr]
 80077d4:	b280      	uxth	r0, r0
 80077d6:	b292      	uxth	r2, r2
 80077d8:	1a12      	subs	r2, r2, r0
 80077da:	445a      	add	r2, fp
 80077dc:	f8de 0000 	ldr.w	r0, [lr]
 80077e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80077ea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80077ee:	b292      	uxth	r2, r2
 80077f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80077f4:	45e1      	cmp	r9, ip
 80077f6:	f84e 2b04 	str.w	r2, [lr], #4
 80077fa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80077fe:	d2de      	bcs.n	80077be <quorem+0x42>
 8007800:	9b00      	ldr	r3, [sp, #0]
 8007802:	58eb      	ldr	r3, [r5, r3]
 8007804:	b92b      	cbnz	r3, 8007812 <quorem+0x96>
 8007806:	9b01      	ldr	r3, [sp, #4]
 8007808:	3b04      	subs	r3, #4
 800780a:	429d      	cmp	r5, r3
 800780c:	461a      	mov	r2, r3
 800780e:	d32f      	bcc.n	8007870 <quorem+0xf4>
 8007810:	613c      	str	r4, [r7, #16]
 8007812:	4638      	mov	r0, r7
 8007814:	f001 f9c4 	bl	8008ba0 <__mcmp>
 8007818:	2800      	cmp	r0, #0
 800781a:	db25      	blt.n	8007868 <quorem+0xec>
 800781c:	4629      	mov	r1, r5
 800781e:	2000      	movs	r0, #0
 8007820:	f858 2b04 	ldr.w	r2, [r8], #4
 8007824:	f8d1 c000 	ldr.w	ip, [r1]
 8007828:	fa1f fe82 	uxth.w	lr, r2
 800782c:	fa1f f38c 	uxth.w	r3, ip
 8007830:	eba3 030e 	sub.w	r3, r3, lr
 8007834:	4403      	add	r3, r0
 8007836:	0c12      	lsrs	r2, r2, #16
 8007838:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800783c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007840:	b29b      	uxth	r3, r3
 8007842:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007846:	45c1      	cmp	r9, r8
 8007848:	f841 3b04 	str.w	r3, [r1], #4
 800784c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007850:	d2e6      	bcs.n	8007820 <quorem+0xa4>
 8007852:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007856:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800785a:	b922      	cbnz	r2, 8007866 <quorem+0xea>
 800785c:	3b04      	subs	r3, #4
 800785e:	429d      	cmp	r5, r3
 8007860:	461a      	mov	r2, r3
 8007862:	d30b      	bcc.n	800787c <quorem+0x100>
 8007864:	613c      	str	r4, [r7, #16]
 8007866:	3601      	adds	r6, #1
 8007868:	4630      	mov	r0, r6
 800786a:	b003      	add	sp, #12
 800786c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007870:	6812      	ldr	r2, [r2, #0]
 8007872:	3b04      	subs	r3, #4
 8007874:	2a00      	cmp	r2, #0
 8007876:	d1cb      	bne.n	8007810 <quorem+0x94>
 8007878:	3c01      	subs	r4, #1
 800787a:	e7c6      	b.n	800780a <quorem+0x8e>
 800787c:	6812      	ldr	r2, [r2, #0]
 800787e:	3b04      	subs	r3, #4
 8007880:	2a00      	cmp	r2, #0
 8007882:	d1ef      	bne.n	8007864 <quorem+0xe8>
 8007884:	3c01      	subs	r4, #1
 8007886:	e7ea      	b.n	800785e <quorem+0xe2>
 8007888:	2000      	movs	r0, #0
 800788a:	e7ee      	b.n	800786a <quorem+0xee>
 800788c:	0000      	movs	r0, r0
	...

08007890 <_dtoa_r>:
 8007890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007894:	69c7      	ldr	r7, [r0, #28]
 8007896:	b099      	sub	sp, #100	@ 0x64
 8007898:	ed8d 0b02 	vstr	d0, [sp, #8]
 800789c:	ec55 4b10 	vmov	r4, r5, d0
 80078a0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80078a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80078a4:	4683      	mov	fp, r0
 80078a6:	920e      	str	r2, [sp, #56]	@ 0x38
 80078a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80078aa:	b97f      	cbnz	r7, 80078cc <_dtoa_r+0x3c>
 80078ac:	2010      	movs	r0, #16
 80078ae:	f000 fdfd 	bl	80084ac <malloc>
 80078b2:	4602      	mov	r2, r0
 80078b4:	f8cb 001c 	str.w	r0, [fp, #28]
 80078b8:	b920      	cbnz	r0, 80078c4 <_dtoa_r+0x34>
 80078ba:	4ba7      	ldr	r3, [pc, #668]	@ (8007b58 <_dtoa_r+0x2c8>)
 80078bc:	21ef      	movs	r1, #239	@ 0xef
 80078be:	48a7      	ldr	r0, [pc, #668]	@ (8007b5c <_dtoa_r+0x2cc>)
 80078c0:	f002 fc36 	bl	800a130 <__assert_func>
 80078c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80078c8:	6007      	str	r7, [r0, #0]
 80078ca:	60c7      	str	r7, [r0, #12]
 80078cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80078d0:	6819      	ldr	r1, [r3, #0]
 80078d2:	b159      	cbz	r1, 80078ec <_dtoa_r+0x5c>
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	604a      	str	r2, [r1, #4]
 80078d8:	2301      	movs	r3, #1
 80078da:	4093      	lsls	r3, r2
 80078dc:	608b      	str	r3, [r1, #8]
 80078de:	4658      	mov	r0, fp
 80078e0:	f000 feda 	bl	8008698 <_Bfree>
 80078e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80078e8:	2200      	movs	r2, #0
 80078ea:	601a      	str	r2, [r3, #0]
 80078ec:	1e2b      	subs	r3, r5, #0
 80078ee:	bfb9      	ittee	lt
 80078f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80078f4:	9303      	strlt	r3, [sp, #12]
 80078f6:	2300      	movge	r3, #0
 80078f8:	6033      	strge	r3, [r6, #0]
 80078fa:	9f03      	ldr	r7, [sp, #12]
 80078fc:	4b98      	ldr	r3, [pc, #608]	@ (8007b60 <_dtoa_r+0x2d0>)
 80078fe:	bfbc      	itt	lt
 8007900:	2201      	movlt	r2, #1
 8007902:	6032      	strlt	r2, [r6, #0]
 8007904:	43bb      	bics	r3, r7
 8007906:	d112      	bne.n	800792e <_dtoa_r+0x9e>
 8007908:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800790a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800790e:	6013      	str	r3, [r2, #0]
 8007910:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007914:	4323      	orrs	r3, r4
 8007916:	f000 854d 	beq.w	80083b4 <_dtoa_r+0xb24>
 800791a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800791c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007b74 <_dtoa_r+0x2e4>
 8007920:	2b00      	cmp	r3, #0
 8007922:	f000 854f 	beq.w	80083c4 <_dtoa_r+0xb34>
 8007926:	f10a 0303 	add.w	r3, sl, #3
 800792a:	f000 bd49 	b.w	80083c0 <_dtoa_r+0xb30>
 800792e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007932:	2200      	movs	r2, #0
 8007934:	ec51 0b17 	vmov	r0, r1, d7
 8007938:	2300      	movs	r3, #0
 800793a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800793e:	f7f9 f8cb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007942:	4680      	mov	r8, r0
 8007944:	b158      	cbz	r0, 800795e <_dtoa_r+0xce>
 8007946:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007948:	2301      	movs	r3, #1
 800794a:	6013      	str	r3, [r2, #0]
 800794c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800794e:	b113      	cbz	r3, 8007956 <_dtoa_r+0xc6>
 8007950:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007952:	4b84      	ldr	r3, [pc, #528]	@ (8007b64 <_dtoa_r+0x2d4>)
 8007954:	6013      	str	r3, [r2, #0]
 8007956:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007b78 <_dtoa_r+0x2e8>
 800795a:	f000 bd33 	b.w	80083c4 <_dtoa_r+0xb34>
 800795e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007962:	aa16      	add	r2, sp, #88	@ 0x58
 8007964:	a917      	add	r1, sp, #92	@ 0x5c
 8007966:	4658      	mov	r0, fp
 8007968:	f001 fa3a 	bl	8008de0 <__d2b>
 800796c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007970:	4681      	mov	r9, r0
 8007972:	2e00      	cmp	r6, #0
 8007974:	d077      	beq.n	8007a66 <_dtoa_r+0x1d6>
 8007976:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007978:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800797c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007980:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007984:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007988:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800798c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007990:	4619      	mov	r1, r3
 8007992:	2200      	movs	r2, #0
 8007994:	4b74      	ldr	r3, [pc, #464]	@ (8007b68 <_dtoa_r+0x2d8>)
 8007996:	f7f8 fc7f 	bl	8000298 <__aeabi_dsub>
 800799a:	a369      	add	r3, pc, #420	@ (adr r3, 8007b40 <_dtoa_r+0x2b0>)
 800799c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a0:	f7f8 fe32 	bl	8000608 <__aeabi_dmul>
 80079a4:	a368      	add	r3, pc, #416	@ (adr r3, 8007b48 <_dtoa_r+0x2b8>)
 80079a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079aa:	f7f8 fc77 	bl	800029c <__adddf3>
 80079ae:	4604      	mov	r4, r0
 80079b0:	4630      	mov	r0, r6
 80079b2:	460d      	mov	r5, r1
 80079b4:	f7f8 fdbe 	bl	8000534 <__aeabi_i2d>
 80079b8:	a365      	add	r3, pc, #404	@ (adr r3, 8007b50 <_dtoa_r+0x2c0>)
 80079ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079be:	f7f8 fe23 	bl	8000608 <__aeabi_dmul>
 80079c2:	4602      	mov	r2, r0
 80079c4:	460b      	mov	r3, r1
 80079c6:	4620      	mov	r0, r4
 80079c8:	4629      	mov	r1, r5
 80079ca:	f7f8 fc67 	bl	800029c <__adddf3>
 80079ce:	4604      	mov	r4, r0
 80079d0:	460d      	mov	r5, r1
 80079d2:	f7f9 f8c9 	bl	8000b68 <__aeabi_d2iz>
 80079d6:	2200      	movs	r2, #0
 80079d8:	4607      	mov	r7, r0
 80079da:	2300      	movs	r3, #0
 80079dc:	4620      	mov	r0, r4
 80079de:	4629      	mov	r1, r5
 80079e0:	f7f9 f884 	bl	8000aec <__aeabi_dcmplt>
 80079e4:	b140      	cbz	r0, 80079f8 <_dtoa_r+0x168>
 80079e6:	4638      	mov	r0, r7
 80079e8:	f7f8 fda4 	bl	8000534 <__aeabi_i2d>
 80079ec:	4622      	mov	r2, r4
 80079ee:	462b      	mov	r3, r5
 80079f0:	f7f9 f872 	bl	8000ad8 <__aeabi_dcmpeq>
 80079f4:	b900      	cbnz	r0, 80079f8 <_dtoa_r+0x168>
 80079f6:	3f01      	subs	r7, #1
 80079f8:	2f16      	cmp	r7, #22
 80079fa:	d851      	bhi.n	8007aa0 <_dtoa_r+0x210>
 80079fc:	4b5b      	ldr	r3, [pc, #364]	@ (8007b6c <_dtoa_r+0x2dc>)
 80079fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a0a:	f7f9 f86f 	bl	8000aec <__aeabi_dcmplt>
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	d048      	beq.n	8007aa4 <_dtoa_r+0x214>
 8007a12:	3f01      	subs	r7, #1
 8007a14:	2300      	movs	r3, #0
 8007a16:	9312      	str	r3, [sp, #72]	@ 0x48
 8007a18:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007a1a:	1b9b      	subs	r3, r3, r6
 8007a1c:	1e5a      	subs	r2, r3, #1
 8007a1e:	bf44      	itt	mi
 8007a20:	f1c3 0801 	rsbmi	r8, r3, #1
 8007a24:	2300      	movmi	r3, #0
 8007a26:	9208      	str	r2, [sp, #32]
 8007a28:	bf54      	ite	pl
 8007a2a:	f04f 0800 	movpl.w	r8, #0
 8007a2e:	9308      	strmi	r3, [sp, #32]
 8007a30:	2f00      	cmp	r7, #0
 8007a32:	db39      	blt.n	8007aa8 <_dtoa_r+0x218>
 8007a34:	9b08      	ldr	r3, [sp, #32]
 8007a36:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007a38:	443b      	add	r3, r7
 8007a3a:	9308      	str	r3, [sp, #32]
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a42:	2b09      	cmp	r3, #9
 8007a44:	d864      	bhi.n	8007b10 <_dtoa_r+0x280>
 8007a46:	2b05      	cmp	r3, #5
 8007a48:	bfc4      	itt	gt
 8007a4a:	3b04      	subgt	r3, #4
 8007a4c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a50:	f1a3 0302 	sub.w	r3, r3, #2
 8007a54:	bfcc      	ite	gt
 8007a56:	2400      	movgt	r4, #0
 8007a58:	2401      	movle	r4, #1
 8007a5a:	2b03      	cmp	r3, #3
 8007a5c:	d863      	bhi.n	8007b26 <_dtoa_r+0x296>
 8007a5e:	e8df f003 	tbb	[pc, r3]
 8007a62:	372a      	.short	0x372a
 8007a64:	5535      	.short	0x5535
 8007a66:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007a6a:	441e      	add	r6, r3
 8007a6c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007a70:	2b20      	cmp	r3, #32
 8007a72:	bfc1      	itttt	gt
 8007a74:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007a78:	409f      	lslgt	r7, r3
 8007a7a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007a7e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007a82:	bfd6      	itet	le
 8007a84:	f1c3 0320 	rsble	r3, r3, #32
 8007a88:	ea47 0003 	orrgt.w	r0, r7, r3
 8007a8c:	fa04 f003 	lslle.w	r0, r4, r3
 8007a90:	f7f8 fd40 	bl	8000514 <__aeabi_ui2d>
 8007a94:	2201      	movs	r2, #1
 8007a96:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007a9a:	3e01      	subs	r6, #1
 8007a9c:	9214      	str	r2, [sp, #80]	@ 0x50
 8007a9e:	e777      	b.n	8007990 <_dtoa_r+0x100>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e7b8      	b.n	8007a16 <_dtoa_r+0x186>
 8007aa4:	9012      	str	r0, [sp, #72]	@ 0x48
 8007aa6:	e7b7      	b.n	8007a18 <_dtoa_r+0x188>
 8007aa8:	427b      	negs	r3, r7
 8007aaa:	930a      	str	r3, [sp, #40]	@ 0x28
 8007aac:	2300      	movs	r3, #0
 8007aae:	eba8 0807 	sub.w	r8, r8, r7
 8007ab2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ab4:	e7c4      	b.n	8007a40 <_dtoa_r+0x1b0>
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007aba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	dc35      	bgt.n	8007b2c <_dtoa_r+0x29c>
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	9300      	str	r3, [sp, #0]
 8007ac4:	9307      	str	r3, [sp, #28]
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007aca:	e00b      	b.n	8007ae4 <_dtoa_r+0x254>
 8007acc:	2301      	movs	r3, #1
 8007ace:	e7f3      	b.n	8007ab8 <_dtoa_r+0x228>
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ad4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ad6:	18fb      	adds	r3, r7, r3
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	3301      	adds	r3, #1
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	9307      	str	r3, [sp, #28]
 8007ae0:	bfb8      	it	lt
 8007ae2:	2301      	movlt	r3, #1
 8007ae4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007ae8:	2100      	movs	r1, #0
 8007aea:	2204      	movs	r2, #4
 8007aec:	f102 0514 	add.w	r5, r2, #20
 8007af0:	429d      	cmp	r5, r3
 8007af2:	d91f      	bls.n	8007b34 <_dtoa_r+0x2a4>
 8007af4:	6041      	str	r1, [r0, #4]
 8007af6:	4658      	mov	r0, fp
 8007af8:	f000 fd8e 	bl	8008618 <_Balloc>
 8007afc:	4682      	mov	sl, r0
 8007afe:	2800      	cmp	r0, #0
 8007b00:	d13c      	bne.n	8007b7c <_dtoa_r+0x2ec>
 8007b02:	4b1b      	ldr	r3, [pc, #108]	@ (8007b70 <_dtoa_r+0x2e0>)
 8007b04:	4602      	mov	r2, r0
 8007b06:	f240 11af 	movw	r1, #431	@ 0x1af
 8007b0a:	e6d8      	b.n	80078be <_dtoa_r+0x2e>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e7e0      	b.n	8007ad2 <_dtoa_r+0x242>
 8007b10:	2401      	movs	r4, #1
 8007b12:	2300      	movs	r3, #0
 8007b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b16:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b18:	f04f 33ff 	mov.w	r3, #4294967295
 8007b1c:	9300      	str	r3, [sp, #0]
 8007b1e:	9307      	str	r3, [sp, #28]
 8007b20:	2200      	movs	r2, #0
 8007b22:	2312      	movs	r3, #18
 8007b24:	e7d0      	b.n	8007ac8 <_dtoa_r+0x238>
 8007b26:	2301      	movs	r3, #1
 8007b28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b2a:	e7f5      	b.n	8007b18 <_dtoa_r+0x288>
 8007b2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	9307      	str	r3, [sp, #28]
 8007b32:	e7d7      	b.n	8007ae4 <_dtoa_r+0x254>
 8007b34:	3101      	adds	r1, #1
 8007b36:	0052      	lsls	r2, r2, #1
 8007b38:	e7d8      	b.n	8007aec <_dtoa_r+0x25c>
 8007b3a:	bf00      	nop
 8007b3c:	f3af 8000 	nop.w
 8007b40:	636f4361 	.word	0x636f4361
 8007b44:	3fd287a7 	.word	0x3fd287a7
 8007b48:	8b60c8b3 	.word	0x8b60c8b3
 8007b4c:	3fc68a28 	.word	0x3fc68a28
 8007b50:	509f79fb 	.word	0x509f79fb
 8007b54:	3fd34413 	.word	0x3fd34413
 8007b58:	0800af1a 	.word	0x0800af1a
 8007b5c:	0800af31 	.word	0x0800af31
 8007b60:	7ff00000 	.word	0x7ff00000
 8007b64:	0800aee5 	.word	0x0800aee5
 8007b68:	3ff80000 	.word	0x3ff80000
 8007b6c:	0800b028 	.word	0x0800b028
 8007b70:	0800af89 	.word	0x0800af89
 8007b74:	0800af16 	.word	0x0800af16
 8007b78:	0800aee4 	.word	0x0800aee4
 8007b7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007b80:	6018      	str	r0, [r3, #0]
 8007b82:	9b07      	ldr	r3, [sp, #28]
 8007b84:	2b0e      	cmp	r3, #14
 8007b86:	f200 80a4 	bhi.w	8007cd2 <_dtoa_r+0x442>
 8007b8a:	2c00      	cmp	r4, #0
 8007b8c:	f000 80a1 	beq.w	8007cd2 <_dtoa_r+0x442>
 8007b90:	2f00      	cmp	r7, #0
 8007b92:	dd33      	ble.n	8007bfc <_dtoa_r+0x36c>
 8007b94:	4bad      	ldr	r3, [pc, #692]	@ (8007e4c <_dtoa_r+0x5bc>)
 8007b96:	f007 020f 	and.w	r2, r7, #15
 8007b9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b9e:	ed93 7b00 	vldr	d7, [r3]
 8007ba2:	05f8      	lsls	r0, r7, #23
 8007ba4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007ba8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007bac:	d516      	bpl.n	8007bdc <_dtoa_r+0x34c>
 8007bae:	4ba8      	ldr	r3, [pc, #672]	@ (8007e50 <_dtoa_r+0x5c0>)
 8007bb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007bb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bb8:	f7f8 fe50 	bl	800085c <__aeabi_ddiv>
 8007bbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bc0:	f004 040f 	and.w	r4, r4, #15
 8007bc4:	2603      	movs	r6, #3
 8007bc6:	4da2      	ldr	r5, [pc, #648]	@ (8007e50 <_dtoa_r+0x5c0>)
 8007bc8:	b954      	cbnz	r4, 8007be0 <_dtoa_r+0x350>
 8007bca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bd2:	f7f8 fe43 	bl	800085c <__aeabi_ddiv>
 8007bd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bda:	e028      	b.n	8007c2e <_dtoa_r+0x39e>
 8007bdc:	2602      	movs	r6, #2
 8007bde:	e7f2      	b.n	8007bc6 <_dtoa_r+0x336>
 8007be0:	07e1      	lsls	r1, r4, #31
 8007be2:	d508      	bpl.n	8007bf6 <_dtoa_r+0x366>
 8007be4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007be8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007bec:	f7f8 fd0c 	bl	8000608 <__aeabi_dmul>
 8007bf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bf4:	3601      	adds	r6, #1
 8007bf6:	1064      	asrs	r4, r4, #1
 8007bf8:	3508      	adds	r5, #8
 8007bfa:	e7e5      	b.n	8007bc8 <_dtoa_r+0x338>
 8007bfc:	f000 80d2 	beq.w	8007da4 <_dtoa_r+0x514>
 8007c00:	427c      	negs	r4, r7
 8007c02:	4b92      	ldr	r3, [pc, #584]	@ (8007e4c <_dtoa_r+0x5bc>)
 8007c04:	4d92      	ldr	r5, [pc, #584]	@ (8007e50 <_dtoa_r+0x5c0>)
 8007c06:	f004 020f 	and.w	r2, r4, #15
 8007c0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c16:	f7f8 fcf7 	bl	8000608 <__aeabi_dmul>
 8007c1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c1e:	1124      	asrs	r4, r4, #4
 8007c20:	2300      	movs	r3, #0
 8007c22:	2602      	movs	r6, #2
 8007c24:	2c00      	cmp	r4, #0
 8007c26:	f040 80b2 	bne.w	8007d8e <_dtoa_r+0x4fe>
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d1d3      	bne.n	8007bd6 <_dtoa_r+0x346>
 8007c2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c30:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f000 80b7 	beq.w	8007da8 <_dtoa_r+0x518>
 8007c3a:	4b86      	ldr	r3, [pc, #536]	@ (8007e54 <_dtoa_r+0x5c4>)
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	4620      	mov	r0, r4
 8007c40:	4629      	mov	r1, r5
 8007c42:	f7f8 ff53 	bl	8000aec <__aeabi_dcmplt>
 8007c46:	2800      	cmp	r0, #0
 8007c48:	f000 80ae 	beq.w	8007da8 <_dtoa_r+0x518>
 8007c4c:	9b07      	ldr	r3, [sp, #28]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	f000 80aa 	beq.w	8007da8 <_dtoa_r+0x518>
 8007c54:	9b00      	ldr	r3, [sp, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	dd37      	ble.n	8007cca <_dtoa_r+0x43a>
 8007c5a:	1e7b      	subs	r3, r7, #1
 8007c5c:	9304      	str	r3, [sp, #16]
 8007c5e:	4620      	mov	r0, r4
 8007c60:	4b7d      	ldr	r3, [pc, #500]	@ (8007e58 <_dtoa_r+0x5c8>)
 8007c62:	2200      	movs	r2, #0
 8007c64:	4629      	mov	r1, r5
 8007c66:	f7f8 fccf 	bl	8000608 <__aeabi_dmul>
 8007c6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c6e:	9c00      	ldr	r4, [sp, #0]
 8007c70:	3601      	adds	r6, #1
 8007c72:	4630      	mov	r0, r6
 8007c74:	f7f8 fc5e 	bl	8000534 <__aeabi_i2d>
 8007c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c7c:	f7f8 fcc4 	bl	8000608 <__aeabi_dmul>
 8007c80:	4b76      	ldr	r3, [pc, #472]	@ (8007e5c <_dtoa_r+0x5cc>)
 8007c82:	2200      	movs	r2, #0
 8007c84:	f7f8 fb0a 	bl	800029c <__adddf3>
 8007c88:	4605      	mov	r5, r0
 8007c8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007c8e:	2c00      	cmp	r4, #0
 8007c90:	f040 808d 	bne.w	8007dae <_dtoa_r+0x51e>
 8007c94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c98:	4b71      	ldr	r3, [pc, #452]	@ (8007e60 <_dtoa_r+0x5d0>)
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f7f8 fafc 	bl	8000298 <__aeabi_dsub>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ca8:	462a      	mov	r2, r5
 8007caa:	4633      	mov	r3, r6
 8007cac:	f7f8 ff3c 	bl	8000b28 <__aeabi_dcmpgt>
 8007cb0:	2800      	cmp	r0, #0
 8007cb2:	f040 828b 	bne.w	80081cc <_dtoa_r+0x93c>
 8007cb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cba:	462a      	mov	r2, r5
 8007cbc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007cc0:	f7f8 ff14 	bl	8000aec <__aeabi_dcmplt>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	f040 8128 	bne.w	8007f1a <_dtoa_r+0x68a>
 8007cca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007cce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007cd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f2c0 815a 	blt.w	8007f8e <_dtoa_r+0x6fe>
 8007cda:	2f0e      	cmp	r7, #14
 8007cdc:	f300 8157 	bgt.w	8007f8e <_dtoa_r+0x6fe>
 8007ce0:	4b5a      	ldr	r3, [pc, #360]	@ (8007e4c <_dtoa_r+0x5bc>)
 8007ce2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ce6:	ed93 7b00 	vldr	d7, [r3]
 8007cea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	ed8d 7b00 	vstr	d7, [sp]
 8007cf2:	da03      	bge.n	8007cfc <_dtoa_r+0x46c>
 8007cf4:	9b07      	ldr	r3, [sp, #28]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	f340 8101 	ble.w	8007efe <_dtoa_r+0x66e>
 8007cfc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007d00:	4656      	mov	r6, sl
 8007d02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d06:	4620      	mov	r0, r4
 8007d08:	4629      	mov	r1, r5
 8007d0a:	f7f8 fda7 	bl	800085c <__aeabi_ddiv>
 8007d0e:	f7f8 ff2b 	bl	8000b68 <__aeabi_d2iz>
 8007d12:	4680      	mov	r8, r0
 8007d14:	f7f8 fc0e 	bl	8000534 <__aeabi_i2d>
 8007d18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d1c:	f7f8 fc74 	bl	8000608 <__aeabi_dmul>
 8007d20:	4602      	mov	r2, r0
 8007d22:	460b      	mov	r3, r1
 8007d24:	4620      	mov	r0, r4
 8007d26:	4629      	mov	r1, r5
 8007d28:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007d2c:	f7f8 fab4 	bl	8000298 <__aeabi_dsub>
 8007d30:	f806 4b01 	strb.w	r4, [r6], #1
 8007d34:	9d07      	ldr	r5, [sp, #28]
 8007d36:	eba6 040a 	sub.w	r4, r6, sl
 8007d3a:	42a5      	cmp	r5, r4
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	460b      	mov	r3, r1
 8007d40:	f040 8117 	bne.w	8007f72 <_dtoa_r+0x6e2>
 8007d44:	f7f8 faaa 	bl	800029c <__adddf3>
 8007d48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d4c:	4604      	mov	r4, r0
 8007d4e:	460d      	mov	r5, r1
 8007d50:	f7f8 feea 	bl	8000b28 <__aeabi_dcmpgt>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	f040 80f9 	bne.w	8007f4c <_dtoa_r+0x6bc>
 8007d5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d5e:	4620      	mov	r0, r4
 8007d60:	4629      	mov	r1, r5
 8007d62:	f7f8 feb9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d66:	b118      	cbz	r0, 8007d70 <_dtoa_r+0x4e0>
 8007d68:	f018 0f01 	tst.w	r8, #1
 8007d6c:	f040 80ee 	bne.w	8007f4c <_dtoa_r+0x6bc>
 8007d70:	4649      	mov	r1, r9
 8007d72:	4658      	mov	r0, fp
 8007d74:	f000 fc90 	bl	8008698 <_Bfree>
 8007d78:	2300      	movs	r3, #0
 8007d7a:	7033      	strb	r3, [r6, #0]
 8007d7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007d7e:	3701      	adds	r7, #1
 8007d80:	601f      	str	r7, [r3, #0]
 8007d82:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	f000 831d 	beq.w	80083c4 <_dtoa_r+0xb34>
 8007d8a:	601e      	str	r6, [r3, #0]
 8007d8c:	e31a      	b.n	80083c4 <_dtoa_r+0xb34>
 8007d8e:	07e2      	lsls	r2, r4, #31
 8007d90:	d505      	bpl.n	8007d9e <_dtoa_r+0x50e>
 8007d92:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d96:	f7f8 fc37 	bl	8000608 <__aeabi_dmul>
 8007d9a:	3601      	adds	r6, #1
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	1064      	asrs	r4, r4, #1
 8007da0:	3508      	adds	r5, #8
 8007da2:	e73f      	b.n	8007c24 <_dtoa_r+0x394>
 8007da4:	2602      	movs	r6, #2
 8007da6:	e742      	b.n	8007c2e <_dtoa_r+0x39e>
 8007da8:	9c07      	ldr	r4, [sp, #28]
 8007daa:	9704      	str	r7, [sp, #16]
 8007dac:	e761      	b.n	8007c72 <_dtoa_r+0x3e2>
 8007dae:	4b27      	ldr	r3, [pc, #156]	@ (8007e4c <_dtoa_r+0x5bc>)
 8007db0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007db2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007db6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007dba:	4454      	add	r4, sl
 8007dbc:	2900      	cmp	r1, #0
 8007dbe:	d053      	beq.n	8007e68 <_dtoa_r+0x5d8>
 8007dc0:	4928      	ldr	r1, [pc, #160]	@ (8007e64 <_dtoa_r+0x5d4>)
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	f7f8 fd4a 	bl	800085c <__aeabi_ddiv>
 8007dc8:	4633      	mov	r3, r6
 8007dca:	462a      	mov	r2, r5
 8007dcc:	f7f8 fa64 	bl	8000298 <__aeabi_dsub>
 8007dd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007dd4:	4656      	mov	r6, sl
 8007dd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dda:	f7f8 fec5 	bl	8000b68 <__aeabi_d2iz>
 8007dde:	4605      	mov	r5, r0
 8007de0:	f7f8 fba8 	bl	8000534 <__aeabi_i2d>
 8007de4:	4602      	mov	r2, r0
 8007de6:	460b      	mov	r3, r1
 8007de8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dec:	f7f8 fa54 	bl	8000298 <__aeabi_dsub>
 8007df0:	3530      	adds	r5, #48	@ 0x30
 8007df2:	4602      	mov	r2, r0
 8007df4:	460b      	mov	r3, r1
 8007df6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007dfa:	f806 5b01 	strb.w	r5, [r6], #1
 8007dfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e02:	f7f8 fe73 	bl	8000aec <__aeabi_dcmplt>
 8007e06:	2800      	cmp	r0, #0
 8007e08:	d171      	bne.n	8007eee <_dtoa_r+0x65e>
 8007e0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e0e:	4911      	ldr	r1, [pc, #68]	@ (8007e54 <_dtoa_r+0x5c4>)
 8007e10:	2000      	movs	r0, #0
 8007e12:	f7f8 fa41 	bl	8000298 <__aeabi_dsub>
 8007e16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e1a:	f7f8 fe67 	bl	8000aec <__aeabi_dcmplt>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	f040 8095 	bne.w	8007f4e <_dtoa_r+0x6be>
 8007e24:	42a6      	cmp	r6, r4
 8007e26:	f43f af50 	beq.w	8007cca <_dtoa_r+0x43a>
 8007e2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8007e58 <_dtoa_r+0x5c8>)
 8007e30:	2200      	movs	r2, #0
 8007e32:	f7f8 fbe9 	bl	8000608 <__aeabi_dmul>
 8007e36:	4b08      	ldr	r3, [pc, #32]	@ (8007e58 <_dtoa_r+0x5c8>)
 8007e38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e42:	f7f8 fbe1 	bl	8000608 <__aeabi_dmul>
 8007e46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e4a:	e7c4      	b.n	8007dd6 <_dtoa_r+0x546>
 8007e4c:	0800b028 	.word	0x0800b028
 8007e50:	0800b000 	.word	0x0800b000
 8007e54:	3ff00000 	.word	0x3ff00000
 8007e58:	40240000 	.word	0x40240000
 8007e5c:	401c0000 	.word	0x401c0000
 8007e60:	40140000 	.word	0x40140000
 8007e64:	3fe00000 	.word	0x3fe00000
 8007e68:	4631      	mov	r1, r6
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	f7f8 fbcc 	bl	8000608 <__aeabi_dmul>
 8007e70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e74:	9415      	str	r4, [sp, #84]	@ 0x54
 8007e76:	4656      	mov	r6, sl
 8007e78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e7c:	f7f8 fe74 	bl	8000b68 <__aeabi_d2iz>
 8007e80:	4605      	mov	r5, r0
 8007e82:	f7f8 fb57 	bl	8000534 <__aeabi_i2d>
 8007e86:	4602      	mov	r2, r0
 8007e88:	460b      	mov	r3, r1
 8007e8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e8e:	f7f8 fa03 	bl	8000298 <__aeabi_dsub>
 8007e92:	3530      	adds	r5, #48	@ 0x30
 8007e94:	f806 5b01 	strb.w	r5, [r6], #1
 8007e98:	4602      	mov	r2, r0
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	42a6      	cmp	r6, r4
 8007e9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ea2:	f04f 0200 	mov.w	r2, #0
 8007ea6:	d124      	bne.n	8007ef2 <_dtoa_r+0x662>
 8007ea8:	4bac      	ldr	r3, [pc, #688]	@ (800815c <_dtoa_r+0x8cc>)
 8007eaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007eae:	f7f8 f9f5 	bl	800029c <__adddf3>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	460b      	mov	r3, r1
 8007eb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007eba:	f7f8 fe35 	bl	8000b28 <__aeabi_dcmpgt>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	d145      	bne.n	8007f4e <_dtoa_r+0x6be>
 8007ec2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ec6:	49a5      	ldr	r1, [pc, #660]	@ (800815c <_dtoa_r+0x8cc>)
 8007ec8:	2000      	movs	r0, #0
 8007eca:	f7f8 f9e5 	bl	8000298 <__aeabi_dsub>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ed6:	f7f8 fe09 	bl	8000aec <__aeabi_dcmplt>
 8007eda:	2800      	cmp	r0, #0
 8007edc:	f43f aef5 	beq.w	8007cca <_dtoa_r+0x43a>
 8007ee0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007ee2:	1e73      	subs	r3, r6, #1
 8007ee4:	9315      	str	r3, [sp, #84]	@ 0x54
 8007ee6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007eea:	2b30      	cmp	r3, #48	@ 0x30
 8007eec:	d0f8      	beq.n	8007ee0 <_dtoa_r+0x650>
 8007eee:	9f04      	ldr	r7, [sp, #16]
 8007ef0:	e73e      	b.n	8007d70 <_dtoa_r+0x4e0>
 8007ef2:	4b9b      	ldr	r3, [pc, #620]	@ (8008160 <_dtoa_r+0x8d0>)
 8007ef4:	f7f8 fb88 	bl	8000608 <__aeabi_dmul>
 8007ef8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007efc:	e7bc      	b.n	8007e78 <_dtoa_r+0x5e8>
 8007efe:	d10c      	bne.n	8007f1a <_dtoa_r+0x68a>
 8007f00:	4b98      	ldr	r3, [pc, #608]	@ (8008164 <_dtoa_r+0x8d4>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f08:	f7f8 fb7e 	bl	8000608 <__aeabi_dmul>
 8007f0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f10:	f7f8 fe00 	bl	8000b14 <__aeabi_dcmpge>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	f000 8157 	beq.w	80081c8 <_dtoa_r+0x938>
 8007f1a:	2400      	movs	r4, #0
 8007f1c:	4625      	mov	r5, r4
 8007f1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f20:	43db      	mvns	r3, r3
 8007f22:	9304      	str	r3, [sp, #16]
 8007f24:	4656      	mov	r6, sl
 8007f26:	2700      	movs	r7, #0
 8007f28:	4621      	mov	r1, r4
 8007f2a:	4658      	mov	r0, fp
 8007f2c:	f000 fbb4 	bl	8008698 <_Bfree>
 8007f30:	2d00      	cmp	r5, #0
 8007f32:	d0dc      	beq.n	8007eee <_dtoa_r+0x65e>
 8007f34:	b12f      	cbz	r7, 8007f42 <_dtoa_r+0x6b2>
 8007f36:	42af      	cmp	r7, r5
 8007f38:	d003      	beq.n	8007f42 <_dtoa_r+0x6b2>
 8007f3a:	4639      	mov	r1, r7
 8007f3c:	4658      	mov	r0, fp
 8007f3e:	f000 fbab 	bl	8008698 <_Bfree>
 8007f42:	4629      	mov	r1, r5
 8007f44:	4658      	mov	r0, fp
 8007f46:	f000 fba7 	bl	8008698 <_Bfree>
 8007f4a:	e7d0      	b.n	8007eee <_dtoa_r+0x65e>
 8007f4c:	9704      	str	r7, [sp, #16]
 8007f4e:	4633      	mov	r3, r6
 8007f50:	461e      	mov	r6, r3
 8007f52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f56:	2a39      	cmp	r2, #57	@ 0x39
 8007f58:	d107      	bne.n	8007f6a <_dtoa_r+0x6da>
 8007f5a:	459a      	cmp	sl, r3
 8007f5c:	d1f8      	bne.n	8007f50 <_dtoa_r+0x6c0>
 8007f5e:	9a04      	ldr	r2, [sp, #16]
 8007f60:	3201      	adds	r2, #1
 8007f62:	9204      	str	r2, [sp, #16]
 8007f64:	2230      	movs	r2, #48	@ 0x30
 8007f66:	f88a 2000 	strb.w	r2, [sl]
 8007f6a:	781a      	ldrb	r2, [r3, #0]
 8007f6c:	3201      	adds	r2, #1
 8007f6e:	701a      	strb	r2, [r3, #0]
 8007f70:	e7bd      	b.n	8007eee <_dtoa_r+0x65e>
 8007f72:	4b7b      	ldr	r3, [pc, #492]	@ (8008160 <_dtoa_r+0x8d0>)
 8007f74:	2200      	movs	r2, #0
 8007f76:	f7f8 fb47 	bl	8000608 <__aeabi_dmul>
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	4604      	mov	r4, r0
 8007f80:	460d      	mov	r5, r1
 8007f82:	f7f8 fda9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f86:	2800      	cmp	r0, #0
 8007f88:	f43f aebb 	beq.w	8007d02 <_dtoa_r+0x472>
 8007f8c:	e6f0      	b.n	8007d70 <_dtoa_r+0x4e0>
 8007f8e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007f90:	2a00      	cmp	r2, #0
 8007f92:	f000 80db 	beq.w	800814c <_dtoa_r+0x8bc>
 8007f96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f98:	2a01      	cmp	r2, #1
 8007f9a:	f300 80bf 	bgt.w	800811c <_dtoa_r+0x88c>
 8007f9e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007fa0:	2a00      	cmp	r2, #0
 8007fa2:	f000 80b7 	beq.w	8008114 <_dtoa_r+0x884>
 8007fa6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007faa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007fac:	4646      	mov	r6, r8
 8007fae:	9a08      	ldr	r2, [sp, #32]
 8007fb0:	2101      	movs	r1, #1
 8007fb2:	441a      	add	r2, r3
 8007fb4:	4658      	mov	r0, fp
 8007fb6:	4498      	add	r8, r3
 8007fb8:	9208      	str	r2, [sp, #32]
 8007fba:	f000 fc6b 	bl	8008894 <__i2b>
 8007fbe:	4605      	mov	r5, r0
 8007fc0:	b15e      	cbz	r6, 8007fda <_dtoa_r+0x74a>
 8007fc2:	9b08      	ldr	r3, [sp, #32]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	dd08      	ble.n	8007fda <_dtoa_r+0x74a>
 8007fc8:	42b3      	cmp	r3, r6
 8007fca:	9a08      	ldr	r2, [sp, #32]
 8007fcc:	bfa8      	it	ge
 8007fce:	4633      	movge	r3, r6
 8007fd0:	eba8 0803 	sub.w	r8, r8, r3
 8007fd4:	1af6      	subs	r6, r6, r3
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	9308      	str	r3, [sp, #32]
 8007fda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fdc:	b1f3      	cbz	r3, 800801c <_dtoa_r+0x78c>
 8007fde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f000 80b7 	beq.w	8008154 <_dtoa_r+0x8c4>
 8007fe6:	b18c      	cbz	r4, 800800c <_dtoa_r+0x77c>
 8007fe8:	4629      	mov	r1, r5
 8007fea:	4622      	mov	r2, r4
 8007fec:	4658      	mov	r0, fp
 8007fee:	f000 fd11 	bl	8008a14 <__pow5mult>
 8007ff2:	464a      	mov	r2, r9
 8007ff4:	4601      	mov	r1, r0
 8007ff6:	4605      	mov	r5, r0
 8007ff8:	4658      	mov	r0, fp
 8007ffa:	f000 fc61 	bl	80088c0 <__multiply>
 8007ffe:	4649      	mov	r1, r9
 8008000:	9004      	str	r0, [sp, #16]
 8008002:	4658      	mov	r0, fp
 8008004:	f000 fb48 	bl	8008698 <_Bfree>
 8008008:	9b04      	ldr	r3, [sp, #16]
 800800a:	4699      	mov	r9, r3
 800800c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800800e:	1b1a      	subs	r2, r3, r4
 8008010:	d004      	beq.n	800801c <_dtoa_r+0x78c>
 8008012:	4649      	mov	r1, r9
 8008014:	4658      	mov	r0, fp
 8008016:	f000 fcfd 	bl	8008a14 <__pow5mult>
 800801a:	4681      	mov	r9, r0
 800801c:	2101      	movs	r1, #1
 800801e:	4658      	mov	r0, fp
 8008020:	f000 fc38 	bl	8008894 <__i2b>
 8008024:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008026:	4604      	mov	r4, r0
 8008028:	2b00      	cmp	r3, #0
 800802a:	f000 81cf 	beq.w	80083cc <_dtoa_r+0xb3c>
 800802e:	461a      	mov	r2, r3
 8008030:	4601      	mov	r1, r0
 8008032:	4658      	mov	r0, fp
 8008034:	f000 fcee 	bl	8008a14 <__pow5mult>
 8008038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800803a:	2b01      	cmp	r3, #1
 800803c:	4604      	mov	r4, r0
 800803e:	f300 8095 	bgt.w	800816c <_dtoa_r+0x8dc>
 8008042:	9b02      	ldr	r3, [sp, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	f040 8087 	bne.w	8008158 <_dtoa_r+0x8c8>
 800804a:	9b03      	ldr	r3, [sp, #12]
 800804c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008050:	2b00      	cmp	r3, #0
 8008052:	f040 8089 	bne.w	8008168 <_dtoa_r+0x8d8>
 8008056:	9b03      	ldr	r3, [sp, #12]
 8008058:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800805c:	0d1b      	lsrs	r3, r3, #20
 800805e:	051b      	lsls	r3, r3, #20
 8008060:	b12b      	cbz	r3, 800806e <_dtoa_r+0x7de>
 8008062:	9b08      	ldr	r3, [sp, #32]
 8008064:	3301      	adds	r3, #1
 8008066:	9308      	str	r3, [sp, #32]
 8008068:	f108 0801 	add.w	r8, r8, #1
 800806c:	2301      	movs	r3, #1
 800806e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008072:	2b00      	cmp	r3, #0
 8008074:	f000 81b0 	beq.w	80083d8 <_dtoa_r+0xb48>
 8008078:	6923      	ldr	r3, [r4, #16]
 800807a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800807e:	6918      	ldr	r0, [r3, #16]
 8008080:	f000 fbbc 	bl	80087fc <__hi0bits>
 8008084:	f1c0 0020 	rsb	r0, r0, #32
 8008088:	9b08      	ldr	r3, [sp, #32]
 800808a:	4418      	add	r0, r3
 800808c:	f010 001f 	ands.w	r0, r0, #31
 8008090:	d077      	beq.n	8008182 <_dtoa_r+0x8f2>
 8008092:	f1c0 0320 	rsb	r3, r0, #32
 8008096:	2b04      	cmp	r3, #4
 8008098:	dd6b      	ble.n	8008172 <_dtoa_r+0x8e2>
 800809a:	9b08      	ldr	r3, [sp, #32]
 800809c:	f1c0 001c 	rsb	r0, r0, #28
 80080a0:	4403      	add	r3, r0
 80080a2:	4480      	add	r8, r0
 80080a4:	4406      	add	r6, r0
 80080a6:	9308      	str	r3, [sp, #32]
 80080a8:	f1b8 0f00 	cmp.w	r8, #0
 80080ac:	dd05      	ble.n	80080ba <_dtoa_r+0x82a>
 80080ae:	4649      	mov	r1, r9
 80080b0:	4642      	mov	r2, r8
 80080b2:	4658      	mov	r0, fp
 80080b4:	f000 fd08 	bl	8008ac8 <__lshift>
 80080b8:	4681      	mov	r9, r0
 80080ba:	9b08      	ldr	r3, [sp, #32]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	dd05      	ble.n	80080cc <_dtoa_r+0x83c>
 80080c0:	4621      	mov	r1, r4
 80080c2:	461a      	mov	r2, r3
 80080c4:	4658      	mov	r0, fp
 80080c6:	f000 fcff 	bl	8008ac8 <__lshift>
 80080ca:	4604      	mov	r4, r0
 80080cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d059      	beq.n	8008186 <_dtoa_r+0x8f6>
 80080d2:	4621      	mov	r1, r4
 80080d4:	4648      	mov	r0, r9
 80080d6:	f000 fd63 	bl	8008ba0 <__mcmp>
 80080da:	2800      	cmp	r0, #0
 80080dc:	da53      	bge.n	8008186 <_dtoa_r+0x8f6>
 80080de:	1e7b      	subs	r3, r7, #1
 80080e0:	9304      	str	r3, [sp, #16]
 80080e2:	4649      	mov	r1, r9
 80080e4:	2300      	movs	r3, #0
 80080e6:	220a      	movs	r2, #10
 80080e8:	4658      	mov	r0, fp
 80080ea:	f000 faf7 	bl	80086dc <__multadd>
 80080ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080f0:	4681      	mov	r9, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	f000 8172 	beq.w	80083dc <_dtoa_r+0xb4c>
 80080f8:	2300      	movs	r3, #0
 80080fa:	4629      	mov	r1, r5
 80080fc:	220a      	movs	r2, #10
 80080fe:	4658      	mov	r0, fp
 8008100:	f000 faec 	bl	80086dc <__multadd>
 8008104:	9b00      	ldr	r3, [sp, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	4605      	mov	r5, r0
 800810a:	dc67      	bgt.n	80081dc <_dtoa_r+0x94c>
 800810c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800810e:	2b02      	cmp	r3, #2
 8008110:	dc41      	bgt.n	8008196 <_dtoa_r+0x906>
 8008112:	e063      	b.n	80081dc <_dtoa_r+0x94c>
 8008114:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008116:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800811a:	e746      	b.n	8007faa <_dtoa_r+0x71a>
 800811c:	9b07      	ldr	r3, [sp, #28]
 800811e:	1e5c      	subs	r4, r3, #1
 8008120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008122:	42a3      	cmp	r3, r4
 8008124:	bfbf      	itttt	lt
 8008126:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008128:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800812a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800812c:	1ae3      	sublt	r3, r4, r3
 800812e:	bfb4      	ite	lt
 8008130:	18d2      	addlt	r2, r2, r3
 8008132:	1b1c      	subge	r4, r3, r4
 8008134:	9b07      	ldr	r3, [sp, #28]
 8008136:	bfbc      	itt	lt
 8008138:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800813a:	2400      	movlt	r4, #0
 800813c:	2b00      	cmp	r3, #0
 800813e:	bfb5      	itete	lt
 8008140:	eba8 0603 	sublt.w	r6, r8, r3
 8008144:	9b07      	ldrge	r3, [sp, #28]
 8008146:	2300      	movlt	r3, #0
 8008148:	4646      	movge	r6, r8
 800814a:	e730      	b.n	8007fae <_dtoa_r+0x71e>
 800814c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800814e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008150:	4646      	mov	r6, r8
 8008152:	e735      	b.n	8007fc0 <_dtoa_r+0x730>
 8008154:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008156:	e75c      	b.n	8008012 <_dtoa_r+0x782>
 8008158:	2300      	movs	r3, #0
 800815a:	e788      	b.n	800806e <_dtoa_r+0x7de>
 800815c:	3fe00000 	.word	0x3fe00000
 8008160:	40240000 	.word	0x40240000
 8008164:	40140000 	.word	0x40140000
 8008168:	9b02      	ldr	r3, [sp, #8]
 800816a:	e780      	b.n	800806e <_dtoa_r+0x7de>
 800816c:	2300      	movs	r3, #0
 800816e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008170:	e782      	b.n	8008078 <_dtoa_r+0x7e8>
 8008172:	d099      	beq.n	80080a8 <_dtoa_r+0x818>
 8008174:	9a08      	ldr	r2, [sp, #32]
 8008176:	331c      	adds	r3, #28
 8008178:	441a      	add	r2, r3
 800817a:	4498      	add	r8, r3
 800817c:	441e      	add	r6, r3
 800817e:	9208      	str	r2, [sp, #32]
 8008180:	e792      	b.n	80080a8 <_dtoa_r+0x818>
 8008182:	4603      	mov	r3, r0
 8008184:	e7f6      	b.n	8008174 <_dtoa_r+0x8e4>
 8008186:	9b07      	ldr	r3, [sp, #28]
 8008188:	9704      	str	r7, [sp, #16]
 800818a:	2b00      	cmp	r3, #0
 800818c:	dc20      	bgt.n	80081d0 <_dtoa_r+0x940>
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008192:	2b02      	cmp	r3, #2
 8008194:	dd1e      	ble.n	80081d4 <_dtoa_r+0x944>
 8008196:	9b00      	ldr	r3, [sp, #0]
 8008198:	2b00      	cmp	r3, #0
 800819a:	f47f aec0 	bne.w	8007f1e <_dtoa_r+0x68e>
 800819e:	4621      	mov	r1, r4
 80081a0:	2205      	movs	r2, #5
 80081a2:	4658      	mov	r0, fp
 80081a4:	f000 fa9a 	bl	80086dc <__multadd>
 80081a8:	4601      	mov	r1, r0
 80081aa:	4604      	mov	r4, r0
 80081ac:	4648      	mov	r0, r9
 80081ae:	f000 fcf7 	bl	8008ba0 <__mcmp>
 80081b2:	2800      	cmp	r0, #0
 80081b4:	f77f aeb3 	ble.w	8007f1e <_dtoa_r+0x68e>
 80081b8:	4656      	mov	r6, sl
 80081ba:	2331      	movs	r3, #49	@ 0x31
 80081bc:	f806 3b01 	strb.w	r3, [r6], #1
 80081c0:	9b04      	ldr	r3, [sp, #16]
 80081c2:	3301      	adds	r3, #1
 80081c4:	9304      	str	r3, [sp, #16]
 80081c6:	e6ae      	b.n	8007f26 <_dtoa_r+0x696>
 80081c8:	9c07      	ldr	r4, [sp, #28]
 80081ca:	9704      	str	r7, [sp, #16]
 80081cc:	4625      	mov	r5, r4
 80081ce:	e7f3      	b.n	80081b8 <_dtoa_r+0x928>
 80081d0:	9b07      	ldr	r3, [sp, #28]
 80081d2:	9300      	str	r3, [sp, #0]
 80081d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f000 8104 	beq.w	80083e4 <_dtoa_r+0xb54>
 80081dc:	2e00      	cmp	r6, #0
 80081de:	dd05      	ble.n	80081ec <_dtoa_r+0x95c>
 80081e0:	4629      	mov	r1, r5
 80081e2:	4632      	mov	r2, r6
 80081e4:	4658      	mov	r0, fp
 80081e6:	f000 fc6f 	bl	8008ac8 <__lshift>
 80081ea:	4605      	mov	r5, r0
 80081ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d05a      	beq.n	80082a8 <_dtoa_r+0xa18>
 80081f2:	6869      	ldr	r1, [r5, #4]
 80081f4:	4658      	mov	r0, fp
 80081f6:	f000 fa0f 	bl	8008618 <_Balloc>
 80081fa:	4606      	mov	r6, r0
 80081fc:	b928      	cbnz	r0, 800820a <_dtoa_r+0x97a>
 80081fe:	4b84      	ldr	r3, [pc, #528]	@ (8008410 <_dtoa_r+0xb80>)
 8008200:	4602      	mov	r2, r0
 8008202:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008206:	f7ff bb5a 	b.w	80078be <_dtoa_r+0x2e>
 800820a:	692a      	ldr	r2, [r5, #16]
 800820c:	3202      	adds	r2, #2
 800820e:	0092      	lsls	r2, r2, #2
 8008210:	f105 010c 	add.w	r1, r5, #12
 8008214:	300c      	adds	r0, #12
 8008216:	f001 ff75 	bl	800a104 <memcpy>
 800821a:	2201      	movs	r2, #1
 800821c:	4631      	mov	r1, r6
 800821e:	4658      	mov	r0, fp
 8008220:	f000 fc52 	bl	8008ac8 <__lshift>
 8008224:	f10a 0301 	add.w	r3, sl, #1
 8008228:	9307      	str	r3, [sp, #28]
 800822a:	9b00      	ldr	r3, [sp, #0]
 800822c:	4453      	add	r3, sl
 800822e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008230:	9b02      	ldr	r3, [sp, #8]
 8008232:	f003 0301 	and.w	r3, r3, #1
 8008236:	462f      	mov	r7, r5
 8008238:	930a      	str	r3, [sp, #40]	@ 0x28
 800823a:	4605      	mov	r5, r0
 800823c:	9b07      	ldr	r3, [sp, #28]
 800823e:	4621      	mov	r1, r4
 8008240:	3b01      	subs	r3, #1
 8008242:	4648      	mov	r0, r9
 8008244:	9300      	str	r3, [sp, #0]
 8008246:	f7ff fa99 	bl	800777c <quorem>
 800824a:	4639      	mov	r1, r7
 800824c:	9002      	str	r0, [sp, #8]
 800824e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008252:	4648      	mov	r0, r9
 8008254:	f000 fca4 	bl	8008ba0 <__mcmp>
 8008258:	462a      	mov	r2, r5
 800825a:	9008      	str	r0, [sp, #32]
 800825c:	4621      	mov	r1, r4
 800825e:	4658      	mov	r0, fp
 8008260:	f000 fcba 	bl	8008bd8 <__mdiff>
 8008264:	68c2      	ldr	r2, [r0, #12]
 8008266:	4606      	mov	r6, r0
 8008268:	bb02      	cbnz	r2, 80082ac <_dtoa_r+0xa1c>
 800826a:	4601      	mov	r1, r0
 800826c:	4648      	mov	r0, r9
 800826e:	f000 fc97 	bl	8008ba0 <__mcmp>
 8008272:	4602      	mov	r2, r0
 8008274:	4631      	mov	r1, r6
 8008276:	4658      	mov	r0, fp
 8008278:	920e      	str	r2, [sp, #56]	@ 0x38
 800827a:	f000 fa0d 	bl	8008698 <_Bfree>
 800827e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008280:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008282:	9e07      	ldr	r6, [sp, #28]
 8008284:	ea43 0102 	orr.w	r1, r3, r2
 8008288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800828a:	4319      	orrs	r1, r3
 800828c:	d110      	bne.n	80082b0 <_dtoa_r+0xa20>
 800828e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008292:	d029      	beq.n	80082e8 <_dtoa_r+0xa58>
 8008294:	9b08      	ldr	r3, [sp, #32]
 8008296:	2b00      	cmp	r3, #0
 8008298:	dd02      	ble.n	80082a0 <_dtoa_r+0xa10>
 800829a:	9b02      	ldr	r3, [sp, #8]
 800829c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80082a0:	9b00      	ldr	r3, [sp, #0]
 80082a2:	f883 8000 	strb.w	r8, [r3]
 80082a6:	e63f      	b.n	8007f28 <_dtoa_r+0x698>
 80082a8:	4628      	mov	r0, r5
 80082aa:	e7bb      	b.n	8008224 <_dtoa_r+0x994>
 80082ac:	2201      	movs	r2, #1
 80082ae:	e7e1      	b.n	8008274 <_dtoa_r+0x9e4>
 80082b0:	9b08      	ldr	r3, [sp, #32]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	db04      	blt.n	80082c0 <_dtoa_r+0xa30>
 80082b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80082b8:	430b      	orrs	r3, r1
 80082ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80082bc:	430b      	orrs	r3, r1
 80082be:	d120      	bne.n	8008302 <_dtoa_r+0xa72>
 80082c0:	2a00      	cmp	r2, #0
 80082c2:	dded      	ble.n	80082a0 <_dtoa_r+0xa10>
 80082c4:	4649      	mov	r1, r9
 80082c6:	2201      	movs	r2, #1
 80082c8:	4658      	mov	r0, fp
 80082ca:	f000 fbfd 	bl	8008ac8 <__lshift>
 80082ce:	4621      	mov	r1, r4
 80082d0:	4681      	mov	r9, r0
 80082d2:	f000 fc65 	bl	8008ba0 <__mcmp>
 80082d6:	2800      	cmp	r0, #0
 80082d8:	dc03      	bgt.n	80082e2 <_dtoa_r+0xa52>
 80082da:	d1e1      	bne.n	80082a0 <_dtoa_r+0xa10>
 80082dc:	f018 0f01 	tst.w	r8, #1
 80082e0:	d0de      	beq.n	80082a0 <_dtoa_r+0xa10>
 80082e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80082e6:	d1d8      	bne.n	800829a <_dtoa_r+0xa0a>
 80082e8:	9a00      	ldr	r2, [sp, #0]
 80082ea:	2339      	movs	r3, #57	@ 0x39
 80082ec:	7013      	strb	r3, [r2, #0]
 80082ee:	4633      	mov	r3, r6
 80082f0:	461e      	mov	r6, r3
 80082f2:	3b01      	subs	r3, #1
 80082f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80082f8:	2a39      	cmp	r2, #57	@ 0x39
 80082fa:	d052      	beq.n	80083a2 <_dtoa_r+0xb12>
 80082fc:	3201      	adds	r2, #1
 80082fe:	701a      	strb	r2, [r3, #0]
 8008300:	e612      	b.n	8007f28 <_dtoa_r+0x698>
 8008302:	2a00      	cmp	r2, #0
 8008304:	dd07      	ble.n	8008316 <_dtoa_r+0xa86>
 8008306:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800830a:	d0ed      	beq.n	80082e8 <_dtoa_r+0xa58>
 800830c:	9a00      	ldr	r2, [sp, #0]
 800830e:	f108 0301 	add.w	r3, r8, #1
 8008312:	7013      	strb	r3, [r2, #0]
 8008314:	e608      	b.n	8007f28 <_dtoa_r+0x698>
 8008316:	9b07      	ldr	r3, [sp, #28]
 8008318:	9a07      	ldr	r2, [sp, #28]
 800831a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800831e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008320:	4293      	cmp	r3, r2
 8008322:	d028      	beq.n	8008376 <_dtoa_r+0xae6>
 8008324:	4649      	mov	r1, r9
 8008326:	2300      	movs	r3, #0
 8008328:	220a      	movs	r2, #10
 800832a:	4658      	mov	r0, fp
 800832c:	f000 f9d6 	bl	80086dc <__multadd>
 8008330:	42af      	cmp	r7, r5
 8008332:	4681      	mov	r9, r0
 8008334:	f04f 0300 	mov.w	r3, #0
 8008338:	f04f 020a 	mov.w	r2, #10
 800833c:	4639      	mov	r1, r7
 800833e:	4658      	mov	r0, fp
 8008340:	d107      	bne.n	8008352 <_dtoa_r+0xac2>
 8008342:	f000 f9cb 	bl	80086dc <__multadd>
 8008346:	4607      	mov	r7, r0
 8008348:	4605      	mov	r5, r0
 800834a:	9b07      	ldr	r3, [sp, #28]
 800834c:	3301      	adds	r3, #1
 800834e:	9307      	str	r3, [sp, #28]
 8008350:	e774      	b.n	800823c <_dtoa_r+0x9ac>
 8008352:	f000 f9c3 	bl	80086dc <__multadd>
 8008356:	4629      	mov	r1, r5
 8008358:	4607      	mov	r7, r0
 800835a:	2300      	movs	r3, #0
 800835c:	220a      	movs	r2, #10
 800835e:	4658      	mov	r0, fp
 8008360:	f000 f9bc 	bl	80086dc <__multadd>
 8008364:	4605      	mov	r5, r0
 8008366:	e7f0      	b.n	800834a <_dtoa_r+0xaba>
 8008368:	9b00      	ldr	r3, [sp, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	bfcc      	ite	gt
 800836e:	461e      	movgt	r6, r3
 8008370:	2601      	movle	r6, #1
 8008372:	4456      	add	r6, sl
 8008374:	2700      	movs	r7, #0
 8008376:	4649      	mov	r1, r9
 8008378:	2201      	movs	r2, #1
 800837a:	4658      	mov	r0, fp
 800837c:	f000 fba4 	bl	8008ac8 <__lshift>
 8008380:	4621      	mov	r1, r4
 8008382:	4681      	mov	r9, r0
 8008384:	f000 fc0c 	bl	8008ba0 <__mcmp>
 8008388:	2800      	cmp	r0, #0
 800838a:	dcb0      	bgt.n	80082ee <_dtoa_r+0xa5e>
 800838c:	d102      	bne.n	8008394 <_dtoa_r+0xb04>
 800838e:	f018 0f01 	tst.w	r8, #1
 8008392:	d1ac      	bne.n	80082ee <_dtoa_r+0xa5e>
 8008394:	4633      	mov	r3, r6
 8008396:	461e      	mov	r6, r3
 8008398:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800839c:	2a30      	cmp	r2, #48	@ 0x30
 800839e:	d0fa      	beq.n	8008396 <_dtoa_r+0xb06>
 80083a0:	e5c2      	b.n	8007f28 <_dtoa_r+0x698>
 80083a2:	459a      	cmp	sl, r3
 80083a4:	d1a4      	bne.n	80082f0 <_dtoa_r+0xa60>
 80083a6:	9b04      	ldr	r3, [sp, #16]
 80083a8:	3301      	adds	r3, #1
 80083aa:	9304      	str	r3, [sp, #16]
 80083ac:	2331      	movs	r3, #49	@ 0x31
 80083ae:	f88a 3000 	strb.w	r3, [sl]
 80083b2:	e5b9      	b.n	8007f28 <_dtoa_r+0x698>
 80083b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80083b6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008414 <_dtoa_r+0xb84>
 80083ba:	b11b      	cbz	r3, 80083c4 <_dtoa_r+0xb34>
 80083bc:	f10a 0308 	add.w	r3, sl, #8
 80083c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80083c2:	6013      	str	r3, [r2, #0]
 80083c4:	4650      	mov	r0, sl
 80083c6:	b019      	add	sp, #100	@ 0x64
 80083c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	f77f ae37 	ble.w	8008042 <_dtoa_r+0x7b2>
 80083d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80083d8:	2001      	movs	r0, #1
 80083da:	e655      	b.n	8008088 <_dtoa_r+0x7f8>
 80083dc:	9b00      	ldr	r3, [sp, #0]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f77f aed6 	ble.w	8008190 <_dtoa_r+0x900>
 80083e4:	4656      	mov	r6, sl
 80083e6:	4621      	mov	r1, r4
 80083e8:	4648      	mov	r0, r9
 80083ea:	f7ff f9c7 	bl	800777c <quorem>
 80083ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80083f2:	f806 8b01 	strb.w	r8, [r6], #1
 80083f6:	9b00      	ldr	r3, [sp, #0]
 80083f8:	eba6 020a 	sub.w	r2, r6, sl
 80083fc:	4293      	cmp	r3, r2
 80083fe:	ddb3      	ble.n	8008368 <_dtoa_r+0xad8>
 8008400:	4649      	mov	r1, r9
 8008402:	2300      	movs	r3, #0
 8008404:	220a      	movs	r2, #10
 8008406:	4658      	mov	r0, fp
 8008408:	f000 f968 	bl	80086dc <__multadd>
 800840c:	4681      	mov	r9, r0
 800840e:	e7ea      	b.n	80083e6 <_dtoa_r+0xb56>
 8008410:	0800af89 	.word	0x0800af89
 8008414:	0800af0d 	.word	0x0800af0d

08008418 <_free_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	4605      	mov	r5, r0
 800841c:	2900      	cmp	r1, #0
 800841e:	d041      	beq.n	80084a4 <_free_r+0x8c>
 8008420:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008424:	1f0c      	subs	r4, r1, #4
 8008426:	2b00      	cmp	r3, #0
 8008428:	bfb8      	it	lt
 800842a:	18e4      	addlt	r4, r4, r3
 800842c:	f000 f8e8 	bl	8008600 <__malloc_lock>
 8008430:	4a1d      	ldr	r2, [pc, #116]	@ (80084a8 <_free_r+0x90>)
 8008432:	6813      	ldr	r3, [r2, #0]
 8008434:	b933      	cbnz	r3, 8008444 <_free_r+0x2c>
 8008436:	6063      	str	r3, [r4, #4]
 8008438:	6014      	str	r4, [r2, #0]
 800843a:	4628      	mov	r0, r5
 800843c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008440:	f000 b8e4 	b.w	800860c <__malloc_unlock>
 8008444:	42a3      	cmp	r3, r4
 8008446:	d908      	bls.n	800845a <_free_r+0x42>
 8008448:	6820      	ldr	r0, [r4, #0]
 800844a:	1821      	adds	r1, r4, r0
 800844c:	428b      	cmp	r3, r1
 800844e:	bf01      	itttt	eq
 8008450:	6819      	ldreq	r1, [r3, #0]
 8008452:	685b      	ldreq	r3, [r3, #4]
 8008454:	1809      	addeq	r1, r1, r0
 8008456:	6021      	streq	r1, [r4, #0]
 8008458:	e7ed      	b.n	8008436 <_free_r+0x1e>
 800845a:	461a      	mov	r2, r3
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	b10b      	cbz	r3, 8008464 <_free_r+0x4c>
 8008460:	42a3      	cmp	r3, r4
 8008462:	d9fa      	bls.n	800845a <_free_r+0x42>
 8008464:	6811      	ldr	r1, [r2, #0]
 8008466:	1850      	adds	r0, r2, r1
 8008468:	42a0      	cmp	r0, r4
 800846a:	d10b      	bne.n	8008484 <_free_r+0x6c>
 800846c:	6820      	ldr	r0, [r4, #0]
 800846e:	4401      	add	r1, r0
 8008470:	1850      	adds	r0, r2, r1
 8008472:	4283      	cmp	r3, r0
 8008474:	6011      	str	r1, [r2, #0]
 8008476:	d1e0      	bne.n	800843a <_free_r+0x22>
 8008478:	6818      	ldr	r0, [r3, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	6053      	str	r3, [r2, #4]
 800847e:	4408      	add	r0, r1
 8008480:	6010      	str	r0, [r2, #0]
 8008482:	e7da      	b.n	800843a <_free_r+0x22>
 8008484:	d902      	bls.n	800848c <_free_r+0x74>
 8008486:	230c      	movs	r3, #12
 8008488:	602b      	str	r3, [r5, #0]
 800848a:	e7d6      	b.n	800843a <_free_r+0x22>
 800848c:	6820      	ldr	r0, [r4, #0]
 800848e:	1821      	adds	r1, r4, r0
 8008490:	428b      	cmp	r3, r1
 8008492:	bf04      	itt	eq
 8008494:	6819      	ldreq	r1, [r3, #0]
 8008496:	685b      	ldreq	r3, [r3, #4]
 8008498:	6063      	str	r3, [r4, #4]
 800849a:	bf04      	itt	eq
 800849c:	1809      	addeq	r1, r1, r0
 800849e:	6021      	streq	r1, [r4, #0]
 80084a0:	6054      	str	r4, [r2, #4]
 80084a2:	e7ca      	b.n	800843a <_free_r+0x22>
 80084a4:	bd38      	pop	{r3, r4, r5, pc}
 80084a6:	bf00      	nop
 80084a8:	2000da14 	.word	0x2000da14

080084ac <malloc>:
 80084ac:	4b02      	ldr	r3, [pc, #8]	@ (80084b8 <malloc+0xc>)
 80084ae:	4601      	mov	r1, r0
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	f000 b825 	b.w	8008500 <_malloc_r>
 80084b6:	bf00      	nop
 80084b8:	2000d410 	.word	0x2000d410

080084bc <sbrk_aligned>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	4e0f      	ldr	r6, [pc, #60]	@ (80084fc <sbrk_aligned+0x40>)
 80084c0:	460c      	mov	r4, r1
 80084c2:	6831      	ldr	r1, [r6, #0]
 80084c4:	4605      	mov	r5, r0
 80084c6:	b911      	cbnz	r1, 80084ce <sbrk_aligned+0x12>
 80084c8:	f001 fe0c 	bl	800a0e4 <_sbrk_r>
 80084cc:	6030      	str	r0, [r6, #0]
 80084ce:	4621      	mov	r1, r4
 80084d0:	4628      	mov	r0, r5
 80084d2:	f001 fe07 	bl	800a0e4 <_sbrk_r>
 80084d6:	1c43      	adds	r3, r0, #1
 80084d8:	d103      	bne.n	80084e2 <sbrk_aligned+0x26>
 80084da:	f04f 34ff 	mov.w	r4, #4294967295
 80084de:	4620      	mov	r0, r4
 80084e0:	bd70      	pop	{r4, r5, r6, pc}
 80084e2:	1cc4      	adds	r4, r0, #3
 80084e4:	f024 0403 	bic.w	r4, r4, #3
 80084e8:	42a0      	cmp	r0, r4
 80084ea:	d0f8      	beq.n	80084de <sbrk_aligned+0x22>
 80084ec:	1a21      	subs	r1, r4, r0
 80084ee:	4628      	mov	r0, r5
 80084f0:	f001 fdf8 	bl	800a0e4 <_sbrk_r>
 80084f4:	3001      	adds	r0, #1
 80084f6:	d1f2      	bne.n	80084de <sbrk_aligned+0x22>
 80084f8:	e7ef      	b.n	80084da <sbrk_aligned+0x1e>
 80084fa:	bf00      	nop
 80084fc:	2000da10 	.word	0x2000da10

08008500 <_malloc_r>:
 8008500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008504:	1ccd      	adds	r5, r1, #3
 8008506:	f025 0503 	bic.w	r5, r5, #3
 800850a:	3508      	adds	r5, #8
 800850c:	2d0c      	cmp	r5, #12
 800850e:	bf38      	it	cc
 8008510:	250c      	movcc	r5, #12
 8008512:	2d00      	cmp	r5, #0
 8008514:	4606      	mov	r6, r0
 8008516:	db01      	blt.n	800851c <_malloc_r+0x1c>
 8008518:	42a9      	cmp	r1, r5
 800851a:	d904      	bls.n	8008526 <_malloc_r+0x26>
 800851c:	230c      	movs	r3, #12
 800851e:	6033      	str	r3, [r6, #0]
 8008520:	2000      	movs	r0, #0
 8008522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008526:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085fc <_malloc_r+0xfc>
 800852a:	f000 f869 	bl	8008600 <__malloc_lock>
 800852e:	f8d8 3000 	ldr.w	r3, [r8]
 8008532:	461c      	mov	r4, r3
 8008534:	bb44      	cbnz	r4, 8008588 <_malloc_r+0x88>
 8008536:	4629      	mov	r1, r5
 8008538:	4630      	mov	r0, r6
 800853a:	f7ff ffbf 	bl	80084bc <sbrk_aligned>
 800853e:	1c43      	adds	r3, r0, #1
 8008540:	4604      	mov	r4, r0
 8008542:	d158      	bne.n	80085f6 <_malloc_r+0xf6>
 8008544:	f8d8 4000 	ldr.w	r4, [r8]
 8008548:	4627      	mov	r7, r4
 800854a:	2f00      	cmp	r7, #0
 800854c:	d143      	bne.n	80085d6 <_malloc_r+0xd6>
 800854e:	2c00      	cmp	r4, #0
 8008550:	d04b      	beq.n	80085ea <_malloc_r+0xea>
 8008552:	6823      	ldr	r3, [r4, #0]
 8008554:	4639      	mov	r1, r7
 8008556:	4630      	mov	r0, r6
 8008558:	eb04 0903 	add.w	r9, r4, r3
 800855c:	f001 fdc2 	bl	800a0e4 <_sbrk_r>
 8008560:	4581      	cmp	r9, r0
 8008562:	d142      	bne.n	80085ea <_malloc_r+0xea>
 8008564:	6821      	ldr	r1, [r4, #0]
 8008566:	1a6d      	subs	r5, r5, r1
 8008568:	4629      	mov	r1, r5
 800856a:	4630      	mov	r0, r6
 800856c:	f7ff ffa6 	bl	80084bc <sbrk_aligned>
 8008570:	3001      	adds	r0, #1
 8008572:	d03a      	beq.n	80085ea <_malloc_r+0xea>
 8008574:	6823      	ldr	r3, [r4, #0]
 8008576:	442b      	add	r3, r5
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	f8d8 3000 	ldr.w	r3, [r8]
 800857e:	685a      	ldr	r2, [r3, #4]
 8008580:	bb62      	cbnz	r2, 80085dc <_malloc_r+0xdc>
 8008582:	f8c8 7000 	str.w	r7, [r8]
 8008586:	e00f      	b.n	80085a8 <_malloc_r+0xa8>
 8008588:	6822      	ldr	r2, [r4, #0]
 800858a:	1b52      	subs	r2, r2, r5
 800858c:	d420      	bmi.n	80085d0 <_malloc_r+0xd0>
 800858e:	2a0b      	cmp	r2, #11
 8008590:	d917      	bls.n	80085c2 <_malloc_r+0xc2>
 8008592:	1961      	adds	r1, r4, r5
 8008594:	42a3      	cmp	r3, r4
 8008596:	6025      	str	r5, [r4, #0]
 8008598:	bf18      	it	ne
 800859a:	6059      	strne	r1, [r3, #4]
 800859c:	6863      	ldr	r3, [r4, #4]
 800859e:	bf08      	it	eq
 80085a0:	f8c8 1000 	streq.w	r1, [r8]
 80085a4:	5162      	str	r2, [r4, r5]
 80085a6:	604b      	str	r3, [r1, #4]
 80085a8:	4630      	mov	r0, r6
 80085aa:	f000 f82f 	bl	800860c <__malloc_unlock>
 80085ae:	f104 000b 	add.w	r0, r4, #11
 80085b2:	1d23      	adds	r3, r4, #4
 80085b4:	f020 0007 	bic.w	r0, r0, #7
 80085b8:	1ac2      	subs	r2, r0, r3
 80085ba:	bf1c      	itt	ne
 80085bc:	1a1b      	subne	r3, r3, r0
 80085be:	50a3      	strne	r3, [r4, r2]
 80085c0:	e7af      	b.n	8008522 <_malloc_r+0x22>
 80085c2:	6862      	ldr	r2, [r4, #4]
 80085c4:	42a3      	cmp	r3, r4
 80085c6:	bf0c      	ite	eq
 80085c8:	f8c8 2000 	streq.w	r2, [r8]
 80085cc:	605a      	strne	r2, [r3, #4]
 80085ce:	e7eb      	b.n	80085a8 <_malloc_r+0xa8>
 80085d0:	4623      	mov	r3, r4
 80085d2:	6864      	ldr	r4, [r4, #4]
 80085d4:	e7ae      	b.n	8008534 <_malloc_r+0x34>
 80085d6:	463c      	mov	r4, r7
 80085d8:	687f      	ldr	r7, [r7, #4]
 80085da:	e7b6      	b.n	800854a <_malloc_r+0x4a>
 80085dc:	461a      	mov	r2, r3
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	42a3      	cmp	r3, r4
 80085e2:	d1fb      	bne.n	80085dc <_malloc_r+0xdc>
 80085e4:	2300      	movs	r3, #0
 80085e6:	6053      	str	r3, [r2, #4]
 80085e8:	e7de      	b.n	80085a8 <_malloc_r+0xa8>
 80085ea:	230c      	movs	r3, #12
 80085ec:	6033      	str	r3, [r6, #0]
 80085ee:	4630      	mov	r0, r6
 80085f0:	f000 f80c 	bl	800860c <__malloc_unlock>
 80085f4:	e794      	b.n	8008520 <_malloc_r+0x20>
 80085f6:	6005      	str	r5, [r0, #0]
 80085f8:	e7d6      	b.n	80085a8 <_malloc_r+0xa8>
 80085fa:	bf00      	nop
 80085fc:	2000da14 	.word	0x2000da14

08008600 <__malloc_lock>:
 8008600:	4801      	ldr	r0, [pc, #4]	@ (8008608 <__malloc_lock+0x8>)
 8008602:	f7ff b8b2 	b.w	800776a <__retarget_lock_acquire_recursive>
 8008606:	bf00      	nop
 8008608:	2000da0c 	.word	0x2000da0c

0800860c <__malloc_unlock>:
 800860c:	4801      	ldr	r0, [pc, #4]	@ (8008614 <__malloc_unlock+0x8>)
 800860e:	f7ff b8ad 	b.w	800776c <__retarget_lock_release_recursive>
 8008612:	bf00      	nop
 8008614:	2000da0c 	.word	0x2000da0c

08008618 <_Balloc>:
 8008618:	b570      	push	{r4, r5, r6, lr}
 800861a:	69c6      	ldr	r6, [r0, #28]
 800861c:	4604      	mov	r4, r0
 800861e:	460d      	mov	r5, r1
 8008620:	b976      	cbnz	r6, 8008640 <_Balloc+0x28>
 8008622:	2010      	movs	r0, #16
 8008624:	f7ff ff42 	bl	80084ac <malloc>
 8008628:	4602      	mov	r2, r0
 800862a:	61e0      	str	r0, [r4, #28]
 800862c:	b920      	cbnz	r0, 8008638 <_Balloc+0x20>
 800862e:	4b18      	ldr	r3, [pc, #96]	@ (8008690 <_Balloc+0x78>)
 8008630:	4818      	ldr	r0, [pc, #96]	@ (8008694 <_Balloc+0x7c>)
 8008632:	216b      	movs	r1, #107	@ 0x6b
 8008634:	f001 fd7c 	bl	800a130 <__assert_func>
 8008638:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800863c:	6006      	str	r6, [r0, #0]
 800863e:	60c6      	str	r6, [r0, #12]
 8008640:	69e6      	ldr	r6, [r4, #28]
 8008642:	68f3      	ldr	r3, [r6, #12]
 8008644:	b183      	cbz	r3, 8008668 <_Balloc+0x50>
 8008646:	69e3      	ldr	r3, [r4, #28]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800864e:	b9b8      	cbnz	r0, 8008680 <_Balloc+0x68>
 8008650:	2101      	movs	r1, #1
 8008652:	fa01 f605 	lsl.w	r6, r1, r5
 8008656:	1d72      	adds	r2, r6, #5
 8008658:	0092      	lsls	r2, r2, #2
 800865a:	4620      	mov	r0, r4
 800865c:	f001 fd86 	bl	800a16c <_calloc_r>
 8008660:	b160      	cbz	r0, 800867c <_Balloc+0x64>
 8008662:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008666:	e00e      	b.n	8008686 <_Balloc+0x6e>
 8008668:	2221      	movs	r2, #33	@ 0x21
 800866a:	2104      	movs	r1, #4
 800866c:	4620      	mov	r0, r4
 800866e:	f001 fd7d 	bl	800a16c <_calloc_r>
 8008672:	69e3      	ldr	r3, [r4, #28]
 8008674:	60f0      	str	r0, [r6, #12]
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1e4      	bne.n	8008646 <_Balloc+0x2e>
 800867c:	2000      	movs	r0, #0
 800867e:	bd70      	pop	{r4, r5, r6, pc}
 8008680:	6802      	ldr	r2, [r0, #0]
 8008682:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008686:	2300      	movs	r3, #0
 8008688:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800868c:	e7f7      	b.n	800867e <_Balloc+0x66>
 800868e:	bf00      	nop
 8008690:	0800af1a 	.word	0x0800af1a
 8008694:	0800af9a 	.word	0x0800af9a

08008698 <_Bfree>:
 8008698:	b570      	push	{r4, r5, r6, lr}
 800869a:	69c6      	ldr	r6, [r0, #28]
 800869c:	4605      	mov	r5, r0
 800869e:	460c      	mov	r4, r1
 80086a0:	b976      	cbnz	r6, 80086c0 <_Bfree+0x28>
 80086a2:	2010      	movs	r0, #16
 80086a4:	f7ff ff02 	bl	80084ac <malloc>
 80086a8:	4602      	mov	r2, r0
 80086aa:	61e8      	str	r0, [r5, #28]
 80086ac:	b920      	cbnz	r0, 80086b8 <_Bfree+0x20>
 80086ae:	4b09      	ldr	r3, [pc, #36]	@ (80086d4 <_Bfree+0x3c>)
 80086b0:	4809      	ldr	r0, [pc, #36]	@ (80086d8 <_Bfree+0x40>)
 80086b2:	218f      	movs	r1, #143	@ 0x8f
 80086b4:	f001 fd3c 	bl	800a130 <__assert_func>
 80086b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086bc:	6006      	str	r6, [r0, #0]
 80086be:	60c6      	str	r6, [r0, #12]
 80086c0:	b13c      	cbz	r4, 80086d2 <_Bfree+0x3a>
 80086c2:	69eb      	ldr	r3, [r5, #28]
 80086c4:	6862      	ldr	r2, [r4, #4]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086cc:	6021      	str	r1, [r4, #0]
 80086ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086d2:	bd70      	pop	{r4, r5, r6, pc}
 80086d4:	0800af1a 	.word	0x0800af1a
 80086d8:	0800af9a 	.word	0x0800af9a

080086dc <__multadd>:
 80086dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086e0:	690d      	ldr	r5, [r1, #16]
 80086e2:	4607      	mov	r7, r0
 80086e4:	460c      	mov	r4, r1
 80086e6:	461e      	mov	r6, r3
 80086e8:	f101 0c14 	add.w	ip, r1, #20
 80086ec:	2000      	movs	r0, #0
 80086ee:	f8dc 3000 	ldr.w	r3, [ip]
 80086f2:	b299      	uxth	r1, r3
 80086f4:	fb02 6101 	mla	r1, r2, r1, r6
 80086f8:	0c1e      	lsrs	r6, r3, #16
 80086fa:	0c0b      	lsrs	r3, r1, #16
 80086fc:	fb02 3306 	mla	r3, r2, r6, r3
 8008700:	b289      	uxth	r1, r1
 8008702:	3001      	adds	r0, #1
 8008704:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008708:	4285      	cmp	r5, r0
 800870a:	f84c 1b04 	str.w	r1, [ip], #4
 800870e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008712:	dcec      	bgt.n	80086ee <__multadd+0x12>
 8008714:	b30e      	cbz	r6, 800875a <__multadd+0x7e>
 8008716:	68a3      	ldr	r3, [r4, #8]
 8008718:	42ab      	cmp	r3, r5
 800871a:	dc19      	bgt.n	8008750 <__multadd+0x74>
 800871c:	6861      	ldr	r1, [r4, #4]
 800871e:	4638      	mov	r0, r7
 8008720:	3101      	adds	r1, #1
 8008722:	f7ff ff79 	bl	8008618 <_Balloc>
 8008726:	4680      	mov	r8, r0
 8008728:	b928      	cbnz	r0, 8008736 <__multadd+0x5a>
 800872a:	4602      	mov	r2, r0
 800872c:	4b0c      	ldr	r3, [pc, #48]	@ (8008760 <__multadd+0x84>)
 800872e:	480d      	ldr	r0, [pc, #52]	@ (8008764 <__multadd+0x88>)
 8008730:	21ba      	movs	r1, #186	@ 0xba
 8008732:	f001 fcfd 	bl	800a130 <__assert_func>
 8008736:	6922      	ldr	r2, [r4, #16]
 8008738:	3202      	adds	r2, #2
 800873a:	f104 010c 	add.w	r1, r4, #12
 800873e:	0092      	lsls	r2, r2, #2
 8008740:	300c      	adds	r0, #12
 8008742:	f001 fcdf 	bl	800a104 <memcpy>
 8008746:	4621      	mov	r1, r4
 8008748:	4638      	mov	r0, r7
 800874a:	f7ff ffa5 	bl	8008698 <_Bfree>
 800874e:	4644      	mov	r4, r8
 8008750:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008754:	3501      	adds	r5, #1
 8008756:	615e      	str	r6, [r3, #20]
 8008758:	6125      	str	r5, [r4, #16]
 800875a:	4620      	mov	r0, r4
 800875c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008760:	0800af89 	.word	0x0800af89
 8008764:	0800af9a 	.word	0x0800af9a

08008768 <__s2b>:
 8008768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800876c:	460c      	mov	r4, r1
 800876e:	4615      	mov	r5, r2
 8008770:	461f      	mov	r7, r3
 8008772:	2209      	movs	r2, #9
 8008774:	3308      	adds	r3, #8
 8008776:	4606      	mov	r6, r0
 8008778:	fb93 f3f2 	sdiv	r3, r3, r2
 800877c:	2100      	movs	r1, #0
 800877e:	2201      	movs	r2, #1
 8008780:	429a      	cmp	r2, r3
 8008782:	db09      	blt.n	8008798 <__s2b+0x30>
 8008784:	4630      	mov	r0, r6
 8008786:	f7ff ff47 	bl	8008618 <_Balloc>
 800878a:	b940      	cbnz	r0, 800879e <__s2b+0x36>
 800878c:	4602      	mov	r2, r0
 800878e:	4b19      	ldr	r3, [pc, #100]	@ (80087f4 <__s2b+0x8c>)
 8008790:	4819      	ldr	r0, [pc, #100]	@ (80087f8 <__s2b+0x90>)
 8008792:	21d3      	movs	r1, #211	@ 0xd3
 8008794:	f001 fccc 	bl	800a130 <__assert_func>
 8008798:	0052      	lsls	r2, r2, #1
 800879a:	3101      	adds	r1, #1
 800879c:	e7f0      	b.n	8008780 <__s2b+0x18>
 800879e:	9b08      	ldr	r3, [sp, #32]
 80087a0:	6143      	str	r3, [r0, #20]
 80087a2:	2d09      	cmp	r5, #9
 80087a4:	f04f 0301 	mov.w	r3, #1
 80087a8:	6103      	str	r3, [r0, #16]
 80087aa:	dd16      	ble.n	80087da <__s2b+0x72>
 80087ac:	f104 0909 	add.w	r9, r4, #9
 80087b0:	46c8      	mov	r8, r9
 80087b2:	442c      	add	r4, r5
 80087b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80087b8:	4601      	mov	r1, r0
 80087ba:	3b30      	subs	r3, #48	@ 0x30
 80087bc:	220a      	movs	r2, #10
 80087be:	4630      	mov	r0, r6
 80087c0:	f7ff ff8c 	bl	80086dc <__multadd>
 80087c4:	45a0      	cmp	r8, r4
 80087c6:	d1f5      	bne.n	80087b4 <__s2b+0x4c>
 80087c8:	f1a5 0408 	sub.w	r4, r5, #8
 80087cc:	444c      	add	r4, r9
 80087ce:	1b2d      	subs	r5, r5, r4
 80087d0:	1963      	adds	r3, r4, r5
 80087d2:	42bb      	cmp	r3, r7
 80087d4:	db04      	blt.n	80087e0 <__s2b+0x78>
 80087d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087da:	340a      	adds	r4, #10
 80087dc:	2509      	movs	r5, #9
 80087de:	e7f6      	b.n	80087ce <__s2b+0x66>
 80087e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80087e4:	4601      	mov	r1, r0
 80087e6:	3b30      	subs	r3, #48	@ 0x30
 80087e8:	220a      	movs	r2, #10
 80087ea:	4630      	mov	r0, r6
 80087ec:	f7ff ff76 	bl	80086dc <__multadd>
 80087f0:	e7ee      	b.n	80087d0 <__s2b+0x68>
 80087f2:	bf00      	nop
 80087f4:	0800af89 	.word	0x0800af89
 80087f8:	0800af9a 	.word	0x0800af9a

080087fc <__hi0bits>:
 80087fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008800:	4603      	mov	r3, r0
 8008802:	bf36      	itet	cc
 8008804:	0403      	lslcc	r3, r0, #16
 8008806:	2000      	movcs	r0, #0
 8008808:	2010      	movcc	r0, #16
 800880a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800880e:	bf3c      	itt	cc
 8008810:	021b      	lslcc	r3, r3, #8
 8008812:	3008      	addcc	r0, #8
 8008814:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008818:	bf3c      	itt	cc
 800881a:	011b      	lslcc	r3, r3, #4
 800881c:	3004      	addcc	r0, #4
 800881e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008822:	bf3c      	itt	cc
 8008824:	009b      	lslcc	r3, r3, #2
 8008826:	3002      	addcc	r0, #2
 8008828:	2b00      	cmp	r3, #0
 800882a:	db05      	blt.n	8008838 <__hi0bits+0x3c>
 800882c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008830:	f100 0001 	add.w	r0, r0, #1
 8008834:	bf08      	it	eq
 8008836:	2020      	moveq	r0, #32
 8008838:	4770      	bx	lr

0800883a <__lo0bits>:
 800883a:	6803      	ldr	r3, [r0, #0]
 800883c:	4602      	mov	r2, r0
 800883e:	f013 0007 	ands.w	r0, r3, #7
 8008842:	d00b      	beq.n	800885c <__lo0bits+0x22>
 8008844:	07d9      	lsls	r1, r3, #31
 8008846:	d421      	bmi.n	800888c <__lo0bits+0x52>
 8008848:	0798      	lsls	r0, r3, #30
 800884a:	bf49      	itett	mi
 800884c:	085b      	lsrmi	r3, r3, #1
 800884e:	089b      	lsrpl	r3, r3, #2
 8008850:	2001      	movmi	r0, #1
 8008852:	6013      	strmi	r3, [r2, #0]
 8008854:	bf5c      	itt	pl
 8008856:	6013      	strpl	r3, [r2, #0]
 8008858:	2002      	movpl	r0, #2
 800885a:	4770      	bx	lr
 800885c:	b299      	uxth	r1, r3
 800885e:	b909      	cbnz	r1, 8008864 <__lo0bits+0x2a>
 8008860:	0c1b      	lsrs	r3, r3, #16
 8008862:	2010      	movs	r0, #16
 8008864:	b2d9      	uxtb	r1, r3
 8008866:	b909      	cbnz	r1, 800886c <__lo0bits+0x32>
 8008868:	3008      	adds	r0, #8
 800886a:	0a1b      	lsrs	r3, r3, #8
 800886c:	0719      	lsls	r1, r3, #28
 800886e:	bf04      	itt	eq
 8008870:	091b      	lsreq	r3, r3, #4
 8008872:	3004      	addeq	r0, #4
 8008874:	0799      	lsls	r1, r3, #30
 8008876:	bf04      	itt	eq
 8008878:	089b      	lsreq	r3, r3, #2
 800887a:	3002      	addeq	r0, #2
 800887c:	07d9      	lsls	r1, r3, #31
 800887e:	d403      	bmi.n	8008888 <__lo0bits+0x4e>
 8008880:	085b      	lsrs	r3, r3, #1
 8008882:	f100 0001 	add.w	r0, r0, #1
 8008886:	d003      	beq.n	8008890 <__lo0bits+0x56>
 8008888:	6013      	str	r3, [r2, #0]
 800888a:	4770      	bx	lr
 800888c:	2000      	movs	r0, #0
 800888e:	4770      	bx	lr
 8008890:	2020      	movs	r0, #32
 8008892:	4770      	bx	lr

08008894 <__i2b>:
 8008894:	b510      	push	{r4, lr}
 8008896:	460c      	mov	r4, r1
 8008898:	2101      	movs	r1, #1
 800889a:	f7ff febd 	bl	8008618 <_Balloc>
 800889e:	4602      	mov	r2, r0
 80088a0:	b928      	cbnz	r0, 80088ae <__i2b+0x1a>
 80088a2:	4b05      	ldr	r3, [pc, #20]	@ (80088b8 <__i2b+0x24>)
 80088a4:	4805      	ldr	r0, [pc, #20]	@ (80088bc <__i2b+0x28>)
 80088a6:	f240 1145 	movw	r1, #325	@ 0x145
 80088aa:	f001 fc41 	bl	800a130 <__assert_func>
 80088ae:	2301      	movs	r3, #1
 80088b0:	6144      	str	r4, [r0, #20]
 80088b2:	6103      	str	r3, [r0, #16]
 80088b4:	bd10      	pop	{r4, pc}
 80088b6:	bf00      	nop
 80088b8:	0800af89 	.word	0x0800af89
 80088bc:	0800af9a 	.word	0x0800af9a

080088c0 <__multiply>:
 80088c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	4614      	mov	r4, r2
 80088c6:	690a      	ldr	r2, [r1, #16]
 80088c8:	6923      	ldr	r3, [r4, #16]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	bfa8      	it	ge
 80088ce:	4623      	movge	r3, r4
 80088d0:	460f      	mov	r7, r1
 80088d2:	bfa4      	itt	ge
 80088d4:	460c      	movge	r4, r1
 80088d6:	461f      	movge	r7, r3
 80088d8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80088dc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80088e0:	68a3      	ldr	r3, [r4, #8]
 80088e2:	6861      	ldr	r1, [r4, #4]
 80088e4:	eb0a 0609 	add.w	r6, sl, r9
 80088e8:	42b3      	cmp	r3, r6
 80088ea:	b085      	sub	sp, #20
 80088ec:	bfb8      	it	lt
 80088ee:	3101      	addlt	r1, #1
 80088f0:	f7ff fe92 	bl	8008618 <_Balloc>
 80088f4:	b930      	cbnz	r0, 8008904 <__multiply+0x44>
 80088f6:	4602      	mov	r2, r0
 80088f8:	4b44      	ldr	r3, [pc, #272]	@ (8008a0c <__multiply+0x14c>)
 80088fa:	4845      	ldr	r0, [pc, #276]	@ (8008a10 <__multiply+0x150>)
 80088fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008900:	f001 fc16 	bl	800a130 <__assert_func>
 8008904:	f100 0514 	add.w	r5, r0, #20
 8008908:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800890c:	462b      	mov	r3, r5
 800890e:	2200      	movs	r2, #0
 8008910:	4543      	cmp	r3, r8
 8008912:	d321      	bcc.n	8008958 <__multiply+0x98>
 8008914:	f107 0114 	add.w	r1, r7, #20
 8008918:	f104 0214 	add.w	r2, r4, #20
 800891c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008920:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008924:	9302      	str	r3, [sp, #8]
 8008926:	1b13      	subs	r3, r2, r4
 8008928:	3b15      	subs	r3, #21
 800892a:	f023 0303 	bic.w	r3, r3, #3
 800892e:	3304      	adds	r3, #4
 8008930:	f104 0715 	add.w	r7, r4, #21
 8008934:	42ba      	cmp	r2, r7
 8008936:	bf38      	it	cc
 8008938:	2304      	movcc	r3, #4
 800893a:	9301      	str	r3, [sp, #4]
 800893c:	9b02      	ldr	r3, [sp, #8]
 800893e:	9103      	str	r1, [sp, #12]
 8008940:	428b      	cmp	r3, r1
 8008942:	d80c      	bhi.n	800895e <__multiply+0x9e>
 8008944:	2e00      	cmp	r6, #0
 8008946:	dd03      	ble.n	8008950 <__multiply+0x90>
 8008948:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800894c:	2b00      	cmp	r3, #0
 800894e:	d05b      	beq.n	8008a08 <__multiply+0x148>
 8008950:	6106      	str	r6, [r0, #16]
 8008952:	b005      	add	sp, #20
 8008954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008958:	f843 2b04 	str.w	r2, [r3], #4
 800895c:	e7d8      	b.n	8008910 <__multiply+0x50>
 800895e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008962:	f1ba 0f00 	cmp.w	sl, #0
 8008966:	d024      	beq.n	80089b2 <__multiply+0xf2>
 8008968:	f104 0e14 	add.w	lr, r4, #20
 800896c:	46a9      	mov	r9, r5
 800896e:	f04f 0c00 	mov.w	ip, #0
 8008972:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008976:	f8d9 3000 	ldr.w	r3, [r9]
 800897a:	fa1f fb87 	uxth.w	fp, r7
 800897e:	b29b      	uxth	r3, r3
 8008980:	fb0a 330b 	mla	r3, sl, fp, r3
 8008984:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008988:	f8d9 7000 	ldr.w	r7, [r9]
 800898c:	4463      	add	r3, ip
 800898e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008992:	fb0a c70b 	mla	r7, sl, fp, ip
 8008996:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800899a:	b29b      	uxth	r3, r3
 800899c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80089a0:	4572      	cmp	r2, lr
 80089a2:	f849 3b04 	str.w	r3, [r9], #4
 80089a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80089aa:	d8e2      	bhi.n	8008972 <__multiply+0xb2>
 80089ac:	9b01      	ldr	r3, [sp, #4]
 80089ae:	f845 c003 	str.w	ip, [r5, r3]
 80089b2:	9b03      	ldr	r3, [sp, #12]
 80089b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80089b8:	3104      	adds	r1, #4
 80089ba:	f1b9 0f00 	cmp.w	r9, #0
 80089be:	d021      	beq.n	8008a04 <__multiply+0x144>
 80089c0:	682b      	ldr	r3, [r5, #0]
 80089c2:	f104 0c14 	add.w	ip, r4, #20
 80089c6:	46ae      	mov	lr, r5
 80089c8:	f04f 0a00 	mov.w	sl, #0
 80089cc:	f8bc b000 	ldrh.w	fp, [ip]
 80089d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80089d4:	fb09 770b 	mla	r7, r9, fp, r7
 80089d8:	4457      	add	r7, sl
 80089da:	b29b      	uxth	r3, r3
 80089dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80089e0:	f84e 3b04 	str.w	r3, [lr], #4
 80089e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80089e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089ec:	f8be 3000 	ldrh.w	r3, [lr]
 80089f0:	fb09 330a 	mla	r3, r9, sl, r3
 80089f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80089f8:	4562      	cmp	r2, ip
 80089fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089fe:	d8e5      	bhi.n	80089cc <__multiply+0x10c>
 8008a00:	9f01      	ldr	r7, [sp, #4]
 8008a02:	51eb      	str	r3, [r5, r7]
 8008a04:	3504      	adds	r5, #4
 8008a06:	e799      	b.n	800893c <__multiply+0x7c>
 8008a08:	3e01      	subs	r6, #1
 8008a0a:	e79b      	b.n	8008944 <__multiply+0x84>
 8008a0c:	0800af89 	.word	0x0800af89
 8008a10:	0800af9a 	.word	0x0800af9a

08008a14 <__pow5mult>:
 8008a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a18:	4615      	mov	r5, r2
 8008a1a:	f012 0203 	ands.w	r2, r2, #3
 8008a1e:	4607      	mov	r7, r0
 8008a20:	460e      	mov	r6, r1
 8008a22:	d007      	beq.n	8008a34 <__pow5mult+0x20>
 8008a24:	4c25      	ldr	r4, [pc, #148]	@ (8008abc <__pow5mult+0xa8>)
 8008a26:	3a01      	subs	r2, #1
 8008a28:	2300      	movs	r3, #0
 8008a2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a2e:	f7ff fe55 	bl	80086dc <__multadd>
 8008a32:	4606      	mov	r6, r0
 8008a34:	10ad      	asrs	r5, r5, #2
 8008a36:	d03d      	beq.n	8008ab4 <__pow5mult+0xa0>
 8008a38:	69fc      	ldr	r4, [r7, #28]
 8008a3a:	b97c      	cbnz	r4, 8008a5c <__pow5mult+0x48>
 8008a3c:	2010      	movs	r0, #16
 8008a3e:	f7ff fd35 	bl	80084ac <malloc>
 8008a42:	4602      	mov	r2, r0
 8008a44:	61f8      	str	r0, [r7, #28]
 8008a46:	b928      	cbnz	r0, 8008a54 <__pow5mult+0x40>
 8008a48:	4b1d      	ldr	r3, [pc, #116]	@ (8008ac0 <__pow5mult+0xac>)
 8008a4a:	481e      	ldr	r0, [pc, #120]	@ (8008ac4 <__pow5mult+0xb0>)
 8008a4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008a50:	f001 fb6e 	bl	800a130 <__assert_func>
 8008a54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a58:	6004      	str	r4, [r0, #0]
 8008a5a:	60c4      	str	r4, [r0, #12]
 8008a5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008a60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a64:	b94c      	cbnz	r4, 8008a7a <__pow5mult+0x66>
 8008a66:	f240 2171 	movw	r1, #625	@ 0x271
 8008a6a:	4638      	mov	r0, r7
 8008a6c:	f7ff ff12 	bl	8008894 <__i2b>
 8008a70:	2300      	movs	r3, #0
 8008a72:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a76:	4604      	mov	r4, r0
 8008a78:	6003      	str	r3, [r0, #0]
 8008a7a:	f04f 0900 	mov.w	r9, #0
 8008a7e:	07eb      	lsls	r3, r5, #31
 8008a80:	d50a      	bpl.n	8008a98 <__pow5mult+0x84>
 8008a82:	4631      	mov	r1, r6
 8008a84:	4622      	mov	r2, r4
 8008a86:	4638      	mov	r0, r7
 8008a88:	f7ff ff1a 	bl	80088c0 <__multiply>
 8008a8c:	4631      	mov	r1, r6
 8008a8e:	4680      	mov	r8, r0
 8008a90:	4638      	mov	r0, r7
 8008a92:	f7ff fe01 	bl	8008698 <_Bfree>
 8008a96:	4646      	mov	r6, r8
 8008a98:	106d      	asrs	r5, r5, #1
 8008a9a:	d00b      	beq.n	8008ab4 <__pow5mult+0xa0>
 8008a9c:	6820      	ldr	r0, [r4, #0]
 8008a9e:	b938      	cbnz	r0, 8008ab0 <__pow5mult+0x9c>
 8008aa0:	4622      	mov	r2, r4
 8008aa2:	4621      	mov	r1, r4
 8008aa4:	4638      	mov	r0, r7
 8008aa6:	f7ff ff0b 	bl	80088c0 <__multiply>
 8008aaa:	6020      	str	r0, [r4, #0]
 8008aac:	f8c0 9000 	str.w	r9, [r0]
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	e7e4      	b.n	8008a7e <__pow5mult+0x6a>
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aba:	bf00      	nop
 8008abc:	0800aff4 	.word	0x0800aff4
 8008ac0:	0800af1a 	.word	0x0800af1a
 8008ac4:	0800af9a 	.word	0x0800af9a

08008ac8 <__lshift>:
 8008ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008acc:	460c      	mov	r4, r1
 8008ace:	6849      	ldr	r1, [r1, #4]
 8008ad0:	6923      	ldr	r3, [r4, #16]
 8008ad2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ad6:	68a3      	ldr	r3, [r4, #8]
 8008ad8:	4607      	mov	r7, r0
 8008ada:	4691      	mov	r9, r2
 8008adc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ae0:	f108 0601 	add.w	r6, r8, #1
 8008ae4:	42b3      	cmp	r3, r6
 8008ae6:	db0b      	blt.n	8008b00 <__lshift+0x38>
 8008ae8:	4638      	mov	r0, r7
 8008aea:	f7ff fd95 	bl	8008618 <_Balloc>
 8008aee:	4605      	mov	r5, r0
 8008af0:	b948      	cbnz	r0, 8008b06 <__lshift+0x3e>
 8008af2:	4602      	mov	r2, r0
 8008af4:	4b28      	ldr	r3, [pc, #160]	@ (8008b98 <__lshift+0xd0>)
 8008af6:	4829      	ldr	r0, [pc, #164]	@ (8008b9c <__lshift+0xd4>)
 8008af8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008afc:	f001 fb18 	bl	800a130 <__assert_func>
 8008b00:	3101      	adds	r1, #1
 8008b02:	005b      	lsls	r3, r3, #1
 8008b04:	e7ee      	b.n	8008ae4 <__lshift+0x1c>
 8008b06:	2300      	movs	r3, #0
 8008b08:	f100 0114 	add.w	r1, r0, #20
 8008b0c:	f100 0210 	add.w	r2, r0, #16
 8008b10:	4618      	mov	r0, r3
 8008b12:	4553      	cmp	r3, sl
 8008b14:	db33      	blt.n	8008b7e <__lshift+0xb6>
 8008b16:	6920      	ldr	r0, [r4, #16]
 8008b18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b1c:	f104 0314 	add.w	r3, r4, #20
 8008b20:	f019 091f 	ands.w	r9, r9, #31
 8008b24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008b2c:	d02b      	beq.n	8008b86 <__lshift+0xbe>
 8008b2e:	f1c9 0e20 	rsb	lr, r9, #32
 8008b32:	468a      	mov	sl, r1
 8008b34:	2200      	movs	r2, #0
 8008b36:	6818      	ldr	r0, [r3, #0]
 8008b38:	fa00 f009 	lsl.w	r0, r0, r9
 8008b3c:	4310      	orrs	r0, r2
 8008b3e:	f84a 0b04 	str.w	r0, [sl], #4
 8008b42:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b46:	459c      	cmp	ip, r3
 8008b48:	fa22 f20e 	lsr.w	r2, r2, lr
 8008b4c:	d8f3      	bhi.n	8008b36 <__lshift+0x6e>
 8008b4e:	ebac 0304 	sub.w	r3, ip, r4
 8008b52:	3b15      	subs	r3, #21
 8008b54:	f023 0303 	bic.w	r3, r3, #3
 8008b58:	3304      	adds	r3, #4
 8008b5a:	f104 0015 	add.w	r0, r4, #21
 8008b5e:	4584      	cmp	ip, r0
 8008b60:	bf38      	it	cc
 8008b62:	2304      	movcc	r3, #4
 8008b64:	50ca      	str	r2, [r1, r3]
 8008b66:	b10a      	cbz	r2, 8008b6c <__lshift+0xa4>
 8008b68:	f108 0602 	add.w	r6, r8, #2
 8008b6c:	3e01      	subs	r6, #1
 8008b6e:	4638      	mov	r0, r7
 8008b70:	612e      	str	r6, [r5, #16]
 8008b72:	4621      	mov	r1, r4
 8008b74:	f7ff fd90 	bl	8008698 <_Bfree>
 8008b78:	4628      	mov	r0, r5
 8008b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b82:	3301      	adds	r3, #1
 8008b84:	e7c5      	b.n	8008b12 <__lshift+0x4a>
 8008b86:	3904      	subs	r1, #4
 8008b88:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b90:	459c      	cmp	ip, r3
 8008b92:	d8f9      	bhi.n	8008b88 <__lshift+0xc0>
 8008b94:	e7ea      	b.n	8008b6c <__lshift+0xa4>
 8008b96:	bf00      	nop
 8008b98:	0800af89 	.word	0x0800af89
 8008b9c:	0800af9a 	.word	0x0800af9a

08008ba0 <__mcmp>:
 8008ba0:	690a      	ldr	r2, [r1, #16]
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	6900      	ldr	r0, [r0, #16]
 8008ba6:	1a80      	subs	r0, r0, r2
 8008ba8:	b530      	push	{r4, r5, lr}
 8008baa:	d10e      	bne.n	8008bca <__mcmp+0x2a>
 8008bac:	3314      	adds	r3, #20
 8008bae:	3114      	adds	r1, #20
 8008bb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008bb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008bb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008bbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008bc0:	4295      	cmp	r5, r2
 8008bc2:	d003      	beq.n	8008bcc <__mcmp+0x2c>
 8008bc4:	d205      	bcs.n	8008bd2 <__mcmp+0x32>
 8008bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bca:	bd30      	pop	{r4, r5, pc}
 8008bcc:	42a3      	cmp	r3, r4
 8008bce:	d3f3      	bcc.n	8008bb8 <__mcmp+0x18>
 8008bd0:	e7fb      	b.n	8008bca <__mcmp+0x2a>
 8008bd2:	2001      	movs	r0, #1
 8008bd4:	e7f9      	b.n	8008bca <__mcmp+0x2a>
	...

08008bd8 <__mdiff>:
 8008bd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bdc:	4689      	mov	r9, r1
 8008bde:	4606      	mov	r6, r0
 8008be0:	4611      	mov	r1, r2
 8008be2:	4648      	mov	r0, r9
 8008be4:	4614      	mov	r4, r2
 8008be6:	f7ff ffdb 	bl	8008ba0 <__mcmp>
 8008bea:	1e05      	subs	r5, r0, #0
 8008bec:	d112      	bne.n	8008c14 <__mdiff+0x3c>
 8008bee:	4629      	mov	r1, r5
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	f7ff fd11 	bl	8008618 <_Balloc>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	b928      	cbnz	r0, 8008c06 <__mdiff+0x2e>
 8008bfa:	4b3f      	ldr	r3, [pc, #252]	@ (8008cf8 <__mdiff+0x120>)
 8008bfc:	f240 2137 	movw	r1, #567	@ 0x237
 8008c00:	483e      	ldr	r0, [pc, #248]	@ (8008cfc <__mdiff+0x124>)
 8008c02:	f001 fa95 	bl	800a130 <__assert_func>
 8008c06:	2301      	movs	r3, #1
 8008c08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008c0c:	4610      	mov	r0, r2
 8008c0e:	b003      	add	sp, #12
 8008c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c14:	bfbc      	itt	lt
 8008c16:	464b      	movlt	r3, r9
 8008c18:	46a1      	movlt	r9, r4
 8008c1a:	4630      	mov	r0, r6
 8008c1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008c20:	bfba      	itte	lt
 8008c22:	461c      	movlt	r4, r3
 8008c24:	2501      	movlt	r5, #1
 8008c26:	2500      	movge	r5, #0
 8008c28:	f7ff fcf6 	bl	8008618 <_Balloc>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	b918      	cbnz	r0, 8008c38 <__mdiff+0x60>
 8008c30:	4b31      	ldr	r3, [pc, #196]	@ (8008cf8 <__mdiff+0x120>)
 8008c32:	f240 2145 	movw	r1, #581	@ 0x245
 8008c36:	e7e3      	b.n	8008c00 <__mdiff+0x28>
 8008c38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008c3c:	6926      	ldr	r6, [r4, #16]
 8008c3e:	60c5      	str	r5, [r0, #12]
 8008c40:	f109 0310 	add.w	r3, r9, #16
 8008c44:	f109 0514 	add.w	r5, r9, #20
 8008c48:	f104 0e14 	add.w	lr, r4, #20
 8008c4c:	f100 0b14 	add.w	fp, r0, #20
 8008c50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008c54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008c58:	9301      	str	r3, [sp, #4]
 8008c5a:	46d9      	mov	r9, fp
 8008c5c:	f04f 0c00 	mov.w	ip, #0
 8008c60:	9b01      	ldr	r3, [sp, #4]
 8008c62:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008c66:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008c6a:	9301      	str	r3, [sp, #4]
 8008c6c:	fa1f f38a 	uxth.w	r3, sl
 8008c70:	4619      	mov	r1, r3
 8008c72:	b283      	uxth	r3, r0
 8008c74:	1acb      	subs	r3, r1, r3
 8008c76:	0c00      	lsrs	r0, r0, #16
 8008c78:	4463      	add	r3, ip
 8008c7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008c7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008c88:	4576      	cmp	r6, lr
 8008c8a:	f849 3b04 	str.w	r3, [r9], #4
 8008c8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c92:	d8e5      	bhi.n	8008c60 <__mdiff+0x88>
 8008c94:	1b33      	subs	r3, r6, r4
 8008c96:	3b15      	subs	r3, #21
 8008c98:	f023 0303 	bic.w	r3, r3, #3
 8008c9c:	3415      	adds	r4, #21
 8008c9e:	3304      	adds	r3, #4
 8008ca0:	42a6      	cmp	r6, r4
 8008ca2:	bf38      	it	cc
 8008ca4:	2304      	movcc	r3, #4
 8008ca6:	441d      	add	r5, r3
 8008ca8:	445b      	add	r3, fp
 8008caa:	461e      	mov	r6, r3
 8008cac:	462c      	mov	r4, r5
 8008cae:	4544      	cmp	r4, r8
 8008cb0:	d30e      	bcc.n	8008cd0 <__mdiff+0xf8>
 8008cb2:	f108 0103 	add.w	r1, r8, #3
 8008cb6:	1b49      	subs	r1, r1, r5
 8008cb8:	f021 0103 	bic.w	r1, r1, #3
 8008cbc:	3d03      	subs	r5, #3
 8008cbe:	45a8      	cmp	r8, r5
 8008cc0:	bf38      	it	cc
 8008cc2:	2100      	movcc	r1, #0
 8008cc4:	440b      	add	r3, r1
 8008cc6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008cca:	b191      	cbz	r1, 8008cf2 <__mdiff+0x11a>
 8008ccc:	6117      	str	r7, [r2, #16]
 8008cce:	e79d      	b.n	8008c0c <__mdiff+0x34>
 8008cd0:	f854 1b04 	ldr.w	r1, [r4], #4
 8008cd4:	46e6      	mov	lr, ip
 8008cd6:	0c08      	lsrs	r0, r1, #16
 8008cd8:	fa1c fc81 	uxtah	ip, ip, r1
 8008cdc:	4471      	add	r1, lr
 8008cde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008ce2:	b289      	uxth	r1, r1
 8008ce4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008ce8:	f846 1b04 	str.w	r1, [r6], #4
 8008cec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008cf0:	e7dd      	b.n	8008cae <__mdiff+0xd6>
 8008cf2:	3f01      	subs	r7, #1
 8008cf4:	e7e7      	b.n	8008cc6 <__mdiff+0xee>
 8008cf6:	bf00      	nop
 8008cf8:	0800af89 	.word	0x0800af89
 8008cfc:	0800af9a 	.word	0x0800af9a

08008d00 <__ulp>:
 8008d00:	b082      	sub	sp, #8
 8008d02:	ed8d 0b00 	vstr	d0, [sp]
 8008d06:	9a01      	ldr	r2, [sp, #4]
 8008d08:	4b0f      	ldr	r3, [pc, #60]	@ (8008d48 <__ulp+0x48>)
 8008d0a:	4013      	ands	r3, r2
 8008d0c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	dc08      	bgt.n	8008d26 <__ulp+0x26>
 8008d14:	425b      	negs	r3, r3
 8008d16:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008d1a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008d1e:	da04      	bge.n	8008d2a <__ulp+0x2a>
 8008d20:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008d24:	4113      	asrs	r3, r2
 8008d26:	2200      	movs	r2, #0
 8008d28:	e008      	b.n	8008d3c <__ulp+0x3c>
 8008d2a:	f1a2 0314 	sub.w	r3, r2, #20
 8008d2e:	2b1e      	cmp	r3, #30
 8008d30:	bfda      	itte	le
 8008d32:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008d36:	40da      	lsrle	r2, r3
 8008d38:	2201      	movgt	r2, #1
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	4610      	mov	r0, r2
 8008d40:	ec41 0b10 	vmov	d0, r0, r1
 8008d44:	b002      	add	sp, #8
 8008d46:	4770      	bx	lr
 8008d48:	7ff00000 	.word	0x7ff00000

08008d4c <__b2d>:
 8008d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d50:	6906      	ldr	r6, [r0, #16]
 8008d52:	f100 0814 	add.w	r8, r0, #20
 8008d56:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008d5a:	1f37      	subs	r7, r6, #4
 8008d5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008d60:	4610      	mov	r0, r2
 8008d62:	f7ff fd4b 	bl	80087fc <__hi0bits>
 8008d66:	f1c0 0320 	rsb	r3, r0, #32
 8008d6a:	280a      	cmp	r0, #10
 8008d6c:	600b      	str	r3, [r1, #0]
 8008d6e:	491b      	ldr	r1, [pc, #108]	@ (8008ddc <__b2d+0x90>)
 8008d70:	dc15      	bgt.n	8008d9e <__b2d+0x52>
 8008d72:	f1c0 0c0b 	rsb	ip, r0, #11
 8008d76:	fa22 f30c 	lsr.w	r3, r2, ip
 8008d7a:	45b8      	cmp	r8, r7
 8008d7c:	ea43 0501 	orr.w	r5, r3, r1
 8008d80:	bf34      	ite	cc
 8008d82:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008d86:	2300      	movcs	r3, #0
 8008d88:	3015      	adds	r0, #21
 8008d8a:	fa02 f000 	lsl.w	r0, r2, r0
 8008d8e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008d92:	4303      	orrs	r3, r0
 8008d94:	461c      	mov	r4, r3
 8008d96:	ec45 4b10 	vmov	d0, r4, r5
 8008d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d9e:	45b8      	cmp	r8, r7
 8008da0:	bf3a      	itte	cc
 8008da2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008da6:	f1a6 0708 	subcc.w	r7, r6, #8
 8008daa:	2300      	movcs	r3, #0
 8008dac:	380b      	subs	r0, #11
 8008dae:	d012      	beq.n	8008dd6 <__b2d+0x8a>
 8008db0:	f1c0 0120 	rsb	r1, r0, #32
 8008db4:	fa23 f401 	lsr.w	r4, r3, r1
 8008db8:	4082      	lsls	r2, r0
 8008dba:	4322      	orrs	r2, r4
 8008dbc:	4547      	cmp	r7, r8
 8008dbe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008dc2:	bf8c      	ite	hi
 8008dc4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008dc8:	2200      	movls	r2, #0
 8008dca:	4083      	lsls	r3, r0
 8008dcc:	40ca      	lsrs	r2, r1
 8008dce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	e7de      	b.n	8008d94 <__b2d+0x48>
 8008dd6:	ea42 0501 	orr.w	r5, r2, r1
 8008dda:	e7db      	b.n	8008d94 <__b2d+0x48>
 8008ddc:	3ff00000 	.word	0x3ff00000

08008de0 <__d2b>:
 8008de0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008de4:	460f      	mov	r7, r1
 8008de6:	2101      	movs	r1, #1
 8008de8:	ec59 8b10 	vmov	r8, r9, d0
 8008dec:	4616      	mov	r6, r2
 8008dee:	f7ff fc13 	bl	8008618 <_Balloc>
 8008df2:	4604      	mov	r4, r0
 8008df4:	b930      	cbnz	r0, 8008e04 <__d2b+0x24>
 8008df6:	4602      	mov	r2, r0
 8008df8:	4b23      	ldr	r3, [pc, #140]	@ (8008e88 <__d2b+0xa8>)
 8008dfa:	4824      	ldr	r0, [pc, #144]	@ (8008e8c <__d2b+0xac>)
 8008dfc:	f240 310f 	movw	r1, #783	@ 0x30f
 8008e00:	f001 f996 	bl	800a130 <__assert_func>
 8008e04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e0c:	b10d      	cbz	r5, 8008e12 <__d2b+0x32>
 8008e0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e12:	9301      	str	r3, [sp, #4]
 8008e14:	f1b8 0300 	subs.w	r3, r8, #0
 8008e18:	d023      	beq.n	8008e62 <__d2b+0x82>
 8008e1a:	4668      	mov	r0, sp
 8008e1c:	9300      	str	r3, [sp, #0]
 8008e1e:	f7ff fd0c 	bl	800883a <__lo0bits>
 8008e22:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008e26:	b1d0      	cbz	r0, 8008e5e <__d2b+0x7e>
 8008e28:	f1c0 0320 	rsb	r3, r0, #32
 8008e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e30:	430b      	orrs	r3, r1
 8008e32:	40c2      	lsrs	r2, r0
 8008e34:	6163      	str	r3, [r4, #20]
 8008e36:	9201      	str	r2, [sp, #4]
 8008e38:	9b01      	ldr	r3, [sp, #4]
 8008e3a:	61a3      	str	r3, [r4, #24]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	bf0c      	ite	eq
 8008e40:	2201      	moveq	r2, #1
 8008e42:	2202      	movne	r2, #2
 8008e44:	6122      	str	r2, [r4, #16]
 8008e46:	b1a5      	cbz	r5, 8008e72 <__d2b+0x92>
 8008e48:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008e4c:	4405      	add	r5, r0
 8008e4e:	603d      	str	r5, [r7, #0]
 8008e50:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008e54:	6030      	str	r0, [r6, #0]
 8008e56:	4620      	mov	r0, r4
 8008e58:	b003      	add	sp, #12
 8008e5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e5e:	6161      	str	r1, [r4, #20]
 8008e60:	e7ea      	b.n	8008e38 <__d2b+0x58>
 8008e62:	a801      	add	r0, sp, #4
 8008e64:	f7ff fce9 	bl	800883a <__lo0bits>
 8008e68:	9b01      	ldr	r3, [sp, #4]
 8008e6a:	6163      	str	r3, [r4, #20]
 8008e6c:	3020      	adds	r0, #32
 8008e6e:	2201      	movs	r2, #1
 8008e70:	e7e8      	b.n	8008e44 <__d2b+0x64>
 8008e72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008e7a:	6038      	str	r0, [r7, #0]
 8008e7c:	6918      	ldr	r0, [r3, #16]
 8008e7e:	f7ff fcbd 	bl	80087fc <__hi0bits>
 8008e82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e86:	e7e5      	b.n	8008e54 <__d2b+0x74>
 8008e88:	0800af89 	.word	0x0800af89
 8008e8c:	0800af9a 	.word	0x0800af9a

08008e90 <__ratio>:
 8008e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e94:	b085      	sub	sp, #20
 8008e96:	e9cd 1000 	strd	r1, r0, [sp]
 8008e9a:	a902      	add	r1, sp, #8
 8008e9c:	f7ff ff56 	bl	8008d4c <__b2d>
 8008ea0:	9800      	ldr	r0, [sp, #0]
 8008ea2:	a903      	add	r1, sp, #12
 8008ea4:	ec55 4b10 	vmov	r4, r5, d0
 8008ea8:	f7ff ff50 	bl	8008d4c <__b2d>
 8008eac:	9b01      	ldr	r3, [sp, #4]
 8008eae:	6919      	ldr	r1, [r3, #16]
 8008eb0:	9b00      	ldr	r3, [sp, #0]
 8008eb2:	691b      	ldr	r3, [r3, #16]
 8008eb4:	1ac9      	subs	r1, r1, r3
 8008eb6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008eba:	1a9b      	subs	r3, r3, r2
 8008ebc:	ec5b ab10 	vmov	sl, fp, d0
 8008ec0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	bfce      	itee	gt
 8008ec8:	462a      	movgt	r2, r5
 8008eca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008ece:	465a      	movle	r2, fp
 8008ed0:	462f      	mov	r7, r5
 8008ed2:	46d9      	mov	r9, fp
 8008ed4:	bfcc      	ite	gt
 8008ed6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008eda:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008ede:	464b      	mov	r3, r9
 8008ee0:	4652      	mov	r2, sl
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	4639      	mov	r1, r7
 8008ee6:	f7f7 fcb9 	bl	800085c <__aeabi_ddiv>
 8008eea:	ec41 0b10 	vmov	d0, r0, r1
 8008eee:	b005      	add	sp, #20
 8008ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ef4 <__copybits>:
 8008ef4:	3901      	subs	r1, #1
 8008ef6:	b570      	push	{r4, r5, r6, lr}
 8008ef8:	1149      	asrs	r1, r1, #5
 8008efa:	6914      	ldr	r4, [r2, #16]
 8008efc:	3101      	adds	r1, #1
 8008efe:	f102 0314 	add.w	r3, r2, #20
 8008f02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008f06:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008f0a:	1f05      	subs	r5, r0, #4
 8008f0c:	42a3      	cmp	r3, r4
 8008f0e:	d30c      	bcc.n	8008f2a <__copybits+0x36>
 8008f10:	1aa3      	subs	r3, r4, r2
 8008f12:	3b11      	subs	r3, #17
 8008f14:	f023 0303 	bic.w	r3, r3, #3
 8008f18:	3211      	adds	r2, #17
 8008f1a:	42a2      	cmp	r2, r4
 8008f1c:	bf88      	it	hi
 8008f1e:	2300      	movhi	r3, #0
 8008f20:	4418      	add	r0, r3
 8008f22:	2300      	movs	r3, #0
 8008f24:	4288      	cmp	r0, r1
 8008f26:	d305      	bcc.n	8008f34 <__copybits+0x40>
 8008f28:	bd70      	pop	{r4, r5, r6, pc}
 8008f2a:	f853 6b04 	ldr.w	r6, [r3], #4
 8008f2e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008f32:	e7eb      	b.n	8008f0c <__copybits+0x18>
 8008f34:	f840 3b04 	str.w	r3, [r0], #4
 8008f38:	e7f4      	b.n	8008f24 <__copybits+0x30>

08008f3a <__any_on>:
 8008f3a:	f100 0214 	add.w	r2, r0, #20
 8008f3e:	6900      	ldr	r0, [r0, #16]
 8008f40:	114b      	asrs	r3, r1, #5
 8008f42:	4298      	cmp	r0, r3
 8008f44:	b510      	push	{r4, lr}
 8008f46:	db11      	blt.n	8008f6c <__any_on+0x32>
 8008f48:	dd0a      	ble.n	8008f60 <__any_on+0x26>
 8008f4a:	f011 011f 	ands.w	r1, r1, #31
 8008f4e:	d007      	beq.n	8008f60 <__any_on+0x26>
 8008f50:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008f54:	fa24 f001 	lsr.w	r0, r4, r1
 8008f58:	fa00 f101 	lsl.w	r1, r0, r1
 8008f5c:	428c      	cmp	r4, r1
 8008f5e:	d10b      	bne.n	8008f78 <__any_on+0x3e>
 8008f60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d803      	bhi.n	8008f70 <__any_on+0x36>
 8008f68:	2000      	movs	r0, #0
 8008f6a:	bd10      	pop	{r4, pc}
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	e7f7      	b.n	8008f60 <__any_on+0x26>
 8008f70:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f74:	2900      	cmp	r1, #0
 8008f76:	d0f5      	beq.n	8008f64 <__any_on+0x2a>
 8008f78:	2001      	movs	r0, #1
 8008f7a:	e7f6      	b.n	8008f6a <__any_on+0x30>

08008f7c <sulp>:
 8008f7c:	b570      	push	{r4, r5, r6, lr}
 8008f7e:	4604      	mov	r4, r0
 8008f80:	460d      	mov	r5, r1
 8008f82:	ec45 4b10 	vmov	d0, r4, r5
 8008f86:	4616      	mov	r6, r2
 8008f88:	f7ff feba 	bl	8008d00 <__ulp>
 8008f8c:	ec51 0b10 	vmov	r0, r1, d0
 8008f90:	b17e      	cbz	r6, 8008fb2 <sulp+0x36>
 8008f92:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008f96:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	dd09      	ble.n	8008fb2 <sulp+0x36>
 8008f9e:	051b      	lsls	r3, r3, #20
 8008fa0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008fa4:	2400      	movs	r4, #0
 8008fa6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008faa:	4622      	mov	r2, r4
 8008fac:	462b      	mov	r3, r5
 8008fae:	f7f7 fb2b 	bl	8000608 <__aeabi_dmul>
 8008fb2:	ec41 0b10 	vmov	d0, r0, r1
 8008fb6:	bd70      	pop	{r4, r5, r6, pc}

08008fb8 <_strtod_l>:
 8008fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fbc:	b09f      	sub	sp, #124	@ 0x7c
 8008fbe:	460c      	mov	r4, r1
 8008fc0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	921a      	str	r2, [sp, #104]	@ 0x68
 8008fc6:	9005      	str	r0, [sp, #20]
 8008fc8:	f04f 0a00 	mov.w	sl, #0
 8008fcc:	f04f 0b00 	mov.w	fp, #0
 8008fd0:	460a      	mov	r2, r1
 8008fd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fd4:	7811      	ldrb	r1, [r2, #0]
 8008fd6:	292b      	cmp	r1, #43	@ 0x2b
 8008fd8:	d04a      	beq.n	8009070 <_strtod_l+0xb8>
 8008fda:	d838      	bhi.n	800904e <_strtod_l+0x96>
 8008fdc:	290d      	cmp	r1, #13
 8008fde:	d832      	bhi.n	8009046 <_strtod_l+0x8e>
 8008fe0:	2908      	cmp	r1, #8
 8008fe2:	d832      	bhi.n	800904a <_strtod_l+0x92>
 8008fe4:	2900      	cmp	r1, #0
 8008fe6:	d03b      	beq.n	8009060 <_strtod_l+0xa8>
 8008fe8:	2200      	movs	r2, #0
 8008fea:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008fec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008fee:	782a      	ldrb	r2, [r5, #0]
 8008ff0:	2a30      	cmp	r2, #48	@ 0x30
 8008ff2:	f040 80b3 	bne.w	800915c <_strtod_l+0x1a4>
 8008ff6:	786a      	ldrb	r2, [r5, #1]
 8008ff8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ffc:	2a58      	cmp	r2, #88	@ 0x58
 8008ffe:	d16e      	bne.n	80090de <_strtod_l+0x126>
 8009000:	9302      	str	r3, [sp, #8]
 8009002:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009004:	9301      	str	r3, [sp, #4]
 8009006:	ab1a      	add	r3, sp, #104	@ 0x68
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	4a8e      	ldr	r2, [pc, #568]	@ (8009244 <_strtod_l+0x28c>)
 800900c:	9805      	ldr	r0, [sp, #20]
 800900e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009010:	a919      	add	r1, sp, #100	@ 0x64
 8009012:	f001 f927 	bl	800a264 <__gethex>
 8009016:	f010 060f 	ands.w	r6, r0, #15
 800901a:	4604      	mov	r4, r0
 800901c:	d005      	beq.n	800902a <_strtod_l+0x72>
 800901e:	2e06      	cmp	r6, #6
 8009020:	d128      	bne.n	8009074 <_strtod_l+0xbc>
 8009022:	3501      	adds	r5, #1
 8009024:	2300      	movs	r3, #0
 8009026:	9519      	str	r5, [sp, #100]	@ 0x64
 8009028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800902a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800902c:	2b00      	cmp	r3, #0
 800902e:	f040 858e 	bne.w	8009b4e <_strtod_l+0xb96>
 8009032:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009034:	b1cb      	cbz	r3, 800906a <_strtod_l+0xb2>
 8009036:	4652      	mov	r2, sl
 8009038:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800903c:	ec43 2b10 	vmov	d0, r2, r3
 8009040:	b01f      	add	sp, #124	@ 0x7c
 8009042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009046:	2920      	cmp	r1, #32
 8009048:	d1ce      	bne.n	8008fe8 <_strtod_l+0x30>
 800904a:	3201      	adds	r2, #1
 800904c:	e7c1      	b.n	8008fd2 <_strtod_l+0x1a>
 800904e:	292d      	cmp	r1, #45	@ 0x2d
 8009050:	d1ca      	bne.n	8008fe8 <_strtod_l+0x30>
 8009052:	2101      	movs	r1, #1
 8009054:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009056:	1c51      	adds	r1, r2, #1
 8009058:	9119      	str	r1, [sp, #100]	@ 0x64
 800905a:	7852      	ldrb	r2, [r2, #1]
 800905c:	2a00      	cmp	r2, #0
 800905e:	d1c5      	bne.n	8008fec <_strtod_l+0x34>
 8009060:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009062:	9419      	str	r4, [sp, #100]	@ 0x64
 8009064:	2b00      	cmp	r3, #0
 8009066:	f040 8570 	bne.w	8009b4a <_strtod_l+0xb92>
 800906a:	4652      	mov	r2, sl
 800906c:	465b      	mov	r3, fp
 800906e:	e7e5      	b.n	800903c <_strtod_l+0x84>
 8009070:	2100      	movs	r1, #0
 8009072:	e7ef      	b.n	8009054 <_strtod_l+0x9c>
 8009074:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009076:	b13a      	cbz	r2, 8009088 <_strtod_l+0xd0>
 8009078:	2135      	movs	r1, #53	@ 0x35
 800907a:	a81c      	add	r0, sp, #112	@ 0x70
 800907c:	f7ff ff3a 	bl	8008ef4 <__copybits>
 8009080:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009082:	9805      	ldr	r0, [sp, #20]
 8009084:	f7ff fb08 	bl	8008698 <_Bfree>
 8009088:	3e01      	subs	r6, #1
 800908a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800908c:	2e04      	cmp	r6, #4
 800908e:	d806      	bhi.n	800909e <_strtod_l+0xe6>
 8009090:	e8df f006 	tbb	[pc, r6]
 8009094:	201d0314 	.word	0x201d0314
 8009098:	14          	.byte	0x14
 8009099:	00          	.byte	0x00
 800909a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800909e:	05e1      	lsls	r1, r4, #23
 80090a0:	bf48      	it	mi
 80090a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80090a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090aa:	0d1b      	lsrs	r3, r3, #20
 80090ac:	051b      	lsls	r3, r3, #20
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d1bb      	bne.n	800902a <_strtod_l+0x72>
 80090b2:	f7fe fb2f 	bl	8007714 <__errno>
 80090b6:	2322      	movs	r3, #34	@ 0x22
 80090b8:	6003      	str	r3, [r0, #0]
 80090ba:	e7b6      	b.n	800902a <_strtod_l+0x72>
 80090bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80090c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80090c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80090c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80090cc:	e7e7      	b.n	800909e <_strtod_l+0xe6>
 80090ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800924c <_strtod_l+0x294>
 80090d2:	e7e4      	b.n	800909e <_strtod_l+0xe6>
 80090d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80090d8:	f04f 3aff 	mov.w	sl, #4294967295
 80090dc:	e7df      	b.n	800909e <_strtod_l+0xe6>
 80090de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090e0:	1c5a      	adds	r2, r3, #1
 80090e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80090e4:	785b      	ldrb	r3, [r3, #1]
 80090e6:	2b30      	cmp	r3, #48	@ 0x30
 80090e8:	d0f9      	beq.n	80090de <_strtod_l+0x126>
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d09d      	beq.n	800902a <_strtod_l+0x72>
 80090ee:	2301      	movs	r3, #1
 80090f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80090f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80090f6:	2300      	movs	r3, #0
 80090f8:	9308      	str	r3, [sp, #32]
 80090fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80090fc:	461f      	mov	r7, r3
 80090fe:	220a      	movs	r2, #10
 8009100:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009102:	7805      	ldrb	r5, [r0, #0]
 8009104:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009108:	b2d9      	uxtb	r1, r3
 800910a:	2909      	cmp	r1, #9
 800910c:	d928      	bls.n	8009160 <_strtod_l+0x1a8>
 800910e:	494e      	ldr	r1, [pc, #312]	@ (8009248 <_strtod_l+0x290>)
 8009110:	2201      	movs	r2, #1
 8009112:	f000 ffd5 	bl	800a0c0 <strncmp>
 8009116:	2800      	cmp	r0, #0
 8009118:	d032      	beq.n	8009180 <_strtod_l+0x1c8>
 800911a:	2000      	movs	r0, #0
 800911c:	462a      	mov	r2, r5
 800911e:	4681      	mov	r9, r0
 8009120:	463d      	mov	r5, r7
 8009122:	4603      	mov	r3, r0
 8009124:	2a65      	cmp	r2, #101	@ 0x65
 8009126:	d001      	beq.n	800912c <_strtod_l+0x174>
 8009128:	2a45      	cmp	r2, #69	@ 0x45
 800912a:	d114      	bne.n	8009156 <_strtod_l+0x19e>
 800912c:	b91d      	cbnz	r5, 8009136 <_strtod_l+0x17e>
 800912e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009130:	4302      	orrs	r2, r0
 8009132:	d095      	beq.n	8009060 <_strtod_l+0xa8>
 8009134:	2500      	movs	r5, #0
 8009136:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009138:	1c62      	adds	r2, r4, #1
 800913a:	9219      	str	r2, [sp, #100]	@ 0x64
 800913c:	7862      	ldrb	r2, [r4, #1]
 800913e:	2a2b      	cmp	r2, #43	@ 0x2b
 8009140:	d077      	beq.n	8009232 <_strtod_l+0x27a>
 8009142:	2a2d      	cmp	r2, #45	@ 0x2d
 8009144:	d07b      	beq.n	800923e <_strtod_l+0x286>
 8009146:	f04f 0c00 	mov.w	ip, #0
 800914a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800914e:	2909      	cmp	r1, #9
 8009150:	f240 8082 	bls.w	8009258 <_strtod_l+0x2a0>
 8009154:	9419      	str	r4, [sp, #100]	@ 0x64
 8009156:	f04f 0800 	mov.w	r8, #0
 800915a:	e0a2      	b.n	80092a2 <_strtod_l+0x2ea>
 800915c:	2300      	movs	r3, #0
 800915e:	e7c7      	b.n	80090f0 <_strtod_l+0x138>
 8009160:	2f08      	cmp	r7, #8
 8009162:	bfd5      	itete	le
 8009164:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009166:	9908      	ldrgt	r1, [sp, #32]
 8009168:	fb02 3301 	mlale	r3, r2, r1, r3
 800916c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009170:	f100 0001 	add.w	r0, r0, #1
 8009174:	bfd4      	ite	le
 8009176:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009178:	9308      	strgt	r3, [sp, #32]
 800917a:	3701      	adds	r7, #1
 800917c:	9019      	str	r0, [sp, #100]	@ 0x64
 800917e:	e7bf      	b.n	8009100 <_strtod_l+0x148>
 8009180:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009182:	1c5a      	adds	r2, r3, #1
 8009184:	9219      	str	r2, [sp, #100]	@ 0x64
 8009186:	785a      	ldrb	r2, [r3, #1]
 8009188:	b37f      	cbz	r7, 80091ea <_strtod_l+0x232>
 800918a:	4681      	mov	r9, r0
 800918c:	463d      	mov	r5, r7
 800918e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009192:	2b09      	cmp	r3, #9
 8009194:	d912      	bls.n	80091bc <_strtod_l+0x204>
 8009196:	2301      	movs	r3, #1
 8009198:	e7c4      	b.n	8009124 <_strtod_l+0x16c>
 800919a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800919c:	1c5a      	adds	r2, r3, #1
 800919e:	9219      	str	r2, [sp, #100]	@ 0x64
 80091a0:	785a      	ldrb	r2, [r3, #1]
 80091a2:	3001      	adds	r0, #1
 80091a4:	2a30      	cmp	r2, #48	@ 0x30
 80091a6:	d0f8      	beq.n	800919a <_strtod_l+0x1e2>
 80091a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80091ac:	2b08      	cmp	r3, #8
 80091ae:	f200 84d3 	bhi.w	8009b58 <_strtod_l+0xba0>
 80091b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091b4:	930c      	str	r3, [sp, #48]	@ 0x30
 80091b6:	4681      	mov	r9, r0
 80091b8:	2000      	movs	r0, #0
 80091ba:	4605      	mov	r5, r0
 80091bc:	3a30      	subs	r2, #48	@ 0x30
 80091be:	f100 0301 	add.w	r3, r0, #1
 80091c2:	d02a      	beq.n	800921a <_strtod_l+0x262>
 80091c4:	4499      	add	r9, r3
 80091c6:	eb00 0c05 	add.w	ip, r0, r5
 80091ca:	462b      	mov	r3, r5
 80091cc:	210a      	movs	r1, #10
 80091ce:	4563      	cmp	r3, ip
 80091d0:	d10d      	bne.n	80091ee <_strtod_l+0x236>
 80091d2:	1c69      	adds	r1, r5, #1
 80091d4:	4401      	add	r1, r0
 80091d6:	4428      	add	r0, r5
 80091d8:	2808      	cmp	r0, #8
 80091da:	dc16      	bgt.n	800920a <_strtod_l+0x252>
 80091dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80091de:	230a      	movs	r3, #10
 80091e0:	fb03 2300 	mla	r3, r3, r0, r2
 80091e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80091e6:	2300      	movs	r3, #0
 80091e8:	e018      	b.n	800921c <_strtod_l+0x264>
 80091ea:	4638      	mov	r0, r7
 80091ec:	e7da      	b.n	80091a4 <_strtod_l+0x1ec>
 80091ee:	2b08      	cmp	r3, #8
 80091f0:	f103 0301 	add.w	r3, r3, #1
 80091f4:	dc03      	bgt.n	80091fe <_strtod_l+0x246>
 80091f6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80091f8:	434e      	muls	r6, r1
 80091fa:	960a      	str	r6, [sp, #40]	@ 0x28
 80091fc:	e7e7      	b.n	80091ce <_strtod_l+0x216>
 80091fe:	2b10      	cmp	r3, #16
 8009200:	bfde      	ittt	le
 8009202:	9e08      	ldrle	r6, [sp, #32]
 8009204:	434e      	mulle	r6, r1
 8009206:	9608      	strle	r6, [sp, #32]
 8009208:	e7e1      	b.n	80091ce <_strtod_l+0x216>
 800920a:	280f      	cmp	r0, #15
 800920c:	dceb      	bgt.n	80091e6 <_strtod_l+0x22e>
 800920e:	9808      	ldr	r0, [sp, #32]
 8009210:	230a      	movs	r3, #10
 8009212:	fb03 2300 	mla	r3, r3, r0, r2
 8009216:	9308      	str	r3, [sp, #32]
 8009218:	e7e5      	b.n	80091e6 <_strtod_l+0x22e>
 800921a:	4629      	mov	r1, r5
 800921c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800921e:	1c50      	adds	r0, r2, #1
 8009220:	9019      	str	r0, [sp, #100]	@ 0x64
 8009222:	7852      	ldrb	r2, [r2, #1]
 8009224:	4618      	mov	r0, r3
 8009226:	460d      	mov	r5, r1
 8009228:	e7b1      	b.n	800918e <_strtod_l+0x1d6>
 800922a:	f04f 0900 	mov.w	r9, #0
 800922e:	2301      	movs	r3, #1
 8009230:	e77d      	b.n	800912e <_strtod_l+0x176>
 8009232:	f04f 0c00 	mov.w	ip, #0
 8009236:	1ca2      	adds	r2, r4, #2
 8009238:	9219      	str	r2, [sp, #100]	@ 0x64
 800923a:	78a2      	ldrb	r2, [r4, #2]
 800923c:	e785      	b.n	800914a <_strtod_l+0x192>
 800923e:	f04f 0c01 	mov.w	ip, #1
 8009242:	e7f8      	b.n	8009236 <_strtod_l+0x27e>
 8009244:	0800b108 	.word	0x0800b108
 8009248:	0800b0f0 	.word	0x0800b0f0
 800924c:	7ff00000 	.word	0x7ff00000
 8009250:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009252:	1c51      	adds	r1, r2, #1
 8009254:	9119      	str	r1, [sp, #100]	@ 0x64
 8009256:	7852      	ldrb	r2, [r2, #1]
 8009258:	2a30      	cmp	r2, #48	@ 0x30
 800925a:	d0f9      	beq.n	8009250 <_strtod_l+0x298>
 800925c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009260:	2908      	cmp	r1, #8
 8009262:	f63f af78 	bhi.w	8009156 <_strtod_l+0x19e>
 8009266:	3a30      	subs	r2, #48	@ 0x30
 8009268:	920e      	str	r2, [sp, #56]	@ 0x38
 800926a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800926c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800926e:	f04f 080a 	mov.w	r8, #10
 8009272:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009274:	1c56      	adds	r6, r2, #1
 8009276:	9619      	str	r6, [sp, #100]	@ 0x64
 8009278:	7852      	ldrb	r2, [r2, #1]
 800927a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800927e:	f1be 0f09 	cmp.w	lr, #9
 8009282:	d939      	bls.n	80092f8 <_strtod_l+0x340>
 8009284:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009286:	1a76      	subs	r6, r6, r1
 8009288:	2e08      	cmp	r6, #8
 800928a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800928e:	dc03      	bgt.n	8009298 <_strtod_l+0x2e0>
 8009290:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009292:	4588      	cmp	r8, r1
 8009294:	bfa8      	it	ge
 8009296:	4688      	movge	r8, r1
 8009298:	f1bc 0f00 	cmp.w	ip, #0
 800929c:	d001      	beq.n	80092a2 <_strtod_l+0x2ea>
 800929e:	f1c8 0800 	rsb	r8, r8, #0
 80092a2:	2d00      	cmp	r5, #0
 80092a4:	d14e      	bne.n	8009344 <_strtod_l+0x38c>
 80092a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092a8:	4308      	orrs	r0, r1
 80092aa:	f47f aebe 	bne.w	800902a <_strtod_l+0x72>
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f47f aed6 	bne.w	8009060 <_strtod_l+0xa8>
 80092b4:	2a69      	cmp	r2, #105	@ 0x69
 80092b6:	d028      	beq.n	800930a <_strtod_l+0x352>
 80092b8:	dc25      	bgt.n	8009306 <_strtod_l+0x34e>
 80092ba:	2a49      	cmp	r2, #73	@ 0x49
 80092bc:	d025      	beq.n	800930a <_strtod_l+0x352>
 80092be:	2a4e      	cmp	r2, #78	@ 0x4e
 80092c0:	f47f aece 	bne.w	8009060 <_strtod_l+0xa8>
 80092c4:	499b      	ldr	r1, [pc, #620]	@ (8009534 <_strtod_l+0x57c>)
 80092c6:	a819      	add	r0, sp, #100	@ 0x64
 80092c8:	f001 f9ee 	bl	800a6a8 <__match>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	f43f aec7 	beq.w	8009060 <_strtod_l+0xa8>
 80092d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	2b28      	cmp	r3, #40	@ 0x28
 80092d8:	d12e      	bne.n	8009338 <_strtod_l+0x380>
 80092da:	4997      	ldr	r1, [pc, #604]	@ (8009538 <_strtod_l+0x580>)
 80092dc:	aa1c      	add	r2, sp, #112	@ 0x70
 80092de:	a819      	add	r0, sp, #100	@ 0x64
 80092e0:	f001 f9f6 	bl	800a6d0 <__hexnan>
 80092e4:	2805      	cmp	r0, #5
 80092e6:	d127      	bne.n	8009338 <_strtod_l+0x380>
 80092e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80092ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80092ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80092f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80092f6:	e698      	b.n	800902a <_strtod_l+0x72>
 80092f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80092fa:	fb08 2101 	mla	r1, r8, r1, r2
 80092fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009302:	920e      	str	r2, [sp, #56]	@ 0x38
 8009304:	e7b5      	b.n	8009272 <_strtod_l+0x2ba>
 8009306:	2a6e      	cmp	r2, #110	@ 0x6e
 8009308:	e7da      	b.n	80092c0 <_strtod_l+0x308>
 800930a:	498c      	ldr	r1, [pc, #560]	@ (800953c <_strtod_l+0x584>)
 800930c:	a819      	add	r0, sp, #100	@ 0x64
 800930e:	f001 f9cb 	bl	800a6a8 <__match>
 8009312:	2800      	cmp	r0, #0
 8009314:	f43f aea4 	beq.w	8009060 <_strtod_l+0xa8>
 8009318:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800931a:	4989      	ldr	r1, [pc, #548]	@ (8009540 <_strtod_l+0x588>)
 800931c:	3b01      	subs	r3, #1
 800931e:	a819      	add	r0, sp, #100	@ 0x64
 8009320:	9319      	str	r3, [sp, #100]	@ 0x64
 8009322:	f001 f9c1 	bl	800a6a8 <__match>
 8009326:	b910      	cbnz	r0, 800932e <_strtod_l+0x376>
 8009328:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800932a:	3301      	adds	r3, #1
 800932c:	9319      	str	r3, [sp, #100]	@ 0x64
 800932e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009550 <_strtod_l+0x598>
 8009332:	f04f 0a00 	mov.w	sl, #0
 8009336:	e678      	b.n	800902a <_strtod_l+0x72>
 8009338:	4882      	ldr	r0, [pc, #520]	@ (8009544 <_strtod_l+0x58c>)
 800933a:	f000 fef1 	bl	800a120 <nan>
 800933e:	ec5b ab10 	vmov	sl, fp, d0
 8009342:	e672      	b.n	800902a <_strtod_l+0x72>
 8009344:	eba8 0309 	sub.w	r3, r8, r9
 8009348:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800934a:	9309      	str	r3, [sp, #36]	@ 0x24
 800934c:	2f00      	cmp	r7, #0
 800934e:	bf08      	it	eq
 8009350:	462f      	moveq	r7, r5
 8009352:	2d10      	cmp	r5, #16
 8009354:	462c      	mov	r4, r5
 8009356:	bfa8      	it	ge
 8009358:	2410      	movge	r4, #16
 800935a:	f7f7 f8db 	bl	8000514 <__aeabi_ui2d>
 800935e:	2d09      	cmp	r5, #9
 8009360:	4682      	mov	sl, r0
 8009362:	468b      	mov	fp, r1
 8009364:	dc13      	bgt.n	800938e <_strtod_l+0x3d6>
 8009366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009368:	2b00      	cmp	r3, #0
 800936a:	f43f ae5e 	beq.w	800902a <_strtod_l+0x72>
 800936e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009370:	dd78      	ble.n	8009464 <_strtod_l+0x4ac>
 8009372:	2b16      	cmp	r3, #22
 8009374:	dc5f      	bgt.n	8009436 <_strtod_l+0x47e>
 8009376:	4974      	ldr	r1, [pc, #464]	@ (8009548 <_strtod_l+0x590>)
 8009378:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800937c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009380:	4652      	mov	r2, sl
 8009382:	465b      	mov	r3, fp
 8009384:	f7f7 f940 	bl	8000608 <__aeabi_dmul>
 8009388:	4682      	mov	sl, r0
 800938a:	468b      	mov	fp, r1
 800938c:	e64d      	b.n	800902a <_strtod_l+0x72>
 800938e:	4b6e      	ldr	r3, [pc, #440]	@ (8009548 <_strtod_l+0x590>)
 8009390:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009394:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009398:	f7f7 f936 	bl	8000608 <__aeabi_dmul>
 800939c:	4682      	mov	sl, r0
 800939e:	9808      	ldr	r0, [sp, #32]
 80093a0:	468b      	mov	fp, r1
 80093a2:	f7f7 f8b7 	bl	8000514 <__aeabi_ui2d>
 80093a6:	4602      	mov	r2, r0
 80093a8:	460b      	mov	r3, r1
 80093aa:	4650      	mov	r0, sl
 80093ac:	4659      	mov	r1, fp
 80093ae:	f7f6 ff75 	bl	800029c <__adddf3>
 80093b2:	2d0f      	cmp	r5, #15
 80093b4:	4682      	mov	sl, r0
 80093b6:	468b      	mov	fp, r1
 80093b8:	ddd5      	ble.n	8009366 <_strtod_l+0x3ae>
 80093ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093bc:	1b2c      	subs	r4, r5, r4
 80093be:	441c      	add	r4, r3
 80093c0:	2c00      	cmp	r4, #0
 80093c2:	f340 8096 	ble.w	80094f2 <_strtod_l+0x53a>
 80093c6:	f014 030f 	ands.w	r3, r4, #15
 80093ca:	d00a      	beq.n	80093e2 <_strtod_l+0x42a>
 80093cc:	495e      	ldr	r1, [pc, #376]	@ (8009548 <_strtod_l+0x590>)
 80093ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80093d2:	4652      	mov	r2, sl
 80093d4:	465b      	mov	r3, fp
 80093d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093da:	f7f7 f915 	bl	8000608 <__aeabi_dmul>
 80093de:	4682      	mov	sl, r0
 80093e0:	468b      	mov	fp, r1
 80093e2:	f034 040f 	bics.w	r4, r4, #15
 80093e6:	d073      	beq.n	80094d0 <_strtod_l+0x518>
 80093e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80093ec:	dd48      	ble.n	8009480 <_strtod_l+0x4c8>
 80093ee:	2400      	movs	r4, #0
 80093f0:	46a0      	mov	r8, r4
 80093f2:	940a      	str	r4, [sp, #40]	@ 0x28
 80093f4:	46a1      	mov	r9, r4
 80093f6:	9a05      	ldr	r2, [sp, #20]
 80093f8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009550 <_strtod_l+0x598>
 80093fc:	2322      	movs	r3, #34	@ 0x22
 80093fe:	6013      	str	r3, [r2, #0]
 8009400:	f04f 0a00 	mov.w	sl, #0
 8009404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009406:	2b00      	cmp	r3, #0
 8009408:	f43f ae0f 	beq.w	800902a <_strtod_l+0x72>
 800940c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800940e:	9805      	ldr	r0, [sp, #20]
 8009410:	f7ff f942 	bl	8008698 <_Bfree>
 8009414:	9805      	ldr	r0, [sp, #20]
 8009416:	4649      	mov	r1, r9
 8009418:	f7ff f93e 	bl	8008698 <_Bfree>
 800941c:	9805      	ldr	r0, [sp, #20]
 800941e:	4641      	mov	r1, r8
 8009420:	f7ff f93a 	bl	8008698 <_Bfree>
 8009424:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009426:	9805      	ldr	r0, [sp, #20]
 8009428:	f7ff f936 	bl	8008698 <_Bfree>
 800942c:	9805      	ldr	r0, [sp, #20]
 800942e:	4621      	mov	r1, r4
 8009430:	f7ff f932 	bl	8008698 <_Bfree>
 8009434:	e5f9      	b.n	800902a <_strtod_l+0x72>
 8009436:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009438:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800943c:	4293      	cmp	r3, r2
 800943e:	dbbc      	blt.n	80093ba <_strtod_l+0x402>
 8009440:	4c41      	ldr	r4, [pc, #260]	@ (8009548 <_strtod_l+0x590>)
 8009442:	f1c5 050f 	rsb	r5, r5, #15
 8009446:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800944a:	4652      	mov	r2, sl
 800944c:	465b      	mov	r3, fp
 800944e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009452:	f7f7 f8d9 	bl	8000608 <__aeabi_dmul>
 8009456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009458:	1b5d      	subs	r5, r3, r5
 800945a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800945e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009462:	e78f      	b.n	8009384 <_strtod_l+0x3cc>
 8009464:	3316      	adds	r3, #22
 8009466:	dba8      	blt.n	80093ba <_strtod_l+0x402>
 8009468:	4b37      	ldr	r3, [pc, #220]	@ (8009548 <_strtod_l+0x590>)
 800946a:	eba9 0808 	sub.w	r8, r9, r8
 800946e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009472:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009476:	4650      	mov	r0, sl
 8009478:	4659      	mov	r1, fp
 800947a:	f7f7 f9ef 	bl	800085c <__aeabi_ddiv>
 800947e:	e783      	b.n	8009388 <_strtod_l+0x3d0>
 8009480:	4b32      	ldr	r3, [pc, #200]	@ (800954c <_strtod_l+0x594>)
 8009482:	9308      	str	r3, [sp, #32]
 8009484:	2300      	movs	r3, #0
 8009486:	1124      	asrs	r4, r4, #4
 8009488:	4650      	mov	r0, sl
 800948a:	4659      	mov	r1, fp
 800948c:	461e      	mov	r6, r3
 800948e:	2c01      	cmp	r4, #1
 8009490:	dc21      	bgt.n	80094d6 <_strtod_l+0x51e>
 8009492:	b10b      	cbz	r3, 8009498 <_strtod_l+0x4e0>
 8009494:	4682      	mov	sl, r0
 8009496:	468b      	mov	fp, r1
 8009498:	492c      	ldr	r1, [pc, #176]	@ (800954c <_strtod_l+0x594>)
 800949a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800949e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80094a2:	4652      	mov	r2, sl
 80094a4:	465b      	mov	r3, fp
 80094a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094aa:	f7f7 f8ad 	bl	8000608 <__aeabi_dmul>
 80094ae:	4b28      	ldr	r3, [pc, #160]	@ (8009550 <_strtod_l+0x598>)
 80094b0:	460a      	mov	r2, r1
 80094b2:	400b      	ands	r3, r1
 80094b4:	4927      	ldr	r1, [pc, #156]	@ (8009554 <_strtod_l+0x59c>)
 80094b6:	428b      	cmp	r3, r1
 80094b8:	4682      	mov	sl, r0
 80094ba:	d898      	bhi.n	80093ee <_strtod_l+0x436>
 80094bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80094c0:	428b      	cmp	r3, r1
 80094c2:	bf86      	itte	hi
 80094c4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009558 <_strtod_l+0x5a0>
 80094c8:	f04f 3aff 	movhi.w	sl, #4294967295
 80094cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80094d0:	2300      	movs	r3, #0
 80094d2:	9308      	str	r3, [sp, #32]
 80094d4:	e07a      	b.n	80095cc <_strtod_l+0x614>
 80094d6:	07e2      	lsls	r2, r4, #31
 80094d8:	d505      	bpl.n	80094e6 <_strtod_l+0x52e>
 80094da:	9b08      	ldr	r3, [sp, #32]
 80094dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e0:	f7f7 f892 	bl	8000608 <__aeabi_dmul>
 80094e4:	2301      	movs	r3, #1
 80094e6:	9a08      	ldr	r2, [sp, #32]
 80094e8:	3208      	adds	r2, #8
 80094ea:	3601      	adds	r6, #1
 80094ec:	1064      	asrs	r4, r4, #1
 80094ee:	9208      	str	r2, [sp, #32]
 80094f0:	e7cd      	b.n	800948e <_strtod_l+0x4d6>
 80094f2:	d0ed      	beq.n	80094d0 <_strtod_l+0x518>
 80094f4:	4264      	negs	r4, r4
 80094f6:	f014 020f 	ands.w	r2, r4, #15
 80094fa:	d00a      	beq.n	8009512 <_strtod_l+0x55a>
 80094fc:	4b12      	ldr	r3, [pc, #72]	@ (8009548 <_strtod_l+0x590>)
 80094fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009502:	4650      	mov	r0, sl
 8009504:	4659      	mov	r1, fp
 8009506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950a:	f7f7 f9a7 	bl	800085c <__aeabi_ddiv>
 800950e:	4682      	mov	sl, r0
 8009510:	468b      	mov	fp, r1
 8009512:	1124      	asrs	r4, r4, #4
 8009514:	d0dc      	beq.n	80094d0 <_strtod_l+0x518>
 8009516:	2c1f      	cmp	r4, #31
 8009518:	dd20      	ble.n	800955c <_strtod_l+0x5a4>
 800951a:	2400      	movs	r4, #0
 800951c:	46a0      	mov	r8, r4
 800951e:	940a      	str	r4, [sp, #40]	@ 0x28
 8009520:	46a1      	mov	r9, r4
 8009522:	9a05      	ldr	r2, [sp, #20]
 8009524:	2322      	movs	r3, #34	@ 0x22
 8009526:	f04f 0a00 	mov.w	sl, #0
 800952a:	f04f 0b00 	mov.w	fp, #0
 800952e:	6013      	str	r3, [r2, #0]
 8009530:	e768      	b.n	8009404 <_strtod_l+0x44c>
 8009532:	bf00      	nop
 8009534:	0800aee1 	.word	0x0800aee1
 8009538:	0800b0f4 	.word	0x0800b0f4
 800953c:	0800aed9 	.word	0x0800aed9
 8009540:	0800af10 	.word	0x0800af10
 8009544:	0800b29d 	.word	0x0800b29d
 8009548:	0800b028 	.word	0x0800b028
 800954c:	0800b000 	.word	0x0800b000
 8009550:	7ff00000 	.word	0x7ff00000
 8009554:	7ca00000 	.word	0x7ca00000
 8009558:	7fefffff 	.word	0x7fefffff
 800955c:	f014 0310 	ands.w	r3, r4, #16
 8009560:	bf18      	it	ne
 8009562:	236a      	movne	r3, #106	@ 0x6a
 8009564:	4ea9      	ldr	r6, [pc, #676]	@ (800980c <_strtod_l+0x854>)
 8009566:	9308      	str	r3, [sp, #32]
 8009568:	4650      	mov	r0, sl
 800956a:	4659      	mov	r1, fp
 800956c:	2300      	movs	r3, #0
 800956e:	07e2      	lsls	r2, r4, #31
 8009570:	d504      	bpl.n	800957c <_strtod_l+0x5c4>
 8009572:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009576:	f7f7 f847 	bl	8000608 <__aeabi_dmul>
 800957a:	2301      	movs	r3, #1
 800957c:	1064      	asrs	r4, r4, #1
 800957e:	f106 0608 	add.w	r6, r6, #8
 8009582:	d1f4      	bne.n	800956e <_strtod_l+0x5b6>
 8009584:	b10b      	cbz	r3, 800958a <_strtod_l+0x5d2>
 8009586:	4682      	mov	sl, r0
 8009588:	468b      	mov	fp, r1
 800958a:	9b08      	ldr	r3, [sp, #32]
 800958c:	b1b3      	cbz	r3, 80095bc <_strtod_l+0x604>
 800958e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009592:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009596:	2b00      	cmp	r3, #0
 8009598:	4659      	mov	r1, fp
 800959a:	dd0f      	ble.n	80095bc <_strtod_l+0x604>
 800959c:	2b1f      	cmp	r3, #31
 800959e:	dd55      	ble.n	800964c <_strtod_l+0x694>
 80095a0:	2b34      	cmp	r3, #52	@ 0x34
 80095a2:	bfde      	ittt	le
 80095a4:	f04f 33ff 	movle.w	r3, #4294967295
 80095a8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80095ac:	4093      	lslle	r3, r2
 80095ae:	f04f 0a00 	mov.w	sl, #0
 80095b2:	bfcc      	ite	gt
 80095b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80095b8:	ea03 0b01 	andle.w	fp, r3, r1
 80095bc:	2200      	movs	r2, #0
 80095be:	2300      	movs	r3, #0
 80095c0:	4650      	mov	r0, sl
 80095c2:	4659      	mov	r1, fp
 80095c4:	f7f7 fa88 	bl	8000ad8 <__aeabi_dcmpeq>
 80095c8:	2800      	cmp	r0, #0
 80095ca:	d1a6      	bne.n	800951a <_strtod_l+0x562>
 80095cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095ce:	9300      	str	r3, [sp, #0]
 80095d0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80095d2:	9805      	ldr	r0, [sp, #20]
 80095d4:	462b      	mov	r3, r5
 80095d6:	463a      	mov	r2, r7
 80095d8:	f7ff f8c6 	bl	8008768 <__s2b>
 80095dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80095de:	2800      	cmp	r0, #0
 80095e0:	f43f af05 	beq.w	80093ee <_strtod_l+0x436>
 80095e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095e6:	2a00      	cmp	r2, #0
 80095e8:	eba9 0308 	sub.w	r3, r9, r8
 80095ec:	bfa8      	it	ge
 80095ee:	2300      	movge	r3, #0
 80095f0:	9312      	str	r3, [sp, #72]	@ 0x48
 80095f2:	2400      	movs	r4, #0
 80095f4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80095f8:	9316      	str	r3, [sp, #88]	@ 0x58
 80095fa:	46a0      	mov	r8, r4
 80095fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095fe:	9805      	ldr	r0, [sp, #20]
 8009600:	6859      	ldr	r1, [r3, #4]
 8009602:	f7ff f809 	bl	8008618 <_Balloc>
 8009606:	4681      	mov	r9, r0
 8009608:	2800      	cmp	r0, #0
 800960a:	f43f aef4 	beq.w	80093f6 <_strtod_l+0x43e>
 800960e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009610:	691a      	ldr	r2, [r3, #16]
 8009612:	3202      	adds	r2, #2
 8009614:	f103 010c 	add.w	r1, r3, #12
 8009618:	0092      	lsls	r2, r2, #2
 800961a:	300c      	adds	r0, #12
 800961c:	f000 fd72 	bl	800a104 <memcpy>
 8009620:	ec4b ab10 	vmov	d0, sl, fp
 8009624:	9805      	ldr	r0, [sp, #20]
 8009626:	aa1c      	add	r2, sp, #112	@ 0x70
 8009628:	a91b      	add	r1, sp, #108	@ 0x6c
 800962a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800962e:	f7ff fbd7 	bl	8008de0 <__d2b>
 8009632:	901a      	str	r0, [sp, #104]	@ 0x68
 8009634:	2800      	cmp	r0, #0
 8009636:	f43f aede 	beq.w	80093f6 <_strtod_l+0x43e>
 800963a:	9805      	ldr	r0, [sp, #20]
 800963c:	2101      	movs	r1, #1
 800963e:	f7ff f929 	bl	8008894 <__i2b>
 8009642:	4680      	mov	r8, r0
 8009644:	b948      	cbnz	r0, 800965a <_strtod_l+0x6a2>
 8009646:	f04f 0800 	mov.w	r8, #0
 800964a:	e6d4      	b.n	80093f6 <_strtod_l+0x43e>
 800964c:	f04f 32ff 	mov.w	r2, #4294967295
 8009650:	fa02 f303 	lsl.w	r3, r2, r3
 8009654:	ea03 0a0a 	and.w	sl, r3, sl
 8009658:	e7b0      	b.n	80095bc <_strtod_l+0x604>
 800965a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800965c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800965e:	2d00      	cmp	r5, #0
 8009660:	bfab      	itete	ge
 8009662:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009664:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009666:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009668:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800966a:	bfac      	ite	ge
 800966c:	18ef      	addge	r7, r5, r3
 800966e:	1b5e      	sublt	r6, r3, r5
 8009670:	9b08      	ldr	r3, [sp, #32]
 8009672:	1aed      	subs	r5, r5, r3
 8009674:	4415      	add	r5, r2
 8009676:	4b66      	ldr	r3, [pc, #408]	@ (8009810 <_strtod_l+0x858>)
 8009678:	3d01      	subs	r5, #1
 800967a:	429d      	cmp	r5, r3
 800967c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009680:	da50      	bge.n	8009724 <_strtod_l+0x76c>
 8009682:	1b5b      	subs	r3, r3, r5
 8009684:	2b1f      	cmp	r3, #31
 8009686:	eba2 0203 	sub.w	r2, r2, r3
 800968a:	f04f 0101 	mov.w	r1, #1
 800968e:	dc3d      	bgt.n	800970c <_strtod_l+0x754>
 8009690:	fa01 f303 	lsl.w	r3, r1, r3
 8009694:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009696:	2300      	movs	r3, #0
 8009698:	9310      	str	r3, [sp, #64]	@ 0x40
 800969a:	18bd      	adds	r5, r7, r2
 800969c:	9b08      	ldr	r3, [sp, #32]
 800969e:	42af      	cmp	r7, r5
 80096a0:	4416      	add	r6, r2
 80096a2:	441e      	add	r6, r3
 80096a4:	463b      	mov	r3, r7
 80096a6:	bfa8      	it	ge
 80096a8:	462b      	movge	r3, r5
 80096aa:	42b3      	cmp	r3, r6
 80096ac:	bfa8      	it	ge
 80096ae:	4633      	movge	r3, r6
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	bfc2      	ittt	gt
 80096b4:	1aed      	subgt	r5, r5, r3
 80096b6:	1af6      	subgt	r6, r6, r3
 80096b8:	1aff      	subgt	r7, r7, r3
 80096ba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80096bc:	2b00      	cmp	r3, #0
 80096be:	dd16      	ble.n	80096ee <_strtod_l+0x736>
 80096c0:	4641      	mov	r1, r8
 80096c2:	9805      	ldr	r0, [sp, #20]
 80096c4:	461a      	mov	r2, r3
 80096c6:	f7ff f9a5 	bl	8008a14 <__pow5mult>
 80096ca:	4680      	mov	r8, r0
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d0ba      	beq.n	8009646 <_strtod_l+0x68e>
 80096d0:	4601      	mov	r1, r0
 80096d2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80096d4:	9805      	ldr	r0, [sp, #20]
 80096d6:	f7ff f8f3 	bl	80088c0 <__multiply>
 80096da:	900e      	str	r0, [sp, #56]	@ 0x38
 80096dc:	2800      	cmp	r0, #0
 80096de:	f43f ae8a 	beq.w	80093f6 <_strtod_l+0x43e>
 80096e2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096e4:	9805      	ldr	r0, [sp, #20]
 80096e6:	f7fe ffd7 	bl	8008698 <_Bfree>
 80096ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80096ee:	2d00      	cmp	r5, #0
 80096f0:	dc1d      	bgt.n	800972e <_strtod_l+0x776>
 80096f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	dd23      	ble.n	8009740 <_strtod_l+0x788>
 80096f8:	4649      	mov	r1, r9
 80096fa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80096fc:	9805      	ldr	r0, [sp, #20]
 80096fe:	f7ff f989 	bl	8008a14 <__pow5mult>
 8009702:	4681      	mov	r9, r0
 8009704:	b9e0      	cbnz	r0, 8009740 <_strtod_l+0x788>
 8009706:	f04f 0900 	mov.w	r9, #0
 800970a:	e674      	b.n	80093f6 <_strtod_l+0x43e>
 800970c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009710:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009714:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009718:	35e2      	adds	r5, #226	@ 0xe2
 800971a:	fa01 f305 	lsl.w	r3, r1, r5
 800971e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009720:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009722:	e7ba      	b.n	800969a <_strtod_l+0x6e2>
 8009724:	2300      	movs	r3, #0
 8009726:	9310      	str	r3, [sp, #64]	@ 0x40
 8009728:	2301      	movs	r3, #1
 800972a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800972c:	e7b5      	b.n	800969a <_strtod_l+0x6e2>
 800972e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009730:	9805      	ldr	r0, [sp, #20]
 8009732:	462a      	mov	r2, r5
 8009734:	f7ff f9c8 	bl	8008ac8 <__lshift>
 8009738:	901a      	str	r0, [sp, #104]	@ 0x68
 800973a:	2800      	cmp	r0, #0
 800973c:	d1d9      	bne.n	80096f2 <_strtod_l+0x73a>
 800973e:	e65a      	b.n	80093f6 <_strtod_l+0x43e>
 8009740:	2e00      	cmp	r6, #0
 8009742:	dd07      	ble.n	8009754 <_strtod_l+0x79c>
 8009744:	4649      	mov	r1, r9
 8009746:	9805      	ldr	r0, [sp, #20]
 8009748:	4632      	mov	r2, r6
 800974a:	f7ff f9bd 	bl	8008ac8 <__lshift>
 800974e:	4681      	mov	r9, r0
 8009750:	2800      	cmp	r0, #0
 8009752:	d0d8      	beq.n	8009706 <_strtod_l+0x74e>
 8009754:	2f00      	cmp	r7, #0
 8009756:	dd08      	ble.n	800976a <_strtod_l+0x7b2>
 8009758:	4641      	mov	r1, r8
 800975a:	9805      	ldr	r0, [sp, #20]
 800975c:	463a      	mov	r2, r7
 800975e:	f7ff f9b3 	bl	8008ac8 <__lshift>
 8009762:	4680      	mov	r8, r0
 8009764:	2800      	cmp	r0, #0
 8009766:	f43f ae46 	beq.w	80093f6 <_strtod_l+0x43e>
 800976a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800976c:	9805      	ldr	r0, [sp, #20]
 800976e:	464a      	mov	r2, r9
 8009770:	f7ff fa32 	bl	8008bd8 <__mdiff>
 8009774:	4604      	mov	r4, r0
 8009776:	2800      	cmp	r0, #0
 8009778:	f43f ae3d 	beq.w	80093f6 <_strtod_l+0x43e>
 800977c:	68c3      	ldr	r3, [r0, #12]
 800977e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009780:	2300      	movs	r3, #0
 8009782:	60c3      	str	r3, [r0, #12]
 8009784:	4641      	mov	r1, r8
 8009786:	f7ff fa0b 	bl	8008ba0 <__mcmp>
 800978a:	2800      	cmp	r0, #0
 800978c:	da46      	bge.n	800981c <_strtod_l+0x864>
 800978e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009790:	ea53 030a 	orrs.w	r3, r3, sl
 8009794:	d16c      	bne.n	8009870 <_strtod_l+0x8b8>
 8009796:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800979a:	2b00      	cmp	r3, #0
 800979c:	d168      	bne.n	8009870 <_strtod_l+0x8b8>
 800979e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80097a2:	0d1b      	lsrs	r3, r3, #20
 80097a4:	051b      	lsls	r3, r3, #20
 80097a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80097aa:	d961      	bls.n	8009870 <_strtod_l+0x8b8>
 80097ac:	6963      	ldr	r3, [r4, #20]
 80097ae:	b913      	cbnz	r3, 80097b6 <_strtod_l+0x7fe>
 80097b0:	6923      	ldr	r3, [r4, #16]
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	dd5c      	ble.n	8009870 <_strtod_l+0x8b8>
 80097b6:	4621      	mov	r1, r4
 80097b8:	2201      	movs	r2, #1
 80097ba:	9805      	ldr	r0, [sp, #20]
 80097bc:	f7ff f984 	bl	8008ac8 <__lshift>
 80097c0:	4641      	mov	r1, r8
 80097c2:	4604      	mov	r4, r0
 80097c4:	f7ff f9ec 	bl	8008ba0 <__mcmp>
 80097c8:	2800      	cmp	r0, #0
 80097ca:	dd51      	ble.n	8009870 <_strtod_l+0x8b8>
 80097cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80097d0:	9a08      	ldr	r2, [sp, #32]
 80097d2:	0d1b      	lsrs	r3, r3, #20
 80097d4:	051b      	lsls	r3, r3, #20
 80097d6:	2a00      	cmp	r2, #0
 80097d8:	d06b      	beq.n	80098b2 <_strtod_l+0x8fa>
 80097da:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80097de:	d868      	bhi.n	80098b2 <_strtod_l+0x8fa>
 80097e0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80097e4:	f67f ae9d 	bls.w	8009522 <_strtod_l+0x56a>
 80097e8:	4b0a      	ldr	r3, [pc, #40]	@ (8009814 <_strtod_l+0x85c>)
 80097ea:	4650      	mov	r0, sl
 80097ec:	4659      	mov	r1, fp
 80097ee:	2200      	movs	r2, #0
 80097f0:	f7f6 ff0a 	bl	8000608 <__aeabi_dmul>
 80097f4:	4b08      	ldr	r3, [pc, #32]	@ (8009818 <_strtod_l+0x860>)
 80097f6:	400b      	ands	r3, r1
 80097f8:	4682      	mov	sl, r0
 80097fa:	468b      	mov	fp, r1
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f47f ae05 	bne.w	800940c <_strtod_l+0x454>
 8009802:	9a05      	ldr	r2, [sp, #20]
 8009804:	2322      	movs	r3, #34	@ 0x22
 8009806:	6013      	str	r3, [r2, #0]
 8009808:	e600      	b.n	800940c <_strtod_l+0x454>
 800980a:	bf00      	nop
 800980c:	0800b120 	.word	0x0800b120
 8009810:	fffffc02 	.word	0xfffffc02
 8009814:	39500000 	.word	0x39500000
 8009818:	7ff00000 	.word	0x7ff00000
 800981c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009820:	d165      	bne.n	80098ee <_strtod_l+0x936>
 8009822:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009824:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009828:	b35a      	cbz	r2, 8009882 <_strtod_l+0x8ca>
 800982a:	4a9f      	ldr	r2, [pc, #636]	@ (8009aa8 <_strtod_l+0xaf0>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d12b      	bne.n	8009888 <_strtod_l+0x8d0>
 8009830:	9b08      	ldr	r3, [sp, #32]
 8009832:	4651      	mov	r1, sl
 8009834:	b303      	cbz	r3, 8009878 <_strtod_l+0x8c0>
 8009836:	4b9d      	ldr	r3, [pc, #628]	@ (8009aac <_strtod_l+0xaf4>)
 8009838:	465a      	mov	r2, fp
 800983a:	4013      	ands	r3, r2
 800983c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009840:	f04f 32ff 	mov.w	r2, #4294967295
 8009844:	d81b      	bhi.n	800987e <_strtod_l+0x8c6>
 8009846:	0d1b      	lsrs	r3, r3, #20
 8009848:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800984c:	fa02 f303 	lsl.w	r3, r2, r3
 8009850:	4299      	cmp	r1, r3
 8009852:	d119      	bne.n	8009888 <_strtod_l+0x8d0>
 8009854:	4b96      	ldr	r3, [pc, #600]	@ (8009ab0 <_strtod_l+0xaf8>)
 8009856:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009858:	429a      	cmp	r2, r3
 800985a:	d102      	bne.n	8009862 <_strtod_l+0x8aa>
 800985c:	3101      	adds	r1, #1
 800985e:	f43f adca 	beq.w	80093f6 <_strtod_l+0x43e>
 8009862:	4b92      	ldr	r3, [pc, #584]	@ (8009aac <_strtod_l+0xaf4>)
 8009864:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009866:	401a      	ands	r2, r3
 8009868:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800986c:	f04f 0a00 	mov.w	sl, #0
 8009870:	9b08      	ldr	r3, [sp, #32]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d1b8      	bne.n	80097e8 <_strtod_l+0x830>
 8009876:	e5c9      	b.n	800940c <_strtod_l+0x454>
 8009878:	f04f 33ff 	mov.w	r3, #4294967295
 800987c:	e7e8      	b.n	8009850 <_strtod_l+0x898>
 800987e:	4613      	mov	r3, r2
 8009880:	e7e6      	b.n	8009850 <_strtod_l+0x898>
 8009882:	ea53 030a 	orrs.w	r3, r3, sl
 8009886:	d0a1      	beq.n	80097cc <_strtod_l+0x814>
 8009888:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800988a:	b1db      	cbz	r3, 80098c4 <_strtod_l+0x90c>
 800988c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800988e:	4213      	tst	r3, r2
 8009890:	d0ee      	beq.n	8009870 <_strtod_l+0x8b8>
 8009892:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009894:	9a08      	ldr	r2, [sp, #32]
 8009896:	4650      	mov	r0, sl
 8009898:	4659      	mov	r1, fp
 800989a:	b1bb      	cbz	r3, 80098cc <_strtod_l+0x914>
 800989c:	f7ff fb6e 	bl	8008f7c <sulp>
 80098a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098a4:	ec53 2b10 	vmov	r2, r3, d0
 80098a8:	f7f6 fcf8 	bl	800029c <__adddf3>
 80098ac:	4682      	mov	sl, r0
 80098ae:	468b      	mov	fp, r1
 80098b0:	e7de      	b.n	8009870 <_strtod_l+0x8b8>
 80098b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80098b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80098ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80098be:	f04f 3aff 	mov.w	sl, #4294967295
 80098c2:	e7d5      	b.n	8009870 <_strtod_l+0x8b8>
 80098c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80098c6:	ea13 0f0a 	tst.w	r3, sl
 80098ca:	e7e1      	b.n	8009890 <_strtod_l+0x8d8>
 80098cc:	f7ff fb56 	bl	8008f7c <sulp>
 80098d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098d4:	ec53 2b10 	vmov	r2, r3, d0
 80098d8:	f7f6 fcde 	bl	8000298 <__aeabi_dsub>
 80098dc:	2200      	movs	r2, #0
 80098de:	2300      	movs	r3, #0
 80098e0:	4682      	mov	sl, r0
 80098e2:	468b      	mov	fp, r1
 80098e4:	f7f7 f8f8 	bl	8000ad8 <__aeabi_dcmpeq>
 80098e8:	2800      	cmp	r0, #0
 80098ea:	d0c1      	beq.n	8009870 <_strtod_l+0x8b8>
 80098ec:	e619      	b.n	8009522 <_strtod_l+0x56a>
 80098ee:	4641      	mov	r1, r8
 80098f0:	4620      	mov	r0, r4
 80098f2:	f7ff facd 	bl	8008e90 <__ratio>
 80098f6:	ec57 6b10 	vmov	r6, r7, d0
 80098fa:	2200      	movs	r2, #0
 80098fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009900:	4630      	mov	r0, r6
 8009902:	4639      	mov	r1, r7
 8009904:	f7f7 f8fc 	bl	8000b00 <__aeabi_dcmple>
 8009908:	2800      	cmp	r0, #0
 800990a:	d06f      	beq.n	80099ec <_strtod_l+0xa34>
 800990c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800990e:	2b00      	cmp	r3, #0
 8009910:	d17a      	bne.n	8009a08 <_strtod_l+0xa50>
 8009912:	f1ba 0f00 	cmp.w	sl, #0
 8009916:	d158      	bne.n	80099ca <_strtod_l+0xa12>
 8009918:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800991a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800991e:	2b00      	cmp	r3, #0
 8009920:	d15a      	bne.n	80099d8 <_strtod_l+0xa20>
 8009922:	4b64      	ldr	r3, [pc, #400]	@ (8009ab4 <_strtod_l+0xafc>)
 8009924:	2200      	movs	r2, #0
 8009926:	4630      	mov	r0, r6
 8009928:	4639      	mov	r1, r7
 800992a:	f7f7 f8df 	bl	8000aec <__aeabi_dcmplt>
 800992e:	2800      	cmp	r0, #0
 8009930:	d159      	bne.n	80099e6 <_strtod_l+0xa2e>
 8009932:	4630      	mov	r0, r6
 8009934:	4639      	mov	r1, r7
 8009936:	4b60      	ldr	r3, [pc, #384]	@ (8009ab8 <_strtod_l+0xb00>)
 8009938:	2200      	movs	r2, #0
 800993a:	f7f6 fe65 	bl	8000608 <__aeabi_dmul>
 800993e:	4606      	mov	r6, r0
 8009940:	460f      	mov	r7, r1
 8009942:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009946:	9606      	str	r6, [sp, #24]
 8009948:	9307      	str	r3, [sp, #28]
 800994a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800994e:	4d57      	ldr	r5, [pc, #348]	@ (8009aac <_strtod_l+0xaf4>)
 8009950:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009954:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009956:	401d      	ands	r5, r3
 8009958:	4b58      	ldr	r3, [pc, #352]	@ (8009abc <_strtod_l+0xb04>)
 800995a:	429d      	cmp	r5, r3
 800995c:	f040 80b2 	bne.w	8009ac4 <_strtod_l+0xb0c>
 8009960:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009962:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009966:	ec4b ab10 	vmov	d0, sl, fp
 800996a:	f7ff f9c9 	bl	8008d00 <__ulp>
 800996e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009972:	ec51 0b10 	vmov	r0, r1, d0
 8009976:	f7f6 fe47 	bl	8000608 <__aeabi_dmul>
 800997a:	4652      	mov	r2, sl
 800997c:	465b      	mov	r3, fp
 800997e:	f7f6 fc8d 	bl	800029c <__adddf3>
 8009982:	460b      	mov	r3, r1
 8009984:	4949      	ldr	r1, [pc, #292]	@ (8009aac <_strtod_l+0xaf4>)
 8009986:	4a4e      	ldr	r2, [pc, #312]	@ (8009ac0 <_strtod_l+0xb08>)
 8009988:	4019      	ands	r1, r3
 800998a:	4291      	cmp	r1, r2
 800998c:	4682      	mov	sl, r0
 800998e:	d942      	bls.n	8009a16 <_strtod_l+0xa5e>
 8009990:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009992:	4b47      	ldr	r3, [pc, #284]	@ (8009ab0 <_strtod_l+0xaf8>)
 8009994:	429a      	cmp	r2, r3
 8009996:	d103      	bne.n	80099a0 <_strtod_l+0x9e8>
 8009998:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800999a:	3301      	adds	r3, #1
 800999c:	f43f ad2b 	beq.w	80093f6 <_strtod_l+0x43e>
 80099a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009ab0 <_strtod_l+0xaf8>
 80099a4:	f04f 3aff 	mov.w	sl, #4294967295
 80099a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80099aa:	9805      	ldr	r0, [sp, #20]
 80099ac:	f7fe fe74 	bl	8008698 <_Bfree>
 80099b0:	9805      	ldr	r0, [sp, #20]
 80099b2:	4649      	mov	r1, r9
 80099b4:	f7fe fe70 	bl	8008698 <_Bfree>
 80099b8:	9805      	ldr	r0, [sp, #20]
 80099ba:	4641      	mov	r1, r8
 80099bc:	f7fe fe6c 	bl	8008698 <_Bfree>
 80099c0:	9805      	ldr	r0, [sp, #20]
 80099c2:	4621      	mov	r1, r4
 80099c4:	f7fe fe68 	bl	8008698 <_Bfree>
 80099c8:	e618      	b.n	80095fc <_strtod_l+0x644>
 80099ca:	f1ba 0f01 	cmp.w	sl, #1
 80099ce:	d103      	bne.n	80099d8 <_strtod_l+0xa20>
 80099d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	f43f ada5 	beq.w	8009522 <_strtod_l+0x56a>
 80099d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009a88 <_strtod_l+0xad0>
 80099dc:	4f35      	ldr	r7, [pc, #212]	@ (8009ab4 <_strtod_l+0xafc>)
 80099de:	ed8d 7b06 	vstr	d7, [sp, #24]
 80099e2:	2600      	movs	r6, #0
 80099e4:	e7b1      	b.n	800994a <_strtod_l+0x992>
 80099e6:	4f34      	ldr	r7, [pc, #208]	@ (8009ab8 <_strtod_l+0xb00>)
 80099e8:	2600      	movs	r6, #0
 80099ea:	e7aa      	b.n	8009942 <_strtod_l+0x98a>
 80099ec:	4b32      	ldr	r3, [pc, #200]	@ (8009ab8 <_strtod_l+0xb00>)
 80099ee:	4630      	mov	r0, r6
 80099f0:	4639      	mov	r1, r7
 80099f2:	2200      	movs	r2, #0
 80099f4:	f7f6 fe08 	bl	8000608 <__aeabi_dmul>
 80099f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099fa:	4606      	mov	r6, r0
 80099fc:	460f      	mov	r7, r1
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d09f      	beq.n	8009942 <_strtod_l+0x98a>
 8009a02:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009a06:	e7a0      	b.n	800994a <_strtod_l+0x992>
 8009a08:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009a90 <_strtod_l+0xad8>
 8009a0c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009a10:	ec57 6b17 	vmov	r6, r7, d7
 8009a14:	e799      	b.n	800994a <_strtod_l+0x992>
 8009a16:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009a1a:	9b08      	ldr	r3, [sp, #32]
 8009a1c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d1c1      	bne.n	80099a8 <_strtod_l+0x9f0>
 8009a24:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009a28:	0d1b      	lsrs	r3, r3, #20
 8009a2a:	051b      	lsls	r3, r3, #20
 8009a2c:	429d      	cmp	r5, r3
 8009a2e:	d1bb      	bne.n	80099a8 <_strtod_l+0x9f0>
 8009a30:	4630      	mov	r0, r6
 8009a32:	4639      	mov	r1, r7
 8009a34:	f7f7 f948 	bl	8000cc8 <__aeabi_d2lz>
 8009a38:	f7f6 fdb8 	bl	80005ac <__aeabi_l2d>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	460b      	mov	r3, r1
 8009a40:	4630      	mov	r0, r6
 8009a42:	4639      	mov	r1, r7
 8009a44:	f7f6 fc28 	bl	8000298 <__aeabi_dsub>
 8009a48:	460b      	mov	r3, r1
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009a50:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009a54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a56:	ea46 060a 	orr.w	r6, r6, sl
 8009a5a:	431e      	orrs	r6, r3
 8009a5c:	d06f      	beq.n	8009b3e <_strtod_l+0xb86>
 8009a5e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a98 <_strtod_l+0xae0>)
 8009a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a64:	f7f7 f842 	bl	8000aec <__aeabi_dcmplt>
 8009a68:	2800      	cmp	r0, #0
 8009a6a:	f47f accf 	bne.w	800940c <_strtod_l+0x454>
 8009a6e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009aa0 <_strtod_l+0xae8>)
 8009a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a78:	f7f7 f856 	bl	8000b28 <__aeabi_dcmpgt>
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	d093      	beq.n	80099a8 <_strtod_l+0x9f0>
 8009a80:	e4c4      	b.n	800940c <_strtod_l+0x454>
 8009a82:	bf00      	nop
 8009a84:	f3af 8000 	nop.w
 8009a88:	00000000 	.word	0x00000000
 8009a8c:	bff00000 	.word	0xbff00000
 8009a90:	00000000 	.word	0x00000000
 8009a94:	3ff00000 	.word	0x3ff00000
 8009a98:	94a03595 	.word	0x94a03595
 8009a9c:	3fdfffff 	.word	0x3fdfffff
 8009aa0:	35afe535 	.word	0x35afe535
 8009aa4:	3fe00000 	.word	0x3fe00000
 8009aa8:	000fffff 	.word	0x000fffff
 8009aac:	7ff00000 	.word	0x7ff00000
 8009ab0:	7fefffff 	.word	0x7fefffff
 8009ab4:	3ff00000 	.word	0x3ff00000
 8009ab8:	3fe00000 	.word	0x3fe00000
 8009abc:	7fe00000 	.word	0x7fe00000
 8009ac0:	7c9fffff 	.word	0x7c9fffff
 8009ac4:	9b08      	ldr	r3, [sp, #32]
 8009ac6:	b323      	cbz	r3, 8009b12 <_strtod_l+0xb5a>
 8009ac8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009acc:	d821      	bhi.n	8009b12 <_strtod_l+0xb5a>
 8009ace:	a328      	add	r3, pc, #160	@ (adr r3, 8009b70 <_strtod_l+0xbb8>)
 8009ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	4639      	mov	r1, r7
 8009ad8:	f7f7 f812 	bl	8000b00 <__aeabi_dcmple>
 8009adc:	b1a0      	cbz	r0, 8009b08 <_strtod_l+0xb50>
 8009ade:	4639      	mov	r1, r7
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	f7f7 f869 	bl	8000bb8 <__aeabi_d2uiz>
 8009ae6:	2801      	cmp	r0, #1
 8009ae8:	bf38      	it	cc
 8009aea:	2001      	movcc	r0, #1
 8009aec:	f7f6 fd12 	bl	8000514 <__aeabi_ui2d>
 8009af0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009af2:	4606      	mov	r6, r0
 8009af4:	460f      	mov	r7, r1
 8009af6:	b9fb      	cbnz	r3, 8009b38 <_strtod_l+0xb80>
 8009af8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009afc:	9014      	str	r0, [sp, #80]	@ 0x50
 8009afe:	9315      	str	r3, [sp, #84]	@ 0x54
 8009b00:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009b04:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009b08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b0a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009b0e:	1b5b      	subs	r3, r3, r5
 8009b10:	9311      	str	r3, [sp, #68]	@ 0x44
 8009b12:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009b16:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009b1a:	f7ff f8f1 	bl	8008d00 <__ulp>
 8009b1e:	4650      	mov	r0, sl
 8009b20:	ec53 2b10 	vmov	r2, r3, d0
 8009b24:	4659      	mov	r1, fp
 8009b26:	f7f6 fd6f 	bl	8000608 <__aeabi_dmul>
 8009b2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009b2e:	f7f6 fbb5 	bl	800029c <__adddf3>
 8009b32:	4682      	mov	sl, r0
 8009b34:	468b      	mov	fp, r1
 8009b36:	e770      	b.n	8009a1a <_strtod_l+0xa62>
 8009b38:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009b3c:	e7e0      	b.n	8009b00 <_strtod_l+0xb48>
 8009b3e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009b78 <_strtod_l+0xbc0>)
 8009b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b44:	f7f6 ffd2 	bl	8000aec <__aeabi_dcmplt>
 8009b48:	e798      	b.n	8009a7c <_strtod_l+0xac4>
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b4e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009b50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b52:	6013      	str	r3, [r2, #0]
 8009b54:	f7ff ba6d 	b.w	8009032 <_strtod_l+0x7a>
 8009b58:	2a65      	cmp	r2, #101	@ 0x65
 8009b5a:	f43f ab66 	beq.w	800922a <_strtod_l+0x272>
 8009b5e:	2a45      	cmp	r2, #69	@ 0x45
 8009b60:	f43f ab63 	beq.w	800922a <_strtod_l+0x272>
 8009b64:	2301      	movs	r3, #1
 8009b66:	f7ff bb9e 	b.w	80092a6 <_strtod_l+0x2ee>
 8009b6a:	bf00      	nop
 8009b6c:	f3af 8000 	nop.w
 8009b70:	ffc00000 	.word	0xffc00000
 8009b74:	41dfffff 	.word	0x41dfffff
 8009b78:	94a03595 	.word	0x94a03595
 8009b7c:	3fcfffff 	.word	0x3fcfffff

08009b80 <_strtod_r>:
 8009b80:	4b01      	ldr	r3, [pc, #4]	@ (8009b88 <_strtod_r+0x8>)
 8009b82:	f7ff ba19 	b.w	8008fb8 <_strtod_l>
 8009b86:	bf00      	nop
 8009b88:	2000d460 	.word	0x2000d460

08009b8c <_strtol_l.constprop.0>:
 8009b8c:	2b24      	cmp	r3, #36	@ 0x24
 8009b8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b92:	4686      	mov	lr, r0
 8009b94:	4690      	mov	r8, r2
 8009b96:	d801      	bhi.n	8009b9c <_strtol_l.constprop.0+0x10>
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d106      	bne.n	8009baa <_strtol_l.constprop.0+0x1e>
 8009b9c:	f7fd fdba 	bl	8007714 <__errno>
 8009ba0:	2316      	movs	r3, #22
 8009ba2:	6003      	str	r3, [r0, #0]
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009baa:	4834      	ldr	r0, [pc, #208]	@ (8009c7c <_strtol_l.constprop.0+0xf0>)
 8009bac:	460d      	mov	r5, r1
 8009bae:	462a      	mov	r2, r5
 8009bb0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bb4:	5d06      	ldrb	r6, [r0, r4]
 8009bb6:	f016 0608 	ands.w	r6, r6, #8
 8009bba:	d1f8      	bne.n	8009bae <_strtol_l.constprop.0+0x22>
 8009bbc:	2c2d      	cmp	r4, #45	@ 0x2d
 8009bbe:	d12d      	bne.n	8009c1c <_strtol_l.constprop.0+0x90>
 8009bc0:	782c      	ldrb	r4, [r5, #0]
 8009bc2:	2601      	movs	r6, #1
 8009bc4:	1c95      	adds	r5, r2, #2
 8009bc6:	f033 0210 	bics.w	r2, r3, #16
 8009bca:	d109      	bne.n	8009be0 <_strtol_l.constprop.0+0x54>
 8009bcc:	2c30      	cmp	r4, #48	@ 0x30
 8009bce:	d12a      	bne.n	8009c26 <_strtol_l.constprop.0+0x9a>
 8009bd0:	782a      	ldrb	r2, [r5, #0]
 8009bd2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009bd6:	2a58      	cmp	r2, #88	@ 0x58
 8009bd8:	d125      	bne.n	8009c26 <_strtol_l.constprop.0+0x9a>
 8009bda:	786c      	ldrb	r4, [r5, #1]
 8009bdc:	2310      	movs	r3, #16
 8009bde:	3502      	adds	r5, #2
 8009be0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009be4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009be8:	2200      	movs	r2, #0
 8009bea:	fbbc f9f3 	udiv	r9, ip, r3
 8009bee:	4610      	mov	r0, r2
 8009bf0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009bf4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009bf8:	2f09      	cmp	r7, #9
 8009bfa:	d81b      	bhi.n	8009c34 <_strtol_l.constprop.0+0xa8>
 8009bfc:	463c      	mov	r4, r7
 8009bfe:	42a3      	cmp	r3, r4
 8009c00:	dd27      	ble.n	8009c52 <_strtol_l.constprop.0+0xc6>
 8009c02:	1c57      	adds	r7, r2, #1
 8009c04:	d007      	beq.n	8009c16 <_strtol_l.constprop.0+0x8a>
 8009c06:	4581      	cmp	r9, r0
 8009c08:	d320      	bcc.n	8009c4c <_strtol_l.constprop.0+0xc0>
 8009c0a:	d101      	bne.n	8009c10 <_strtol_l.constprop.0+0x84>
 8009c0c:	45a2      	cmp	sl, r4
 8009c0e:	db1d      	blt.n	8009c4c <_strtol_l.constprop.0+0xc0>
 8009c10:	fb00 4003 	mla	r0, r0, r3, r4
 8009c14:	2201      	movs	r2, #1
 8009c16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c1a:	e7eb      	b.n	8009bf4 <_strtol_l.constprop.0+0x68>
 8009c1c:	2c2b      	cmp	r4, #43	@ 0x2b
 8009c1e:	bf04      	itt	eq
 8009c20:	782c      	ldrbeq	r4, [r5, #0]
 8009c22:	1c95      	addeq	r5, r2, #2
 8009c24:	e7cf      	b.n	8009bc6 <_strtol_l.constprop.0+0x3a>
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1da      	bne.n	8009be0 <_strtol_l.constprop.0+0x54>
 8009c2a:	2c30      	cmp	r4, #48	@ 0x30
 8009c2c:	bf0c      	ite	eq
 8009c2e:	2308      	moveq	r3, #8
 8009c30:	230a      	movne	r3, #10
 8009c32:	e7d5      	b.n	8009be0 <_strtol_l.constprop.0+0x54>
 8009c34:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009c38:	2f19      	cmp	r7, #25
 8009c3a:	d801      	bhi.n	8009c40 <_strtol_l.constprop.0+0xb4>
 8009c3c:	3c37      	subs	r4, #55	@ 0x37
 8009c3e:	e7de      	b.n	8009bfe <_strtol_l.constprop.0+0x72>
 8009c40:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009c44:	2f19      	cmp	r7, #25
 8009c46:	d804      	bhi.n	8009c52 <_strtol_l.constprop.0+0xc6>
 8009c48:	3c57      	subs	r4, #87	@ 0x57
 8009c4a:	e7d8      	b.n	8009bfe <_strtol_l.constprop.0+0x72>
 8009c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c50:	e7e1      	b.n	8009c16 <_strtol_l.constprop.0+0x8a>
 8009c52:	1c53      	adds	r3, r2, #1
 8009c54:	d108      	bne.n	8009c68 <_strtol_l.constprop.0+0xdc>
 8009c56:	2322      	movs	r3, #34	@ 0x22
 8009c58:	f8ce 3000 	str.w	r3, [lr]
 8009c5c:	4660      	mov	r0, ip
 8009c5e:	f1b8 0f00 	cmp.w	r8, #0
 8009c62:	d0a0      	beq.n	8009ba6 <_strtol_l.constprop.0+0x1a>
 8009c64:	1e69      	subs	r1, r5, #1
 8009c66:	e006      	b.n	8009c76 <_strtol_l.constprop.0+0xea>
 8009c68:	b106      	cbz	r6, 8009c6c <_strtol_l.constprop.0+0xe0>
 8009c6a:	4240      	negs	r0, r0
 8009c6c:	f1b8 0f00 	cmp.w	r8, #0
 8009c70:	d099      	beq.n	8009ba6 <_strtol_l.constprop.0+0x1a>
 8009c72:	2a00      	cmp	r2, #0
 8009c74:	d1f6      	bne.n	8009c64 <_strtol_l.constprop.0+0xd8>
 8009c76:	f8c8 1000 	str.w	r1, [r8]
 8009c7a:	e794      	b.n	8009ba6 <_strtol_l.constprop.0+0x1a>
 8009c7c:	0800b149 	.word	0x0800b149

08009c80 <_strtol_r>:
 8009c80:	f7ff bf84 	b.w	8009b8c <_strtol_l.constprop.0>

08009c84 <__ssputs_r>:
 8009c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c88:	688e      	ldr	r6, [r1, #8]
 8009c8a:	461f      	mov	r7, r3
 8009c8c:	42be      	cmp	r6, r7
 8009c8e:	680b      	ldr	r3, [r1, #0]
 8009c90:	4682      	mov	sl, r0
 8009c92:	460c      	mov	r4, r1
 8009c94:	4690      	mov	r8, r2
 8009c96:	d82d      	bhi.n	8009cf4 <__ssputs_r+0x70>
 8009c98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ca0:	d026      	beq.n	8009cf0 <__ssputs_r+0x6c>
 8009ca2:	6965      	ldr	r5, [r4, #20]
 8009ca4:	6909      	ldr	r1, [r1, #16]
 8009ca6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009caa:	eba3 0901 	sub.w	r9, r3, r1
 8009cae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009cb2:	1c7b      	adds	r3, r7, #1
 8009cb4:	444b      	add	r3, r9
 8009cb6:	106d      	asrs	r5, r5, #1
 8009cb8:	429d      	cmp	r5, r3
 8009cba:	bf38      	it	cc
 8009cbc:	461d      	movcc	r5, r3
 8009cbe:	0553      	lsls	r3, r2, #21
 8009cc0:	d527      	bpl.n	8009d12 <__ssputs_r+0x8e>
 8009cc2:	4629      	mov	r1, r5
 8009cc4:	f7fe fc1c 	bl	8008500 <_malloc_r>
 8009cc8:	4606      	mov	r6, r0
 8009cca:	b360      	cbz	r0, 8009d26 <__ssputs_r+0xa2>
 8009ccc:	6921      	ldr	r1, [r4, #16]
 8009cce:	464a      	mov	r2, r9
 8009cd0:	f000 fa18 	bl	800a104 <memcpy>
 8009cd4:	89a3      	ldrh	r3, [r4, #12]
 8009cd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cde:	81a3      	strh	r3, [r4, #12]
 8009ce0:	6126      	str	r6, [r4, #16]
 8009ce2:	6165      	str	r5, [r4, #20]
 8009ce4:	444e      	add	r6, r9
 8009ce6:	eba5 0509 	sub.w	r5, r5, r9
 8009cea:	6026      	str	r6, [r4, #0]
 8009cec:	60a5      	str	r5, [r4, #8]
 8009cee:	463e      	mov	r6, r7
 8009cf0:	42be      	cmp	r6, r7
 8009cf2:	d900      	bls.n	8009cf6 <__ssputs_r+0x72>
 8009cf4:	463e      	mov	r6, r7
 8009cf6:	6820      	ldr	r0, [r4, #0]
 8009cf8:	4632      	mov	r2, r6
 8009cfa:	4641      	mov	r1, r8
 8009cfc:	f000 f9c6 	bl	800a08c <memmove>
 8009d00:	68a3      	ldr	r3, [r4, #8]
 8009d02:	1b9b      	subs	r3, r3, r6
 8009d04:	60a3      	str	r3, [r4, #8]
 8009d06:	6823      	ldr	r3, [r4, #0]
 8009d08:	4433      	add	r3, r6
 8009d0a:	6023      	str	r3, [r4, #0]
 8009d0c:	2000      	movs	r0, #0
 8009d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d12:	462a      	mov	r2, r5
 8009d14:	f000 fd89 	bl	800a82a <_realloc_r>
 8009d18:	4606      	mov	r6, r0
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	d1e0      	bne.n	8009ce0 <__ssputs_r+0x5c>
 8009d1e:	6921      	ldr	r1, [r4, #16]
 8009d20:	4650      	mov	r0, sl
 8009d22:	f7fe fb79 	bl	8008418 <_free_r>
 8009d26:	230c      	movs	r3, #12
 8009d28:	f8ca 3000 	str.w	r3, [sl]
 8009d2c:	89a3      	ldrh	r3, [r4, #12]
 8009d2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d32:	81a3      	strh	r3, [r4, #12]
 8009d34:	f04f 30ff 	mov.w	r0, #4294967295
 8009d38:	e7e9      	b.n	8009d0e <__ssputs_r+0x8a>
	...

08009d3c <_svfiprintf_r>:
 8009d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d40:	4698      	mov	r8, r3
 8009d42:	898b      	ldrh	r3, [r1, #12]
 8009d44:	061b      	lsls	r3, r3, #24
 8009d46:	b09d      	sub	sp, #116	@ 0x74
 8009d48:	4607      	mov	r7, r0
 8009d4a:	460d      	mov	r5, r1
 8009d4c:	4614      	mov	r4, r2
 8009d4e:	d510      	bpl.n	8009d72 <_svfiprintf_r+0x36>
 8009d50:	690b      	ldr	r3, [r1, #16]
 8009d52:	b973      	cbnz	r3, 8009d72 <_svfiprintf_r+0x36>
 8009d54:	2140      	movs	r1, #64	@ 0x40
 8009d56:	f7fe fbd3 	bl	8008500 <_malloc_r>
 8009d5a:	6028      	str	r0, [r5, #0]
 8009d5c:	6128      	str	r0, [r5, #16]
 8009d5e:	b930      	cbnz	r0, 8009d6e <_svfiprintf_r+0x32>
 8009d60:	230c      	movs	r3, #12
 8009d62:	603b      	str	r3, [r7, #0]
 8009d64:	f04f 30ff 	mov.w	r0, #4294967295
 8009d68:	b01d      	add	sp, #116	@ 0x74
 8009d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6e:	2340      	movs	r3, #64	@ 0x40
 8009d70:	616b      	str	r3, [r5, #20]
 8009d72:	2300      	movs	r3, #0
 8009d74:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d76:	2320      	movs	r3, #32
 8009d78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d80:	2330      	movs	r3, #48	@ 0x30
 8009d82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009f20 <_svfiprintf_r+0x1e4>
 8009d86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d8a:	f04f 0901 	mov.w	r9, #1
 8009d8e:	4623      	mov	r3, r4
 8009d90:	469a      	mov	sl, r3
 8009d92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d96:	b10a      	cbz	r2, 8009d9c <_svfiprintf_r+0x60>
 8009d98:	2a25      	cmp	r2, #37	@ 0x25
 8009d9a:	d1f9      	bne.n	8009d90 <_svfiprintf_r+0x54>
 8009d9c:	ebba 0b04 	subs.w	fp, sl, r4
 8009da0:	d00b      	beq.n	8009dba <_svfiprintf_r+0x7e>
 8009da2:	465b      	mov	r3, fp
 8009da4:	4622      	mov	r2, r4
 8009da6:	4629      	mov	r1, r5
 8009da8:	4638      	mov	r0, r7
 8009daa:	f7ff ff6b 	bl	8009c84 <__ssputs_r>
 8009dae:	3001      	adds	r0, #1
 8009db0:	f000 80a7 	beq.w	8009f02 <_svfiprintf_r+0x1c6>
 8009db4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009db6:	445a      	add	r2, fp
 8009db8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dba:	f89a 3000 	ldrb.w	r3, [sl]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	f000 809f 	beq.w	8009f02 <_svfiprintf_r+0x1c6>
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8009dca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dce:	f10a 0a01 	add.w	sl, sl, #1
 8009dd2:	9304      	str	r3, [sp, #16]
 8009dd4:	9307      	str	r3, [sp, #28]
 8009dd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009dda:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ddc:	4654      	mov	r4, sl
 8009dde:	2205      	movs	r2, #5
 8009de0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de4:	484e      	ldr	r0, [pc, #312]	@ (8009f20 <_svfiprintf_r+0x1e4>)
 8009de6:	f7f6 f9fb 	bl	80001e0 <memchr>
 8009dea:	9a04      	ldr	r2, [sp, #16]
 8009dec:	b9d8      	cbnz	r0, 8009e26 <_svfiprintf_r+0xea>
 8009dee:	06d0      	lsls	r0, r2, #27
 8009df0:	bf44      	itt	mi
 8009df2:	2320      	movmi	r3, #32
 8009df4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009df8:	0711      	lsls	r1, r2, #28
 8009dfa:	bf44      	itt	mi
 8009dfc:	232b      	movmi	r3, #43	@ 0x2b
 8009dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e02:	f89a 3000 	ldrb.w	r3, [sl]
 8009e06:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e08:	d015      	beq.n	8009e36 <_svfiprintf_r+0xfa>
 8009e0a:	9a07      	ldr	r2, [sp, #28]
 8009e0c:	4654      	mov	r4, sl
 8009e0e:	2000      	movs	r0, #0
 8009e10:	f04f 0c0a 	mov.w	ip, #10
 8009e14:	4621      	mov	r1, r4
 8009e16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e1a:	3b30      	subs	r3, #48	@ 0x30
 8009e1c:	2b09      	cmp	r3, #9
 8009e1e:	d94b      	bls.n	8009eb8 <_svfiprintf_r+0x17c>
 8009e20:	b1b0      	cbz	r0, 8009e50 <_svfiprintf_r+0x114>
 8009e22:	9207      	str	r2, [sp, #28]
 8009e24:	e014      	b.n	8009e50 <_svfiprintf_r+0x114>
 8009e26:	eba0 0308 	sub.w	r3, r0, r8
 8009e2a:	fa09 f303 	lsl.w	r3, r9, r3
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	9304      	str	r3, [sp, #16]
 8009e32:	46a2      	mov	sl, r4
 8009e34:	e7d2      	b.n	8009ddc <_svfiprintf_r+0xa0>
 8009e36:	9b03      	ldr	r3, [sp, #12]
 8009e38:	1d19      	adds	r1, r3, #4
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	9103      	str	r1, [sp, #12]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	bfbb      	ittet	lt
 8009e42:	425b      	neglt	r3, r3
 8009e44:	f042 0202 	orrlt.w	r2, r2, #2
 8009e48:	9307      	strge	r3, [sp, #28]
 8009e4a:	9307      	strlt	r3, [sp, #28]
 8009e4c:	bfb8      	it	lt
 8009e4e:	9204      	strlt	r2, [sp, #16]
 8009e50:	7823      	ldrb	r3, [r4, #0]
 8009e52:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e54:	d10a      	bne.n	8009e6c <_svfiprintf_r+0x130>
 8009e56:	7863      	ldrb	r3, [r4, #1]
 8009e58:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e5a:	d132      	bne.n	8009ec2 <_svfiprintf_r+0x186>
 8009e5c:	9b03      	ldr	r3, [sp, #12]
 8009e5e:	1d1a      	adds	r2, r3, #4
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	9203      	str	r2, [sp, #12]
 8009e64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e68:	3402      	adds	r4, #2
 8009e6a:	9305      	str	r3, [sp, #20]
 8009e6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009f30 <_svfiprintf_r+0x1f4>
 8009e70:	7821      	ldrb	r1, [r4, #0]
 8009e72:	2203      	movs	r2, #3
 8009e74:	4650      	mov	r0, sl
 8009e76:	f7f6 f9b3 	bl	80001e0 <memchr>
 8009e7a:	b138      	cbz	r0, 8009e8c <_svfiprintf_r+0x150>
 8009e7c:	9b04      	ldr	r3, [sp, #16]
 8009e7e:	eba0 000a 	sub.w	r0, r0, sl
 8009e82:	2240      	movs	r2, #64	@ 0x40
 8009e84:	4082      	lsls	r2, r0
 8009e86:	4313      	orrs	r3, r2
 8009e88:	3401      	adds	r4, #1
 8009e8a:	9304      	str	r3, [sp, #16]
 8009e8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e90:	4824      	ldr	r0, [pc, #144]	@ (8009f24 <_svfiprintf_r+0x1e8>)
 8009e92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e96:	2206      	movs	r2, #6
 8009e98:	f7f6 f9a2 	bl	80001e0 <memchr>
 8009e9c:	2800      	cmp	r0, #0
 8009e9e:	d036      	beq.n	8009f0e <_svfiprintf_r+0x1d2>
 8009ea0:	4b21      	ldr	r3, [pc, #132]	@ (8009f28 <_svfiprintf_r+0x1ec>)
 8009ea2:	bb1b      	cbnz	r3, 8009eec <_svfiprintf_r+0x1b0>
 8009ea4:	9b03      	ldr	r3, [sp, #12]
 8009ea6:	3307      	adds	r3, #7
 8009ea8:	f023 0307 	bic.w	r3, r3, #7
 8009eac:	3308      	adds	r3, #8
 8009eae:	9303      	str	r3, [sp, #12]
 8009eb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eb2:	4433      	add	r3, r6
 8009eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eb6:	e76a      	b.n	8009d8e <_svfiprintf_r+0x52>
 8009eb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ebc:	460c      	mov	r4, r1
 8009ebe:	2001      	movs	r0, #1
 8009ec0:	e7a8      	b.n	8009e14 <_svfiprintf_r+0xd8>
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	3401      	adds	r4, #1
 8009ec6:	9305      	str	r3, [sp, #20]
 8009ec8:	4619      	mov	r1, r3
 8009eca:	f04f 0c0a 	mov.w	ip, #10
 8009ece:	4620      	mov	r0, r4
 8009ed0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ed4:	3a30      	subs	r2, #48	@ 0x30
 8009ed6:	2a09      	cmp	r2, #9
 8009ed8:	d903      	bls.n	8009ee2 <_svfiprintf_r+0x1a6>
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d0c6      	beq.n	8009e6c <_svfiprintf_r+0x130>
 8009ede:	9105      	str	r1, [sp, #20]
 8009ee0:	e7c4      	b.n	8009e6c <_svfiprintf_r+0x130>
 8009ee2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ee6:	4604      	mov	r4, r0
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e7f0      	b.n	8009ece <_svfiprintf_r+0x192>
 8009eec:	ab03      	add	r3, sp, #12
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	462a      	mov	r2, r5
 8009ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8009f2c <_svfiprintf_r+0x1f0>)
 8009ef4:	a904      	add	r1, sp, #16
 8009ef6:	4638      	mov	r0, r7
 8009ef8:	f7fc fcc8 	bl	800688c <_printf_float>
 8009efc:	1c42      	adds	r2, r0, #1
 8009efe:	4606      	mov	r6, r0
 8009f00:	d1d6      	bne.n	8009eb0 <_svfiprintf_r+0x174>
 8009f02:	89ab      	ldrh	r3, [r5, #12]
 8009f04:	065b      	lsls	r3, r3, #25
 8009f06:	f53f af2d 	bmi.w	8009d64 <_svfiprintf_r+0x28>
 8009f0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f0c:	e72c      	b.n	8009d68 <_svfiprintf_r+0x2c>
 8009f0e:	ab03      	add	r3, sp, #12
 8009f10:	9300      	str	r3, [sp, #0]
 8009f12:	462a      	mov	r2, r5
 8009f14:	4b05      	ldr	r3, [pc, #20]	@ (8009f2c <_svfiprintf_r+0x1f0>)
 8009f16:	a904      	add	r1, sp, #16
 8009f18:	4638      	mov	r0, r7
 8009f1a:	f7fc ff4f 	bl	8006dbc <_printf_i>
 8009f1e:	e7ed      	b.n	8009efc <_svfiprintf_r+0x1c0>
 8009f20:	0800b249 	.word	0x0800b249
 8009f24:	0800b253 	.word	0x0800b253
 8009f28:	0800688d 	.word	0x0800688d
 8009f2c:	08009c85 	.word	0x08009c85
 8009f30:	0800b24f 	.word	0x0800b24f

08009f34 <__sflush_r>:
 8009f34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f3c:	0716      	lsls	r6, r2, #28
 8009f3e:	4605      	mov	r5, r0
 8009f40:	460c      	mov	r4, r1
 8009f42:	d454      	bmi.n	8009fee <__sflush_r+0xba>
 8009f44:	684b      	ldr	r3, [r1, #4]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	dc02      	bgt.n	8009f50 <__sflush_r+0x1c>
 8009f4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	dd48      	ble.n	8009fe2 <__sflush_r+0xae>
 8009f50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f52:	2e00      	cmp	r6, #0
 8009f54:	d045      	beq.n	8009fe2 <__sflush_r+0xae>
 8009f56:	2300      	movs	r3, #0
 8009f58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f5c:	682f      	ldr	r7, [r5, #0]
 8009f5e:	6a21      	ldr	r1, [r4, #32]
 8009f60:	602b      	str	r3, [r5, #0]
 8009f62:	d030      	beq.n	8009fc6 <__sflush_r+0x92>
 8009f64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f66:	89a3      	ldrh	r3, [r4, #12]
 8009f68:	0759      	lsls	r1, r3, #29
 8009f6a:	d505      	bpl.n	8009f78 <__sflush_r+0x44>
 8009f6c:	6863      	ldr	r3, [r4, #4]
 8009f6e:	1ad2      	subs	r2, r2, r3
 8009f70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f72:	b10b      	cbz	r3, 8009f78 <__sflush_r+0x44>
 8009f74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f76:	1ad2      	subs	r2, r2, r3
 8009f78:	2300      	movs	r3, #0
 8009f7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f7c:	6a21      	ldr	r1, [r4, #32]
 8009f7e:	4628      	mov	r0, r5
 8009f80:	47b0      	blx	r6
 8009f82:	1c43      	adds	r3, r0, #1
 8009f84:	89a3      	ldrh	r3, [r4, #12]
 8009f86:	d106      	bne.n	8009f96 <__sflush_r+0x62>
 8009f88:	6829      	ldr	r1, [r5, #0]
 8009f8a:	291d      	cmp	r1, #29
 8009f8c:	d82b      	bhi.n	8009fe6 <__sflush_r+0xb2>
 8009f8e:	4a2a      	ldr	r2, [pc, #168]	@ (800a038 <__sflush_r+0x104>)
 8009f90:	410a      	asrs	r2, r1
 8009f92:	07d6      	lsls	r6, r2, #31
 8009f94:	d427      	bmi.n	8009fe6 <__sflush_r+0xb2>
 8009f96:	2200      	movs	r2, #0
 8009f98:	6062      	str	r2, [r4, #4]
 8009f9a:	04d9      	lsls	r1, r3, #19
 8009f9c:	6922      	ldr	r2, [r4, #16]
 8009f9e:	6022      	str	r2, [r4, #0]
 8009fa0:	d504      	bpl.n	8009fac <__sflush_r+0x78>
 8009fa2:	1c42      	adds	r2, r0, #1
 8009fa4:	d101      	bne.n	8009faa <__sflush_r+0x76>
 8009fa6:	682b      	ldr	r3, [r5, #0]
 8009fa8:	b903      	cbnz	r3, 8009fac <__sflush_r+0x78>
 8009faa:	6560      	str	r0, [r4, #84]	@ 0x54
 8009fac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fae:	602f      	str	r7, [r5, #0]
 8009fb0:	b1b9      	cbz	r1, 8009fe2 <__sflush_r+0xae>
 8009fb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fb6:	4299      	cmp	r1, r3
 8009fb8:	d002      	beq.n	8009fc0 <__sflush_r+0x8c>
 8009fba:	4628      	mov	r0, r5
 8009fbc:	f7fe fa2c 	bl	8008418 <_free_r>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fc4:	e00d      	b.n	8009fe2 <__sflush_r+0xae>
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	4628      	mov	r0, r5
 8009fca:	47b0      	blx	r6
 8009fcc:	4602      	mov	r2, r0
 8009fce:	1c50      	adds	r0, r2, #1
 8009fd0:	d1c9      	bne.n	8009f66 <__sflush_r+0x32>
 8009fd2:	682b      	ldr	r3, [r5, #0]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d0c6      	beq.n	8009f66 <__sflush_r+0x32>
 8009fd8:	2b1d      	cmp	r3, #29
 8009fda:	d001      	beq.n	8009fe0 <__sflush_r+0xac>
 8009fdc:	2b16      	cmp	r3, #22
 8009fde:	d11e      	bne.n	800a01e <__sflush_r+0xea>
 8009fe0:	602f      	str	r7, [r5, #0]
 8009fe2:	2000      	movs	r0, #0
 8009fe4:	e022      	b.n	800a02c <__sflush_r+0xf8>
 8009fe6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fea:	b21b      	sxth	r3, r3
 8009fec:	e01b      	b.n	800a026 <__sflush_r+0xf2>
 8009fee:	690f      	ldr	r7, [r1, #16]
 8009ff0:	2f00      	cmp	r7, #0
 8009ff2:	d0f6      	beq.n	8009fe2 <__sflush_r+0xae>
 8009ff4:	0793      	lsls	r3, r2, #30
 8009ff6:	680e      	ldr	r6, [r1, #0]
 8009ff8:	bf08      	it	eq
 8009ffa:	694b      	ldreq	r3, [r1, #20]
 8009ffc:	600f      	str	r7, [r1, #0]
 8009ffe:	bf18      	it	ne
 800a000:	2300      	movne	r3, #0
 800a002:	eba6 0807 	sub.w	r8, r6, r7
 800a006:	608b      	str	r3, [r1, #8]
 800a008:	f1b8 0f00 	cmp.w	r8, #0
 800a00c:	dde9      	ble.n	8009fe2 <__sflush_r+0xae>
 800a00e:	6a21      	ldr	r1, [r4, #32]
 800a010:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a012:	4643      	mov	r3, r8
 800a014:	463a      	mov	r2, r7
 800a016:	4628      	mov	r0, r5
 800a018:	47b0      	blx	r6
 800a01a:	2800      	cmp	r0, #0
 800a01c:	dc08      	bgt.n	800a030 <__sflush_r+0xfc>
 800a01e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a022:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a026:	81a3      	strh	r3, [r4, #12]
 800a028:	f04f 30ff 	mov.w	r0, #4294967295
 800a02c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a030:	4407      	add	r7, r0
 800a032:	eba8 0800 	sub.w	r8, r8, r0
 800a036:	e7e7      	b.n	800a008 <__sflush_r+0xd4>
 800a038:	dfbffffe 	.word	0xdfbffffe

0800a03c <_fflush_r>:
 800a03c:	b538      	push	{r3, r4, r5, lr}
 800a03e:	690b      	ldr	r3, [r1, #16]
 800a040:	4605      	mov	r5, r0
 800a042:	460c      	mov	r4, r1
 800a044:	b913      	cbnz	r3, 800a04c <_fflush_r+0x10>
 800a046:	2500      	movs	r5, #0
 800a048:	4628      	mov	r0, r5
 800a04a:	bd38      	pop	{r3, r4, r5, pc}
 800a04c:	b118      	cbz	r0, 800a056 <_fflush_r+0x1a>
 800a04e:	6a03      	ldr	r3, [r0, #32]
 800a050:	b90b      	cbnz	r3, 800a056 <_fflush_r+0x1a>
 800a052:	f7fd fa73 	bl	800753c <__sinit>
 800a056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d0f3      	beq.n	800a046 <_fflush_r+0xa>
 800a05e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a060:	07d0      	lsls	r0, r2, #31
 800a062:	d404      	bmi.n	800a06e <_fflush_r+0x32>
 800a064:	0599      	lsls	r1, r3, #22
 800a066:	d402      	bmi.n	800a06e <_fflush_r+0x32>
 800a068:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a06a:	f7fd fb7e 	bl	800776a <__retarget_lock_acquire_recursive>
 800a06e:	4628      	mov	r0, r5
 800a070:	4621      	mov	r1, r4
 800a072:	f7ff ff5f 	bl	8009f34 <__sflush_r>
 800a076:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a078:	07da      	lsls	r2, r3, #31
 800a07a:	4605      	mov	r5, r0
 800a07c:	d4e4      	bmi.n	800a048 <_fflush_r+0xc>
 800a07e:	89a3      	ldrh	r3, [r4, #12]
 800a080:	059b      	lsls	r3, r3, #22
 800a082:	d4e1      	bmi.n	800a048 <_fflush_r+0xc>
 800a084:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a086:	f7fd fb71 	bl	800776c <__retarget_lock_release_recursive>
 800a08a:	e7dd      	b.n	800a048 <_fflush_r+0xc>

0800a08c <memmove>:
 800a08c:	4288      	cmp	r0, r1
 800a08e:	b510      	push	{r4, lr}
 800a090:	eb01 0402 	add.w	r4, r1, r2
 800a094:	d902      	bls.n	800a09c <memmove+0x10>
 800a096:	4284      	cmp	r4, r0
 800a098:	4623      	mov	r3, r4
 800a09a:	d807      	bhi.n	800a0ac <memmove+0x20>
 800a09c:	1e43      	subs	r3, r0, #1
 800a09e:	42a1      	cmp	r1, r4
 800a0a0:	d008      	beq.n	800a0b4 <memmove+0x28>
 800a0a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0aa:	e7f8      	b.n	800a09e <memmove+0x12>
 800a0ac:	4402      	add	r2, r0
 800a0ae:	4601      	mov	r1, r0
 800a0b0:	428a      	cmp	r2, r1
 800a0b2:	d100      	bne.n	800a0b6 <memmove+0x2a>
 800a0b4:	bd10      	pop	{r4, pc}
 800a0b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0be:	e7f7      	b.n	800a0b0 <memmove+0x24>

0800a0c0 <strncmp>:
 800a0c0:	b510      	push	{r4, lr}
 800a0c2:	b16a      	cbz	r2, 800a0e0 <strncmp+0x20>
 800a0c4:	3901      	subs	r1, #1
 800a0c6:	1884      	adds	r4, r0, r2
 800a0c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a0d0:	429a      	cmp	r2, r3
 800a0d2:	d103      	bne.n	800a0dc <strncmp+0x1c>
 800a0d4:	42a0      	cmp	r0, r4
 800a0d6:	d001      	beq.n	800a0dc <strncmp+0x1c>
 800a0d8:	2a00      	cmp	r2, #0
 800a0da:	d1f5      	bne.n	800a0c8 <strncmp+0x8>
 800a0dc:	1ad0      	subs	r0, r2, r3
 800a0de:	bd10      	pop	{r4, pc}
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	e7fc      	b.n	800a0de <strncmp+0x1e>

0800a0e4 <_sbrk_r>:
 800a0e4:	b538      	push	{r3, r4, r5, lr}
 800a0e6:	4d06      	ldr	r5, [pc, #24]	@ (800a100 <_sbrk_r+0x1c>)
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	4604      	mov	r4, r0
 800a0ec:	4608      	mov	r0, r1
 800a0ee:	602b      	str	r3, [r5, #0]
 800a0f0:	f7f8 fee0 	bl	8002eb4 <_sbrk>
 800a0f4:	1c43      	adds	r3, r0, #1
 800a0f6:	d102      	bne.n	800a0fe <_sbrk_r+0x1a>
 800a0f8:	682b      	ldr	r3, [r5, #0]
 800a0fa:	b103      	cbz	r3, 800a0fe <_sbrk_r+0x1a>
 800a0fc:	6023      	str	r3, [r4, #0]
 800a0fe:	bd38      	pop	{r3, r4, r5, pc}
 800a100:	2000da08 	.word	0x2000da08

0800a104 <memcpy>:
 800a104:	440a      	add	r2, r1
 800a106:	4291      	cmp	r1, r2
 800a108:	f100 33ff 	add.w	r3, r0, #4294967295
 800a10c:	d100      	bne.n	800a110 <memcpy+0xc>
 800a10e:	4770      	bx	lr
 800a110:	b510      	push	{r4, lr}
 800a112:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a116:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a11a:	4291      	cmp	r1, r2
 800a11c:	d1f9      	bne.n	800a112 <memcpy+0xe>
 800a11e:	bd10      	pop	{r4, pc}

0800a120 <nan>:
 800a120:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a128 <nan+0x8>
 800a124:	4770      	bx	lr
 800a126:	bf00      	nop
 800a128:	00000000 	.word	0x00000000
 800a12c:	7ff80000 	.word	0x7ff80000

0800a130 <__assert_func>:
 800a130:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a132:	4614      	mov	r4, r2
 800a134:	461a      	mov	r2, r3
 800a136:	4b09      	ldr	r3, [pc, #36]	@ (800a15c <__assert_func+0x2c>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4605      	mov	r5, r0
 800a13c:	68d8      	ldr	r0, [r3, #12]
 800a13e:	b954      	cbnz	r4, 800a156 <__assert_func+0x26>
 800a140:	4b07      	ldr	r3, [pc, #28]	@ (800a160 <__assert_func+0x30>)
 800a142:	461c      	mov	r4, r3
 800a144:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a148:	9100      	str	r1, [sp, #0]
 800a14a:	462b      	mov	r3, r5
 800a14c:	4905      	ldr	r1, [pc, #20]	@ (800a164 <__assert_func+0x34>)
 800a14e:	f000 fba7 	bl	800a8a0 <fiprintf>
 800a152:	f000 fbb7 	bl	800a8c4 <abort>
 800a156:	4b04      	ldr	r3, [pc, #16]	@ (800a168 <__assert_func+0x38>)
 800a158:	e7f4      	b.n	800a144 <__assert_func+0x14>
 800a15a:	bf00      	nop
 800a15c:	2000d410 	.word	0x2000d410
 800a160:	0800b29d 	.word	0x0800b29d
 800a164:	0800b26f 	.word	0x0800b26f
 800a168:	0800b262 	.word	0x0800b262

0800a16c <_calloc_r>:
 800a16c:	b570      	push	{r4, r5, r6, lr}
 800a16e:	fba1 5402 	umull	r5, r4, r1, r2
 800a172:	b93c      	cbnz	r4, 800a184 <_calloc_r+0x18>
 800a174:	4629      	mov	r1, r5
 800a176:	f7fe f9c3 	bl	8008500 <_malloc_r>
 800a17a:	4606      	mov	r6, r0
 800a17c:	b928      	cbnz	r0, 800a18a <_calloc_r+0x1e>
 800a17e:	2600      	movs	r6, #0
 800a180:	4630      	mov	r0, r6
 800a182:	bd70      	pop	{r4, r5, r6, pc}
 800a184:	220c      	movs	r2, #12
 800a186:	6002      	str	r2, [r0, #0]
 800a188:	e7f9      	b.n	800a17e <_calloc_r+0x12>
 800a18a:	462a      	mov	r2, r5
 800a18c:	4621      	mov	r1, r4
 800a18e:	f7fd fa6e 	bl	800766e <memset>
 800a192:	e7f5      	b.n	800a180 <_calloc_r+0x14>

0800a194 <rshift>:
 800a194:	6903      	ldr	r3, [r0, #16]
 800a196:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a19a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a19e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a1a2:	f100 0414 	add.w	r4, r0, #20
 800a1a6:	dd45      	ble.n	800a234 <rshift+0xa0>
 800a1a8:	f011 011f 	ands.w	r1, r1, #31
 800a1ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a1b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a1b4:	d10c      	bne.n	800a1d0 <rshift+0x3c>
 800a1b6:	f100 0710 	add.w	r7, r0, #16
 800a1ba:	4629      	mov	r1, r5
 800a1bc:	42b1      	cmp	r1, r6
 800a1be:	d334      	bcc.n	800a22a <rshift+0x96>
 800a1c0:	1a9b      	subs	r3, r3, r2
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	1eea      	subs	r2, r5, #3
 800a1c6:	4296      	cmp	r6, r2
 800a1c8:	bf38      	it	cc
 800a1ca:	2300      	movcc	r3, #0
 800a1cc:	4423      	add	r3, r4
 800a1ce:	e015      	b.n	800a1fc <rshift+0x68>
 800a1d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a1d4:	f1c1 0820 	rsb	r8, r1, #32
 800a1d8:	40cf      	lsrs	r7, r1
 800a1da:	f105 0e04 	add.w	lr, r5, #4
 800a1de:	46a1      	mov	r9, r4
 800a1e0:	4576      	cmp	r6, lr
 800a1e2:	46f4      	mov	ip, lr
 800a1e4:	d815      	bhi.n	800a212 <rshift+0x7e>
 800a1e6:	1a9a      	subs	r2, r3, r2
 800a1e8:	0092      	lsls	r2, r2, #2
 800a1ea:	3a04      	subs	r2, #4
 800a1ec:	3501      	adds	r5, #1
 800a1ee:	42ae      	cmp	r6, r5
 800a1f0:	bf38      	it	cc
 800a1f2:	2200      	movcc	r2, #0
 800a1f4:	18a3      	adds	r3, r4, r2
 800a1f6:	50a7      	str	r7, [r4, r2]
 800a1f8:	b107      	cbz	r7, 800a1fc <rshift+0x68>
 800a1fa:	3304      	adds	r3, #4
 800a1fc:	1b1a      	subs	r2, r3, r4
 800a1fe:	42a3      	cmp	r3, r4
 800a200:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a204:	bf08      	it	eq
 800a206:	2300      	moveq	r3, #0
 800a208:	6102      	str	r2, [r0, #16]
 800a20a:	bf08      	it	eq
 800a20c:	6143      	streq	r3, [r0, #20]
 800a20e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a212:	f8dc c000 	ldr.w	ip, [ip]
 800a216:	fa0c fc08 	lsl.w	ip, ip, r8
 800a21a:	ea4c 0707 	orr.w	r7, ip, r7
 800a21e:	f849 7b04 	str.w	r7, [r9], #4
 800a222:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a226:	40cf      	lsrs	r7, r1
 800a228:	e7da      	b.n	800a1e0 <rshift+0x4c>
 800a22a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a22e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a232:	e7c3      	b.n	800a1bc <rshift+0x28>
 800a234:	4623      	mov	r3, r4
 800a236:	e7e1      	b.n	800a1fc <rshift+0x68>

0800a238 <__hexdig_fun>:
 800a238:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a23c:	2b09      	cmp	r3, #9
 800a23e:	d802      	bhi.n	800a246 <__hexdig_fun+0xe>
 800a240:	3820      	subs	r0, #32
 800a242:	b2c0      	uxtb	r0, r0
 800a244:	4770      	bx	lr
 800a246:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a24a:	2b05      	cmp	r3, #5
 800a24c:	d801      	bhi.n	800a252 <__hexdig_fun+0x1a>
 800a24e:	3847      	subs	r0, #71	@ 0x47
 800a250:	e7f7      	b.n	800a242 <__hexdig_fun+0xa>
 800a252:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a256:	2b05      	cmp	r3, #5
 800a258:	d801      	bhi.n	800a25e <__hexdig_fun+0x26>
 800a25a:	3827      	subs	r0, #39	@ 0x27
 800a25c:	e7f1      	b.n	800a242 <__hexdig_fun+0xa>
 800a25e:	2000      	movs	r0, #0
 800a260:	4770      	bx	lr
	...

0800a264 <__gethex>:
 800a264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a268:	b085      	sub	sp, #20
 800a26a:	468a      	mov	sl, r1
 800a26c:	9302      	str	r3, [sp, #8]
 800a26e:	680b      	ldr	r3, [r1, #0]
 800a270:	9001      	str	r0, [sp, #4]
 800a272:	4690      	mov	r8, r2
 800a274:	1c9c      	adds	r4, r3, #2
 800a276:	46a1      	mov	r9, r4
 800a278:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a27c:	2830      	cmp	r0, #48	@ 0x30
 800a27e:	d0fa      	beq.n	800a276 <__gethex+0x12>
 800a280:	eba9 0303 	sub.w	r3, r9, r3
 800a284:	f1a3 0b02 	sub.w	fp, r3, #2
 800a288:	f7ff ffd6 	bl	800a238 <__hexdig_fun>
 800a28c:	4605      	mov	r5, r0
 800a28e:	2800      	cmp	r0, #0
 800a290:	d168      	bne.n	800a364 <__gethex+0x100>
 800a292:	49a0      	ldr	r1, [pc, #640]	@ (800a514 <__gethex+0x2b0>)
 800a294:	2201      	movs	r2, #1
 800a296:	4648      	mov	r0, r9
 800a298:	f7ff ff12 	bl	800a0c0 <strncmp>
 800a29c:	4607      	mov	r7, r0
 800a29e:	2800      	cmp	r0, #0
 800a2a0:	d167      	bne.n	800a372 <__gethex+0x10e>
 800a2a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a2a6:	4626      	mov	r6, r4
 800a2a8:	f7ff ffc6 	bl	800a238 <__hexdig_fun>
 800a2ac:	2800      	cmp	r0, #0
 800a2ae:	d062      	beq.n	800a376 <__gethex+0x112>
 800a2b0:	4623      	mov	r3, r4
 800a2b2:	7818      	ldrb	r0, [r3, #0]
 800a2b4:	2830      	cmp	r0, #48	@ 0x30
 800a2b6:	4699      	mov	r9, r3
 800a2b8:	f103 0301 	add.w	r3, r3, #1
 800a2bc:	d0f9      	beq.n	800a2b2 <__gethex+0x4e>
 800a2be:	f7ff ffbb 	bl	800a238 <__hexdig_fun>
 800a2c2:	fab0 f580 	clz	r5, r0
 800a2c6:	096d      	lsrs	r5, r5, #5
 800a2c8:	f04f 0b01 	mov.w	fp, #1
 800a2cc:	464a      	mov	r2, r9
 800a2ce:	4616      	mov	r6, r2
 800a2d0:	3201      	adds	r2, #1
 800a2d2:	7830      	ldrb	r0, [r6, #0]
 800a2d4:	f7ff ffb0 	bl	800a238 <__hexdig_fun>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	d1f8      	bne.n	800a2ce <__gethex+0x6a>
 800a2dc:	498d      	ldr	r1, [pc, #564]	@ (800a514 <__gethex+0x2b0>)
 800a2de:	2201      	movs	r2, #1
 800a2e0:	4630      	mov	r0, r6
 800a2e2:	f7ff feed 	bl	800a0c0 <strncmp>
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	d13f      	bne.n	800a36a <__gethex+0x106>
 800a2ea:	b944      	cbnz	r4, 800a2fe <__gethex+0x9a>
 800a2ec:	1c74      	adds	r4, r6, #1
 800a2ee:	4622      	mov	r2, r4
 800a2f0:	4616      	mov	r6, r2
 800a2f2:	3201      	adds	r2, #1
 800a2f4:	7830      	ldrb	r0, [r6, #0]
 800a2f6:	f7ff ff9f 	bl	800a238 <__hexdig_fun>
 800a2fa:	2800      	cmp	r0, #0
 800a2fc:	d1f8      	bne.n	800a2f0 <__gethex+0x8c>
 800a2fe:	1ba4      	subs	r4, r4, r6
 800a300:	00a7      	lsls	r7, r4, #2
 800a302:	7833      	ldrb	r3, [r6, #0]
 800a304:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a308:	2b50      	cmp	r3, #80	@ 0x50
 800a30a:	d13e      	bne.n	800a38a <__gethex+0x126>
 800a30c:	7873      	ldrb	r3, [r6, #1]
 800a30e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a310:	d033      	beq.n	800a37a <__gethex+0x116>
 800a312:	2b2d      	cmp	r3, #45	@ 0x2d
 800a314:	d034      	beq.n	800a380 <__gethex+0x11c>
 800a316:	1c71      	adds	r1, r6, #1
 800a318:	2400      	movs	r4, #0
 800a31a:	7808      	ldrb	r0, [r1, #0]
 800a31c:	f7ff ff8c 	bl	800a238 <__hexdig_fun>
 800a320:	1e43      	subs	r3, r0, #1
 800a322:	b2db      	uxtb	r3, r3
 800a324:	2b18      	cmp	r3, #24
 800a326:	d830      	bhi.n	800a38a <__gethex+0x126>
 800a328:	f1a0 0210 	sub.w	r2, r0, #16
 800a32c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a330:	f7ff ff82 	bl	800a238 <__hexdig_fun>
 800a334:	f100 3cff 	add.w	ip, r0, #4294967295
 800a338:	fa5f fc8c 	uxtb.w	ip, ip
 800a33c:	f1bc 0f18 	cmp.w	ip, #24
 800a340:	f04f 030a 	mov.w	r3, #10
 800a344:	d91e      	bls.n	800a384 <__gethex+0x120>
 800a346:	b104      	cbz	r4, 800a34a <__gethex+0xe6>
 800a348:	4252      	negs	r2, r2
 800a34a:	4417      	add	r7, r2
 800a34c:	f8ca 1000 	str.w	r1, [sl]
 800a350:	b1ed      	cbz	r5, 800a38e <__gethex+0x12a>
 800a352:	f1bb 0f00 	cmp.w	fp, #0
 800a356:	bf0c      	ite	eq
 800a358:	2506      	moveq	r5, #6
 800a35a:	2500      	movne	r5, #0
 800a35c:	4628      	mov	r0, r5
 800a35e:	b005      	add	sp, #20
 800a360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a364:	2500      	movs	r5, #0
 800a366:	462c      	mov	r4, r5
 800a368:	e7b0      	b.n	800a2cc <__gethex+0x68>
 800a36a:	2c00      	cmp	r4, #0
 800a36c:	d1c7      	bne.n	800a2fe <__gethex+0x9a>
 800a36e:	4627      	mov	r7, r4
 800a370:	e7c7      	b.n	800a302 <__gethex+0x9e>
 800a372:	464e      	mov	r6, r9
 800a374:	462f      	mov	r7, r5
 800a376:	2501      	movs	r5, #1
 800a378:	e7c3      	b.n	800a302 <__gethex+0x9e>
 800a37a:	2400      	movs	r4, #0
 800a37c:	1cb1      	adds	r1, r6, #2
 800a37e:	e7cc      	b.n	800a31a <__gethex+0xb6>
 800a380:	2401      	movs	r4, #1
 800a382:	e7fb      	b.n	800a37c <__gethex+0x118>
 800a384:	fb03 0002 	mla	r0, r3, r2, r0
 800a388:	e7ce      	b.n	800a328 <__gethex+0xc4>
 800a38a:	4631      	mov	r1, r6
 800a38c:	e7de      	b.n	800a34c <__gethex+0xe8>
 800a38e:	eba6 0309 	sub.w	r3, r6, r9
 800a392:	3b01      	subs	r3, #1
 800a394:	4629      	mov	r1, r5
 800a396:	2b07      	cmp	r3, #7
 800a398:	dc0a      	bgt.n	800a3b0 <__gethex+0x14c>
 800a39a:	9801      	ldr	r0, [sp, #4]
 800a39c:	f7fe f93c 	bl	8008618 <_Balloc>
 800a3a0:	4604      	mov	r4, r0
 800a3a2:	b940      	cbnz	r0, 800a3b6 <__gethex+0x152>
 800a3a4:	4b5c      	ldr	r3, [pc, #368]	@ (800a518 <__gethex+0x2b4>)
 800a3a6:	4602      	mov	r2, r0
 800a3a8:	21e4      	movs	r1, #228	@ 0xe4
 800a3aa:	485c      	ldr	r0, [pc, #368]	@ (800a51c <__gethex+0x2b8>)
 800a3ac:	f7ff fec0 	bl	800a130 <__assert_func>
 800a3b0:	3101      	adds	r1, #1
 800a3b2:	105b      	asrs	r3, r3, #1
 800a3b4:	e7ef      	b.n	800a396 <__gethex+0x132>
 800a3b6:	f100 0a14 	add.w	sl, r0, #20
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	4655      	mov	r5, sl
 800a3be:	469b      	mov	fp, r3
 800a3c0:	45b1      	cmp	r9, r6
 800a3c2:	d337      	bcc.n	800a434 <__gethex+0x1d0>
 800a3c4:	f845 bb04 	str.w	fp, [r5], #4
 800a3c8:	eba5 050a 	sub.w	r5, r5, sl
 800a3cc:	10ad      	asrs	r5, r5, #2
 800a3ce:	6125      	str	r5, [r4, #16]
 800a3d0:	4658      	mov	r0, fp
 800a3d2:	f7fe fa13 	bl	80087fc <__hi0bits>
 800a3d6:	016d      	lsls	r5, r5, #5
 800a3d8:	f8d8 6000 	ldr.w	r6, [r8]
 800a3dc:	1a2d      	subs	r5, r5, r0
 800a3de:	42b5      	cmp	r5, r6
 800a3e0:	dd54      	ble.n	800a48c <__gethex+0x228>
 800a3e2:	1bad      	subs	r5, r5, r6
 800a3e4:	4629      	mov	r1, r5
 800a3e6:	4620      	mov	r0, r4
 800a3e8:	f7fe fda7 	bl	8008f3a <__any_on>
 800a3ec:	4681      	mov	r9, r0
 800a3ee:	b178      	cbz	r0, 800a410 <__gethex+0x1ac>
 800a3f0:	1e6b      	subs	r3, r5, #1
 800a3f2:	1159      	asrs	r1, r3, #5
 800a3f4:	f003 021f 	and.w	r2, r3, #31
 800a3f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a3fc:	f04f 0901 	mov.w	r9, #1
 800a400:	fa09 f202 	lsl.w	r2, r9, r2
 800a404:	420a      	tst	r2, r1
 800a406:	d003      	beq.n	800a410 <__gethex+0x1ac>
 800a408:	454b      	cmp	r3, r9
 800a40a:	dc36      	bgt.n	800a47a <__gethex+0x216>
 800a40c:	f04f 0902 	mov.w	r9, #2
 800a410:	4629      	mov	r1, r5
 800a412:	4620      	mov	r0, r4
 800a414:	f7ff febe 	bl	800a194 <rshift>
 800a418:	442f      	add	r7, r5
 800a41a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a41e:	42bb      	cmp	r3, r7
 800a420:	da42      	bge.n	800a4a8 <__gethex+0x244>
 800a422:	9801      	ldr	r0, [sp, #4]
 800a424:	4621      	mov	r1, r4
 800a426:	f7fe f937 	bl	8008698 <_Bfree>
 800a42a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a42c:	2300      	movs	r3, #0
 800a42e:	6013      	str	r3, [r2, #0]
 800a430:	25a3      	movs	r5, #163	@ 0xa3
 800a432:	e793      	b.n	800a35c <__gethex+0xf8>
 800a434:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a438:	2a2e      	cmp	r2, #46	@ 0x2e
 800a43a:	d012      	beq.n	800a462 <__gethex+0x1fe>
 800a43c:	2b20      	cmp	r3, #32
 800a43e:	d104      	bne.n	800a44a <__gethex+0x1e6>
 800a440:	f845 bb04 	str.w	fp, [r5], #4
 800a444:	f04f 0b00 	mov.w	fp, #0
 800a448:	465b      	mov	r3, fp
 800a44a:	7830      	ldrb	r0, [r6, #0]
 800a44c:	9303      	str	r3, [sp, #12]
 800a44e:	f7ff fef3 	bl	800a238 <__hexdig_fun>
 800a452:	9b03      	ldr	r3, [sp, #12]
 800a454:	f000 000f 	and.w	r0, r0, #15
 800a458:	4098      	lsls	r0, r3
 800a45a:	ea4b 0b00 	orr.w	fp, fp, r0
 800a45e:	3304      	adds	r3, #4
 800a460:	e7ae      	b.n	800a3c0 <__gethex+0x15c>
 800a462:	45b1      	cmp	r9, r6
 800a464:	d8ea      	bhi.n	800a43c <__gethex+0x1d8>
 800a466:	492b      	ldr	r1, [pc, #172]	@ (800a514 <__gethex+0x2b0>)
 800a468:	9303      	str	r3, [sp, #12]
 800a46a:	2201      	movs	r2, #1
 800a46c:	4630      	mov	r0, r6
 800a46e:	f7ff fe27 	bl	800a0c0 <strncmp>
 800a472:	9b03      	ldr	r3, [sp, #12]
 800a474:	2800      	cmp	r0, #0
 800a476:	d1e1      	bne.n	800a43c <__gethex+0x1d8>
 800a478:	e7a2      	b.n	800a3c0 <__gethex+0x15c>
 800a47a:	1ea9      	subs	r1, r5, #2
 800a47c:	4620      	mov	r0, r4
 800a47e:	f7fe fd5c 	bl	8008f3a <__any_on>
 800a482:	2800      	cmp	r0, #0
 800a484:	d0c2      	beq.n	800a40c <__gethex+0x1a8>
 800a486:	f04f 0903 	mov.w	r9, #3
 800a48a:	e7c1      	b.n	800a410 <__gethex+0x1ac>
 800a48c:	da09      	bge.n	800a4a2 <__gethex+0x23e>
 800a48e:	1b75      	subs	r5, r6, r5
 800a490:	4621      	mov	r1, r4
 800a492:	9801      	ldr	r0, [sp, #4]
 800a494:	462a      	mov	r2, r5
 800a496:	f7fe fb17 	bl	8008ac8 <__lshift>
 800a49a:	1b7f      	subs	r7, r7, r5
 800a49c:	4604      	mov	r4, r0
 800a49e:	f100 0a14 	add.w	sl, r0, #20
 800a4a2:	f04f 0900 	mov.w	r9, #0
 800a4a6:	e7b8      	b.n	800a41a <__gethex+0x1b6>
 800a4a8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a4ac:	42bd      	cmp	r5, r7
 800a4ae:	dd6f      	ble.n	800a590 <__gethex+0x32c>
 800a4b0:	1bed      	subs	r5, r5, r7
 800a4b2:	42ae      	cmp	r6, r5
 800a4b4:	dc34      	bgt.n	800a520 <__gethex+0x2bc>
 800a4b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a4ba:	2b02      	cmp	r3, #2
 800a4bc:	d022      	beq.n	800a504 <__gethex+0x2a0>
 800a4be:	2b03      	cmp	r3, #3
 800a4c0:	d024      	beq.n	800a50c <__gethex+0x2a8>
 800a4c2:	2b01      	cmp	r3, #1
 800a4c4:	d115      	bne.n	800a4f2 <__gethex+0x28e>
 800a4c6:	42ae      	cmp	r6, r5
 800a4c8:	d113      	bne.n	800a4f2 <__gethex+0x28e>
 800a4ca:	2e01      	cmp	r6, #1
 800a4cc:	d10b      	bne.n	800a4e6 <__gethex+0x282>
 800a4ce:	9a02      	ldr	r2, [sp, #8]
 800a4d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a4d4:	6013      	str	r3, [r2, #0]
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	6123      	str	r3, [r4, #16]
 800a4da:	f8ca 3000 	str.w	r3, [sl]
 800a4de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4e0:	2562      	movs	r5, #98	@ 0x62
 800a4e2:	601c      	str	r4, [r3, #0]
 800a4e4:	e73a      	b.n	800a35c <__gethex+0xf8>
 800a4e6:	1e71      	subs	r1, r6, #1
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	f7fe fd26 	bl	8008f3a <__any_on>
 800a4ee:	2800      	cmp	r0, #0
 800a4f0:	d1ed      	bne.n	800a4ce <__gethex+0x26a>
 800a4f2:	9801      	ldr	r0, [sp, #4]
 800a4f4:	4621      	mov	r1, r4
 800a4f6:	f7fe f8cf 	bl	8008698 <_Bfree>
 800a4fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	6013      	str	r3, [r2, #0]
 800a500:	2550      	movs	r5, #80	@ 0x50
 800a502:	e72b      	b.n	800a35c <__gethex+0xf8>
 800a504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a506:	2b00      	cmp	r3, #0
 800a508:	d1f3      	bne.n	800a4f2 <__gethex+0x28e>
 800a50a:	e7e0      	b.n	800a4ce <__gethex+0x26a>
 800a50c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d1dd      	bne.n	800a4ce <__gethex+0x26a>
 800a512:	e7ee      	b.n	800a4f2 <__gethex+0x28e>
 800a514:	0800b0f0 	.word	0x0800b0f0
 800a518:	0800af89 	.word	0x0800af89
 800a51c:	0800b29e 	.word	0x0800b29e
 800a520:	1e6f      	subs	r7, r5, #1
 800a522:	f1b9 0f00 	cmp.w	r9, #0
 800a526:	d130      	bne.n	800a58a <__gethex+0x326>
 800a528:	b127      	cbz	r7, 800a534 <__gethex+0x2d0>
 800a52a:	4639      	mov	r1, r7
 800a52c:	4620      	mov	r0, r4
 800a52e:	f7fe fd04 	bl	8008f3a <__any_on>
 800a532:	4681      	mov	r9, r0
 800a534:	117a      	asrs	r2, r7, #5
 800a536:	2301      	movs	r3, #1
 800a538:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a53c:	f007 071f 	and.w	r7, r7, #31
 800a540:	40bb      	lsls	r3, r7
 800a542:	4213      	tst	r3, r2
 800a544:	4629      	mov	r1, r5
 800a546:	4620      	mov	r0, r4
 800a548:	bf18      	it	ne
 800a54a:	f049 0902 	orrne.w	r9, r9, #2
 800a54e:	f7ff fe21 	bl	800a194 <rshift>
 800a552:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a556:	1b76      	subs	r6, r6, r5
 800a558:	2502      	movs	r5, #2
 800a55a:	f1b9 0f00 	cmp.w	r9, #0
 800a55e:	d047      	beq.n	800a5f0 <__gethex+0x38c>
 800a560:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a564:	2b02      	cmp	r3, #2
 800a566:	d015      	beq.n	800a594 <__gethex+0x330>
 800a568:	2b03      	cmp	r3, #3
 800a56a:	d017      	beq.n	800a59c <__gethex+0x338>
 800a56c:	2b01      	cmp	r3, #1
 800a56e:	d109      	bne.n	800a584 <__gethex+0x320>
 800a570:	f019 0f02 	tst.w	r9, #2
 800a574:	d006      	beq.n	800a584 <__gethex+0x320>
 800a576:	f8da 3000 	ldr.w	r3, [sl]
 800a57a:	ea49 0903 	orr.w	r9, r9, r3
 800a57e:	f019 0f01 	tst.w	r9, #1
 800a582:	d10e      	bne.n	800a5a2 <__gethex+0x33e>
 800a584:	f045 0510 	orr.w	r5, r5, #16
 800a588:	e032      	b.n	800a5f0 <__gethex+0x38c>
 800a58a:	f04f 0901 	mov.w	r9, #1
 800a58e:	e7d1      	b.n	800a534 <__gethex+0x2d0>
 800a590:	2501      	movs	r5, #1
 800a592:	e7e2      	b.n	800a55a <__gethex+0x2f6>
 800a594:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a596:	f1c3 0301 	rsb	r3, r3, #1
 800a59a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a59c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d0f0      	beq.n	800a584 <__gethex+0x320>
 800a5a2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a5a6:	f104 0314 	add.w	r3, r4, #20
 800a5aa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a5ae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a5b2:	f04f 0c00 	mov.w	ip, #0
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5bc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a5c0:	d01b      	beq.n	800a5fa <__gethex+0x396>
 800a5c2:	3201      	adds	r2, #1
 800a5c4:	6002      	str	r2, [r0, #0]
 800a5c6:	2d02      	cmp	r5, #2
 800a5c8:	f104 0314 	add.w	r3, r4, #20
 800a5cc:	d13c      	bne.n	800a648 <__gethex+0x3e4>
 800a5ce:	f8d8 2000 	ldr.w	r2, [r8]
 800a5d2:	3a01      	subs	r2, #1
 800a5d4:	42b2      	cmp	r2, r6
 800a5d6:	d109      	bne.n	800a5ec <__gethex+0x388>
 800a5d8:	1171      	asrs	r1, r6, #5
 800a5da:	2201      	movs	r2, #1
 800a5dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a5e0:	f006 061f 	and.w	r6, r6, #31
 800a5e4:	fa02 f606 	lsl.w	r6, r2, r6
 800a5e8:	421e      	tst	r6, r3
 800a5ea:	d13a      	bne.n	800a662 <__gethex+0x3fe>
 800a5ec:	f045 0520 	orr.w	r5, r5, #32
 800a5f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5f2:	601c      	str	r4, [r3, #0]
 800a5f4:	9b02      	ldr	r3, [sp, #8]
 800a5f6:	601f      	str	r7, [r3, #0]
 800a5f8:	e6b0      	b.n	800a35c <__gethex+0xf8>
 800a5fa:	4299      	cmp	r1, r3
 800a5fc:	f843 cc04 	str.w	ip, [r3, #-4]
 800a600:	d8d9      	bhi.n	800a5b6 <__gethex+0x352>
 800a602:	68a3      	ldr	r3, [r4, #8]
 800a604:	459b      	cmp	fp, r3
 800a606:	db17      	blt.n	800a638 <__gethex+0x3d4>
 800a608:	6861      	ldr	r1, [r4, #4]
 800a60a:	9801      	ldr	r0, [sp, #4]
 800a60c:	3101      	adds	r1, #1
 800a60e:	f7fe f803 	bl	8008618 <_Balloc>
 800a612:	4681      	mov	r9, r0
 800a614:	b918      	cbnz	r0, 800a61e <__gethex+0x3ba>
 800a616:	4b1a      	ldr	r3, [pc, #104]	@ (800a680 <__gethex+0x41c>)
 800a618:	4602      	mov	r2, r0
 800a61a:	2184      	movs	r1, #132	@ 0x84
 800a61c:	e6c5      	b.n	800a3aa <__gethex+0x146>
 800a61e:	6922      	ldr	r2, [r4, #16]
 800a620:	3202      	adds	r2, #2
 800a622:	f104 010c 	add.w	r1, r4, #12
 800a626:	0092      	lsls	r2, r2, #2
 800a628:	300c      	adds	r0, #12
 800a62a:	f7ff fd6b 	bl	800a104 <memcpy>
 800a62e:	4621      	mov	r1, r4
 800a630:	9801      	ldr	r0, [sp, #4]
 800a632:	f7fe f831 	bl	8008698 <_Bfree>
 800a636:	464c      	mov	r4, r9
 800a638:	6923      	ldr	r3, [r4, #16]
 800a63a:	1c5a      	adds	r2, r3, #1
 800a63c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a640:	6122      	str	r2, [r4, #16]
 800a642:	2201      	movs	r2, #1
 800a644:	615a      	str	r2, [r3, #20]
 800a646:	e7be      	b.n	800a5c6 <__gethex+0x362>
 800a648:	6922      	ldr	r2, [r4, #16]
 800a64a:	455a      	cmp	r2, fp
 800a64c:	dd0b      	ble.n	800a666 <__gethex+0x402>
 800a64e:	2101      	movs	r1, #1
 800a650:	4620      	mov	r0, r4
 800a652:	f7ff fd9f 	bl	800a194 <rshift>
 800a656:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a65a:	3701      	adds	r7, #1
 800a65c:	42bb      	cmp	r3, r7
 800a65e:	f6ff aee0 	blt.w	800a422 <__gethex+0x1be>
 800a662:	2501      	movs	r5, #1
 800a664:	e7c2      	b.n	800a5ec <__gethex+0x388>
 800a666:	f016 061f 	ands.w	r6, r6, #31
 800a66a:	d0fa      	beq.n	800a662 <__gethex+0x3fe>
 800a66c:	4453      	add	r3, sl
 800a66e:	f1c6 0620 	rsb	r6, r6, #32
 800a672:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a676:	f7fe f8c1 	bl	80087fc <__hi0bits>
 800a67a:	42b0      	cmp	r0, r6
 800a67c:	dbe7      	blt.n	800a64e <__gethex+0x3ea>
 800a67e:	e7f0      	b.n	800a662 <__gethex+0x3fe>
 800a680:	0800af89 	.word	0x0800af89

0800a684 <L_shift>:
 800a684:	f1c2 0208 	rsb	r2, r2, #8
 800a688:	0092      	lsls	r2, r2, #2
 800a68a:	b570      	push	{r4, r5, r6, lr}
 800a68c:	f1c2 0620 	rsb	r6, r2, #32
 800a690:	6843      	ldr	r3, [r0, #4]
 800a692:	6804      	ldr	r4, [r0, #0]
 800a694:	fa03 f506 	lsl.w	r5, r3, r6
 800a698:	432c      	orrs	r4, r5
 800a69a:	40d3      	lsrs	r3, r2
 800a69c:	6004      	str	r4, [r0, #0]
 800a69e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a6a2:	4288      	cmp	r0, r1
 800a6a4:	d3f4      	bcc.n	800a690 <L_shift+0xc>
 800a6a6:	bd70      	pop	{r4, r5, r6, pc}

0800a6a8 <__match>:
 800a6a8:	b530      	push	{r4, r5, lr}
 800a6aa:	6803      	ldr	r3, [r0, #0]
 800a6ac:	3301      	adds	r3, #1
 800a6ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6b2:	b914      	cbnz	r4, 800a6ba <__match+0x12>
 800a6b4:	6003      	str	r3, [r0, #0]
 800a6b6:	2001      	movs	r0, #1
 800a6b8:	bd30      	pop	{r4, r5, pc}
 800a6ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6be:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a6c2:	2d19      	cmp	r5, #25
 800a6c4:	bf98      	it	ls
 800a6c6:	3220      	addls	r2, #32
 800a6c8:	42a2      	cmp	r2, r4
 800a6ca:	d0f0      	beq.n	800a6ae <__match+0x6>
 800a6cc:	2000      	movs	r0, #0
 800a6ce:	e7f3      	b.n	800a6b8 <__match+0x10>

0800a6d0 <__hexnan>:
 800a6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d4:	680b      	ldr	r3, [r1, #0]
 800a6d6:	6801      	ldr	r1, [r0, #0]
 800a6d8:	115e      	asrs	r6, r3, #5
 800a6da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a6de:	f013 031f 	ands.w	r3, r3, #31
 800a6e2:	b087      	sub	sp, #28
 800a6e4:	bf18      	it	ne
 800a6e6:	3604      	addne	r6, #4
 800a6e8:	2500      	movs	r5, #0
 800a6ea:	1f37      	subs	r7, r6, #4
 800a6ec:	4682      	mov	sl, r0
 800a6ee:	4690      	mov	r8, r2
 800a6f0:	9301      	str	r3, [sp, #4]
 800a6f2:	f846 5c04 	str.w	r5, [r6, #-4]
 800a6f6:	46b9      	mov	r9, r7
 800a6f8:	463c      	mov	r4, r7
 800a6fa:	9502      	str	r5, [sp, #8]
 800a6fc:	46ab      	mov	fp, r5
 800a6fe:	784a      	ldrb	r2, [r1, #1]
 800a700:	1c4b      	adds	r3, r1, #1
 800a702:	9303      	str	r3, [sp, #12]
 800a704:	b342      	cbz	r2, 800a758 <__hexnan+0x88>
 800a706:	4610      	mov	r0, r2
 800a708:	9105      	str	r1, [sp, #20]
 800a70a:	9204      	str	r2, [sp, #16]
 800a70c:	f7ff fd94 	bl	800a238 <__hexdig_fun>
 800a710:	2800      	cmp	r0, #0
 800a712:	d151      	bne.n	800a7b8 <__hexnan+0xe8>
 800a714:	9a04      	ldr	r2, [sp, #16]
 800a716:	9905      	ldr	r1, [sp, #20]
 800a718:	2a20      	cmp	r2, #32
 800a71a:	d818      	bhi.n	800a74e <__hexnan+0x7e>
 800a71c:	9b02      	ldr	r3, [sp, #8]
 800a71e:	459b      	cmp	fp, r3
 800a720:	dd13      	ble.n	800a74a <__hexnan+0x7a>
 800a722:	454c      	cmp	r4, r9
 800a724:	d206      	bcs.n	800a734 <__hexnan+0x64>
 800a726:	2d07      	cmp	r5, #7
 800a728:	dc04      	bgt.n	800a734 <__hexnan+0x64>
 800a72a:	462a      	mov	r2, r5
 800a72c:	4649      	mov	r1, r9
 800a72e:	4620      	mov	r0, r4
 800a730:	f7ff ffa8 	bl	800a684 <L_shift>
 800a734:	4544      	cmp	r4, r8
 800a736:	d952      	bls.n	800a7de <__hexnan+0x10e>
 800a738:	2300      	movs	r3, #0
 800a73a:	f1a4 0904 	sub.w	r9, r4, #4
 800a73e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a742:	f8cd b008 	str.w	fp, [sp, #8]
 800a746:	464c      	mov	r4, r9
 800a748:	461d      	mov	r5, r3
 800a74a:	9903      	ldr	r1, [sp, #12]
 800a74c:	e7d7      	b.n	800a6fe <__hexnan+0x2e>
 800a74e:	2a29      	cmp	r2, #41	@ 0x29
 800a750:	d157      	bne.n	800a802 <__hexnan+0x132>
 800a752:	3102      	adds	r1, #2
 800a754:	f8ca 1000 	str.w	r1, [sl]
 800a758:	f1bb 0f00 	cmp.w	fp, #0
 800a75c:	d051      	beq.n	800a802 <__hexnan+0x132>
 800a75e:	454c      	cmp	r4, r9
 800a760:	d206      	bcs.n	800a770 <__hexnan+0xa0>
 800a762:	2d07      	cmp	r5, #7
 800a764:	dc04      	bgt.n	800a770 <__hexnan+0xa0>
 800a766:	462a      	mov	r2, r5
 800a768:	4649      	mov	r1, r9
 800a76a:	4620      	mov	r0, r4
 800a76c:	f7ff ff8a 	bl	800a684 <L_shift>
 800a770:	4544      	cmp	r4, r8
 800a772:	d936      	bls.n	800a7e2 <__hexnan+0x112>
 800a774:	f1a8 0204 	sub.w	r2, r8, #4
 800a778:	4623      	mov	r3, r4
 800a77a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a77e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a782:	429f      	cmp	r7, r3
 800a784:	d2f9      	bcs.n	800a77a <__hexnan+0xaa>
 800a786:	1b3b      	subs	r3, r7, r4
 800a788:	f023 0303 	bic.w	r3, r3, #3
 800a78c:	3304      	adds	r3, #4
 800a78e:	3401      	adds	r4, #1
 800a790:	3e03      	subs	r6, #3
 800a792:	42b4      	cmp	r4, r6
 800a794:	bf88      	it	hi
 800a796:	2304      	movhi	r3, #4
 800a798:	4443      	add	r3, r8
 800a79a:	2200      	movs	r2, #0
 800a79c:	f843 2b04 	str.w	r2, [r3], #4
 800a7a0:	429f      	cmp	r7, r3
 800a7a2:	d2fb      	bcs.n	800a79c <__hexnan+0xcc>
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	b91b      	cbnz	r3, 800a7b0 <__hexnan+0xe0>
 800a7a8:	4547      	cmp	r7, r8
 800a7aa:	d128      	bne.n	800a7fe <__hexnan+0x12e>
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	603b      	str	r3, [r7, #0]
 800a7b0:	2005      	movs	r0, #5
 800a7b2:	b007      	add	sp, #28
 800a7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7b8:	3501      	adds	r5, #1
 800a7ba:	2d08      	cmp	r5, #8
 800a7bc:	f10b 0b01 	add.w	fp, fp, #1
 800a7c0:	dd06      	ble.n	800a7d0 <__hexnan+0x100>
 800a7c2:	4544      	cmp	r4, r8
 800a7c4:	d9c1      	bls.n	800a74a <__hexnan+0x7a>
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7cc:	2501      	movs	r5, #1
 800a7ce:	3c04      	subs	r4, #4
 800a7d0:	6822      	ldr	r2, [r4, #0]
 800a7d2:	f000 000f 	and.w	r0, r0, #15
 800a7d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a7da:	6020      	str	r0, [r4, #0]
 800a7dc:	e7b5      	b.n	800a74a <__hexnan+0x7a>
 800a7de:	2508      	movs	r5, #8
 800a7e0:	e7b3      	b.n	800a74a <__hexnan+0x7a>
 800a7e2:	9b01      	ldr	r3, [sp, #4]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d0dd      	beq.n	800a7a4 <__hexnan+0xd4>
 800a7e8:	f1c3 0320 	rsb	r3, r3, #32
 800a7ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a7f0:	40da      	lsrs	r2, r3
 800a7f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a7f6:	4013      	ands	r3, r2
 800a7f8:	f846 3c04 	str.w	r3, [r6, #-4]
 800a7fc:	e7d2      	b.n	800a7a4 <__hexnan+0xd4>
 800a7fe:	3f04      	subs	r7, #4
 800a800:	e7d0      	b.n	800a7a4 <__hexnan+0xd4>
 800a802:	2004      	movs	r0, #4
 800a804:	e7d5      	b.n	800a7b2 <__hexnan+0xe2>

0800a806 <__ascii_mbtowc>:
 800a806:	b082      	sub	sp, #8
 800a808:	b901      	cbnz	r1, 800a80c <__ascii_mbtowc+0x6>
 800a80a:	a901      	add	r1, sp, #4
 800a80c:	b142      	cbz	r2, 800a820 <__ascii_mbtowc+0x1a>
 800a80e:	b14b      	cbz	r3, 800a824 <__ascii_mbtowc+0x1e>
 800a810:	7813      	ldrb	r3, [r2, #0]
 800a812:	600b      	str	r3, [r1, #0]
 800a814:	7812      	ldrb	r2, [r2, #0]
 800a816:	1e10      	subs	r0, r2, #0
 800a818:	bf18      	it	ne
 800a81a:	2001      	movne	r0, #1
 800a81c:	b002      	add	sp, #8
 800a81e:	4770      	bx	lr
 800a820:	4610      	mov	r0, r2
 800a822:	e7fb      	b.n	800a81c <__ascii_mbtowc+0x16>
 800a824:	f06f 0001 	mvn.w	r0, #1
 800a828:	e7f8      	b.n	800a81c <__ascii_mbtowc+0x16>

0800a82a <_realloc_r>:
 800a82a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a82e:	4680      	mov	r8, r0
 800a830:	4615      	mov	r5, r2
 800a832:	460c      	mov	r4, r1
 800a834:	b921      	cbnz	r1, 800a840 <_realloc_r+0x16>
 800a836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a83a:	4611      	mov	r1, r2
 800a83c:	f7fd be60 	b.w	8008500 <_malloc_r>
 800a840:	b92a      	cbnz	r2, 800a84e <_realloc_r+0x24>
 800a842:	f7fd fde9 	bl	8008418 <_free_r>
 800a846:	2400      	movs	r4, #0
 800a848:	4620      	mov	r0, r4
 800a84a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a84e:	f000 f840 	bl	800a8d2 <_malloc_usable_size_r>
 800a852:	4285      	cmp	r5, r0
 800a854:	4606      	mov	r6, r0
 800a856:	d802      	bhi.n	800a85e <_realloc_r+0x34>
 800a858:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a85c:	d8f4      	bhi.n	800a848 <_realloc_r+0x1e>
 800a85e:	4629      	mov	r1, r5
 800a860:	4640      	mov	r0, r8
 800a862:	f7fd fe4d 	bl	8008500 <_malloc_r>
 800a866:	4607      	mov	r7, r0
 800a868:	2800      	cmp	r0, #0
 800a86a:	d0ec      	beq.n	800a846 <_realloc_r+0x1c>
 800a86c:	42b5      	cmp	r5, r6
 800a86e:	462a      	mov	r2, r5
 800a870:	4621      	mov	r1, r4
 800a872:	bf28      	it	cs
 800a874:	4632      	movcs	r2, r6
 800a876:	f7ff fc45 	bl	800a104 <memcpy>
 800a87a:	4621      	mov	r1, r4
 800a87c:	4640      	mov	r0, r8
 800a87e:	f7fd fdcb 	bl	8008418 <_free_r>
 800a882:	463c      	mov	r4, r7
 800a884:	e7e0      	b.n	800a848 <_realloc_r+0x1e>

0800a886 <__ascii_wctomb>:
 800a886:	4603      	mov	r3, r0
 800a888:	4608      	mov	r0, r1
 800a88a:	b141      	cbz	r1, 800a89e <__ascii_wctomb+0x18>
 800a88c:	2aff      	cmp	r2, #255	@ 0xff
 800a88e:	d904      	bls.n	800a89a <__ascii_wctomb+0x14>
 800a890:	228a      	movs	r2, #138	@ 0x8a
 800a892:	601a      	str	r2, [r3, #0]
 800a894:	f04f 30ff 	mov.w	r0, #4294967295
 800a898:	4770      	bx	lr
 800a89a:	700a      	strb	r2, [r1, #0]
 800a89c:	2001      	movs	r0, #1
 800a89e:	4770      	bx	lr

0800a8a0 <fiprintf>:
 800a8a0:	b40e      	push	{r1, r2, r3}
 800a8a2:	b503      	push	{r0, r1, lr}
 800a8a4:	4601      	mov	r1, r0
 800a8a6:	ab03      	add	r3, sp, #12
 800a8a8:	4805      	ldr	r0, [pc, #20]	@ (800a8c0 <fiprintf+0x20>)
 800a8aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8ae:	6800      	ldr	r0, [r0, #0]
 800a8b0:	9301      	str	r3, [sp, #4]
 800a8b2:	f000 f83f 	bl	800a934 <_vfiprintf_r>
 800a8b6:	b002      	add	sp, #8
 800a8b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8bc:	b003      	add	sp, #12
 800a8be:	4770      	bx	lr
 800a8c0:	2000d410 	.word	0x2000d410

0800a8c4 <abort>:
 800a8c4:	b508      	push	{r3, lr}
 800a8c6:	2006      	movs	r0, #6
 800a8c8:	f000 fa08 	bl	800acdc <raise>
 800a8cc:	2001      	movs	r0, #1
 800a8ce:	f7f8 fa79 	bl	8002dc4 <_exit>

0800a8d2 <_malloc_usable_size_r>:
 800a8d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8d6:	1f18      	subs	r0, r3, #4
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	bfbc      	itt	lt
 800a8dc:	580b      	ldrlt	r3, [r1, r0]
 800a8de:	18c0      	addlt	r0, r0, r3
 800a8e0:	4770      	bx	lr

0800a8e2 <__sfputc_r>:
 800a8e2:	6893      	ldr	r3, [r2, #8]
 800a8e4:	3b01      	subs	r3, #1
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	b410      	push	{r4}
 800a8ea:	6093      	str	r3, [r2, #8]
 800a8ec:	da08      	bge.n	800a900 <__sfputc_r+0x1e>
 800a8ee:	6994      	ldr	r4, [r2, #24]
 800a8f0:	42a3      	cmp	r3, r4
 800a8f2:	db01      	blt.n	800a8f8 <__sfputc_r+0x16>
 800a8f4:	290a      	cmp	r1, #10
 800a8f6:	d103      	bne.n	800a900 <__sfputc_r+0x1e>
 800a8f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8fc:	f000 b932 	b.w	800ab64 <__swbuf_r>
 800a900:	6813      	ldr	r3, [r2, #0]
 800a902:	1c58      	adds	r0, r3, #1
 800a904:	6010      	str	r0, [r2, #0]
 800a906:	7019      	strb	r1, [r3, #0]
 800a908:	4608      	mov	r0, r1
 800a90a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a90e:	4770      	bx	lr

0800a910 <__sfputs_r>:
 800a910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a912:	4606      	mov	r6, r0
 800a914:	460f      	mov	r7, r1
 800a916:	4614      	mov	r4, r2
 800a918:	18d5      	adds	r5, r2, r3
 800a91a:	42ac      	cmp	r4, r5
 800a91c:	d101      	bne.n	800a922 <__sfputs_r+0x12>
 800a91e:	2000      	movs	r0, #0
 800a920:	e007      	b.n	800a932 <__sfputs_r+0x22>
 800a922:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a926:	463a      	mov	r2, r7
 800a928:	4630      	mov	r0, r6
 800a92a:	f7ff ffda 	bl	800a8e2 <__sfputc_r>
 800a92e:	1c43      	adds	r3, r0, #1
 800a930:	d1f3      	bne.n	800a91a <__sfputs_r+0xa>
 800a932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a934 <_vfiprintf_r>:
 800a934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a938:	460d      	mov	r5, r1
 800a93a:	b09d      	sub	sp, #116	@ 0x74
 800a93c:	4614      	mov	r4, r2
 800a93e:	4698      	mov	r8, r3
 800a940:	4606      	mov	r6, r0
 800a942:	b118      	cbz	r0, 800a94c <_vfiprintf_r+0x18>
 800a944:	6a03      	ldr	r3, [r0, #32]
 800a946:	b90b      	cbnz	r3, 800a94c <_vfiprintf_r+0x18>
 800a948:	f7fc fdf8 	bl	800753c <__sinit>
 800a94c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a94e:	07d9      	lsls	r1, r3, #31
 800a950:	d405      	bmi.n	800a95e <_vfiprintf_r+0x2a>
 800a952:	89ab      	ldrh	r3, [r5, #12]
 800a954:	059a      	lsls	r2, r3, #22
 800a956:	d402      	bmi.n	800a95e <_vfiprintf_r+0x2a>
 800a958:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a95a:	f7fc ff06 	bl	800776a <__retarget_lock_acquire_recursive>
 800a95e:	89ab      	ldrh	r3, [r5, #12]
 800a960:	071b      	lsls	r3, r3, #28
 800a962:	d501      	bpl.n	800a968 <_vfiprintf_r+0x34>
 800a964:	692b      	ldr	r3, [r5, #16]
 800a966:	b99b      	cbnz	r3, 800a990 <_vfiprintf_r+0x5c>
 800a968:	4629      	mov	r1, r5
 800a96a:	4630      	mov	r0, r6
 800a96c:	f000 f938 	bl	800abe0 <__swsetup_r>
 800a970:	b170      	cbz	r0, 800a990 <_vfiprintf_r+0x5c>
 800a972:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a974:	07dc      	lsls	r4, r3, #31
 800a976:	d504      	bpl.n	800a982 <_vfiprintf_r+0x4e>
 800a978:	f04f 30ff 	mov.w	r0, #4294967295
 800a97c:	b01d      	add	sp, #116	@ 0x74
 800a97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a982:	89ab      	ldrh	r3, [r5, #12]
 800a984:	0598      	lsls	r0, r3, #22
 800a986:	d4f7      	bmi.n	800a978 <_vfiprintf_r+0x44>
 800a988:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a98a:	f7fc feef 	bl	800776c <__retarget_lock_release_recursive>
 800a98e:	e7f3      	b.n	800a978 <_vfiprintf_r+0x44>
 800a990:	2300      	movs	r3, #0
 800a992:	9309      	str	r3, [sp, #36]	@ 0x24
 800a994:	2320      	movs	r3, #32
 800a996:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a99a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a99e:	2330      	movs	r3, #48	@ 0x30
 800a9a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab50 <_vfiprintf_r+0x21c>
 800a9a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a9a8:	f04f 0901 	mov.w	r9, #1
 800a9ac:	4623      	mov	r3, r4
 800a9ae:	469a      	mov	sl, r3
 800a9b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9b4:	b10a      	cbz	r2, 800a9ba <_vfiprintf_r+0x86>
 800a9b6:	2a25      	cmp	r2, #37	@ 0x25
 800a9b8:	d1f9      	bne.n	800a9ae <_vfiprintf_r+0x7a>
 800a9ba:	ebba 0b04 	subs.w	fp, sl, r4
 800a9be:	d00b      	beq.n	800a9d8 <_vfiprintf_r+0xa4>
 800a9c0:	465b      	mov	r3, fp
 800a9c2:	4622      	mov	r2, r4
 800a9c4:	4629      	mov	r1, r5
 800a9c6:	4630      	mov	r0, r6
 800a9c8:	f7ff ffa2 	bl	800a910 <__sfputs_r>
 800a9cc:	3001      	adds	r0, #1
 800a9ce:	f000 80a7 	beq.w	800ab20 <_vfiprintf_r+0x1ec>
 800a9d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9d4:	445a      	add	r2, fp
 800a9d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a9d8:	f89a 3000 	ldrb.w	r3, [sl]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	f000 809f 	beq.w	800ab20 <_vfiprintf_r+0x1ec>
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a9e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9ec:	f10a 0a01 	add.w	sl, sl, #1
 800a9f0:	9304      	str	r3, [sp, #16]
 800a9f2:	9307      	str	r3, [sp, #28]
 800a9f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a9f8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9fa:	4654      	mov	r4, sl
 800a9fc:	2205      	movs	r2, #5
 800a9fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa02:	4853      	ldr	r0, [pc, #332]	@ (800ab50 <_vfiprintf_r+0x21c>)
 800aa04:	f7f5 fbec 	bl	80001e0 <memchr>
 800aa08:	9a04      	ldr	r2, [sp, #16]
 800aa0a:	b9d8      	cbnz	r0, 800aa44 <_vfiprintf_r+0x110>
 800aa0c:	06d1      	lsls	r1, r2, #27
 800aa0e:	bf44      	itt	mi
 800aa10:	2320      	movmi	r3, #32
 800aa12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa16:	0713      	lsls	r3, r2, #28
 800aa18:	bf44      	itt	mi
 800aa1a:	232b      	movmi	r3, #43	@ 0x2b
 800aa1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa20:	f89a 3000 	ldrb.w	r3, [sl]
 800aa24:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa26:	d015      	beq.n	800aa54 <_vfiprintf_r+0x120>
 800aa28:	9a07      	ldr	r2, [sp, #28]
 800aa2a:	4654      	mov	r4, sl
 800aa2c:	2000      	movs	r0, #0
 800aa2e:	f04f 0c0a 	mov.w	ip, #10
 800aa32:	4621      	mov	r1, r4
 800aa34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa38:	3b30      	subs	r3, #48	@ 0x30
 800aa3a:	2b09      	cmp	r3, #9
 800aa3c:	d94b      	bls.n	800aad6 <_vfiprintf_r+0x1a2>
 800aa3e:	b1b0      	cbz	r0, 800aa6e <_vfiprintf_r+0x13a>
 800aa40:	9207      	str	r2, [sp, #28]
 800aa42:	e014      	b.n	800aa6e <_vfiprintf_r+0x13a>
 800aa44:	eba0 0308 	sub.w	r3, r0, r8
 800aa48:	fa09 f303 	lsl.w	r3, r9, r3
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	9304      	str	r3, [sp, #16]
 800aa50:	46a2      	mov	sl, r4
 800aa52:	e7d2      	b.n	800a9fa <_vfiprintf_r+0xc6>
 800aa54:	9b03      	ldr	r3, [sp, #12]
 800aa56:	1d19      	adds	r1, r3, #4
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	9103      	str	r1, [sp, #12]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	bfbb      	ittet	lt
 800aa60:	425b      	neglt	r3, r3
 800aa62:	f042 0202 	orrlt.w	r2, r2, #2
 800aa66:	9307      	strge	r3, [sp, #28]
 800aa68:	9307      	strlt	r3, [sp, #28]
 800aa6a:	bfb8      	it	lt
 800aa6c:	9204      	strlt	r2, [sp, #16]
 800aa6e:	7823      	ldrb	r3, [r4, #0]
 800aa70:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa72:	d10a      	bne.n	800aa8a <_vfiprintf_r+0x156>
 800aa74:	7863      	ldrb	r3, [r4, #1]
 800aa76:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa78:	d132      	bne.n	800aae0 <_vfiprintf_r+0x1ac>
 800aa7a:	9b03      	ldr	r3, [sp, #12]
 800aa7c:	1d1a      	adds	r2, r3, #4
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	9203      	str	r2, [sp, #12]
 800aa82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa86:	3402      	adds	r4, #2
 800aa88:	9305      	str	r3, [sp, #20]
 800aa8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ab60 <_vfiprintf_r+0x22c>
 800aa8e:	7821      	ldrb	r1, [r4, #0]
 800aa90:	2203      	movs	r2, #3
 800aa92:	4650      	mov	r0, sl
 800aa94:	f7f5 fba4 	bl	80001e0 <memchr>
 800aa98:	b138      	cbz	r0, 800aaaa <_vfiprintf_r+0x176>
 800aa9a:	9b04      	ldr	r3, [sp, #16]
 800aa9c:	eba0 000a 	sub.w	r0, r0, sl
 800aaa0:	2240      	movs	r2, #64	@ 0x40
 800aaa2:	4082      	lsls	r2, r0
 800aaa4:	4313      	orrs	r3, r2
 800aaa6:	3401      	adds	r4, #1
 800aaa8:	9304      	str	r3, [sp, #16]
 800aaaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaae:	4829      	ldr	r0, [pc, #164]	@ (800ab54 <_vfiprintf_r+0x220>)
 800aab0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aab4:	2206      	movs	r2, #6
 800aab6:	f7f5 fb93 	bl	80001e0 <memchr>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d03f      	beq.n	800ab3e <_vfiprintf_r+0x20a>
 800aabe:	4b26      	ldr	r3, [pc, #152]	@ (800ab58 <_vfiprintf_r+0x224>)
 800aac0:	bb1b      	cbnz	r3, 800ab0a <_vfiprintf_r+0x1d6>
 800aac2:	9b03      	ldr	r3, [sp, #12]
 800aac4:	3307      	adds	r3, #7
 800aac6:	f023 0307 	bic.w	r3, r3, #7
 800aaca:	3308      	adds	r3, #8
 800aacc:	9303      	str	r3, [sp, #12]
 800aace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aad0:	443b      	add	r3, r7
 800aad2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aad4:	e76a      	b.n	800a9ac <_vfiprintf_r+0x78>
 800aad6:	fb0c 3202 	mla	r2, ip, r2, r3
 800aada:	460c      	mov	r4, r1
 800aadc:	2001      	movs	r0, #1
 800aade:	e7a8      	b.n	800aa32 <_vfiprintf_r+0xfe>
 800aae0:	2300      	movs	r3, #0
 800aae2:	3401      	adds	r4, #1
 800aae4:	9305      	str	r3, [sp, #20]
 800aae6:	4619      	mov	r1, r3
 800aae8:	f04f 0c0a 	mov.w	ip, #10
 800aaec:	4620      	mov	r0, r4
 800aaee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaf2:	3a30      	subs	r2, #48	@ 0x30
 800aaf4:	2a09      	cmp	r2, #9
 800aaf6:	d903      	bls.n	800ab00 <_vfiprintf_r+0x1cc>
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d0c6      	beq.n	800aa8a <_vfiprintf_r+0x156>
 800aafc:	9105      	str	r1, [sp, #20]
 800aafe:	e7c4      	b.n	800aa8a <_vfiprintf_r+0x156>
 800ab00:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab04:	4604      	mov	r4, r0
 800ab06:	2301      	movs	r3, #1
 800ab08:	e7f0      	b.n	800aaec <_vfiprintf_r+0x1b8>
 800ab0a:	ab03      	add	r3, sp, #12
 800ab0c:	9300      	str	r3, [sp, #0]
 800ab0e:	462a      	mov	r2, r5
 800ab10:	4b12      	ldr	r3, [pc, #72]	@ (800ab5c <_vfiprintf_r+0x228>)
 800ab12:	a904      	add	r1, sp, #16
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7fb feb9 	bl	800688c <_printf_float>
 800ab1a:	4607      	mov	r7, r0
 800ab1c:	1c78      	adds	r0, r7, #1
 800ab1e:	d1d6      	bne.n	800aace <_vfiprintf_r+0x19a>
 800ab20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab22:	07d9      	lsls	r1, r3, #31
 800ab24:	d405      	bmi.n	800ab32 <_vfiprintf_r+0x1fe>
 800ab26:	89ab      	ldrh	r3, [r5, #12]
 800ab28:	059a      	lsls	r2, r3, #22
 800ab2a:	d402      	bmi.n	800ab32 <_vfiprintf_r+0x1fe>
 800ab2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab2e:	f7fc fe1d 	bl	800776c <__retarget_lock_release_recursive>
 800ab32:	89ab      	ldrh	r3, [r5, #12]
 800ab34:	065b      	lsls	r3, r3, #25
 800ab36:	f53f af1f 	bmi.w	800a978 <_vfiprintf_r+0x44>
 800ab3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab3c:	e71e      	b.n	800a97c <_vfiprintf_r+0x48>
 800ab3e:	ab03      	add	r3, sp, #12
 800ab40:	9300      	str	r3, [sp, #0]
 800ab42:	462a      	mov	r2, r5
 800ab44:	4b05      	ldr	r3, [pc, #20]	@ (800ab5c <_vfiprintf_r+0x228>)
 800ab46:	a904      	add	r1, sp, #16
 800ab48:	4630      	mov	r0, r6
 800ab4a:	f7fc f937 	bl	8006dbc <_printf_i>
 800ab4e:	e7e4      	b.n	800ab1a <_vfiprintf_r+0x1e6>
 800ab50:	0800b249 	.word	0x0800b249
 800ab54:	0800b253 	.word	0x0800b253
 800ab58:	0800688d 	.word	0x0800688d
 800ab5c:	0800a911 	.word	0x0800a911
 800ab60:	0800b24f 	.word	0x0800b24f

0800ab64 <__swbuf_r>:
 800ab64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab66:	460e      	mov	r6, r1
 800ab68:	4614      	mov	r4, r2
 800ab6a:	4605      	mov	r5, r0
 800ab6c:	b118      	cbz	r0, 800ab76 <__swbuf_r+0x12>
 800ab6e:	6a03      	ldr	r3, [r0, #32]
 800ab70:	b90b      	cbnz	r3, 800ab76 <__swbuf_r+0x12>
 800ab72:	f7fc fce3 	bl	800753c <__sinit>
 800ab76:	69a3      	ldr	r3, [r4, #24]
 800ab78:	60a3      	str	r3, [r4, #8]
 800ab7a:	89a3      	ldrh	r3, [r4, #12]
 800ab7c:	071a      	lsls	r2, r3, #28
 800ab7e:	d501      	bpl.n	800ab84 <__swbuf_r+0x20>
 800ab80:	6923      	ldr	r3, [r4, #16]
 800ab82:	b943      	cbnz	r3, 800ab96 <__swbuf_r+0x32>
 800ab84:	4621      	mov	r1, r4
 800ab86:	4628      	mov	r0, r5
 800ab88:	f000 f82a 	bl	800abe0 <__swsetup_r>
 800ab8c:	b118      	cbz	r0, 800ab96 <__swbuf_r+0x32>
 800ab8e:	f04f 37ff 	mov.w	r7, #4294967295
 800ab92:	4638      	mov	r0, r7
 800ab94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab96:	6823      	ldr	r3, [r4, #0]
 800ab98:	6922      	ldr	r2, [r4, #16]
 800ab9a:	1a98      	subs	r0, r3, r2
 800ab9c:	6963      	ldr	r3, [r4, #20]
 800ab9e:	b2f6      	uxtb	r6, r6
 800aba0:	4283      	cmp	r3, r0
 800aba2:	4637      	mov	r7, r6
 800aba4:	dc05      	bgt.n	800abb2 <__swbuf_r+0x4e>
 800aba6:	4621      	mov	r1, r4
 800aba8:	4628      	mov	r0, r5
 800abaa:	f7ff fa47 	bl	800a03c <_fflush_r>
 800abae:	2800      	cmp	r0, #0
 800abb0:	d1ed      	bne.n	800ab8e <__swbuf_r+0x2a>
 800abb2:	68a3      	ldr	r3, [r4, #8]
 800abb4:	3b01      	subs	r3, #1
 800abb6:	60a3      	str	r3, [r4, #8]
 800abb8:	6823      	ldr	r3, [r4, #0]
 800abba:	1c5a      	adds	r2, r3, #1
 800abbc:	6022      	str	r2, [r4, #0]
 800abbe:	701e      	strb	r6, [r3, #0]
 800abc0:	6962      	ldr	r2, [r4, #20]
 800abc2:	1c43      	adds	r3, r0, #1
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d004      	beq.n	800abd2 <__swbuf_r+0x6e>
 800abc8:	89a3      	ldrh	r3, [r4, #12]
 800abca:	07db      	lsls	r3, r3, #31
 800abcc:	d5e1      	bpl.n	800ab92 <__swbuf_r+0x2e>
 800abce:	2e0a      	cmp	r6, #10
 800abd0:	d1df      	bne.n	800ab92 <__swbuf_r+0x2e>
 800abd2:	4621      	mov	r1, r4
 800abd4:	4628      	mov	r0, r5
 800abd6:	f7ff fa31 	bl	800a03c <_fflush_r>
 800abda:	2800      	cmp	r0, #0
 800abdc:	d0d9      	beq.n	800ab92 <__swbuf_r+0x2e>
 800abde:	e7d6      	b.n	800ab8e <__swbuf_r+0x2a>

0800abe0 <__swsetup_r>:
 800abe0:	b538      	push	{r3, r4, r5, lr}
 800abe2:	4b29      	ldr	r3, [pc, #164]	@ (800ac88 <__swsetup_r+0xa8>)
 800abe4:	4605      	mov	r5, r0
 800abe6:	6818      	ldr	r0, [r3, #0]
 800abe8:	460c      	mov	r4, r1
 800abea:	b118      	cbz	r0, 800abf4 <__swsetup_r+0x14>
 800abec:	6a03      	ldr	r3, [r0, #32]
 800abee:	b90b      	cbnz	r3, 800abf4 <__swsetup_r+0x14>
 800abf0:	f7fc fca4 	bl	800753c <__sinit>
 800abf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abf8:	0719      	lsls	r1, r3, #28
 800abfa:	d422      	bmi.n	800ac42 <__swsetup_r+0x62>
 800abfc:	06da      	lsls	r2, r3, #27
 800abfe:	d407      	bmi.n	800ac10 <__swsetup_r+0x30>
 800ac00:	2209      	movs	r2, #9
 800ac02:	602a      	str	r2, [r5, #0]
 800ac04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac08:	81a3      	strh	r3, [r4, #12]
 800ac0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac0e:	e033      	b.n	800ac78 <__swsetup_r+0x98>
 800ac10:	0758      	lsls	r0, r3, #29
 800ac12:	d512      	bpl.n	800ac3a <__swsetup_r+0x5a>
 800ac14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac16:	b141      	cbz	r1, 800ac2a <__swsetup_r+0x4a>
 800ac18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac1c:	4299      	cmp	r1, r3
 800ac1e:	d002      	beq.n	800ac26 <__swsetup_r+0x46>
 800ac20:	4628      	mov	r0, r5
 800ac22:	f7fd fbf9 	bl	8008418 <_free_r>
 800ac26:	2300      	movs	r3, #0
 800ac28:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac2a:	89a3      	ldrh	r3, [r4, #12]
 800ac2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac30:	81a3      	strh	r3, [r4, #12]
 800ac32:	2300      	movs	r3, #0
 800ac34:	6063      	str	r3, [r4, #4]
 800ac36:	6923      	ldr	r3, [r4, #16]
 800ac38:	6023      	str	r3, [r4, #0]
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	f043 0308 	orr.w	r3, r3, #8
 800ac40:	81a3      	strh	r3, [r4, #12]
 800ac42:	6923      	ldr	r3, [r4, #16]
 800ac44:	b94b      	cbnz	r3, 800ac5a <__swsetup_r+0x7a>
 800ac46:	89a3      	ldrh	r3, [r4, #12]
 800ac48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac50:	d003      	beq.n	800ac5a <__swsetup_r+0x7a>
 800ac52:	4621      	mov	r1, r4
 800ac54:	4628      	mov	r0, r5
 800ac56:	f000 f883 	bl	800ad60 <__smakebuf_r>
 800ac5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac5e:	f013 0201 	ands.w	r2, r3, #1
 800ac62:	d00a      	beq.n	800ac7a <__swsetup_r+0x9a>
 800ac64:	2200      	movs	r2, #0
 800ac66:	60a2      	str	r2, [r4, #8]
 800ac68:	6962      	ldr	r2, [r4, #20]
 800ac6a:	4252      	negs	r2, r2
 800ac6c:	61a2      	str	r2, [r4, #24]
 800ac6e:	6922      	ldr	r2, [r4, #16]
 800ac70:	b942      	cbnz	r2, 800ac84 <__swsetup_r+0xa4>
 800ac72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac76:	d1c5      	bne.n	800ac04 <__swsetup_r+0x24>
 800ac78:	bd38      	pop	{r3, r4, r5, pc}
 800ac7a:	0799      	lsls	r1, r3, #30
 800ac7c:	bf58      	it	pl
 800ac7e:	6962      	ldrpl	r2, [r4, #20]
 800ac80:	60a2      	str	r2, [r4, #8]
 800ac82:	e7f4      	b.n	800ac6e <__swsetup_r+0x8e>
 800ac84:	2000      	movs	r0, #0
 800ac86:	e7f7      	b.n	800ac78 <__swsetup_r+0x98>
 800ac88:	2000d410 	.word	0x2000d410

0800ac8c <_raise_r>:
 800ac8c:	291f      	cmp	r1, #31
 800ac8e:	b538      	push	{r3, r4, r5, lr}
 800ac90:	4605      	mov	r5, r0
 800ac92:	460c      	mov	r4, r1
 800ac94:	d904      	bls.n	800aca0 <_raise_r+0x14>
 800ac96:	2316      	movs	r3, #22
 800ac98:	6003      	str	r3, [r0, #0]
 800ac9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac9e:	bd38      	pop	{r3, r4, r5, pc}
 800aca0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aca2:	b112      	cbz	r2, 800acaa <_raise_r+0x1e>
 800aca4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aca8:	b94b      	cbnz	r3, 800acbe <_raise_r+0x32>
 800acaa:	4628      	mov	r0, r5
 800acac:	f000 f830 	bl	800ad10 <_getpid_r>
 800acb0:	4622      	mov	r2, r4
 800acb2:	4601      	mov	r1, r0
 800acb4:	4628      	mov	r0, r5
 800acb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acba:	f000 b817 	b.w	800acec <_kill_r>
 800acbe:	2b01      	cmp	r3, #1
 800acc0:	d00a      	beq.n	800acd8 <_raise_r+0x4c>
 800acc2:	1c59      	adds	r1, r3, #1
 800acc4:	d103      	bne.n	800acce <_raise_r+0x42>
 800acc6:	2316      	movs	r3, #22
 800acc8:	6003      	str	r3, [r0, #0]
 800acca:	2001      	movs	r0, #1
 800accc:	e7e7      	b.n	800ac9e <_raise_r+0x12>
 800acce:	2100      	movs	r1, #0
 800acd0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800acd4:	4620      	mov	r0, r4
 800acd6:	4798      	blx	r3
 800acd8:	2000      	movs	r0, #0
 800acda:	e7e0      	b.n	800ac9e <_raise_r+0x12>

0800acdc <raise>:
 800acdc:	4b02      	ldr	r3, [pc, #8]	@ (800ace8 <raise+0xc>)
 800acde:	4601      	mov	r1, r0
 800ace0:	6818      	ldr	r0, [r3, #0]
 800ace2:	f7ff bfd3 	b.w	800ac8c <_raise_r>
 800ace6:	bf00      	nop
 800ace8:	2000d410 	.word	0x2000d410

0800acec <_kill_r>:
 800acec:	b538      	push	{r3, r4, r5, lr}
 800acee:	4d07      	ldr	r5, [pc, #28]	@ (800ad0c <_kill_r+0x20>)
 800acf0:	2300      	movs	r3, #0
 800acf2:	4604      	mov	r4, r0
 800acf4:	4608      	mov	r0, r1
 800acf6:	4611      	mov	r1, r2
 800acf8:	602b      	str	r3, [r5, #0]
 800acfa:	f7f8 f853 	bl	8002da4 <_kill>
 800acfe:	1c43      	adds	r3, r0, #1
 800ad00:	d102      	bne.n	800ad08 <_kill_r+0x1c>
 800ad02:	682b      	ldr	r3, [r5, #0]
 800ad04:	b103      	cbz	r3, 800ad08 <_kill_r+0x1c>
 800ad06:	6023      	str	r3, [r4, #0]
 800ad08:	bd38      	pop	{r3, r4, r5, pc}
 800ad0a:	bf00      	nop
 800ad0c:	2000da08 	.word	0x2000da08

0800ad10 <_getpid_r>:
 800ad10:	f7f8 b840 	b.w	8002d94 <_getpid>

0800ad14 <__swhatbuf_r>:
 800ad14:	b570      	push	{r4, r5, r6, lr}
 800ad16:	460c      	mov	r4, r1
 800ad18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad1c:	2900      	cmp	r1, #0
 800ad1e:	b096      	sub	sp, #88	@ 0x58
 800ad20:	4615      	mov	r5, r2
 800ad22:	461e      	mov	r6, r3
 800ad24:	da0d      	bge.n	800ad42 <__swhatbuf_r+0x2e>
 800ad26:	89a3      	ldrh	r3, [r4, #12]
 800ad28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ad2c:	f04f 0100 	mov.w	r1, #0
 800ad30:	bf14      	ite	ne
 800ad32:	2340      	movne	r3, #64	@ 0x40
 800ad34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ad38:	2000      	movs	r0, #0
 800ad3a:	6031      	str	r1, [r6, #0]
 800ad3c:	602b      	str	r3, [r5, #0]
 800ad3e:	b016      	add	sp, #88	@ 0x58
 800ad40:	bd70      	pop	{r4, r5, r6, pc}
 800ad42:	466a      	mov	r2, sp
 800ad44:	f000 f848 	bl	800add8 <_fstat_r>
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	dbec      	blt.n	800ad26 <__swhatbuf_r+0x12>
 800ad4c:	9901      	ldr	r1, [sp, #4]
 800ad4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ad52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ad56:	4259      	negs	r1, r3
 800ad58:	4159      	adcs	r1, r3
 800ad5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad5e:	e7eb      	b.n	800ad38 <__swhatbuf_r+0x24>

0800ad60 <__smakebuf_r>:
 800ad60:	898b      	ldrh	r3, [r1, #12]
 800ad62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad64:	079d      	lsls	r5, r3, #30
 800ad66:	4606      	mov	r6, r0
 800ad68:	460c      	mov	r4, r1
 800ad6a:	d507      	bpl.n	800ad7c <__smakebuf_r+0x1c>
 800ad6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ad70:	6023      	str	r3, [r4, #0]
 800ad72:	6123      	str	r3, [r4, #16]
 800ad74:	2301      	movs	r3, #1
 800ad76:	6163      	str	r3, [r4, #20]
 800ad78:	b003      	add	sp, #12
 800ad7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad7c:	ab01      	add	r3, sp, #4
 800ad7e:	466a      	mov	r2, sp
 800ad80:	f7ff ffc8 	bl	800ad14 <__swhatbuf_r>
 800ad84:	9f00      	ldr	r7, [sp, #0]
 800ad86:	4605      	mov	r5, r0
 800ad88:	4639      	mov	r1, r7
 800ad8a:	4630      	mov	r0, r6
 800ad8c:	f7fd fbb8 	bl	8008500 <_malloc_r>
 800ad90:	b948      	cbnz	r0, 800ada6 <__smakebuf_r+0x46>
 800ad92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad96:	059a      	lsls	r2, r3, #22
 800ad98:	d4ee      	bmi.n	800ad78 <__smakebuf_r+0x18>
 800ad9a:	f023 0303 	bic.w	r3, r3, #3
 800ad9e:	f043 0302 	orr.w	r3, r3, #2
 800ada2:	81a3      	strh	r3, [r4, #12]
 800ada4:	e7e2      	b.n	800ad6c <__smakebuf_r+0xc>
 800ada6:	89a3      	ldrh	r3, [r4, #12]
 800ada8:	6020      	str	r0, [r4, #0]
 800adaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adae:	81a3      	strh	r3, [r4, #12]
 800adb0:	9b01      	ldr	r3, [sp, #4]
 800adb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800adb6:	b15b      	cbz	r3, 800add0 <__smakebuf_r+0x70>
 800adb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adbc:	4630      	mov	r0, r6
 800adbe:	f000 f81d 	bl	800adfc <_isatty_r>
 800adc2:	b128      	cbz	r0, 800add0 <__smakebuf_r+0x70>
 800adc4:	89a3      	ldrh	r3, [r4, #12]
 800adc6:	f023 0303 	bic.w	r3, r3, #3
 800adca:	f043 0301 	orr.w	r3, r3, #1
 800adce:	81a3      	strh	r3, [r4, #12]
 800add0:	89a3      	ldrh	r3, [r4, #12]
 800add2:	431d      	orrs	r5, r3
 800add4:	81a5      	strh	r5, [r4, #12]
 800add6:	e7cf      	b.n	800ad78 <__smakebuf_r+0x18>

0800add8 <_fstat_r>:
 800add8:	b538      	push	{r3, r4, r5, lr}
 800adda:	4d07      	ldr	r5, [pc, #28]	@ (800adf8 <_fstat_r+0x20>)
 800addc:	2300      	movs	r3, #0
 800adde:	4604      	mov	r4, r0
 800ade0:	4608      	mov	r0, r1
 800ade2:	4611      	mov	r1, r2
 800ade4:	602b      	str	r3, [r5, #0]
 800ade6:	f7f8 f83d 	bl	8002e64 <_fstat>
 800adea:	1c43      	adds	r3, r0, #1
 800adec:	d102      	bne.n	800adf4 <_fstat_r+0x1c>
 800adee:	682b      	ldr	r3, [r5, #0]
 800adf0:	b103      	cbz	r3, 800adf4 <_fstat_r+0x1c>
 800adf2:	6023      	str	r3, [r4, #0]
 800adf4:	bd38      	pop	{r3, r4, r5, pc}
 800adf6:	bf00      	nop
 800adf8:	2000da08 	.word	0x2000da08

0800adfc <_isatty_r>:
 800adfc:	b538      	push	{r3, r4, r5, lr}
 800adfe:	4d06      	ldr	r5, [pc, #24]	@ (800ae18 <_isatty_r+0x1c>)
 800ae00:	2300      	movs	r3, #0
 800ae02:	4604      	mov	r4, r0
 800ae04:	4608      	mov	r0, r1
 800ae06:	602b      	str	r3, [r5, #0]
 800ae08:	f7f8 f83c 	bl	8002e84 <_isatty>
 800ae0c:	1c43      	adds	r3, r0, #1
 800ae0e:	d102      	bne.n	800ae16 <_isatty_r+0x1a>
 800ae10:	682b      	ldr	r3, [r5, #0]
 800ae12:	b103      	cbz	r3, 800ae16 <_isatty_r+0x1a>
 800ae14:	6023      	str	r3, [r4, #0]
 800ae16:	bd38      	pop	{r3, r4, r5, pc}
 800ae18:	2000da08 	.word	0x2000da08

0800ae1c <_init>:
 800ae1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae1e:	bf00      	nop
 800ae20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae22:	bc08      	pop	{r3}
 800ae24:	469e      	mov	lr, r3
 800ae26:	4770      	bx	lr

0800ae28 <_fini>:
 800ae28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae2a:	bf00      	nop
 800ae2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae2e:	bc08      	pop	{r3}
 800ae30:	469e      	mov	lr, r3
 800ae32:	4770      	bx	lr
