Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding H2F_Buff [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module H2F_Buff
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave H2F_Buff.s1 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave led_pio.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: H2F_Buff: Starting RTL generation for module 'soc_system_H2F_Buff'
Info: H2F_Buff:   Generation command is [exec /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/bin/perl -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/europa -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/perl_lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_H2F_Buff --dir=/tmp/alt9738_9109248821472354516.dir/0048_H2F_Buff_gen/ --quartus_dir=/afs/ece.cmu.edu/support/altera/release/16.1.2/quartus --verilog --config=/tmp/alt9738_9109248821472354516.dir/0048_H2F_Buff_gen//soc_system_H2F_Buff_component_configuration.pl  --do_build_sim=0  ]
Info: H2F_Buff: Done RTL generation for module 'soc_system_H2F_Buff'
Info: H2F_Buff: "soc_system" instantiated altera_avalon_onchip_memory2 "H2F_Buff"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/bin/perl -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/linux64/perl/lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/europa -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin/perl_lib -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/sopc_builder/bin -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /afs/ece.cmu.edu/support/altera/release/16.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9738_9109248821472354516.dir/0049_led_pio_gen/ --quartus_dir=/afs/ece.cmu.edu/support/altera/release/16.1.2/quartus --verilog --config=/tmp/alt9738_9109248821472354516.dir/0049_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: H2F_Buff_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "H2F_Buff_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: H2F_Buff_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "H2F_Buff_s1_agent"
Info: H2F_Buff_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "H2F_Buff_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: H2F_Buff_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "H2F_Buff_s1_burst_adapter"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 32 modules, 90 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
