Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 26 10:05:03 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.184        0.000                      0                   84        0.176        0.000                      0                   84        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.184        0.000                      0                   84        0.176        0.000                      0                   84        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_UART_TX/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.372ns (36.231%)  route 2.415ns (63.769%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.153     6.998    U_Uart_FSM/U_UART_TX/tick_count_reg_reg_n_0_[1]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.152     7.150 r  U_Uart_FSM/U_UART_TX/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.819     7.970    U_Uart_FSM/U_UART_TX/FSM_sequential_state[2]_i_4_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.376     8.346 r  U_Uart_FSM/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.443     8.788    U_Uart_FSM/U_UART_TX/bit_count_next
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.326     9.114 r  U_Uart_FSM/U_UART_TX/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.114    U_Uart_FSM/U_UART_TX/bit_count_reg[2]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.680    15.021    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[2]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.031    15.298    U_Uart_FSM/U_UART_TX/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_UART_TX/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.372ns (36.269%)  route 2.411ns (63.731%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.153     6.998    U_Uart_FSM/U_UART_TX/tick_count_reg_reg_n_0_[1]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.152     7.150 r  U_Uart_FSM/U_UART_TX/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.819     7.970    U_Uart_FSM/U_UART_TX/FSM_sequential_state[2]_i_4_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.376     8.346 r  U_Uart_FSM/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.439     8.784    U_Uart_FSM/U_UART_TX/bit_count_next
    SLICE_X0Y111         LUT4 (Prop_lut4_I2_O)        0.326     9.110 r  U_Uart_FSM/U_UART_TX/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.110    U_Uart_FSM/U_UART_TX/bit_count_reg[0]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.680    15.021    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[0]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.029    15.296    U_Uart_FSM/U_UART_TX/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_UART_TX/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.366ns (36.168%)  route 2.411ns (63.832%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_Uart_FSM/U_UART_TX/tick_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.153     6.998    U_Uart_FSM/U_UART_TX/tick_count_reg_reg_n_0_[1]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.152     7.150 r  U_Uart_FSM/U_UART_TX/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.819     7.970    U_Uart_FSM/U_UART_TX/FSM_sequential_state[2]_i_4_n_0
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.376     8.346 r  U_Uart_FSM/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.439     8.784    U_Uart_FSM/U_UART_TX/bit_count_next
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.320     9.104 r  U_Uart_FSM/U_UART_TX/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.104    U_Uart_FSM/U_UART_TX/bit_count_reg[1]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.680    15.021    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[1]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.075    15.342    U_Uart_FSM/U_UART_TX/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.766ns (22.495%)  route 2.639ns (77.505%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.788     5.309    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=12, routed)          1.697     7.524    U_Uart_FSM/U_Uart_rx/w_tick
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.082    U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I3_O)        0.124     8.206 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.509     8.715    U_Uart_FSM/U_Uart_rx/tick_count_next
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.681    15.022    U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X3Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.049    U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.766ns (22.495%)  route 2.639ns (77.505%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.788     5.309    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=12, routed)          1.697     7.524    U_Uart_FSM/U_Uart_rx/w_tick
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.082    U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I3_O)        0.124     8.206 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.509     8.715    U_Uart_FSM/U_Uart_rx/tick_count_next
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.681    15.022    U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[3]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X3Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.049    U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.766ns (22.495%)  route 2.639ns (77.505%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.788     5.309    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=12, routed)          1.697     7.524    U_Uart_FSM/U_Uart_rx/w_tick
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.082    U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I3_O)        0.124     8.206 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.509     8.715    U_Uart_FSM/U_Uart_rx/tick_count_next
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.681    15.022    U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X3Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.049    U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.662%)  route 2.614ns (77.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.788     5.309    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=12, routed)          1.697     7.524    U_Uart_FSM/U_Uart_rx/w_tick
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.082    U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I3_O)        0.124     8.206 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.484     8.689    U_Uart_FSM/U_Uart_rx/tick_count_next
    SLICE_X4Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.680    15.021    U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[1]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.062    U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.662%)  route 2.614ns (77.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.788     5.309    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=12, routed)          1.697     7.524    U_Uart_FSM/U_Uart_rx/w_tick
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.082    U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I3_O)        0.124     8.206 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.484     8.689    U_Uart_FSM/U_Uart_rx/tick_count_next
    SLICE_X4Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.680    15.021    U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[2]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.062    U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.890ns (24.638%)  route 2.722ns (75.362%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.788     5.309    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=12, routed)          1.700     7.527    U_Uart_FSM/U_Uart_rx/w_tick
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  U_Uart_FSM/U_Uart_rx/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.717     8.368    U_Uart_FSM/U_Uart_rx/next__1
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  U_Uart_FSM/U_Uart_rx/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.306     8.798    U_Uart_FSM/U_Uart_rx/FSM_sequential_state[0]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.922 r  U_Uart_FSM/U_Uart_rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.922    U_Uart_FSM/U_Uart_rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X4Y106         FDCE                                         r  U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.682    15.023    U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)        0.029    15.298    U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO_TX/U_FIFO_CU/empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.992ns (31.866%)  route 2.121ns (68.134%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     5.330    U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.899     6.649    U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.299     6.948 r  U_FIFO_TX/U_FIFO_CU/empty_reg_i_3/O
                         net (fo=1, routed)           0.159     7.106    U_FIFO_TX/U_FIFO_CU/empty_reg_i_3_n_0
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.124     7.230 r  U_FIFO_TX/U_FIFO_CU/empty_reg_i_2/O
                         net (fo=1, routed)           0.717     7.947    U_FIFO_TX/U_FIFO_CU/empty_next0__6
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.150     8.097 r  U_FIFO_TX/U_FIFO_CU/empty_reg_i_1/O
                         net (fo=1, routed)           0.346     8.443    U_FIFO_TX/U_FIFO_CU/empty_reg_i_1_n_0
    SLICE_X0Y108         FDPE                                         r  U_FIFO_TX/U_FIFO_CU/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.682    15.023    U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X0Y108         FDPE                                         r  U_FIFO_TX/U_FIFO_CU/empty_reg_reg/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y108         FDPE (Setup_fdpe_C_D)       -0.255    15.014    U_FIFO_TX/U_FIFO_CU/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.661     1.545    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[9]/Q
                         net (fo=4, routed)           0.124     1.810    U_Uart_FSM/U_BAUD_Tick_Gen/count_reg[9]
    SLICE_X6Y124         LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U_Uart_FSM/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.932     2.060    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.502     1.558    
    SLICE_X6Y124         FDCE (Hold_fdce_C_D)         0.121     1.679    U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.429%)  route 0.144ns (43.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.674     1.558    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 f  U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.144     1.842    U_Uart_FSM/U_UART_TX/state[2]
    SLICE_X2Y109         LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  U_Uart_FSM/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    U_Uart_FSM/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y109         FDCE                                         r  U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.949     2.077    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121     1.695    U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.089%)  route 0.146ns (43.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.674     1.558    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 f  U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.146     1.844    U_Uart_FSM/U_UART_TX/state[2]
    SLICE_X2Y109         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  U_Uart_FSM/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    U_Uart_FSM/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y109         FDCE                                         r  U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.949     2.077    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.120     1.694    U_Uart_FSM/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.661     1.545    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.105     1.814    U_Uart_FSM/U_BAUD_Tick_Gen/count_reg[7]
    SLICE_X7Y124         LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_Uart_FSM/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X7Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.932     2.060    U_Uart_FSM/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism             -0.502     1.558    
    SLICE_X7Y124         FDCE (Hold_fdce_C_D)         0.091     1.649    U_Uart_FSM/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_FIFO_TX/U_FIFO_CU/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO_RX/U_FIFO_CU/empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.674     1.558    U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  U_FIFO_TX/U_FIFO_CU/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_FIFO_TX/U_FIFO_CU/full_reg_reg/Q
                         net (fo=7, routed)           0.131     1.830    U_FIFO_RX/U_FIFO_CU/w_full_rd
    SLICE_X1Y108         LUT5 (Prop_lut5_I1_O)        0.045     1.875 r  U_FIFO_RX/U_FIFO_CU/empty_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    U_FIFO_RX/U_FIFO_CU/empty_reg_i_1__0_n_0
    SLICE_X1Y108         FDPE                                         r  U_FIFO_RX/U_FIFO_CU/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.949     2.077    U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X1Y108         FDPE                                         r  U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
                         clock pessimism             -0.506     1.571    
    SLICE_X1Y108         FDPE (Hold_fdpe_C_D)         0.091     1.662    U_FIFO_RX/U_FIFO_CU/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_FIFO_TX/U_FIFO_CU/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO_RX/U_FIFO_CU/full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.674     1.558    U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  U_FIFO_TX/U_FIFO_CU/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_FIFO_TX/U_FIFO_CU/full_reg_reg/Q
                         net (fo=7, routed)           0.132     1.831    U_FIFO_RX/U_FIFO_CU/w_full_rd
    SLICE_X1Y108         LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  U_FIFO_RX/U_FIFO_CU/full_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.876    U_FIFO_RX/U_FIFO_CU/full_reg_i_1__0_n_0
    SLICE_X1Y108         FDCE                                         r  U_FIFO_RX/U_FIFO_CU/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.949     2.077    U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  U_FIFO_RX/U_FIFO_CU/full_reg_reg/C
                         clock pessimism             -0.506     1.571    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.092     1.663    U_FIFO_RX/U_FIFO_CU/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.674     1.558    U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.128     1.686 r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/Q
                         net (fo=12, routed)          0.085     1.771    U_Uart_FSM/U_Uart_rx/tick_count_reg[4]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.099     1.870 r  U_Uart_FSM/U_Uart_rx/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    U_Uart_FSM/U_Uart_rx/tick_count_reg[0]_i_1_n_0
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.949     2.077    U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X3Y109         FDCE (Hold_fdce_C_D)         0.092     1.650    U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO_TX/U_FIFO_CU/full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.674     1.558    U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X1Y108         FDPE                                         r  U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDPE (Prop_fdpe_C_Q)         0.141     1.699 f  U_FIFO_RX/U_FIFO_CU/empty_reg_reg/Q
                         net (fo=7, routed)           0.142     1.841    U_FIFO_TX/U_FIFO_CU/w_empty_wr
    SLICE_X0Y108         LUT5 (Prop_lut5_I4_O)        0.045     1.886 r  U_FIFO_TX/U_FIFO_CU/full_reg_i_1/O
                         net (fo=1, routed)           0.000     1.886    U_FIFO_TX/U_FIFO_CU/full_reg_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  U_FIFO_TX/U_FIFO_CU/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.949     2.077    U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  U_FIFO_TX/U_FIFO_CU/full_reg_reg/C
                         clock pessimism             -0.506     1.571    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091     1.662    U_FIFO_TX/U_FIFO_CU/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_Uart_FSM/U_UART_TX/bit_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_FSM/U_UART_TX/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.673     1.557    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.128     1.685 r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[1]/Q
                         net (fo=4, routed)           0.104     1.788    U_Uart_FSM/U_UART_TX/bit_count_reg[1]
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.099     1.887 r  U_Uart_FSM/U_UART_TX/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    U_Uart_FSM/U_UART_TX/bit_count_reg[2]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.948     2.076    U_Uart_FSM/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  U_Uart_FSM/U_UART_TX/bit_count_reg_reg[2]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092     1.649    U_Uart_FSM/U_UART_TX/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_FIFO_TX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO_TX/U_FIFO_CU/rptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.675     1.559    U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  U_FIFO_TX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_FIFO_TX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=7, routed)           0.167     1.867    U_FIFO_TX/U_FIFO_CU/rptr_reg_reg[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.042     1.909 r  U_FIFO_TX/U_FIFO_CU/rptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    U_FIFO_TX/U_FIFO_CU/empty_next1[1]
    SLICE_X1Y106         FDCE                                         r  U_FIFO_TX/U_FIFO_CU/rptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.950     2.078    U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  U_FIFO_TX/U_FIFO_CU/rptr_reg_reg[1]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.107     1.666    U_FIFO_TX/U_FIFO_CU/rptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108   U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108   U_FIFO_RX/U_FIFO_CU/full_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   U_FIFO_RX/U_FIFO_CU/full_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   U_FIFO_RX/U_FIFO_CU/full_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[3]/C



