$date
	Tue Jan 21 10:39:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux16to1_tb $end
$var wire 1 ! out $end
$var reg 16 " in [15:0] $end
$var reg 4 # sel [3:0] $end
$scope module DUT $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1111000010100101 $
b0 #
b1111000010100101 "
1!
$end
#5
0!
b1 #
b1 %
#10
1!
b10 #
b10 %
#15
0!
b11 #
b11 %
#20
b100 #
b100 %
#25
1!
b101 #
b101 %
#30
0!
b110 #
b110 %
#35
1!
b111 #
b111 %
#40
0!
b1000 #
b1000 %
#45
b1001 #
b1001 %
#50
b1010 #
b1010 %
#55
b1011 #
b1011 %
#60
1!
b1100 #
b1100 %
#65
b1101 #
b1101 %
#70
b1110 #
b1110 %
#75
b1111 #
b1111 %
#80
