//Verilog HDL for "bliss", "vernier_loop_logic" "functional"


module vernier_loop_logic ( );

endmodule
