Fitter report for LangProcProject_top
Wed Mar 08 10:38:56 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Mar 08 10:38:56 2023       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; LangProcProject_top                         ;
; Top-level Entity Name              ; LangProcProject_top                         ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,096 / 49,760 ( 4 % )                      ;
;     Total combinational functions  ; 1,968 / 49,760 ( 4 % )                      ;
;     Dedicated logic registers      ; 1,206 / 49,760 ( 2 % )                      ;
; Total registers                    ; 1206                                        ;
; Total pins                         ; 117 / 360 ( 33 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 535,552 / 1,677,312 ( 32 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.66        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   4.4%      ;
;     Processor 4            ;   4.4%      ;
;     Processor 5            ;   4.4%      ;
;     Processor 6            ;   4.4%      ;
;     Processor 7            ;   4.4%      ;
;     Processor 8            ;   4.4%      ;
;     Processors 9-16        ;   4.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+--------------+---------------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity      ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+---------------------+--------------+------------+---------------+----------------+
; Location     ;                     ;              ; HEX0[0]    ; PIN_C14       ; QSF Assignment ;
; Location     ;                     ;              ; HEX0[1]    ; PIN_E15       ; QSF Assignment ;
; Location     ;                     ;              ; HEX0[2]    ; PIN_C15       ; QSF Assignment ;
; Location     ;                     ;              ; HEX0[3]    ; PIN_C16       ; QSF Assignment ;
; Location     ;                     ;              ; HEX0[4]    ; PIN_E16       ; QSF Assignment ;
; Location     ;                     ;              ; HEX0[5]    ; PIN_D17       ; QSF Assignment ;
; Location     ;                     ;              ; HEX0[6]    ; PIN_C17       ; QSF Assignment ;
; Location     ;                     ;              ; HEX0[7]    ; PIN_D15       ; QSF Assignment ;
; Location     ;                     ;              ; HEX1[0]    ; PIN_C18       ; QSF Assignment ;
; Location     ;                     ;              ; HEX1[1]    ; PIN_D18       ; QSF Assignment ;
; Location     ;                     ;              ; HEX1[2]    ; PIN_E18       ; QSF Assignment ;
; Location     ;                     ;              ; HEX1[3]    ; PIN_B16       ; QSF Assignment ;
; Location     ;                     ;              ; HEX1[4]    ; PIN_A17       ; QSF Assignment ;
; Location     ;                     ;              ; HEX1[5]    ; PIN_A18       ; QSF Assignment ;
; Location     ;                     ;              ; HEX1[6]    ; PIN_B17       ; QSF Assignment ;
; Location     ;                     ;              ; HEX1[7]    ; PIN_A16       ; QSF Assignment ;
; Location     ;                     ;              ; HEX2[0]    ; PIN_B20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX2[1]    ; PIN_A20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX2[2]    ; PIN_B19       ; QSF Assignment ;
; Location     ;                     ;              ; HEX2[3]    ; PIN_A21       ; QSF Assignment ;
; Location     ;                     ;              ; HEX2[4]    ; PIN_B21       ; QSF Assignment ;
; Location     ;                     ;              ; HEX2[5]    ; PIN_C22       ; QSF Assignment ;
; Location     ;                     ;              ; HEX2[6]    ; PIN_B22       ; QSF Assignment ;
; Location     ;                     ;              ; HEX2[7]    ; PIN_A19       ; QSF Assignment ;
; Location     ;                     ;              ; HEX3[0]    ; PIN_F21       ; QSF Assignment ;
; Location     ;                     ;              ; HEX3[1]    ; PIN_E22       ; QSF Assignment ;
; Location     ;                     ;              ; HEX3[2]    ; PIN_E21       ; QSF Assignment ;
; Location     ;                     ;              ; HEX3[3]    ; PIN_C19       ; QSF Assignment ;
; Location     ;                     ;              ; HEX3[4]    ; PIN_C20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX3[5]    ; PIN_D19       ; QSF Assignment ;
; Location     ;                     ;              ; HEX3[6]    ; PIN_E17       ; QSF Assignment ;
; Location     ;                     ;              ; HEX3[7]    ; PIN_D22       ; QSF Assignment ;
; Location     ;                     ;              ; HEX4[0]    ; PIN_F18       ; QSF Assignment ;
; Location     ;                     ;              ; HEX4[1]    ; PIN_E20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX4[2]    ; PIN_E19       ; QSF Assignment ;
; Location     ;                     ;              ; HEX4[3]    ; PIN_J18       ; QSF Assignment ;
; Location     ;                     ;              ; HEX4[4]    ; PIN_H19       ; QSF Assignment ;
; Location     ;                     ;              ; HEX4[5]    ; PIN_F19       ; QSF Assignment ;
; Location     ;                     ;              ; HEX4[6]    ; PIN_F20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX4[7]    ; PIN_F17       ; QSF Assignment ;
; Location     ;                     ;              ; HEX5[0]    ; PIN_J20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX5[1]    ; PIN_K20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX5[2]    ; PIN_L18       ; QSF Assignment ;
; Location     ;                     ;              ; HEX5[3]    ; PIN_N18       ; QSF Assignment ;
; Location     ;                     ;              ; HEX5[4]    ; PIN_M20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX5[5]    ; PIN_N19       ; QSF Assignment ;
; Location     ;                     ;              ; HEX5[6]    ; PIN_N20       ; QSF Assignment ;
; Location     ;                     ;              ; HEX5[7]    ; PIN_L19       ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[0]    ; PIN_A8        ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[1]    ; PIN_A9        ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[2]    ; PIN_A10       ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[3]    ; PIN_B10       ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[4]    ; PIN_D13       ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[5]    ; PIN_C13       ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[6]    ; PIN_E14       ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[7]    ; PIN_D14       ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[8]    ; PIN_A11       ; QSF Assignment ;
; Location     ;                     ;              ; LEDR[9]    ; PIN_B11       ; QSF Assignment ;
; Location     ;                     ;              ; SW[0]      ; PIN_C10       ; QSF Assignment ;
; Location     ;                     ;              ; SW[1]      ; PIN_C11       ; QSF Assignment ;
; Location     ;                     ;              ; SW[2]      ; PIN_D12       ; QSF Assignment ;
; Location     ;                     ;              ; SW[3]      ; PIN_C12       ; QSF Assignment ;
; Location     ;                     ;              ; SW[4]      ; PIN_A12       ; QSF Assignment ;
; Location     ;                     ;              ; SW[5]      ; PIN_B12       ; QSF Assignment ;
; Location     ;                     ;              ; SW[6]      ; PIN_A13       ; QSF Assignment ;
; Location     ;                     ;              ; SW[7]      ; PIN_A14       ; QSF Assignment ;
; Location     ;                     ;              ; SW[8]      ; PIN_B14       ; QSF Assignment ;
; Location     ;                     ;              ; SW[9]      ; PIN_F15       ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX0[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX0[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX0[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX0[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX0[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX0[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX0[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX0[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX1[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX1[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX1[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX1[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX1[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX1[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX1[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX1[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX2[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX2[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX2[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX2[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX2[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX2[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX2[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX2[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX3[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX3[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX3[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX3[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX3[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX3[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX3[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX3[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX4[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX4[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX4[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX4[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX4[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX4[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX4[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX4[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX5[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX5[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX5[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX5[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX5[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX5[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX5[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; HEX5[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; LEDR[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; LangProcProject_top ;              ; SW[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+---------------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3682 ) ; 0.00 % ( 0 / 3682 )        ; 0.00 % ( 0 / 3682 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3682 ) ; 0.00 % ( 0 / 3682 )        ; 0.00 % ( 0 / 3682 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3436 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 238 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/LangProcProject/LangProcProject_top.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 2,096 / 49,760 ( 4 % )       ;
;     -- Combinational with no register       ; 890                          ;
;     -- Register only                        ; 128                          ;
;     -- Combinational with a register        ; 1078                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1024                         ;
;     -- 3 input functions                    ; 542                          ;
;     -- <=2 input functions                  ; 402                          ;
;     -- Register only                        ; 128                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 1823                         ;
;     -- arithmetic mode                      ; 145                          ;
;                                             ;                              ;
; Total registers*                            ; 1,206 / 51,509 ( 2 % )       ;
;     -- Dedicated logic registers            ; 1,206 / 49,760 ( 2 % )       ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 167 / 3,110 ( 5 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 117 / 360 ( 33 % )           ;
;     -- Clock pins                           ; 4 / 8 ( 50 % )               ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 69 / 182 ( 38 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                ;
; Total block memory bits                     ; 535,552 / 1,677,312 ( 32 % ) ;
; Total block memory implementation bits      ; 635,904 / 1,677,312 ( 38 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global signals                              ; 3                            ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 2.2% / 2.1% / 2.3%           ;
; Peak interconnect usage (total/H/V)         ; 28.7% / 27.7% / 30.1%        ;
; Maximum fan-out                             ; 1107                         ;
; Highest non-global fan-out                  ; 106                          ;
; Total fan-out                               ; 12474                        ;
; Average fan-out                             ; 3.40                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 1928 / 49760 ( 4 % ) ; 168 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 807                  ; 83                    ; 0                              ;
;     -- Register only                        ; 113                  ; 15                    ; 0                              ;
;     -- Combinational with a register        ; 1008                 ; 70                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 952                  ; 72                    ; 0                              ;
;     -- 3 input functions                    ; 503                  ; 39                    ; 0                              ;
;     -- <=2 input functions                  ; 360                  ; 42                    ; 0                              ;
;     -- Register only                        ; 113                  ; 15                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 1678                 ; 145                   ; 0                              ;
;     -- arithmetic mode                      ; 137                  ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 1121                 ; 85                    ; 0                              ;
;     -- Dedicated logic registers            ; 1121 / 49760 ( 2 % ) ; 85 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 156 / 3110 ( 5 % )   ; 13 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 117                  ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 535552               ; 0                     ; 0                              ;
; Total RAM block bits                        ; 635904               ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 69 / 182 ( 37 % )    ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 3 / 24 ( 12 % )      ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 349                  ; 125                   ; 0                              ;
;     -- Registered Input Connections         ; 129                  ; 93                    ; 0                              ;
;     -- Output Connections                   ; 292                  ; 182                   ; 0                              ;
;     -- Registered Output Connections        ; 6                    ; 182                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 11862                ; 958                   ; 4                              ;
;     -- Registered Connections               ; 4292                 ; 676                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 336                  ; 305                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 305                  ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 44                   ; 62                    ; 0                              ;
;     -- Output Ports                         ; 45                   ; 79                    ; 0                              ;
;     -- Bidir Ports                          ; 71                   ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 40                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 2                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 47                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 59                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_CLK_10     ; N5    ; 2        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; GSENSOR_INT[1] ; Y14   ; 4        ; 51           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; GSENSOR_INT[2] ; Y13   ; 4        ; 51           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; KEY[0]         ; B8    ; 7        ; 46           ; 54           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; KEY[1]         ; A7    ; 7        ; 49           ; 54           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; MAX10_CLK1_50  ; P11   ; 3        ; 34           ; 0            ; 28           ; 1107                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; MAX10_CLK2_50  ; N14   ; 6        ; 78           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; U17   ; 5        ; 78           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; T20   ; 5        ; 78           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P20   ; 5        ; 78           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R20   ; 5        ; 78           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; W19   ; 5        ; 78           ; 16           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; V18   ; 5        ; 78           ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; U18   ; 5        ; 78           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; U19   ; 5        ; 78           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T18   ; 5        ; 78           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; T19   ; 5        ; 78           ; 20           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; R18   ; 5        ; 78           ; 24           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P18   ; 5        ; 78           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P19   ; 5        ; 78           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T21   ; 5        ; 78           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; T22   ; 5        ; 78           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; U21   ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; L14   ; 6        ; 78           ; 36           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U20   ; 5        ; 78           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; V22   ; 5        ; 78           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; J21   ; 6        ; 78           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V20   ; 5        ; 78           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GSENSOR_CS_N  ; AB16  ; 4        ; 54           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GSENSOR_SCLK  ; AB15  ; 4        ; 51           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; P1    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; T1    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; P4    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; N2    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; W1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; T2    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; R2    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; R1    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; N3    ; 2        ; 0            ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AA1   ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; V1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; Y2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; Y1    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; N1    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                               ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]   ; AB5   ; 3        ; 29           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[10]  ; AB19  ; 4        ; 56           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[11]  ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[12]  ; Y19   ; 4        ; 62           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[13]  ; AB20  ; 4        ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[14]  ; AB21  ; 4        ; 62           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[15]  ; AA20  ; 4        ; 62           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[1]   ; AB6   ; 3        ; 29           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[2]   ; AB7   ; 3        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[3]   ; AB8   ; 3        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[4]   ; AB9   ; 3        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[5]   ; Y10   ; 3        ; 34           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[6]   ; AA11  ; 4        ; 40           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[7]   ; AA12  ; 4        ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[8]   ; AB17  ; 4        ; 69           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_IO[9]   ; AA17  ; 4        ; 58           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; ARDUINO_RESET_N ; F16   ; 7        ; 71           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[0]      ; Y21   ; 5        ; 78           ; 16           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[10]     ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[11]     ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[12]     ; G22   ; 6        ; 78           ; 31           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[13]     ; G20   ; 6        ; 78           ; 31           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[14]     ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[15]     ; F22   ; 6        ; 78           ; 31           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[1]      ; Y20   ; 5        ; 78           ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[2]      ; AA22  ; 5        ; 78           ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[3]      ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[4]      ; Y22   ; 5        ; 78           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[5]      ; W22   ; 5        ; 78           ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[6]      ; W20   ; 5        ; 78           ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[7]      ; V21   ; 5        ; 78           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[8]      ; P21   ; 5        ; 78           ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; DRAM_DQ[9]      ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[0]         ; V10   ; 3        ; 31           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[10]        ; W5    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[11]        ; AA15  ; 4        ; 54           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[12]        ; AA14  ; 4        ; 51           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[13]        ; W13   ; 4        ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[14]        ; W12   ; 4        ; 46           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[15]        ; AB13  ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[16]        ; AB12  ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[17]        ; Y11   ; 4        ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[18]        ; AB11  ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[19]        ; W11   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[1]         ; W10   ; 3        ; 24           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[20]        ; AB10  ; 4        ; 38           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[21]        ; AA10  ; 3        ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[22]        ; AA9   ; 3        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[23]        ; Y8    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[24]        ; AA8   ; 3        ; 31           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[25]        ; Y7    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[26]        ; AA7   ; 3        ; 29           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[27]        ; Y6    ; 3        ; 20           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[28]        ; AA6   ; 3        ; 29           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[29]        ; Y5    ; 3        ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[2]         ; V9    ; 3        ; 31           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[30]        ; AA5   ; 3        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[31]        ; Y4    ; 3        ; 24           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[32]        ; AB3   ; 3        ; 22           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[33]        ; Y3    ; 3        ; 24           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[34]        ; AB2   ; 3        ; 22           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[35]        ; AA2   ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[3]         ; W9    ; 3        ; 22           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[4]         ; V8    ; 3        ; 20           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[5]         ; W8    ; 3        ; 24           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[6]         ; V7    ; 3        ; 20           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[7]         ; W7    ; 3        ; 24           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[8]         ; W6    ; 3        ; 16           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GPIO[9]         ; V5    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
; GSENSOR_SDI     ; V11   ; 4        ; 38           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|serial_data~2 (inverted) ;
; GSENSOR_SDO     ; V12   ; 4        ; 38           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                 ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 12 / 36 ( 33 % ) ; 3.3V          ; --           ;
; 3        ; 36 / 48 ( 75 % ) ; 3.3V          ; --           ;
; 4        ; 26 / 48 ( 54 % ) ; 3.3V          ; --           ;
; 5        ; 30 / 40 ( 75 % ) ; 3.3V          ; --           ;
; 6        ; 10 / 60 ( 17 % ) ; 3.3V          ; --           ;
; 7        ; 3 / 52 ( 6 % )   ; 3.3V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; KEY[1]                               ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; VGA_R[0]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA2      ; 135        ; 3        ; GPIO[35]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; GPIO[30]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ; 156        ; 3        ; GPIO[28]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA7      ; 158        ; 3        ; GPIO[26]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 165        ; 3        ; GPIO[24]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 169        ; 3        ; GPIO[22]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 170        ; 3        ; GPIO[21]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 180        ; 4        ; ARDUINO_IO[6]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 182        ; 4        ; ARDUINO_IO[7]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; GPIO[12]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 205        ; 4        ; GPIO[11]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; ARDUINO_IO[9]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; ARDUINO_IO[11]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; ARDUINO_IO[15]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 245        ; 5        ; DRAM_DQ[3]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; DRAM_DQ[2]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; GPIO[34]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB3      ; 147        ; 3        ; GPIO[32]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; ARDUINO_IO[0]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 161        ; 3        ; ARDUINO_IO[1]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB7      ; 163        ; 3        ; ARDUINO_IO[2]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 167        ; 3        ; ARDUINO_IO[3]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 171        ; 3        ; ARDUINO_IO[4]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 177        ; 4        ; GPIO[20]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 179        ; 4        ; GPIO[18]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 181        ; 4        ; GPIO[16]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 183        ; 4        ; GPIO[15]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; GSENSOR_SCLK                         ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 209        ; 4        ; GSENSOR_CS_N                         ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; ARDUINO_IO[8]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; ARDUINO_IO[10]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; ARDUINO_IO[13]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; ARDUINO_IO[14]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; KEY[0]                               ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; ARDUINO_RESET_N                      ; bidir  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; DRAM_DQ[15]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; DRAM_DQ[14]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; DRAM_DQ[13]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; DRAM_DQ[12]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; DRAM_DQ[10]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; DRAM_DQ[11]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; DRAM_UDQM                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; DRAM_DQ[9]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; DRAM_CLK                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; VGA_VS                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; VGA_B[3]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 73         ; 2        ; VGA_HS                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; ADC_CLK_10                           ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; MAX10_CLK2_50                        ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; DRAM_CKE                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 85         ; 2        ; VGA_B[0]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; VGA_B[2]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; MAX10_CLK1_50                        ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; DRAM_ADDR[8]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ; 309        ; 5        ; DRAM_ADDR[9]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 311        ; 5        ; DRAM_ADDR[11]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 305        ; 5        ; DRAM_DQ[8]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; VGA_G[3]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 123        ; 2        ; VGA_G[2]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; DRAM_ADDR[7]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; DRAM_ADDR[12]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; VGA_B[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 83         ; 2        ; VGA_G[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; DRAM_ADDR[5]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 296        ; 5        ; DRAM_ADDR[6]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 297        ; 5        ; DRAM_ADDR[10]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; DRAM_BA[0]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 295        ; 5        ; DRAM_BA[1]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; DRAM_ADDR[0]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U18      ; 244        ; 5        ; DRAM_ADDR[3]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 282        ; 5        ; DRAM_ADDR[4]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 290        ; 5        ; DRAM_CS_N                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 300        ; 5        ; DRAM_CAS_N                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; DRAM_RAS_N                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; VGA_R[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; GPIO[9]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; GPIO[6]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 138        ; 3        ; GPIO[4]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 160        ; 3        ; GPIO[2]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 162        ; 3        ; GPIO[0]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 172        ; 4        ; GSENSOR_SDI                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 174        ; 4        ; GSENSOR_SDO                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; DRAM_ADDR[2]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; DRAM_WE_N                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 289        ; 5        ; DRAM_DQ[7]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 291        ; 5        ; DRAM_LDQM                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 97         ; 2        ; VGA_G[0]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; GPIO[10]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W6       ; 126        ; 3        ; GPIO[8]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 148        ; 3        ; GPIO[7]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 150        ; 3        ; GPIO[5]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ; 144        ; 3        ; GPIO[3]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W10      ; 146        ; 3        ; GPIO[1]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 173        ; 4        ; GPIO[19]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 193        ; 4        ; GPIO[14]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ; 195        ; 4        ; GPIO[13]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; DRAM_ADDR[1]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 286        ; 5        ; DRAM_DQ[6]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; DRAM_DQ[5]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 129        ; 3        ; VGA_R[3]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y2       ; 131        ; 3        ; VGA_R[2]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; GPIO[33]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y4       ; 151        ; 3        ; GPIO[31]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y5       ; 137        ; 3        ; GPIO[29]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y6       ; 139        ; 3        ; GPIO[27]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 141        ; 3        ; GPIO[25]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 143        ; 3        ; GPIO[23]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; ARDUINO_IO[5]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ; 175        ; 4        ; GPIO[17]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; GSENSOR_INT[2]                       ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 202        ; 4        ; GSENSOR_INT[1]                       ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; ARDUINO_IO[12]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ; 285        ; 5        ; DRAM_DQ[1]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y21      ; 287        ; 5        ; DRAM_DQ[0]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; DRAM_DQ[4]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+-----------------+------------------------+
; Pin Name        ; Reason                 ;
+-----------------+------------------------+
; DRAM_ADDR[0]    ; Missing drive strength ;
; DRAM_ADDR[1]    ; Missing drive strength ;
; DRAM_ADDR[2]    ; Missing drive strength ;
; DRAM_ADDR[3]    ; Missing drive strength ;
; DRAM_ADDR[4]    ; Missing drive strength ;
; DRAM_ADDR[5]    ; Missing drive strength ;
; DRAM_ADDR[6]    ; Missing drive strength ;
; DRAM_ADDR[7]    ; Missing drive strength ;
; DRAM_ADDR[8]    ; Missing drive strength ;
; DRAM_ADDR[9]    ; Missing drive strength ;
; DRAM_ADDR[10]   ; Missing drive strength ;
; DRAM_ADDR[11]   ; Missing drive strength ;
; DRAM_ADDR[12]   ; Missing drive strength ;
; DRAM_BA[0]      ; Missing drive strength ;
; DRAM_BA[1]      ; Missing drive strength ;
; DRAM_CAS_N      ; Missing drive strength ;
; DRAM_CKE        ; Missing drive strength ;
; DRAM_CLK        ; Missing drive strength ;
; DRAM_CS_N       ; Missing drive strength ;
; DRAM_LDQM       ; Missing drive strength ;
; DRAM_RAS_N      ; Missing drive strength ;
; DRAM_UDQM       ; Missing drive strength ;
; DRAM_WE_N       ; Missing drive strength ;
; VGA_B[0]        ; Missing drive strength ;
; VGA_B[1]        ; Missing drive strength ;
; VGA_B[2]        ; Missing drive strength ;
; VGA_B[3]        ; Missing drive strength ;
; VGA_G[0]        ; Missing drive strength ;
; VGA_G[1]        ; Missing drive strength ;
; VGA_G[2]        ; Missing drive strength ;
; VGA_G[3]        ; Missing drive strength ;
; VGA_HS          ; Missing drive strength ;
; VGA_R[0]        ; Missing drive strength ;
; VGA_R[1]        ; Missing drive strength ;
; VGA_R[2]        ; Missing drive strength ;
; VGA_R[3]        ; Missing drive strength ;
; VGA_VS          ; Missing drive strength ;
; GSENSOR_CS_N    ; Missing drive strength ;
; GSENSOR_SCLK    ; Missing drive strength ;
; DRAM_DQ[0]      ; Missing drive strength ;
; DRAM_DQ[1]      ; Missing drive strength ;
; DRAM_DQ[2]      ; Missing drive strength ;
; DRAM_DQ[3]      ; Missing drive strength ;
; DRAM_DQ[4]      ; Missing drive strength ;
; DRAM_DQ[5]      ; Missing drive strength ;
; DRAM_DQ[6]      ; Missing drive strength ;
; DRAM_DQ[7]      ; Missing drive strength ;
; DRAM_DQ[8]      ; Missing drive strength ;
; DRAM_DQ[9]      ; Missing drive strength ;
; DRAM_DQ[10]     ; Missing drive strength ;
; DRAM_DQ[11]     ; Missing drive strength ;
; DRAM_DQ[12]     ; Missing drive strength ;
; DRAM_DQ[13]     ; Missing drive strength ;
; DRAM_DQ[14]     ; Missing drive strength ;
; DRAM_DQ[15]     ; Missing drive strength ;
; GSENSOR_SDO     ; Missing drive strength ;
; ARDUINO_IO[0]   ; Missing drive strength ;
; ARDUINO_IO[1]   ; Missing drive strength ;
; ARDUINO_IO[2]   ; Missing drive strength ;
; ARDUINO_IO[3]   ; Missing drive strength ;
; ARDUINO_IO[4]   ; Missing drive strength ;
; ARDUINO_IO[5]   ; Missing drive strength ;
; ARDUINO_IO[6]   ; Missing drive strength ;
; ARDUINO_IO[7]   ; Missing drive strength ;
; ARDUINO_IO[8]   ; Missing drive strength ;
; ARDUINO_IO[9]   ; Missing drive strength ;
; ARDUINO_IO[10]  ; Missing drive strength ;
; ARDUINO_IO[11]  ; Missing drive strength ;
; ARDUINO_IO[12]  ; Missing drive strength ;
; ARDUINO_IO[13]  ; Missing drive strength ;
; ARDUINO_IO[14]  ; Missing drive strength ;
; ARDUINO_IO[15]  ; Missing drive strength ;
; ARDUINO_RESET_N ; Missing drive strength ;
; GPIO[0]         ; Missing drive strength ;
; GPIO[1]         ; Missing drive strength ;
; GPIO[2]         ; Missing drive strength ;
; GPIO[3]         ; Missing drive strength ;
; GPIO[4]         ; Missing drive strength ;
; GPIO[5]         ; Missing drive strength ;
; GPIO[6]         ; Missing drive strength ;
; GPIO[7]         ; Missing drive strength ;
; GPIO[8]         ; Missing drive strength ;
; GPIO[9]         ; Missing drive strength ;
; GPIO[10]        ; Missing drive strength ;
; GPIO[11]        ; Missing drive strength ;
; GPIO[12]        ; Missing drive strength ;
; GPIO[13]        ; Missing drive strength ;
; GPIO[14]        ; Missing drive strength ;
; GPIO[15]        ; Missing drive strength ;
; GPIO[16]        ; Missing drive strength ;
; GPIO[17]        ; Missing drive strength ;
; GPIO[18]        ; Missing drive strength ;
; GPIO[19]        ; Missing drive strength ;
; GPIO[20]        ; Missing drive strength ;
; GPIO[21]        ; Missing drive strength ;
; GPIO[22]        ; Missing drive strength ;
; GPIO[23]        ; Missing drive strength ;
; GPIO[24]        ; Missing drive strength ;
; GPIO[25]        ; Missing drive strength ;
; GPIO[26]        ; Missing drive strength ;
; GPIO[27]        ; Missing drive strength ;
; GPIO[28]        ; Missing drive strength ;
; GPIO[29]        ; Missing drive strength ;
; GPIO[30]        ; Missing drive strength ;
; GPIO[31]        ; Missing drive strength ;
; GPIO[32]        ; Missing drive strength ;
; GPIO[33]        ; Missing drive strength ;
; GPIO[34]        ; Missing drive strength ;
; GPIO[35]        ; Missing drive strength ;
; GSENSOR_SDI     ; Missing drive strength ;
+-----------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |LangProcProject_top                                                                                                                    ; 2096 (1)    ; 1206 (0)                  ; 0 (0)         ; 535552      ; 69   ; 1          ; 0            ; 0       ; 0         ; 117  ; 0            ; 890 (1)      ; 128 (0)           ; 1078 (0)         ; 0          ; |LangProcProject_top                                                                                                                                                                                                                                                                                                                                                                ; LangProcProject_top                               ; work         ;
;    |nios_project:u0|                                                                                                                    ; 1927 (0)    ; 1121 (0)                  ; 0 (0)         ; 535552      ; 69   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 806 (0)      ; 113 (0)           ; 1008 (0)         ; 0          ; |LangProcProject_top|nios_project:u0                                                                                                                                                                                                                                                                                                                                                ; nios_project                                      ; nios_project ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |LangProcProject_top|nios_project:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; nios_project ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; nios_project ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; nios_project ;
;       |nios_project_accelerometer_spi:accelerometer_spi|                                                                                ; 133 (49)    ; 108 (37)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (12)      ; 5 (5)             ; 103 (32)         ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi                                                                                                                                                                                                                                                                                               ; nios_project_accelerometer_spi                    ; nios_project ;
;          |altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer|                                                                ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer                                                                                                                                                                                                                                 ; altera_up_accelerometer_spi_auto_init             ; nios_project ;
;          |altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|                                                              ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller                                                                                                                                                                                                                               ; altera_up_accelerometer_spi_auto_init_ctrl        ; nios_project ;
;          |altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|                                                      ; 63 (56)     ; 52 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 52 (45)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                       ; altera_up_accelerometer_spi_serial_bus_controller ; nios_project ;
;             |altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                        ; altera_up_accelerometer_spi_slow_clock_generator  ; nios_project ;
;       |nios_project_button:button|                                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_button:button                                                                                                                                                                                                                                                                                                                     ; nios_project_button                               ; nios_project ;
;       |nios_project_cpu:cpu|                                                                                                            ; 1114 (0)    ; 582 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 506 (0)      ; 52 (0)            ; 556 (0)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu                                                                                                                                                                                                                                                                                                                           ; nios_project_cpu                                  ; nios_project ;
;          |nios_project_cpu_cpu:cpu|                                                                                                     ; 1114 (726)  ; 582 (312)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 506 (388)    ; 52 (5)            ; 556 (333)        ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                  ; nios_project_cpu_cpu                              ; nios_project ;
;             |nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|                                                         ; 388 (87)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (7)      ; 47 (4)            ; 223 (76)         ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci                                                                                                                                                                                                                                ; nios_project_cpu_cpu_nios2_oci                    ; nios_project ;
;                |nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|                                  ; 133 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 40 (0)            ; 56 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper                                                                                                                                          ; nios_project_cpu_cpu_debug_slave_wrapper          ; nios_project ;
;                   |nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|                                 ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 34 (31)           ; 15 (14)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk                                                      ; nios_project_cpu_cpu_debug_slave_sysclk           ; nios_project ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck|                                       ; 88 (84)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 6 (3)             ; 51 (51)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck                                                            ; nios_project_cpu_cpu_debug_slave_tck              ; nios_project ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy|                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                            ; work         ;
;                |nios_project_cpu_cpu_nios2_avalon_reg:the_nios_project_cpu_cpu_nios2_avalon_reg|                                        ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_avalon_reg:the_nios_project_cpu_cpu_nios2_avalon_reg                                                                                                                                                ; nios_project_cpu_cpu_nios2_avalon_reg             ; nios_project ;
;                |nios_project_cpu_cpu_nios2_oci_break:the_nios_project_cpu_cpu_nios2_oci_break|                                          ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_oci_break:the_nios_project_cpu_cpu_nios2_oci_break                                                                                                                                                  ; nios_project_cpu_cpu_nios2_oci_break              ; nios_project ;
;                |nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug|                                          ; 11 (9)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (1)             ; 5 (5)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug                                                                                                                                                  ; nios_project_cpu_cpu_nios2_oci_debug              ; nios_project ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_oci_debug:the_nios_project_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                           ; work         ;
;                |nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem|                                                ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 50 (50)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem                                                                                                                                                        ; nios_project_cpu_cpu_nios2_ocimem                 ; nios_project ;
;                   |nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram                                                                           ; nios_project_cpu_cpu_ociram_sp_ram_module         ; nios_project ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                   ; work         ;
;             |nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a                                                                                                                                                                                                                 ; nios_project_cpu_cpu_register_bank_a_module       ; nios_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                        ; altsyncram_s0c1                                   ; work         ;
;             |nios_project_cpu_cpu_register_bank_b_module:nios_project_cpu_cpu_register_bank_b|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_register_bank_b_module:nios_project_cpu_cpu_register_bank_b                                                                                                                                                                                                                 ; nios_project_cpu_cpu_register_bank_b_module       ; nios_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_register_bank_b_module:nios_project_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_register_bank_b_module:nios_project_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                        ; altsyncram_s0c1                                   ; work         ;
;       |nios_project_jtag_uart:jtag_uart|                                                                                                ; 166 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (17)      ; 22 (3)            ; 93 (19)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                               ; nios_project_jtag_uart                            ; nios_project ;
;          |alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|                                                                   ; 76 (76)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 19 (19)           ; 33 (33)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                                 ; work         ;
;          |nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r                                                                                                                                                                                                                                           ; nios_project_jtag_uart_scfifo_r                   ; nios_project ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                   ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                              ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (3)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                 ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                      ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                        ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                              ; cntr_n2b                                          ; work         ;
;          |nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w                                                                                                                                                                                                                                           ; nios_project_jtag_uart_scfifo_w                   ; nios_project ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                   ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                              ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                 ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                      ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                        ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                              ; cntr_n2b                                          ; work         ;
;       |nios_project_mm_interconnect_0:mm_interconnect_0|                                                                                ; 422 (0)     ; 187 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (0)      ; 8 (0)             ; 235 (0)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; nios_project_mm_interconnect_0                    ; nios_project ;
;          |altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|                                   ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 10 (10)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; nios_project ;
;          |altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; nios_project ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 5 (5)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; nios_project ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; nios_project ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; nios_project ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; nios_project ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; nios_project ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                       ; altera_merlin_master_agent                        ; nios_project ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                    ; altera_merlin_master_translator                   ; nios_project ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                             ; altera_merlin_master_translator                   ; nios_project ;
;          |altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|                                        ; 14 (6)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (6)       ; 0 (0)             ; 4 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; nios_project ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; nios_project ;
;          |altera_merlin_slave_agent:button_s1_agent|                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; nios_project ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; nios_project ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; nios_project ;
;          |altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator|                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; nios_project ;
;          |altera_merlin_slave_translator:button_s1_translator|                                                                          ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; nios_project ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 31 (31)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; nios_project ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; nios_project ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; nios_project ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 16 (16)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; nios_project ;
;          |altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|                          ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 33 (33)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                                                                                                                           ; altera_merlin_width_adapter                       ; nios_project ;
;          |altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|                          ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 25 (25)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter                                                                                                                                                                                           ; altera_merlin_width_adapter                       ; nios_project ;
;          |nios_project_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                            ; nios_project_mm_interconnect_0_cmd_demux          ; nios_project ;
;          |nios_project_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                    ; nios_project_mm_interconnect_0_cmd_demux_001      ; nios_project ;
;          |nios_project_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                    ; nios_project_mm_interconnect_0_cmd_demux_001      ; nios_project ;
;          |nios_project_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                    ; nios_project_mm_interconnect_0_cmd_demux_001      ; nios_project ;
;          |nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                       ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                        ; nios_project_mm_interconnect_0_cmd_mux_002        ; nios_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; nios_project ;
;          |nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                       ; 60 (57)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (44)      ; 0 (0)             ; 15 (12)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                        ; nios_project_mm_interconnect_0_cmd_mux_002        ; nios_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; nios_project ;
;          |nios_project_mm_interconnect_0_router:router|                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_router:router                                                                                                                                                                                                                                                  ; nios_project_mm_interconnect_0_router             ; nios_project ;
;          |nios_project_mm_interconnect_0_router_001:router_001|                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                          ; nios_project_mm_interconnect_0_router_001         ; nios_project ;
;          |nios_project_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 77 (77)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 25 (25)          ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                ; nios_project_mm_interconnect_0_rsp_mux            ; nios_project ;
;       |nios_project_onchip_memory:onchip_memory|                                                                                        ; 12 (1)      ; 1 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (1)       ; 0 (0)             ; 1 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                       ; nios_project_onchip_memory                        ; nios_project ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 11 (0)      ; 1 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_uoc1:auto_generated|                                                                                            ; 11 (1)      ; 1 (1)                     ; 0 (0)         ; 524288      ; 64   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (1)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated                                                                                                                                                                                                                                              ; altsyncram_uoc1                                   ; work         ;
;                |decode_97a:decode3|                                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|decode_97a:decode3                                                                                                                                                                                                                           ; decode_97a                                        ; work         ;
;                |mux_63b:mux2|                                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|mux_63b:mux2                                                                                                                                                                                                                                 ; mux_63b                                           ; work         ;
;       |nios_project_timer:timer|                                                                                                        ; 154 (154)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 17 (17)           ; 103 (103)        ; 0          ; |LangProcProject_top|nios_project:u0|nios_project_timer:timer                                                                                                                                                                                                                                                                                                                       ; nios_project_timer                                ; nios_project ;
;    |sld_hub:auto_hub|                                                                                                                   ; 168 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 15 (0)            ; 70 (0)           ; 0          ; |LangProcProject_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 167 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 15 (0)            ; 70 (0)           ; 0          ; |LangProcProject_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 167 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 15 (0)            ; 70 (0)           ; 0          ; |LangProcProject_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 167 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (1)       ; 15 (3)            ; 70 (0)           ; 0          ; |LangProcProject_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 163 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 12 (0)            ; 70 (0)           ; 0          ; |LangProcProject_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 163 (119)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (65)      ; 12 (11)           ; 70 (44)          ; 0          ; |LangProcProject_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 0          ; |LangProcProject_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |LangProcProject_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_CLK_10      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK2_50   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_LDQM       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_UDQM       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_CS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_INT[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SDO     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[0]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[1]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[2]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[3]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[4]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[5]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[6]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[7]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[8]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[9]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[10]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[11]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[12]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[13]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[14]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[15]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_RESET_N ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[0]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[1]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[2]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[3]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[4]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[5]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[6]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[7]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[8]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[9]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[10]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[11]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[12]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[13]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[14]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[15]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[16]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[17]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[18]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[19]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[20]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[21]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[22]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[23]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[24]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[25]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[26]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[27]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[28]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[29]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[30]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[31]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[32]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[33]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[34]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[35]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SDI     ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; MAX10_CLK1_50   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; GSENSOR_INT[1]  ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; KEY[1]          ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; KEY[0]          ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_CLK_10                                                                                                                                                 ;                   ;         ;
; MAX10_CLK2_50                                                                                                                                              ;                   ;         ;
; GSENSOR_INT[2]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                ;                   ;         ;
; GSENSOR_SDO                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                              ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                             ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                            ;                   ;         ;
; GPIO[0]                                                                                                                                                    ;                   ;         ;
; GPIO[1]                                                                                                                                                    ;                   ;         ;
; GPIO[2]                                                                                                                                                    ;                   ;         ;
; GPIO[3]                                                                                                                                                    ;                   ;         ;
; GPIO[4]                                                                                                                                                    ;                   ;         ;
; GPIO[5]                                                                                                                                                    ;                   ;         ;
; GPIO[6]                                                                                                                                                    ;                   ;         ;
; GPIO[7]                                                                                                                                                    ;                   ;         ;
; GPIO[8]                                                                                                                                                    ;                   ;         ;
; GPIO[9]                                                                                                                                                    ;                   ;         ;
; GPIO[10]                                                                                                                                                   ;                   ;         ;
; GPIO[11]                                                                                                                                                   ;                   ;         ;
; GPIO[12]                                                                                                                                                   ;                   ;         ;
; GPIO[13]                                                                                                                                                   ;                   ;         ;
; GPIO[14]                                                                                                                                                   ;                   ;         ;
; GPIO[15]                                                                                                                                                   ;                   ;         ;
; GPIO[16]                                                                                                                                                   ;                   ;         ;
; GPIO[17]                                                                                                                                                   ;                   ;         ;
; GPIO[18]                                                                                                                                                   ;                   ;         ;
; GPIO[19]                                                                                                                                                   ;                   ;         ;
; GPIO[20]                                                                                                                                                   ;                   ;         ;
; GPIO[21]                                                                                                                                                   ;                   ;         ;
; GPIO[22]                                                                                                                                                   ;                   ;         ;
; GPIO[23]                                                                                                                                                   ;                   ;         ;
; GPIO[24]                                                                                                                                                   ;                   ;         ;
; GPIO[25]                                                                                                                                                   ;                   ;         ;
; GPIO[26]                                                                                                                                                   ;                   ;         ;
; GPIO[27]                                                                                                                                                   ;                   ;         ;
; GPIO[28]                                                                                                                                                   ;                   ;         ;
; GPIO[29]                                                                                                                                                   ;                   ;         ;
; GPIO[30]                                                                                                                                                   ;                   ;         ;
; GPIO[31]                                                                                                                                                   ;                   ;         ;
; GPIO[32]                                                                                                                                                   ;                   ;         ;
; GPIO[33]                                                                                                                                                   ;                   ;         ;
; GPIO[34]                                                                                                                                                   ;                   ;         ;
; GPIO[35]                                                                                                                                                   ;                   ;         ;
; GSENSOR_SDI                                                                                                                                                ;                   ;         ;
;      - nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|new_data~0 ; 1                 ; 6       ;
; MAX10_CLK1_50                                                                                                                                              ;                   ;         ;
; GSENSOR_INT[1]                                                                                                                                             ;                   ;         ;
;      - nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|W_ipending_reg_nxt[2]~0                                                               ; 1                 ; 6       ;
; KEY[1]                                                                                                                                                     ;                   ;         ;
;      - nios_project:u0|nios_project_button:button|read_mux_out[1]~0                                                                                        ; 0                 ; 6       ;
; KEY[0]                                                                                                                                                     ;                   ;         ;
;      - nios_project:u0|nios_project_button:button|read_mux_out[0]~1                                                                                        ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; MAX10_CLK1_50                                                                                                                                                                                                                                                                                                                                               ; PIN_P11            ; 1105    ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                          ; FF_X58_Y38_N1      ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                           ; FF_X58_Y38_N9      ; 107     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                           ; FF_X58_Y38_N9      ; 693     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|address_reg[5]~1                                                                                                                                                                                                                                                                           ; LCCOMB_X46_Y24_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|rom_address[0]~0                                                                                                                                                                                                           ; LCCOMB_X45_Y24_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE                                                                                                                                                                               ; FF_X44_Y23_N15     ; 36      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|serial_data~2                                                                                                                                                                                                      ; LCCOMB_X46_Y23_N8  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[8]~0                                                                                                                                                                                                 ; LCCOMB_X47_Y23_N12 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[8]~1                                                                                                                                                                                                 ; LCCOMB_X47_Y23_N30 ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|data_reg[5]~0                                                                                                                                                                                                                                                                              ; LCCOMB_X46_Y24_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|external_read_transfer~0                                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y24_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|readdata[3]~3                                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y24_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X49_Y29_N0  ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                       ; FF_X47_Y27_N1      ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y30_N8  ; 61      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                    ; FF_X45_Y30_N1      ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                ; FF_X45_Y30_N27     ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X51_Y30_N16 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                               ; FF_X46_Y32_N15     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                              ; FF_X45_Y35_N27     ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|R_src1~33                                                                                                                                                                                                                                                                                     ; LCCOMB_X45_Y30_N30 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y32_N16 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y34_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                     ; LCCOMB_X47_Y31_N14 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                       ; FF_X45_Y30_N15     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                         ; LCCOMB_X46_Y28_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                         ; LCCOMB_X46_Y28_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                               ; LCCOMB_X46_Y28_N24 ; 32      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                  ; FF_X49_Y31_N9      ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|jxuir                                             ; FF_X50_Y34_N1      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a                              ; LCCOMB_X47_Y34_N8  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                            ; LCCOMB_X49_Y36_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1                            ; LCCOMB_X49_Y36_N12 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                              ; LCCOMB_X49_Y34_N16 ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_sysclk:the_nios_project_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                 ; FF_X49_Y36_N31     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck|sr[34]~29                                               ; LCCOMB_X49_Y35_N4  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck|sr[37]~21                                               ; LCCOMB_X50_Y35_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|nios_project_cpu_cpu_debug_slave_tck:the_nios_project_cpu_cpu_debug_slave_tck|sr[6]~13                                                ; LCCOMB_X50_Y35_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                                       ; LCCOMB_X50_Y35_N24 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_debug_slave_wrapper:the_nios_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_project_cpu_cpu_debug_slave_phy|virtual_state_uir~0                                                       ; LCCOMB_X50_Y35_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_avalon_reg:the_nios_project_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                             ; LCCOMB_X50_Y31_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_oci_break:the_nios_project_cpu_cpu_nios2_oci_break|break_readreg[4]~1                                                                                                                            ; LCCOMB_X49_Y34_N30 ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem|MonDReg[0]~10                                                                                                                                       ; LCCOMB_X49_Y36_N20 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                    ; LCCOMB_X54_Y32_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                      ; LCCOMB_X52_Y33_N20 ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                         ; LCCOMB_X57_Y31_N4  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                   ; LCCOMB_X55_Y35_N26 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|wdata[1]~3                                                                                                                                                                                                                                      ; LCCOMB_X56_Y35_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_project_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                 ; LCCOMB_X56_Y35_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                  ; LCCOMB_X56_Y29_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                    ; FF_X51_Y29_N9      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|ien_AF~2                                                                                                                                                                                                                                                                                                   ; LCCOMB_X56_Y29_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                               ; LCCOMB_X56_Y32_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                               ; LCCOMB_X57_Y31_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X57_Y31_N16 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                     ; FF_X56_Y29_N23     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                   ; LCCOMB_X56_Y32_N4  ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                       ; LCCOMB_X49_Y25_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                      ; FF_X46_Y27_N19     ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                     ; LCCOMB_X52_Y29_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                        ; LCCOMB_X52_Y26_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|comb~0                                                                                                                                                                                               ; LCCOMB_X49_Y25_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|rp_valid                                                                                                                                                                                             ; LCCOMB_X49_Y25_N28 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|count~3                                                                                                                                                                                ; LCCOMB_X49_Y25_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|data_reg[1]~0                                                                                                                                                                          ; LCCOMB_X49_Y25_N18 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|use_reg                                                                                                                                                                                ; FF_X49_Y24_N27     ; 56      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                  ; LCCOMB_X52_Y27_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~1                                                                                                                                                                                                                      ; LCCOMB_X52_Y27_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                  ; LCCOMB_X52_Y24_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_mm_interconnect_0:mm_interconnect_0|nios_project_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~1                                                                                                                                                                                                                      ; LCCOMB_X52_Y26_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|decode_97a:decode3|eq_node[0]                                                                                                                                                                                                             ; LCCOMB_X52_Y24_N10 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|decode_97a:decode3|eq_node[1]                                                                                                                                                                                                             ; LCCOMB_X52_Y24_N16 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_onchip_memory:onchip_memory|wren~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X52_Y26_N22 ; 64      ; Read enable                ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_timer:timer|always0~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X54_Y28_N16 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_timer:timer|always0~1                                                                                                                                                                                                                                                                                                          ; LCCOMB_X54_Y28_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                  ; LCCOMB_X52_Y28_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                 ; LCCOMB_X52_Y28_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                 ; LCCOMB_X52_Y28_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_project:u0|nios_project_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X54_Y28_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X50_Y37_N3      ; 59      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X57_Y37_N18 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X57_Y37_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X50_Y38_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X50_Y38_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11                           ; LCCOMB_X52_Y38_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                             ; LCCOMB_X54_Y38_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10              ; LCCOMB_X57_Y36_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9               ; LCCOMB_X58_Y36_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X51_Y38_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X50_Y38_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4                     ; LCCOMB_X51_Y38_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20      ; LCCOMB_X57_Y37_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22 ; LCCOMB_X58_Y37_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23 ; LCCOMB_X57_Y37_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X50_Y37_N13     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X50_Y37_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X50_Y37_N9      ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X50_Y38_N9      ; 49      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X50_Y37_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X51_Y37_N25     ; 31      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X50_Y38_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                ;
+-------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                              ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; MAX10_CLK1_50                                                     ; PIN_P11         ; 1105    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; altera_internal_jtag~TCKUTAP                                      ; JTAG_X43_Y40_N0 ; 171     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; nios_project:u0|altera_reset_controller:rst_controller|r_sync_rst ; FF_X58_Y38_N9   ; 693     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+-------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_nios2_oci:the_nios_project_cpu_cpu_nios2_oci|nios_project_cpu_cpu_nios2_ocimem:the_nios_project_cpu_cpu_nios2_ocimem|nios_project_cpu_cpu_ociram_sp_ram_module:nios_project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X53_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_register_bank_a_module:nios_project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X53_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_project:u0|nios_project_cpu:cpu|nios_project_cpu_cpu:cpu|nios_project_cpu_cpu_register_bank_b_module:nios_project_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X53_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_r:the_nios_project_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_project:u0|nios_project_jtag_uart:jtag_uart|nios_project_jtag_uart_scfifo_w:the_nios_project_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_project:u0|nios_project_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 16384        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 16384                       ; 32                          ; --                          ; --                          ; 524288              ; 64   ; None ; M9K_X73_Y16_N0, M9K_X33_Y12_N0, M9K_X53_Y11_N0, M9K_X53_Y17_N0, M9K_X5_Y22_N0, M9K_X33_Y24_N0, M9K_X73_Y30_N0, M9K_X73_Y28_N0, M9K_X73_Y27_N0, M9K_X73_Y21_N0, M9K_X33_Y17_N0, M9K_X33_Y28_N0, M9K_X5_Y29_N0, M9K_X33_Y34_N0, M9K_X53_Y36_N0, M9K_X53_Y31_N0, M9K_X33_Y16_N0, M9K_X33_Y15_N0, M9K_X5_Y27_N0, M9K_X33_Y27_N0, M9K_X53_Y14_N0, M9K_X33_Y14_N0, M9K_X53_Y13_N0, M9K_X53_Y10_N0, M9K_X53_Y25_N0, M9K_X53_Y28_N0, M9K_X53_Y12_N0, M9K_X33_Y13_N0, M9K_X73_Y19_N0, M9K_X73_Y18_N0, M9K_X33_Y33_N0, M9K_X33_Y30_N0, M9K_X33_Y36_N0, M9K_X33_Y31_N0, M9K_X53_Y16_N0, M9K_X53_Y19_N0, M9K_X53_Y26_N0, M9K_X53_Y23_N0, M9K_X33_Y18_N0, M9K_X33_Y20_N0, M9K_X53_Y24_N0, M9K_X53_Y20_N0, M9K_X53_Y21_N0, M9K_X53_Y18_N0, M9K_X33_Y19_N0, M9K_X53_Y15_N0, M9K_X33_Y21_N0, M9K_X33_Y22_N0, M9K_X33_Y25_N0, M9K_X53_Y22_N0, M9K_X73_Y25_N0, M9K_X73_Y29_N0, M9K_X73_Y24_N0, M9K_X73_Y22_N0, M9K_X33_Y29_N0, M9K_X33_Y32_N0, M9K_X73_Y26_N0, M9K_X73_Y23_N0, M9K_X73_Y32_N0, M9K_X73_Y33_N0, M9K_X33_Y26_N0, M9K_X33_Y23_N0, M9K_X53_Y35_N0, M9K_X53_Y27_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,220 / 148,641 ( 3 % ) ;
; C16 interconnects     ; 87 / 5,382 ( 2 % )      ;
; C4 interconnects      ; 2,359 / 106,704 ( 2 % ) ;
; Direct links          ; 390 / 148,641 ( < 1 % ) ;
; Global clocks         ; 3 / 20 ( 15 % )         ;
; Local interconnects   ; 1,025 / 49,760 ( 2 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 120 / 5,406 ( 2 % )     ;
; R4 interconnects      ; 2,810 / 147,764 ( 2 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.55) ; Number of LABs  (Total = 167) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 4                             ;
; 3                                           ; 3                             ;
; 4                                           ; 3                             ;
; 5                                           ; 1                             ;
; 6                                           ; 5                             ;
; 7                                           ; 2                             ;
; 8                                           ; 3                             ;
; 9                                           ; 4                             ;
; 10                                          ; 2                             ;
; 11                                          ; 1                             ;
; 12                                          ; 5                             ;
; 13                                          ; 12                            ;
; 14                                          ; 12                            ;
; 15                                          ; 22                            ;
; 16                                          ; 75                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.29) ; Number of LABs  (Total = 167) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 111                           ;
; 1 Clock                            ; 144                           ;
; 1 Clock enable                     ; 60                            ;
; 1 Sync. clear                      ; 12                            ;
; 1 Sync. load                       ; 26                            ;
; 2 Clock enables                    ; 21                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.54) ; Number of LABs  (Total = 167) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 7                             ;
; 3                                            ; 1                             ;
; 4                                            ; 4                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 4                             ;
; 13                                           ; 3                             ;
; 14                                           ; 5                             ;
; 15                                           ; 5                             ;
; 16                                           ; 8                             ;
; 17                                           ; 2                             ;
; 18                                           ; 4                             ;
; 19                                           ; 4                             ;
; 20                                           ; 14                            ;
; 21                                           ; 14                            ;
; 22                                           ; 10                            ;
; 23                                           ; 7                             ;
; 24                                           ; 11                            ;
; 25                                           ; 8                             ;
; 26                                           ; 8                             ;
; 27                                           ; 6                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 6                             ;
; 31                                           ; 4                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.77) ; Number of LABs  (Total = 167) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 17                            ;
; 2                                               ; 6                             ;
; 3                                               ; 10                            ;
; 4                                               ; 4                             ;
; 5                                               ; 5                             ;
; 6                                               ; 9                             ;
; 7                                               ; 12                            ;
; 8                                               ; 14                            ;
; 9                                               ; 13                            ;
; 10                                              ; 14                            ;
; 11                                              ; 13                            ;
; 12                                              ; 14                            ;
; 13                                              ; 8                             ;
; 14                                              ; 6                             ;
; 15                                              ; 7                             ;
; 16                                              ; 13                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.31) ; Number of LABs  (Total = 167) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 4                             ;
; 3                                            ; 11                            ;
; 4                                            ; 2                             ;
; 5                                            ; 5                             ;
; 6                                            ; 6                             ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 5                             ;
; 10                                           ; 6                             ;
; 11                                           ; 5                             ;
; 12                                           ; 5                             ;
; 13                                           ; 6                             ;
; 14                                           ; 4                             ;
; 15                                           ; 3                             ;
; 16                                           ; 5                             ;
; 17                                           ; 7                             ;
; 18                                           ; 3                             ;
; 19                                           ; 8                             ;
; 20                                           ; 7                             ;
; 21                                           ; 6                             ;
; 22                                           ; 8                             ;
; 23                                           ; 6                             ;
; 24                                           ; 4                             ;
; 25                                           ; 5                             ;
; 26                                           ; 5                             ;
; 27                                           ; 1                             ;
; 28                                           ; 4                             ;
; 29                                           ; 6                             ;
; 30                                           ; 1                             ;
; 31                                           ; 4                             ;
; 32                                           ; 3                             ;
; 33                                           ; 2                             ;
; 34                                           ; 2                             ;
; 35                                           ; 3                             ;
; 36                                           ; 3                             ;
; 37                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 117          ; 0            ; 117          ; 0            ; 0            ; 121       ; 117          ; 0            ; 121       ; 121       ; 0            ; 0            ; 0            ; 0            ; 78           ; 0            ; 0            ; 78           ; 0            ; 0            ; 70           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 121       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 121          ; 4            ; 121          ; 121          ; 0         ; 4            ; 121          ; 0         ; 0         ; 121          ; 121          ; 121          ; 121          ; 43           ; 121          ; 121          ; 43           ; 121          ; 121          ; 51           ; 121          ; 121          ; 121          ; 121          ; 121          ; 121          ; 0         ; 121          ; 121          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC_CLK_10          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK2_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_CS_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_INT[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SDO         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[18]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[19]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[20]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[21]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[22]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[23]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[24]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[25]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[26]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[27]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[28]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[29]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[30]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[31]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[32]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[33]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[34]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[35]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SDI         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK1_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_INT[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "LangProcProject_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LangProcProject_top.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'd:/langprocproject/db/ip/nios_project/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'd:/langprocproject/db/ip/nios_project/submodules/nios_project_cpu_cpu.sdc'
Warning (332060): Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|serial_en is being clocked by MAX10_CLK1_50
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: D:/LangProcProject/langprocproject_top.v Line: 5
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios_project:u0|altera_reset_controller:rst_controller|r_sync_rst  File: D:/LangProcProject/db/ip/nios_project/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|serial_en File: D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 76
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|auto_init_complete File: D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 84
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|transfer_complete File: D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 79
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level File: D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 78
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|transfer_data File: D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 80
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level File: D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 79
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|external_read_transfer File: D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v Line: 145
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13] File: D:/LangProcProject/db/ip/nios_project/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 197
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|readdata[0] File: D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v Line: 223
        Info (176357): Destination node nios_project:u0|nios_project_accelerometer_spi:accelerometer_spi|readdata[1] File: D:/LangProcProject/db/ip/nios_project/submodules/nios_project_accelerometer_spi.v Line: 223
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.29 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 78 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5 File: D:/LangProcProject/langprocproject_top.v Line: 4
    Info (169178): Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14 File: D:/LangProcProject/langprocproject_top.v Line: 6
    Info (169178): Pin GSENSOR_INT[2] uses I/O standard 3.3-V LVTTL at Y13 File: D:/LangProcProject/langprocproject_top.v Line: 34
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at Y21 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at Y20 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA22 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AA21 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at Y22 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at W22 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at W20 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at V21 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at P21 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at J22 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at H21 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at H22 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at G22 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at G20 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at G19 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at F22 File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169178): Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12 File: D:/LangProcProject/langprocproject_top.v Line: 37
    Info (169178): Pin ARDUINO_IO[0] uses I/O standard 3.3-V LVTTL at AB5 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[1] uses I/O standard 3.3-V LVTTL at AB6 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[2] uses I/O standard 3.3-V LVTTL at AB7 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[3] uses I/O standard 3.3-V LVTTL at AB8 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[4] uses I/O standard 3.3-V LVTTL at AB9 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[5] uses I/O standard 3.3-V LVTTL at Y10 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[6] uses I/O standard 3.3-V LVTTL at AA11 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[7] uses I/O standard 3.3-V LVTTL at AA12 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[8] uses I/O standard 3.3-V LVTTL at AB17 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[9] uses I/O standard 3.3-V LVTTL at AA17 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[10] uses I/O standard 3.3-V LVTTL at AB19 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[11] uses I/O standard 3.3-V LVTTL at AA19 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[12] uses I/O standard 3.3-V LVTTL at Y19 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[13] uses I/O standard 3.3-V LVTTL at AB20 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[14] uses I/O standard 3.3-V LVTTL at AB21 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_IO[15] uses I/O standard 3.3-V LVTTL at AA20 File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169178): Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16 File: D:/LangProcProject/langprocproject_top.v Line: 41
    Info (169178): Pin GPIO[0] uses I/O standard 3.3-V LVTTL at V10 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[1] uses I/O standard 3.3-V LVTTL at W10 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[2] uses I/O standard 3.3-V LVTTL at V9 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[3] uses I/O standard 3.3-V LVTTL at W9 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[4] uses I/O standard 3.3-V LVTTL at V8 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[5] uses I/O standard 3.3-V LVTTL at W8 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[6] uses I/O standard 3.3-V LVTTL at V7 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[7] uses I/O standard 3.3-V LVTTL at W7 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[8] uses I/O standard 3.3-V LVTTL at W6 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[9] uses I/O standard 3.3-V LVTTL at V5 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[10] uses I/O standard 3.3-V LVTTL at W5 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[11] uses I/O standard 3.3-V LVTTL at AA15 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[12] uses I/O standard 3.3-V LVTTL at AA14 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[13] uses I/O standard 3.3-V LVTTL at W13 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[14] uses I/O standard 3.3-V LVTTL at W12 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[15] uses I/O standard 3.3-V LVTTL at AB13 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[16] uses I/O standard 3.3-V LVTTL at AB12 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[17] uses I/O standard 3.3-V LVTTL at Y11 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[18] uses I/O standard 3.3-V LVTTL at AB11 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[19] uses I/O standard 3.3-V LVTTL at W11 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[20] uses I/O standard 3.3-V LVTTL at AB10 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[21] uses I/O standard 3.3-V LVTTL at AA10 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[22] uses I/O standard 3.3-V LVTTL at AA9 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[23] uses I/O standard 3.3-V LVTTL at Y8 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[24] uses I/O standard 3.3-V LVTTL at AA8 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[25] uses I/O standard 3.3-V LVTTL at Y7 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[26] uses I/O standard 3.3-V LVTTL at AA7 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[27] uses I/O standard 3.3-V LVTTL at Y6 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[28] uses I/O standard 3.3-V LVTTL at AA6 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[29] uses I/O standard 3.3-V LVTTL at Y5 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[30] uses I/O standard 3.3-V LVTTL at AA5 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[31] uses I/O standard 3.3-V LVTTL at Y4 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[32] uses I/O standard 3.3-V LVTTL at AB3 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[33] uses I/O standard 3.3-V LVTTL at Y3 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[34] uses I/O standard 3.3-V LVTTL at AB2 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GPIO[35] uses I/O standard 3.3-V LVTTL at AA2 File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169178): Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11 File: D:/LangProcProject/langprocproject_top.v Line: 36
    Info (169178): Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11 File: D:/LangProcProject/langprocproject_top.v Line: 5
    Info (169178): Pin GSENSOR_INT[1] uses I/O standard 3.3-V LVTTL at Y14 File: D:/LangProcProject/langprocproject_top.v Line: 34
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at A7 File: D:/LangProcProject/langprocproject_top.v Line: 10
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at B8 File: D:/LangProcProject/langprocproject_top.v Line: 10
Warning (169064): Following 70 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 19
    Info (169065): Pin GSENSOR_SDO has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 37
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 40
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 41
    Info (169065): Pin GPIO[0] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[1] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[2] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[3] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[4] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[5] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[6] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[7] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[8] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[9] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[10] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[11] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[12] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[13] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[14] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[15] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[16] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[17] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[18] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[19] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[20] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[21] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[22] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[23] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[24] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[25] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[26] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[27] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[28] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[29] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[30] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[31] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[32] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[33] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[34] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
    Info (169065): Pin GPIO[35] has a permanently disabled output enable File: D:/LangProcProject/langprocproject_top.v Line: 45
Info (144001): Generated suppressed messages file D:/LangProcProject/LangProcProject_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 6652 megabytes
    Info: Processing ended: Wed Mar 08 10:38:57 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/LangProcProject/LangProcProject_top.fit.smsg.


