# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/shep/projects/hotline/constrs/fpgaTop.xdc

# Block Designs: bd/design_1/design_1.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1}]

# IP: bd/design_1/ip/design_1_mkA4LS_1_0/design_1_mkA4LS_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_mkA4LS_1_0 || ORIG_REF_NAME==design_1_mkA4LS_1_0}]

# IP: bd/design_1/ip/design_1_mkL2HCrt_1_0/design_1_mkL2HCrt_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_mkL2HCrt_1_0 || ORIG_REF_NAME==design_1_mkL2HCrt_1_0}]

# IP: bd/design_1/ip/design_1_mkA4LS_2_1/design_1_mkA4LS_2_1.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_mkA4LS_2_1 || ORIG_REF_NAME==design_1_mkA4LS_2_1}]

# IP: bd/design_1/ip/design_1_axi_interconnect_1_0/design_1_axi_interconnect_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_1_0 || ORIG_REF_NAME==design_1_axi_interconnect_1_0}]

# IP: bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_1_xbar_0 || ORIG_REF_NAME==design_1_xbar_0}]
