==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:16 ; elapsed = 00:11:20 . Memory (MB): peak = 629.301 ; gain = 256.695 ; free physical = 1903 ; free virtual = 11668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:16 ; elapsed = 00:11:20 . Memory (MB): peak = 629.301 ; gain = 256.695 ; free physical = 1903 ; free virtual = 11668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:17 ; elapsed = 00:11:22 . Memory (MB): peak = 629.301 ; gain = 256.695 ; free physical = 1894 ; free virtual = 11663
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_27_div5' (test.cpp:7443) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div5' (test.cpp:7467) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div5' into 'operator_float_div5' (test.cpp:7498) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div5' (test.cpp:7500) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7442: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:18 ; elapsed = 00:11:22 . Memory (MB): peak = 629.301 ; gain = 256.695 ; free physical = 1884 ; free virtual = 11654
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7439) in function 'int_27_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_27_div5' into 'operator_int_27_div5' (test.cpp:7451) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div5' (test.cpp:7467) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div5' into 'operator_float_div5' (test.cpp:7498) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div5' (test.cpp:7500) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7480:7) in function 'operator_float_div5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7481:8) to (test.cpp:7499:3) in function 'operator_float_div5'... converting 11 basic blocks.
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'operator_float_div5' (test.cpp:7443->test.cpp:7451->test.cpp:7498) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:18 ; elapsed = 00:11:23 . Memory (MB): peak = 693.328 ; gain = 320.723 ; free physical = 1852 ; free virtual = 11625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:19 ; elapsed = 00:11:23 . Memory (MB): peak = 693.328 ; gain = 320.723 ; free physical = 1847 ; free virtual = 11620
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div5/in' to 'operator_float_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (14.767ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mux' operation ('agg_result_V_i_i2', test.cpp:1456->test.cpp:2665->test.cpp:7443->test.cpp:7451->test.cpp:7498) (1.96 ns)
	'mux' operation ('agg_result_V_i_i3', test.cpp:1456->test.cpp:2665->test.cpp:7443->test.cpp:7451->test.cpp:7498) (1.96 ns)
	'mux' operation ('agg_result_V_i_i4', test.cpp:1456->test.cpp:2665->test.cpp:7443->test.cpp:7451->test.cpp:7498) (1.96 ns)
	'mux' operation ('agg_result_V_i_i5', test.cpp:1456->test.cpp:2665->test.cpp:7443->test.cpp:7451->test.cpp:7498) (1.96 ns)
	'mux' operation ('agg_result_V_i_i6', test.cpp:1456->test.cpp:2665->test.cpp:7443->test.cpp:7451->test.cpp:7498) (1.96 ns)
	'mux' operation ('agg_result_V_i_i7', test.cpp:1456->test.cpp:2665->test.cpp:7443->test.cpp:7451->test.cpp:7498) (1.96 ns)
	'mux' operation ('agg_result_V_i6_i8', test.cpp:1456->test.cpp:2665->test.cpp:7443->test.cpp:7451->test.cpp:7498) (1.96 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7237->test.cpp:7467) ('new_mant.V', test.cpp:7498) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.09 seconds; current allocated memory: 274.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 277.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_mux_646_1_1_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 54 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 291.360 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:21 ; elapsed = 00:11:25 . Memory (MB): peak = 693.328 ; gain = 320.723 ; free physical = 2152 ; free virtual = 11932
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:19 ; elapsed = 00:07:32 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2060 ; free virtual = 10386
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:19 ; elapsed = 00:07:32 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2060 ; free virtual = 10387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:20 ; elapsed = 00:07:33 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2057 ; free virtual = 10386
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_27_div5' (test.cpp:314) automatically.
INFO: [XFORM 203-602] Inlining function 'int_27_div5' into 'operator_int_27_div5' (test.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div5' (test.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div5' into 'operator_float_div5' (test.cpp:365) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div5' (test.cpp:370) automatically.
WARNING: [SYNCHK 200-23] test.cpp:313: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:20 ; elapsed = 00:07:33 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2054 ; free virtual = 10384
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_27_div5' (test.cpp:314) automatically.
INFO: [XFORM 203-602] Inlining function 'int_27_div5' into 'operator_int_27_div5' (test.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div5' (test.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div5' into 'operator_float_div5' (test.cpp:365) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div5' (test.cpp:370) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:312:6) in function 'operator_float_div5'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:20 ; elapsed = 00:07:34 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2025 ; free virtual = 10356
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:21 ; elapsed = 00:07:34 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2022 ; free virtual = 10354
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div5/in' to 'operator_float_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.06 seconds; current allocated memory: 169.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 169.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_r0' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_r1' to 'operator_float_dicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_r2' to 'operator_float_didEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_q0' to 'operator_float_dieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_q1' to 'operator_float_difYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_q2' to 'operator_float_dig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_lshr_23ns_8ns_23_4_1' to 'operator_float_dihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_shl_32ns_8ns_32_4_1' to 'operator_float_diibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_lshr_27ns_5ns_27_4_1' to 'operator_float_dijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_diibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dijbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 170.656 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dihbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_diibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dijbC'
INFO: [RTMG 210-279] Implementing memory 'operator_float_dibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_didEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_difYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dig8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:22 ; elapsed = 00:07:35 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2017 ; free virtual = 10352
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:46 ; elapsed = 00:04:10 . Memory (MB): peak = 501.121 ; gain = 128.512 ; free physical = 2112 ; free virtual = 9834
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:46 ; elapsed = 00:04:10 . Memory (MB): peak = 501.121 ; gain = 128.512 ; free physical = 2112 ; free virtual = 9834
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:47 ; elapsed = 00:04:11 . Memory (MB): peak = 501.121 ; gain = 128.512 ; free physical = 2109 ; free virtual = 9834
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_27_div5' into 'operator_int_27_div5' (test.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div5' (test.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div5' into 'operator_float_div5' (test.cpp:400) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div5' (test.cpp:405) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:47 ; elapsed = 00:04:11 . Memory (MB): peak = 501.121 ; gain = 128.512 ; free physical = 2106 ; free virtual = 9831
INFO: [XFORM 203-602] Inlining function 'int_27_div5' into 'operator_int_27_div5' (test.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div5' (test.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div5' into 'operator_float_div5' (test.cpp:400) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div5' (test.cpp:405) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:406:3) in function 'operator_float_div5'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:04:11 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2080 ; free virtual = 9807
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:04:11 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2076 ; free virtual = 9803
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div5/in' to 'operator_float_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 233.7 seconds; current allocated memory: 146.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 147.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 147.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 148.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_lshr_23ns_8ns_23_4_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div5_shl_32ns_8ns_32_4_1' to 'operator_float_dicud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.371 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dibkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dicud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:49 ; elapsed = 00:04:12 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2064 ; free virtual = 9794
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
