Version 4
SHEET 1 908 680
WIRE 208 -32 112 -32
WIRE 208 32 208 -32
WIRE 304 112 208 112
WIRE 320 112 304 112
WIRE 64 160 0 160
WIRE 0 176 0 160
WIRE 208 208 208 192
WIRE 208 208 128 208
WIRE 272 208 208 208
WIRE 320 208 320 192
WIRE 320 208 272 208
WIRE 128 224 128 208
FLAG 208 288 0
FLAG 208 176 0
FLAG 0 256 0
FLAG 112 48 0
FLAG 128 288 0
FLAG 304 112 Vo
FLAG 272 208 Vcout
SYMBOL ECE331\\IDEAL_NMOS 144 112 R0
SYMATTR InstName M1
SYMBOL res 192 192 R0
SYMATTR InstName Rsource
SYMATTR Value 20k
SYMBOL res 192 16 R0
SYMATTR InstName RD
SYMATTR Value 8k
SYMBOL res 304 96 R0
SYMATTR InstName Ro
SYMATTR Value 50k
SYMBOL res 160 144 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName RS
SYMATTR Value 10k
SYMBOL voltage 0 160 R0
WINDOW 3 -275 54 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value SINE(2.859 10m 1k)
SYMATTR InstName VS
SYMBOL voltage 112 -48 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName VDD
SYMATTR Value 5
SYMBOL cap 112 224 R0
SYMATTR InstName CL
SYMATTR Value 23.29µ
TEXT 56 400 Left 2 !.lib ECE331_354.lib
TEXT 56 424 Left 2 !.ac dec 100 0.01 1000
TEXT 64 368 Left 2 ;(simulated) gm ~ 2mA/V at this biasing
TEXT 464 112 Left 2 ;CL (my calculations) = 23.29uF
TEXT 464 80 Left 2 ;CL (answer key calculations) = 8.69uF
