 HDL Direct 16.3-S021 (v16-3-85AK) 12/6/2010 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   MBSEQ(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view mbseq_lib.mbseq:sch_1

Design Entry HDL Direct: Created Netlist.

