Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Mar 26 22:15:09 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.385    -4017.326                   2449                15390        0.073        0.000                      0                15390        3.750        0.000                       0                  2564  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -37.385    -4017.326                   2449                15390        0.073        0.000                      0                15390        3.750        0.000                       0                  2564  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2449  Failing Endpoints,  Worst Slack      -37.385ns,  Total Violation    -4017.326ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.385ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.694ns  (logic 15.851ns (35.466%)  route 28.843ns (64.534%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.171 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.003    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.529 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.168    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.694 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    44.694    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.471     2.650    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.650    
                         clock uncertainty           -0.154     2.496    
                         time borrowed                4.813     7.309    
  -------------------------------------------------------------------
                         required time                          7.309    
                         arrival time                         -44.694    
  -------------------------------------------------------------------
                         slack                                -37.385    

Slack (VIOLATED) :        -37.155ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.708ns  (logic 15.865ns (35.486%)  route 28.843ns (64.514%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.171 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.003    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.529 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.168    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.708 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.708    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.471     2.650    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.650    
                         clock uncertainty           -0.154     2.496    
                         time borrowed                5.057     7.553    
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                         -44.708    
  -------------------------------------------------------------------
                         slack                                -37.155    

Slack (VIOLATED) :        -37.080ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.633ns  (logic 15.790ns (35.378%)  route 28.843ns (64.622%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.171 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.003    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.529 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.168    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.633 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.633    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.471     2.650    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.650    
                         clock uncertainty           -0.154     2.496    
                         time borrowed                5.057     7.553    
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                         -44.633    
  -------------------------------------------------------------------
                         slack                                -37.080    

Slack (VIOLATED) :        -36.994ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.547ns  (logic 15.704ns (35.253%)  route 28.843ns (64.747%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.171 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.003    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.529 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.168    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.547 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.547    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.471     2.650    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.650    
                         clock uncertainty           -0.154     2.496    
                         time borrowed                5.057     7.553    
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                         -44.547    
  -------------------------------------------------------------------
                         slack                                -36.994    

Slack (VIOLATED) :        -35.993ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.543ns  (logic 15.339ns (35.227%)  route 28.204ns (64.773%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.171 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.003    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y81         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.543 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.543    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.469     2.648    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.648    
                         clock uncertainty           -0.154     2.494    
                         time borrowed                5.057     7.551    
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                         -43.543    
  -------------------------------------------------------------------
                         slack                                -35.993    

Slack (VIOLATED) :        -35.918ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.468ns  (logic 15.264ns (35.115%)  route 28.204ns (64.885%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.171 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.003    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y81         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.468 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.468    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.469     2.648    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.648    
                         clock uncertainty           -0.154     2.494    
                         time borrowed                5.057     7.551    
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                         -43.468    
  -------------------------------------------------------------------
                         slack                                -35.918    

Slack (VIOLATED) :        -35.887ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.529ns  (logic 15.325ns (35.206%)  route 28.204ns (64.794%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.171 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.003    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.529 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.529    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.469     2.648    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.648    
                         clock uncertainty           -0.154     2.494    
                         time borrowed                5.149     7.643    
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                         -43.529    
  -------------------------------------------------------------------
                         slack                                -35.887    

Slack (VIOLATED) :        -35.832ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.382ns  (logic 15.178ns (34.987%)  route 28.204ns (65.013%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.171 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.003    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y81         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.382 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.382    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.469     2.648    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.648    
                         clock uncertainty           -0.154     2.494    
                         time borrowed                5.057     7.551    
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                         -43.382    
  -------------------------------------------------------------------
                         slack                                -35.832    

Slack (VIOLATED) :        -34.632ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.185ns  (logic 14.813ns (35.114%)  route 27.372ns (64.886%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.185 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.185    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X43Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.057     7.554    
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                         -42.185    
  -------------------------------------------------------------------
                         slack                                -34.632    

Slack (VIOLATED) :        -34.557ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.110ns  (logic 14.738ns (34.999%)  route 27.372ns (65.001%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        2.134     3.428    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.552 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     3.835    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.959 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.259    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.383 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.542    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.666 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.957    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.081 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.235    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.359 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.641    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.765 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.920    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.424     6.468    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.743    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.867 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.021    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.145 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     7.440    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.564 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     8.158    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.282 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.440    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.564 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.863    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.987 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.141    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.265 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.528    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.652 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.807    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.233    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X46Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.357 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.308    10.665    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    10.951    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.075 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.294    11.369    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.493 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.793    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.917 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.076    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.200 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.361    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.296    12.781    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.905 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.204    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X44Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.328 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.312    13.640    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.764 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.922    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.046 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.208    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.332 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.631    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.755 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.055    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.179 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.340    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    15.464 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.425    15.889    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.013 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X43Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.290    16.578    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.702 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.854    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.978 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.314    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.416 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    17.710    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    17.996    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.120 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    18.411    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.535 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.686    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    19.162    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.286 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.446    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.570 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.884    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.008 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.291    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.415 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.566    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.690 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.844    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.124    20.968 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.262    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.386 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    21.678    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.802 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.951    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.075 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.230    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.354 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    22.713    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X38Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.837 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.303    23.140    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.264 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.423    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.547 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.708    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.832 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.132    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.256 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.305    24.561    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124    24.685 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.984    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.108 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.266    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.390 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    25.701    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.825 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.301    26.125    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.249 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.600    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.150 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.787    27.936    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.462 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.246    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X39Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.772 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.660    30.432    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.958 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.790    31.748    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.274 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    33.065    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X41Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.591 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.372    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.898 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    35.536    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.062 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.709    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X38Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.259 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.892    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.418 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.663    39.082    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.487    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.013 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.632    41.645    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.110 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.110    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X43Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.057     7.554    
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                         -42.110    
  -------------------------------------------------------------------
                         slack                                -34.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.158ns (39.412%)  route 0.243ns (60.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.549     0.885    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         LDCE (EnToQ_ldce_G_Q)        0.158     1.043 r  design_1_i/top_0/inst/tdc1/latches_reg[55]/Q
                         net (fo=1, routed)           0.243     1.285    design_1_i/top_0/inst/tdc1/latches[55]
    SLICE_X51Y82         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.812     1.178    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y82         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[55]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.070     1.213    design_1_i/top_0/inst/tdc1/delay_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/diffMaxQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/ppQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.287ns (60.495%)  route 0.187ns (39.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.550     0.886    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X52Y89         FDRE                                         r  design_1_i/top_0/inst/diffMaxQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/top_0/inst/diffMaxQ_reg[1]/Q
                         net (fo=4, routed)           0.187     1.214    design_1_i/top_0/inst/diffMaxQ[1]
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.360 r  design_1_i/top_0/inst/ppQ_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.360    design_1_i/top_0/inst/ppQ0[2]
    SLICE_X48Y89         FDRE                                         r  design_1_i/top_0/inst/ppQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.822     1.188    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y89         FDRE                                         r  design_1_i/top_0/inst/ppQ_reg[2]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.105     1.258    design_1_i/top_0/inst/ppQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/diffMinQ_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/ppQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.249ns (51.799%)  route 0.232ns (48.201%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.550     0.886    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y89         FDSE                                         r  design_1_i/top_0/inst/diffMinQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDSE (Prop_fdse_C_Q)         0.141     1.027 r  design_1_i/top_0/inst/diffMinQ_reg[3]/Q
                         net (fo=3, routed)           0.232     1.258    design_1_i/top_0/inst/diffMinQ[3]
    SLICE_X48Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.303 r  design_1_i/top_0/inst/ppQ[3]_i_2/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/top_0/inst/ppQ[3]_i_2_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.366 r  design_1_i/top_0/inst/ppQ_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/top_0/inst/ppQ0[3]
    SLICE_X48Y89         FDRE                                         r  design_1_i/top_0/inst/ppQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.822     1.188    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y89         FDRE                                         r  design_1_i/top_0/inst/ppQ_reg[3]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.105     1.258    design_1_i/top_0/inst/ppQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.725%)  route 0.282ns (60.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[74]/Q
                         net (fo=4, routed)           0.282     1.396    design_1_i/top_0/inst/virusMaskQ__0[74]
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.441 r  design_1_i/top_0/inst/virusEnQ[74]_i_1/O
                         net (fo=1, routed)           0.000     1.441    design_1_i/top_0/inst/virusEnQ[74]_i_1_n_0
    SLICE_X51Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.906     1.272    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.092     1.325    design_1_i/top_0/inst/virusEnQ_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.181%)  route 0.289ns (60.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.633     0.969    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/top_0/inst/virusEnQ_reg[110]/Q
                         net (fo=132, routed)         0.289     1.399    design_1_i/top_0/inst/virusEnQ[110]
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.444 r  design_1_i/top_0/inst/virusEnQ[111]_i_1/O
                         net (fo=1, routed)           0.000     1.444    design_1_i/top_0/inst/virusEnQ[111]_i_1_n_0
    SLICE_X47Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.908     1.274    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X47Y110        FDRE (Hold_fdre_C_D)         0.092     1.327    design_1_i/top_0/inst/virusEnQ_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.818     1.184    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.888    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.075     0.963    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.551     0.887    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.083    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.887    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.075     0.962    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.551     0.887    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.095    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.296     0.887    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.078     0.965    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/diffMaxQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/ppQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.256ns (50.835%)  route 0.248ns (49.165%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.550     0.886    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y88         FDRE                                         r  design_1_i/top_0/inst/diffMaxQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/top_0/inst/diffMaxQ_reg[4]/Q
                         net (fo=4, routed)           0.248     1.274    design_1_i/top_0/inst/diffMaxQ[4]
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  design_1_i/top_0/inst/ppQ[30]_i_5/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/top_0/inst/ppQ[30]_i_5_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.389 r  design_1_i/top_0/inst/ppQ_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.389    design_1_i/top_0/inst/ppQ0[4]
    SLICE_X48Y90         FDRE                                         r  design_1_i/top_0/inst/ppQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.823     1.189    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y90         FDRE                                         r  design_1_i/top_0/inst/ppQ_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.105     1.259    design_1_i/top_0/inst/ppQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.482%)  route 0.310ns (62.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.633     0.969    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y107        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/top_0/inst/virusMaskQ_reg[90]/Q
                         net (fo=4, routed)           0.310     1.420    design_1_i/top_0/inst/virusMaskQ__0[90]
    SLICE_X48Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.465 r  design_1_i/top_0/inst/virusEnQ[90]_i_1/O
                         net (fo=1, routed)           0.000     1.465    design_1_i/top_0/inst/virusEnQ[90]_i_1_n_0
    SLICE_X48Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2567, routed)        0.909     1.275    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.091     1.327    design_1_i/top_0/inst/virusEnQ_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y82    design_1_i/top_0/inst/tdc1/delay_reg[47]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y82    design_1_i/top_0/inst/tdc1/delay_reg[48]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y82    design_1_i/top_0/inst/tdc1/delay_reg[49]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y82    design_1_i/top_0/inst/tdc1/delay_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y105   design_1_i/top_0/inst/ram1/ram_reg_5632_5887_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y105   design_1_i/top_0/inst/ram1/ram_reg_5632_5887_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y105   design_1_i/top_0/inst/ram1/ram_reg_5632_5887_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y105   design_1_i/top_0/inst/ram1/ram_reg_5632_5887_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y106   design_1_i/top_0/inst/ram1/ram_reg_256_511_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y106   design_1_i/top_0/inst/ram1/ram_reg_256_511_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y106   design_1_i/top_0/inst/ram1/ram_reg_256_511_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y106   design_1_i/top_0/inst/ram1/ram_reg_256_511_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y108   design_1_i/top_0/inst/ram1/ram_reg_4096_4351_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y108   design_1_i/top_0/inst/ram1/ram_reg_4096_4351_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y95    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y95    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y95    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y95    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y94    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y94    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y94    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y119   design_1_i/top_0/inst/ram1/ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y119   design_1_i/top_0/inst/ram1/ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y94    design_1_i/top_0/inst/ram1/ram_reg_4096_4351_4_4/RAMS64E_A/CLK



