# Baugh-Wooley Multiplier
A simple Baugh-Wooley multiplier design in Verilog. This was synthesized using Intel Quartus, and a report has been attached along too.
