#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 22 20:59:33 2020
# Process ID: 27300
# Current directory: E:/VLSI/base_systemv2.0 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8028 E:\VLSI\base_systemv2.0 - Copy\base_systemv2.0.xpr
# Log file: E:/VLSI/base_systemv2.0 - Copy/vivado.log
# Journal file: E:/VLSI/base_systemv2.0 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/VLSI/base_systemv2.0 - Copy/base_systemv2.0.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/smack/base_systemv2.0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Softwares/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 703.867 ; gain = 67.555
open_bd_design {E:/VLSI/base_systemv2.0 - Copy/base_systemv2.0.srcs/sources_1/bd/design_base/design_base.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_base> from BD file <E:/VLSI/base_systemv2.0 - Copy/base_systemv2.0.srcs/sources_1/bd/design_base/design_base.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 811.566 ; gain = 74.039
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 22 21:01:28 2020...
