// Seed: 1727675232
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wire id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply0 id_5
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    output tri id_4,
    input tri id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8
);
  always @(negedge id_6);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_4,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
