===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.5106 seconds

  ----Wall Time----  ----Name----
    4.3224 ( 12.9%)  FIR Parser
   15.7691 ( 47.1%)  'firrtl.circuit' Pipeline
    1.5052 (  4.5%)    'firrtl.module' Pipeline
    1.3654 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1397 (  0.4%)      LowerCHIRRTL
    0.1098 (  0.3%)    InferWidths
    0.7625 (  2.3%)    InferResets
    0.0219 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7720 (  2.3%)    LowerFIRRTLTypes
    6.7821 ( 20.2%)    'firrtl.module' Pipeline
    0.9717 (  2.9%)      ExpandWhens
    5.8104 ( 17.3%)      Canonicalizer
    0.4229 (  1.3%)    Inliner
    1.1789 (  3.5%)    IMConstProp
    0.0305 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.2356 ( 12.6%)    'firrtl.module' Pipeline
    4.2356 ( 12.6%)      Canonicalizer
    2.5839 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.6412 ( 22.8%)  'hw.module' Pipeline
    0.0864 (  0.3%)    HWCleanup
    1.1126 (  3.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.3595 ( 19.0%)    Canonicalizer
    0.0826 (  0.2%)    HWLegalizeModules
    0.3331 (  1.0%)  HWLegalizeNames
    0.9078 (  2.7%)  'hw.module' Pipeline
    0.9078 (  2.7%)    PrettifyVerilog
    1.9510 (  5.8%)  Output
    0.0020 (  0.0%)  Rest
   33.5106 (100.0%)  Total

{
  totalTime: 33.538,
  maxMemory: 591413248
}
