

================================================================
== Vitis HLS Report for 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2'
================================================================
* Date:           Thu Dec 22 16:31:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    75279|    75279|  0.753 ms|  0.753 ms|  75279|  75279|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_73_1_VITIS_LOOP_76_2  |    75277|    75277|        20|          6|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    128|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     445|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     445|    383|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_9ns_9ns_14_4_1_U35  |mac_muladd_6ns_9ns_9ns_14_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln73_fu_175_p2       |         +|   0|  0|  17|          14|           1|
    |i_1_fu_187_p2            |         +|   0|  0|  14|           6|           1|
    |j_1_fu_235_p2            |         +|   0|  0|  14|           9|           1|
    |icmp_ln73_fu_169_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln76_fu_193_p2      |      icmp|   0|  0|  11|           9|           8|
    |ifzero_fu_240_p2         |      icmp|   0|  0|  11|           9|           8|
    |select_ln73_1_fu_262_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln73_2_fu_207_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln73_fu_199_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 128|          65|          42|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_sum_load             |   9|          2|   32|         64|
    |grp_fu_132_p0                         |  14|          3|   32|         96|
    |grp_fu_132_p1                         |  14|          3|   32|         96|
    |i_fu_72                               |   9|          2|    6|         12|
    |indvar_flatten_fu_76                  |   9|          2|   14|         28|
    |j_fu_68                               |   9|          2|    9|         18|
    |sum_fu_64                             |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 191|         41|  193|        455|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln73_reg_323                     |  14|   0|   14|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |bias2_load_reg_404                   |  32|   0|   32|          0|
    |i_fu_72                              |   6|   0|    6|          0|
    |icmp_ln73_reg_319                    |   1|   0|    1|          0|
    |icmp_ln76_reg_328                    |   1|   0|    1|          0|
    |icmp_ln76_reg_328_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero_reg_380                       |   1|   0|    1|          0|
    |indvar_flatten_fu_76                 |  14|   0|   14|          0|
    |j_fu_68                              |   9|   0|    9|          0|
    |mul6_i_reg_389                       |  32|   0|   32|          0|
    |reg_140                              |  32|   0|   32|          0|
    |select_ln73_1_reg_384                |  32|   0|   32|          0|
    |select_ln73_2_reg_339                |   6|   0|    6|          0|
    |select_ln73_2_reg_339_pp0_iter1_reg  |   6|   0|    6|          0|
    |select_ln73_reg_333                  |   9|   0|    9|          0|
    |sum_fu_64                            |  32|   0|   32|          0|
    |vla166_i_load_reg_355                |  32|   0|   32|          0|
    |weight2_load_reg_370                 |  32|   0|   32|          0|
    |zext_ln73_reg_394                    |   6|   0|   64|         58|
    |zext_ln73_reg_394_pp0_iter3_reg      |   6|   0|   64|         58|
    |icmp_ln73_reg_319                    |  64|  32|    1|          0|
    |ifzero_reg_380                       |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 445|  64|  435|        116|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_din0    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_din1    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_opcode  |  out|    2|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_dout0   |   in|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_ce      |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_881_p_din0    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_881_p_din1    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_881_p_dout0   |   in|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_881_p_ce      |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|vla166_i_address0    |  out|    9|   ap_memory|                                          vla166_i|         array|
|vla166_i_ce0         |  out|    1|   ap_memory|                                          vla166_i|         array|
|vla166_i_q0          |   in|   32|   ap_memory|                                          vla166_i|         array|
|weight2_address0     |  out|   14|   ap_memory|                                           weight2|         array|
|weight2_ce0          |  out|    1|   ap_memory|                                           weight2|         array|
|weight2_q0           |   in|   32|   ap_memory|                                           weight2|         array|
|bias2_address0       |  out|    5|   ap_memory|                                             bias2|         array|
|bias2_ce0            |  out|    1|   ap_memory|                                             bias2|         array|
|bias2_q0             |   in|   32|   ap_memory|                                             bias2|         array|
|x_assign_address0    |  out|    5|   ap_memory|                                          x_assign|         array|
|x_assign_ce0         |  out|    1|   ap_memory|                                          x_assign|         array|
|x_assign_we0         |  out|    1|   ap_memory|                                          x_assign|         array|
|x_assign_d0          |  out|   32|   ap_memory|                                          x_assign|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

