
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/graduation_project3/2015103977/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                            07_route_opt                                  **
#**                      Optimization after Routing                          **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                          07_route_opt.tcl                              "
                          07_route_opt.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "07_route_opt"
07_route_opt
# source the user_design_setup & common_lib_setup
source ./icc_scripts/user_scripts/user_design_setup.tcl
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
1
source ./icc_scripts/common_lib_setup.tcl
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_07_route_opt
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_06_route -to $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_07_route_opt ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_07_route_opt.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_07_route_opt}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
## Read scenario file
sh sed -i '/set_max_fanout/d' $FUNC1_SDC
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
if { $ROUTE_OPT_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all
	source $ICC_MCMM_SCENARIOS_FILE
}
set_active_scenario $ROUTE_OPT_SCN
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (111 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd1_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place11 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

1
# Setting for Route Optimization
foreach scenario [all_active_scenarios] {
	current_scenario $scenario

	# Setting for Route Optimization
	set_app_var enable_recovery_removal_arcs true
	set_app_var timing_remove_clock_reconvergence_pessimism true

	foreach_in_collection clock [all_clocks] {
		set clock_name [get_attr $clock name]
		puts "SEC_INFO: Working on clock: $clock_name"
		set clock_source [get_attr $clock sources -quiet]

		if { [sizeof_col $clock_source] > 0 } {
			if { ![info exists found($clock_name)] } {
				set_propagated_clock [get_attr $clock sources -quiet]
				puts "Internal clock. Propagating."
			}
		} else {
			puts "External clock. Not propagating."
		}
	}

	# Set false path over 2ns path
	# Same as detect_longnet it samsung013 aux
	if { $HOLD_FIX == "true" } {
		set_fix_hold [all_clocks]
		set_fix_hold_options -default
	} else {
		remove_attribute [all_clocks] fix_hold
	}

	#Inout optimization
	if { !$INOUT_OPT } {
		set_false_path -from [all_inputs]
		set_false_path -to [all_outputs]
	}
}
Current scenario is: func1_wst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.87 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
#Route optimization
route_opt 	-skip_initial_routei 	-effort medium 	-xtalk_reduction
Error: unknown option '-skip_initial_routei' (CMD-010)
# incremental route optimization
route_opt -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Sep  8 19:14:37 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.61
  Critical Path Slack:           9.94
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          4.70
  Critical Path Slack:           4.02
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:         11.67
  Critical Path Slack:          -0.08
  Critical Path Clk Period:     12.00
  Total Negative Slack:         -0.13
  No. of Violating Paths:        2.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:         -1.66
  No. of Hold Violations:       75.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.67
  Critical Path Slack:           6.96
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5610
  Leaf Cell Count:              28774
  Buf/Inv Cell Count:            4499
  Buf Cell Count:                 176
  Inv Cell Count:                4323
  CT Buf/Inv Cell Count:          198
  Combinational Cell Count:     23397
  Sequential Cell Count:         5377
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53130.030990
  Noncombinational Area: 38130.996748
  Buf/Inv Area:           4426.343955
  Total Buffer Area:           238.67
  Total Inverter Area:        4187.68
  Macro/Black Box Area:      0.000000
  Net Area:                929.974772
  Net XLength        :      500088.91
  Net YLength        :      593432.38
  -----------------------------------
  Cell Area:             91261.027738
  Design Area:           92191.002510
  Net Length        :      1093521.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         30810
  Nets With Violations:            65
  Max Trans Violations:            65
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               57.38
  -----------------------------------------
  Overall Compile Time:               58.43
  Overall Compile Wall Clock Time:    58.66

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.08  TNS: 0.13  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.08  TNS: 0.13  Number of Violating Paths: 2  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.07  TNS: 1.66  Number of Violating Paths: 75  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.07  TNS: 1.66  Number of Violating Paths: 75  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0783 TNS: 0.1316  Number of Violating Path: 2
ROPT:    (HOLD) WNS: 0.0740 TNS: 1.6614  Number of Violating Path: 75
ROPT:    Number of DRC Violating Nets: 65
ROPT:    Number of Route Violation: 6 
ROPT:    Running Incremental Optimization Stage             Tue Sep  8 19:14:37 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.08  TNS: 0.13  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.08  TNS: 0.13  Number of Violating Paths: 2  (with Crosstalk delta delays)

  Nets with DRC Violations: 65
  Total moveable cell area: 414976.3
  Total fixed cell area: 382012.8
  Total physical cell area: 796989.1
  Core area: (187620 187620 1008220 1004820)



  Scenario: func1_wst  (Hold)  WNS: 0.07  TNS: 1.66  Number of Violating Paths: 75  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.07  TNS: 1.66  Number of Violating Paths: 75  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   91262.4      0.08       0.1       3.2                               -1.66  
    0:00:08   91262.4      0.08       0.1       3.2                               -1.66  
    0:00:08   91262.4      0.08       0.1       3.2                               -1.66  
    0:00:08   91262.4      0.08       0.1       3.2                               -1.66  
    0:00:08   91262.4      0.08       0.1       3.2                               -1.66  
    0:00:08   91266.7      0.03       0.0       3.2                               -1.66  
    0:00:08   91266.7      0.03       0.0       3.2                               -1.66  
    0:00:08   91266.7      0.03       0.0       3.2                               -1.66  
    0:00:08   91266.7      0.03       0.0       3.2                               -1.66  
    0:00:08   91268.7      0.00       0.0       3.2                               -1.66  
    0:00:08   91268.7      0.00       0.0       3.2                               -1.66  
    0:00:08   91268.7      0.00       0.0       3.2                               -1.66  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:09   91270.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/r_converter_f2i_z_ack_reg/D     -1.49  
    0:00:09   91271.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_18_/D     -1.49  
    0:00:09   91271.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_18_/D     -1.49  
    0:00:09   91272.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_12_/D     -1.47  
    0:00:09   91274.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_13_/D     -1.47  
    0:00:09   91275.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_15_/D     -1.46  
    0:00:09   91276.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_4_/D     -1.44  
    0:00:09   91276.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_4_/D     -1.44  
    0:00:09   91278.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_9_/D     -1.42  
    0:00:09   91278.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_9_/D     -1.42  
    0:00:09   91279.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_11_/D     -1.41  
    0:00:09   91279.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_11_/D     -1.41  
    0:00:09   91280.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_12_/D     -1.38  
    0:00:09   91280.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_12_/D     -1.38  
    0:00:09   91282.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_14_/D     -1.35  
    0:00:09   91282.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_14_/D     -1.35  
    0:00:09   91283.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_19_/D     -1.32  
    0:00:09   91283.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_19_/D     -1.32  
    0:00:09   91284.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_7_/D     -1.27  
    0:00:09   91284.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_7_/D     -1.27  
    0:00:09   91286.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_8_/D     -1.26  
    0:00:09   91286.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_8_/D     -1.26  
    0:00:09   91287.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_9_/D     -1.25  
    0:00:09   91287.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_9_/D     -1.25  
    0:00:09   91288.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_11_/D     -1.21  
    0:00:09   91288.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_11_/D     -1.21  
    0:00:09   91290.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_12_/D     -1.19  
    0:00:09   91290.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_12_/D     -1.19  
    0:00:09   91291.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_13_/D     -1.16  
    0:00:09   91291.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_13_/D     -1.16  
    0:00:09   91292.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_15_/D     -1.11  
    0:00:09   91292.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_15_/D     -1.11  
    0:00:09   91294.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_16_/D     -1.09  
    0:00:09   91294.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_16_/D     -1.09  
    0:00:10   91295.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_20_/D     -1.06  
    0:00:10   91295.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_20_/D     -1.06  
    0:00:10   91296.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_18_/D     -1.05  
    0:00:10   91298.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_29_/D     -1.00  
    0:00:10   91299.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_1_/D     -0.98  
    0:00:10   91300.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_6_/D     -0.97  
    0:00:10   91302.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_16_/D     -0.95  
    0:00:10   91303.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_20_/D     -0.94  
    0:00:10   91304.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_21_/D     -0.94  
    0:00:10   91306.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_3_/D     -0.94  
    0:00:10   91306.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_3_/D     -0.94  
    0:00:10   91307.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_4_/D     -0.94  
    0:00:10   91307.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_4_/D     -0.94  
    0:00:10   91308.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_7_/D     -0.93  
    0:00:10   91308.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_7_/D     -0.93  
    0:00:10   91310.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_10_/D     -0.89  
    0:00:10   91310.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_10_/D     -0.89  
    0:00:10   91311.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_11_/D     -0.89  
    0:00:10   91311.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_11_/D     -0.89  
    0:00:10   91312.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_17_/D     -0.85  
    0:00:10   91312.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_17_/D     -0.85  
    0:00:11   91314.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_18_/D     -0.81  
    0:00:11   91314.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_18_/D     -0.81  
    0:00:11   91315.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_28_/D     -0.80  
    0:00:11   91315.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_28_/D     -0.80  
    0:00:11   91316.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_30_/D     -0.76  
    0:00:11   91316.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_30_/D     -0.76  
    0:00:11   91318.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_21_/D     -0.76  
    0:00:11   91318.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_21_/D     -0.76  
    0:00:11   91319.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_28_/D     -0.69  
    0:00:11   91319.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_28_/D     -0.69  
    0:00:11   91320.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_31_/D     -0.67  
    0:00:11   91320.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_31_/D     -0.67  
    0:00:11   91322.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_0_/D     -0.60  
    0:00:11   91322.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_0_/D     -0.60  
    0:00:12   91323.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_1_/D     -0.55  
    0:00:12   91323.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_1_/D     -0.55  
    0:00:12   91324.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_5_/D     -0.50  
    0:00:12   91324.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_5_/D     -0.50  
    0:00:12   91326.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_7_/D     -0.46  
    0:00:12   91326.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_7_/D     -0.46  
    0:00:12   91327.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_8_/D     -0.46  
    0:00:12   91327.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_8_/D     -0.46  
    0:00:12   91328.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_9_/D     -0.44  
    0:00:12   91328.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_9_/D     -0.44  
    0:00:12   91330.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_10_/D     -0.43  
    0:00:12   91330.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_10_/D     -0.43  
    0:00:12   91331.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_12_/D     -0.39  
    0:00:12   91331.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_12_/D     -0.39  
    0:00:13   91332.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_13_/D     -0.36  
    0:00:13   91332.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_13_/D     -0.36  
    0:00:13   91334.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_15_/D     -0.31  
    0:00:13   91334.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_15_/D     -0.31  
    0:00:13   91335.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_16_/D     -0.26  
    0:00:13   91335.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_16_/D     -0.26  
    0:00:13   91336.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_18_/D     -0.22  
    0:00:13   91336.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_18_/D     -0.22  
    0:00:13   91338.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_31_/D     -0.20  
    0:00:13   91338.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_31_/D     -0.20  
    0:00:13   91339.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_s_reg/D     -0.20  
    0:00:13   91340.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_21_/D     -0.19  
    0:00:13   91342.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_1_/D     -0.19  
    0:00:13   91342.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_1_/D     -0.19  
    0:00:13   91343.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_9_/D     -0.18  
    0:00:13   91343.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_9_/D     -0.18  
    0:00:14   91344.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_18_/D     -0.17  
    0:00:14   91344.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_18_/D     -0.17  
    0:00:14   91346.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_21_/D     -0.17  
    0:00:14   91346.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_21_/D     -0.17  
    0:00:14   91347.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_25_/D     -0.15  
    0:00:14   91347.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_25_/D     -0.15  
    0:00:14   91348.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_0_/D     -0.15  
    0:00:14   91350.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_1_/D     -0.14  
    0:00:14   91351.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_5_/D     -0.13  
    0:00:14   91352.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_7_/D     -0.13  
    0:00:14   91354.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_10_/D     -0.12  
    0:00:14   91355.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_12_/D     -0.12  
    0:00:14   91356.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_13_/D     -0.11  
    0:00:14   91358.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_14_/D     -0.10  
    0:00:14   91359.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_31_/D     -0.04  
    0:00:14   91359.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_31_/D     -0.04  
    0:00:14   91360.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_13_/D     -0.04  
    0:00:14   91362.0      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_31_/D     -0.04  
    0:00:14   91363.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_20_/D     -0.04  
    0:00:14   91363.4      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_20_/D     -0.04  
    0:00:14   91364.7      0.00       0.0       3.2 khu_sensor_top/ads1292_filter/iir_lpf/add/a_s_reg/D      0.00  

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:14   91366.0      0.00       0.0       3.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_m[20]      0.00  
    0:00:14   91366.0      0.00       0.0       3.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_m[20]      0.00  
    0:00:14   91366.4      0.00       0.0       2.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n7      0.00  
    0:00:15   91367.7      0.00       0.0       2.6 khu_sensor_top/ads1292_filter/iir_notch/r_y_data[23]      0.00  
    0:00:15   91369.0      0.00       0.0       2.4 khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA[29]      0.00  
    0:00:15   91369.0      0.00       0.0       2.4 khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA[29]      0.00  
    0:00:15   91370.4      0.00       0.0       2.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_m[20]      0.00  
    0:00:15   91370.4      0.00       0.0       2.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_m[20]      0.00  
    0:00:15   91371.7      0.00       0.0       2.2 khu_sensor_top/ads1292_filter/iir_notch/r_y_data[9]      0.00  
    0:00:15   91372.0      0.00       0.0       2.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n60      0.00  
    0:00:15   91372.4      0.00       0.0       2.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n76      0.00  
    0:00:15   91373.7      0.00       0.0       1.9 khu_sensor_top/ads1292_filter/iir_lpf/add/n603      0.00  
    0:00:15   91374.0      0.00       0.0       1.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n27      0.00  
    0:00:15   91374.4      0.00       0.0       1.7 khu_sensor_top/ads1292_filter/iir_notch/add_2/n498      0.00  
    0:00:16   91374.7      0.00       0.0       1.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n50      0.00  
    0:00:16   91376.0      0.00       0.0       1.5 khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A[2]      0.00  
    0:00:16   91376.0      0.00       0.0       1.5 khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A[2]      0.00  
    0:00:16   91376.4      0.00       0.0       1.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/n8      0.00  
    0:00:16   91377.7      0.00       0.0       1.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data[119]      0.00  
    0:00:16   91378.0      0.00       0.0       1.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/n742      0.00  
    0:00:16   91378.4      0.00       0.0       1.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/n496      0.00  
    0:00:16   91380.0      0.00       0.0       1.1 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK      0.00  
    0:00:16   91380.0      0.00       0.0       1.1 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK      0.00  
    0:00:16   91380.0      0.00       0.0       1.1 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK      0.00  
    0:00:16   91380.4      0.00       0.0       1.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n27      0.00  
    0:00:17   91380.7      0.00       0.0       1.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n39      0.00  
    0:00:17   91381.0      0.00       0.0       1.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n54      0.00  
    0:00:17   91381.4      0.00       0.0       0.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n41      0.00  
    0:00:17   91382.7      0.00       0.0       0.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[8]      0.00  
    0:00:17   91382.7      0.00       0.0       0.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[8]      0.00  
    0:00:17   91383.4      0.00       0.0       0.8 khu_sensor_top/ads1292_filter/iir_lpf/add/n32      0.00  
    0:00:17   91383.7      0.00       0.0       0.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/n541      0.00  
    0:00:17   91385.0      0.00       0.0       0.7 khu_sensor_top/ads1292_controller/n11      0.00  
    0:00:17   91386.4      0.00       0.0       0.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[9]      0.00  
    0:00:17   91386.4      0.00       0.0       0.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[9]      0.00  
    0:00:18   91386.7      0.00       0.0       0.6 khu_sensor_top/ads1292_filter/iir_lpf/add/n486      0.00  
    0:00:18   91390.4      0.00       0.0       0.6 khu_sensor_top/ads1292_controller/N985      0.00  
    0:00:18   91390.4      0.00       0.0       0.6 khu_sensor_top/ads1292_controller/N985      0.00  
    0:00:18   91389.7      0.00       0.0       0.5 khu_sensor_top/ads1292_filter/n41      0.00  
    0:00:18   91391.0      0.00       0.0       0.5 khu_sensor_top/ads1292_filter/iir_notch/n1302      0.00  
    0:00:18   91391.4      0.00       0.0       0.5 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n57      0.00  
    0:00:18   91391.7      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/add/n7      0.00  
    0:00:19   91393.4      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_m[17]      0.00  
    0:00:19   91393.4      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_m[17]      0.00  
    0:00:19   91394.0      0.00       0.0       0.4 khu_sensor_top/sensor_core/n12      0.00  
    0:00:19   91394.4      0.00       0.0       0.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n41      0.00  
    0:00:19   91394.7      0.00       0.0       0.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n14      0.00  
    0:00:19   91395.4      0.00       0.0       0.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n91      0.00  
    0:00:19   91396.7      0.00       0.0       0.3 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B[15]      0.00  
    0:00:19   91396.7      0.00       0.0       0.3 khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B[15]      0.00  
    0:00:19   91397.4      0.00       0.0       0.3 khu_sensor_top/ads1292_filter/iir_lpf/add/n605      0.00  
    0:00:20   91396.4      0.00       0.0       0.2 khu_sensor_top/ads1292_controller/n259      0.00  
    0:00:20   91396.7      0.00       0.0       0.2 khu_sensor_top/ads1292_filter/iir_notch/mult_3/n58      0.00  
    0:00:20   91397.0      0.00       0.0       0.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n19      0.00  
    0:00:20   91397.4      0.00       0.0       0.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n67      0.00  
    0:00:21   91397.7      0.00       0.0       0.2 khu_sensor_top/ads1292_filter/iir_hpf/mult/n5      0.00  
    0:00:21   91399.0      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A[5]      0.00  
    0:00:21   91399.0      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A[5]      0.00  
    0:00:21   91399.4      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_lpf/add/n38      0.00  
    0:00:21   91399.7      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/add_1/n38      0.00  
    0:00:21   91400.0      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_lpf/add/n492      0.00  
    0:00:21   91400.7      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/mult_1/n197      0.00  
    0:00:21   91401.4      0.00       0.0       0.1 khu_sensor_top/ads1292_controller/n130      0.00  
    0:00:21   91401.7      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_lpf/n661      0.00  
    0:00:22   91403.0      0.00       0.0       0.1 khu_sensor_top/ads1292_filter/iir_notch/r_y_data[123]      0.00  
    0:00:22   91403.4      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_notch/add_2/n81      0.00  
    0:00:22   91403.0      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/n382      0.00  
    0:00:22   91403.7      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n398      0.00  
    0:00:22   91404.7      0.00       0.0       0.0 khu_sensor_top/uart_controller/uart_rx/n32      0.00  
    0:00:22   91405.7      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n61      0.00  
    0:00:22   91406.0      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/n566      0.00  
    0:00:23   91407.4      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_m[18]      0.00  
    0:00:23   91407.4      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_m[18]      0.00  
    0:00:23   91407.7      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_lpf/add/n494      0.00  
    0:00:23   91408.0      0.00       0.0       0.0 khu_sensor_top/ads1292_filter/iir_hpf/add/n34      0.00  
    0:00:23   91408.4      0.00       0.0       0.0 khu_sensor_top/mpr121_controller/n108      0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    569 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  8 19:15:01 2020
****************************************
Std cell utilization: 64.77%  (274225/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 63.77%  (262422/(423355-11857))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        274225   sites, (non-fixed:262422 fixed:11803)
                      28818    cells, (non-fixed:28196  fixed:622)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      11857    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       144 
Avg. std cell width:  4.69 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  8 19:15:01 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 295 (out of 28196) illegal cells need to be legalized.
Legalizing 295 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  8 19:15:02 2020
****************************************

avg cell displacement:    0.826 um ( 0.23 row height)
max cell displacement:    4.862 um ( 1.35 row height)
std deviation:            0.668 um ( 0.19 row height)
number of cell moved:       207 cells (out of 28196 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    569 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3600), object's width and height(1196000,1196000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (440), object's width and height(1196000,1196000). (PSYN-523)
Warning: Cell pad1 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Warning: Cell pad1 is not integer multiples of min site height (3600), object's width and height(137620,137620). (PSYN-523)
Warning: Cell pad44 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Note - message 'PSYN-523' limit (5) exceeded.  Remainder will be suppressed.

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Split 88 nets of total 88 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Tue Sep  8 19:15:05 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Tue Sep  8 19:15:07 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   70  Alloctr   70  Proc    0 
[ECO: Extraction] Total (MB): Used   74  Alloctr   75  Proc 2603 
Num of eco nets = 30744
Num of open eco nets = 554
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   73  Alloctr   73  Proc    0 
[ECO: Init] Total (MB): Used   78  Alloctr   79  Proc 2603 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   82  Alloctr   83  Proc 2603 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1196.00,1196.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used   93  Alloctr   94  Proc 2603 
Net statistics:
Total number of nets     = 30744
Number of nets to route  = 554
Number of nets with min-layer-mode soft = 201
Number of nets with min-layer-mode soft-cost-medium = 201
545 nets are partially connected,
 of which 545 are detail routed and 0 are global routed.
30190 nets are fully connected,
 of which 30190 are detail routed and 0 are global routed.
74 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  103  Alloctr  104  Proc 2603 
Average gCell capacity  2.76	 on layer (1)	 MET1
Average gCell capacity  5.21	 on layer (2)	 MET2
Average gCell capacity  6.02	 on layer (3)	 MET3
Average gCell capacity  5.60	 on layer (4)	 MET4
Average gCell capacity  5.55	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.01	 on layer (1)	 MET1
Average number of tracks per gCell 8.21	 on layer (2)	 MET2
Average number of tracks per gCell 9.01	 on layer (3)	 MET3
Average number of tracks per gCell 8.21	 on layer (4)	 MET4
Average number of tracks per gCell 9.01	 on layer (5)	 MET5
Average number of tracks per gCell 4.11	 on layer (6)	 MET6
Number of gCells = 659352
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  104  Alloctr  106  Proc 2603 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   16  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used  104  Alloctr  106  Proc 2603 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  106  Proc 2603 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  106  Proc 2603 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1975 Max = 11 GRCs =   931 (0.42%)
Initial. H routing: Overflow =    66 Max =  3 (GRCs =  3) GRCs =    56 (0.05%)
Initial. V routing: Overflow =  1908 Max = 11 (GRCs =  3) GRCs =   875 (0.80%)
Initial. MET1       Overflow =    24 Max =  2 (GRCs =  3) GRCs =    21 (0.02%)
Initial. MET2       Overflow =  1094 Max = 11 (GRCs =  3) GRCs =   525 (0.48%)
Initial. MET3       Overflow =    42 Max =  3 (GRCs =  3) GRCs =    35 (0.03%)
Initial. MET4       Overflow =   814 Max = 10 (GRCs =  5) GRCs =   350 (0.32%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     97.0 1.94 0.02 0.47 0.00 0.24 0.12 0.00 0.05 0.00 0.08 0.00 0.00 0.02
MET2     52.0 10.1 12.8 12.1 1.50 5.97 3.10 0.94 0.30 0.00 0.49 0.13 0.14 0.24
MET3     50.3 6.60 9.25 11.1 8.47 7.35 4.08 1.90 0.61 0.00 0.19 0.03 0.00 0.00
MET4     61.1 11.4 10.0 8.53 1.04 4.29 2.11 0.54 0.14 0.00 0.36 0.13 0.08 0.12
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.7 5.95 6.30 6.32 2.13 3.49 1.83 0.66 0.21 0.00 0.22 0.06 0.04 0.08


Initial. Total Wire Length = 364.62
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 183.17
Initial. Layer MET3 wire length = 174.58
Initial. Layer MET4 wire length = 6.87
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 436
Initial. Via VIA12 count = 237
Initial. Via VIA23 count = 184
Initial. Via VIA34 count = 15
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  104  Alloctr  106  Proc 2603 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1974 Max = 11 GRCs =   930 (0.42%)
phase1. H routing: Overflow =    66 Max =  3 (GRCs =  3) GRCs =    56 (0.05%)
phase1. V routing: Overflow =  1907 Max = 11 (GRCs =  3) GRCs =   874 (0.80%)
phase1. MET1       Overflow =    24 Max =  2 (GRCs =  3) GRCs =    21 (0.02%)
phase1. MET2       Overflow =  1094 Max = 11 (GRCs =  3) GRCs =   525 (0.48%)
phase1. MET3       Overflow =    42 Max =  3 (GRCs =  3) GRCs =    35 (0.03%)
phase1. MET4       Overflow =   813 Max = 10 (GRCs =  5) GRCs =   349 (0.32%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     97.0 1.94 0.02 0.47 0.00 0.24 0.12 0.00 0.05 0.00 0.08 0.00 0.00 0.02
MET2     52.1 10.1 12.8 12.1 1.50 5.97 3.10 0.94 0.30 0.00 0.49 0.13 0.14 0.24
MET3     50.3 6.60 9.25 11.1 8.47 7.36 4.07 1.90 0.61 0.00 0.19 0.03 0.00 0.00
MET4     61.1 11.4 10.0 8.53 1.04 4.29 2.11 0.54 0.14 0.00 0.36 0.13 0.08 0.12
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.7 5.95 6.31 6.32 2.13 3.49 1.83 0.66 0.21 0.00 0.22 0.06 0.04 0.08


phase1. Total Wire Length = 364.62
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 183.17
phase1. Layer MET3 wire length = 174.58
phase1. Layer MET4 wire length = 6.87
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 436
phase1. Via VIA12 count = 237
phase1. Via VIA23 count = 184
phase1. Via VIA34 count = 15
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  104  Alloctr  106  Proc 2603 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1974 Max = 11 GRCs =   930 (0.42%)
phase2. H routing: Overflow =    66 Max =  3 (GRCs =  3) GRCs =    56 (0.05%)
phase2. V routing: Overflow =  1907 Max = 11 (GRCs =  3) GRCs =   874 (0.80%)
phase2. MET1       Overflow =    24 Max =  2 (GRCs =  3) GRCs =    21 (0.02%)
phase2. MET2       Overflow =  1094 Max = 11 (GRCs =  3) GRCs =   525 (0.48%)
phase2. MET3       Overflow =    42 Max =  3 (GRCs =  3) GRCs =    35 (0.03%)
phase2. MET4       Overflow =   813 Max = 10 (GRCs =  5) GRCs =   349 (0.32%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     97.0 1.94 0.02 0.47 0.00 0.24 0.12 0.00 0.05 0.00 0.08 0.00 0.00 0.02
MET2     52.1 10.1 12.8 12.1 1.50 5.97 3.10 0.94 0.30 0.00 0.49 0.13 0.14 0.24
MET3     50.3 6.60 9.25 11.1 8.47 7.36 4.07 1.90 0.61 0.00 0.19 0.03 0.00 0.00
MET4     61.1 11.4 10.0 8.53 1.04 4.29 2.11 0.54 0.14 0.00 0.36 0.13 0.08 0.12
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.7 5.95 6.31 6.32 2.13 3.49 1.83 0.66 0.21 0.00 0.22 0.06 0.04 0.08


phase2. Total Wire Length = 364.62
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 183.17
phase2. Layer MET3 wire length = 174.58
phase2. Layer MET4 wire length = 6.87
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 436
phase2. Via VIA12 count = 237
phase2. Via VIA23 count = 184
phase2. Via VIA34 count = 15
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   16  Alloctr   18  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  106  Proc 2603 

Congestion utilization per direction:
Average vertical track utilization   = 18.64 %
Peak    vertical track utilization   = 231.25 %
Average horizontal track utilization = 10.93 %
Peak    horizontal track utilization = 111.11 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -4  Alloctr   -5  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  103  Proc 2603 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   19  Alloctr   20  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  103  Proc 2603 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   87  Alloctr   88  Proc 2603 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used   83  Alloctr   83  Proc    0 
[ECO: GR] Total (MB): Used   87  Alloctr   88  Proc 2603 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   88  Proc 2603 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1003 of 1639


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   88  Alloctr   89  Proc 2603 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   88  Alloctr   89  Proc 2603 

Number of wires with overlap after iteration 1 = 637 of 1127


Wire length and via report:
---------------------------
Number of MET1 wires: 247 		 VIA01: 0
Number of MET2 wires: 414 		 VIA12: 707
Number of MET3 wires: 421 		 VIA23: 607
Number of MET4 wires: 45 		 VIA34: 68
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 1127 		 vias: 1382

Total MET1 wire length: 83.3
Total MET2 wire length: 343.6
Total MET3 wire length: 520.7
Total MET4 wire length: 83.1
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 1030.8

Longest MET1 wire length: 0.9
Longest MET2 wire length: 6.0
Longest MET3 wire length: 9.2
Longest MET4 wire length: 7.2
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   83  Alloctr   85  Proc 2603 
[ECO: CDR] Elapsed real time: 0:00:09 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: CDR] Stage (MB): Used   79  Alloctr   79  Proc    0 
[ECO: CDR] Total (MB): Used   83  Alloctr   85  Proc 2603 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	8
Checked	15/81 Partitions, Violations =	305
Checked	18/81 Partitions, Violations =	404
Checked	21/81 Partitions, Violations =	463
Checked	24/81 Partitions, Violations =	939
Checked	27/81 Partitions, Violations =	952
Checked	30/81 Partitions, Violations =	1058
Checked	33/81 Partitions, Violations =	1217
Checked	36/81 Partitions, Violations =	1217
Checked	39/81 Partitions, Violations =	1340
Checked	42/81 Partitions, Violations =	1715
Checked	45/81 Partitions, Violations =	1836
Checked	48/81 Partitions, Violations =	2057
Checked	51/81 Partitions, Violations =	2371
Checked	54/81 Partitions, Violations =	2634
Checked	57/81 Partitions, Violations =	2855
Checked	60/81 Partitions, Violations =	2925
Checked	63/81 Partitions, Violations =	3142
Checked	66/81 Partitions, Violations =	3142
Checked	69/81 Partitions, Violations =	3142
Checked	72/81 Partitions, Violations =	3142
Checked	75/81 Partitions, Violations =	3142
Checked	78/81 Partitions, Violations =	3142
Checked	81/81 Partitions, Violations =	3142

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3142

[DRC CHECK] Elapsed real time: 0:00:13 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   97  Alloctr   98  Proc 2603 

Total Wire Length =                    1067353 micron
Total Number of Contacts =             268267
Total Number of Wires =                227591
Total Number of PtConns =              894
Total Number of Routed Wires =       227591
Total Routed Wire Length =           1067110 micron
Total Number of Routed Contacts =       268267
	Layer           MET1 :      14023 micron
	Layer           MET2 :     313754 micron
	Layer           MET3 :     458458 micron
	Layer           MET4 :     281099 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via            VIA34 :        699
	Via        VIA34_1x2 :       5342
	Via   VIA34(rot)_2x1 :          2
	Via   VIA34(rot)_1x2 :         34
	Via        VIA34_2x1 :      29794
	Via            VIA23 :       3891
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77353
	Via   VIA23(rot)_2x1 :         16
	Via   VIA23(rot)_1x2 :        349
	Via        VIA23_2x1 :      32779
	Via            VIA12 :      82485
	Via       VIA12(rot) :       3067
	Via      FVIA12(rot) :          2
	Via        VIA12_1x2 :      16159
	Via   VIA12(rot)_2x1 :       3007
	Via   VIA12(rot)_1x2 :       8031
	Via        VIA12_2x1 :       5254

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.40% (178122 / 268267 vias)
 
    Layer VIA1       = 27.50% (32453  / 118005  vias)
        Weight 1     = 27.50% (32453   vias)
        Un-optimized = 72.50% (85552   vias)
    Layer VIA2       = 96.60% (110497 / 114390  vias)
        Weight 1     = 96.60% (110497  vias)
        Un-optimized =  3.40% (3893    vias)
    Layer VIA3       = 98.05% (35172  / 35871   vias)
        Weight 1     = 98.05% (35172   vias)
        Un-optimized =  1.95% (699     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
  Total double via conversion rate    = 66.40% (178120 / 268267 vias)
 
    Layer VIA1       = 27.50% (32451  / 118005  vias)
    Layer VIA2       = 96.60% (110497 / 114390  vias)
    Layer VIA3       = 98.05% (35172  / 35871   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 66.40% (178122 / 268267 vias)
 
    Layer VIA1       = 27.50% (32453  / 118005  vias)
        Weight 1     = 27.50% (32453   vias)
        Un-optimized = 72.50% (85552   vias)
    Layer VIA2       = 96.60% (110497 / 114390  vias)
        Weight 1     = 96.60% (110497  vias)
        Un-optimized =  3.40% (3893    vias)
    Layer VIA3       = 98.05% (35172  / 35871   vias)
        Weight 1     = 98.05% (35172   vias)
        Un-optimized =  1.95% (699     vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
 
Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/111 Partitions, Violations =	3084
Routed	2/111 Partitions, Violations =	2853
Routed	3/111 Partitions, Violations =	2766
Routed	4/111 Partitions, Violations =	2577
Routed	5/111 Partitions, Violations =	2523
Routed	6/111 Partitions, Violations =	2453
Routed	7/111 Partitions, Violations =	2391
Routed	8/111 Partitions, Violations =	2307
Routed	9/111 Partitions, Violations =	2278
Routed	10/111 Partitions, Violations =	2189
Routed	11/111 Partitions, Violations =	2104
Routed	12/111 Partitions, Violations =	2074
Routed	13/111 Partitions, Violations =	1967
Routed	14/111 Partitions, Violations =	1944
Routed	15/111 Partitions, Violations =	1918
Routed	16/111 Partitions, Violations =	1884
Routed	17/111 Partitions, Violations =	1829
Routed	18/111 Partitions, Violations =	1811
Routed	19/111 Partitions, Violations =	1704
Routed	20/111 Partitions, Violations =	1593
Routed	21/111 Partitions, Violations =	1549
Routed	22/111 Partitions, Violations =	1488
Routed	23/111 Partitions, Violations =	1455
Routed	24/111 Partitions, Violations =	1426
Routed	25/111 Partitions, Violations =	1374
Routed	26/111 Partitions, Violations =	1343
Routed	27/111 Partitions, Violations =	1321
Routed	28/111 Partitions, Violations =	1291
Routed	29/111 Partitions, Violations =	1276
Routed	30/111 Partitions, Violations =	1227
Routed	31/111 Partitions, Violations =	1195
Routed	32/111 Partitions, Violations =	1183
Routed	33/111 Partitions, Violations =	1144
Routed	34/111 Partitions, Violations =	1107
Routed	35/111 Partitions, Violations =	1085
Routed	36/111 Partitions, Violations =	1054
Routed	37/111 Partitions, Violations =	1042
Routed	38/111 Partitions, Violations =	1031
Routed	39/111 Partitions, Violations =	971
Routed	40/111 Partitions, Violations =	943
Routed	41/111 Partitions, Violations =	927
Routed	42/111 Partitions, Violations =	894
Routed	43/111 Partitions, Violations =	845
Routed	44/111 Partitions, Violations =	826
Routed	45/111 Partitions, Violations =	800
Routed	46/111 Partitions, Violations =	732
Routed	47/111 Partitions, Violations =	675
Routed	48/111 Partitions, Violations =	623
Routed	49/111 Partitions, Violations =	595
Routed	50/111 Partitions, Violations =	569
Routed	51/111 Partitions, Violations =	556
Routed	52/111 Partitions, Violations =	545
Routed	53/111 Partitions, Violations =	532
Routed	54/111 Partitions, Violations =	520
Routed	55/111 Partitions, Violations =	504
Routed	56/111 Partitions, Violations =	475
Routed	57/111 Partitions, Violations =	455
Routed	58/111 Partitions, Violations =	441
Routed	59/111 Partitions, Violations =	420
Routed	60/111 Partitions, Violations =	395
Routed	61/111 Partitions, Violations =	385
Routed	62/111 Partitions, Violations =	374
Routed	63/111 Partitions, Violations =	359
Routed	64/111 Partitions, Violations =	351
Routed	65/111 Partitions, Violations =	345
Routed	66/111 Partitions, Violations =	339
Routed	67/111 Partitions, Violations =	325
Routed	68/111 Partitions, Violations =	321
Routed	69/111 Partitions, Violations =	308
Routed	70/111 Partitions, Violations =	288
Routed	71/111 Partitions, Violations =	260
Routed	72/111 Partitions, Violations =	240
Routed	73/111 Partitions, Violations =	233
Routed	74/111 Partitions, Violations =	228
Routed	75/111 Partitions, Violations =	227
Routed	76/111 Partitions, Violations =	221
Routed	77/111 Partitions, Violations =	202
Routed	78/111 Partitions, Violations =	197
Routed	79/111 Partitions, Violations =	188
Routed	80/111 Partitions, Violations =	181
Routed	81/111 Partitions, Violations =	167
Routed	82/111 Partitions, Violations =	161
Routed	83/111 Partitions, Violations =	161
Routed	84/111 Partitions, Violations =	158
Routed	85/111 Partitions, Violations =	126
Routed	86/111 Partitions, Violations =	116
Routed	87/111 Partitions, Violations =	109
Routed	88/111 Partitions, Violations =	95
Routed	89/111 Partitions, Violations =	86
Routed	90/111 Partitions, Violations =	79
Routed	91/111 Partitions, Violations =	77
Routed	92/111 Partitions, Violations =	77
Routed	93/111 Partitions, Violations =	68
Routed	94/111 Partitions, Violations =	52
Routed	95/111 Partitions, Violations =	45
Routed	96/111 Partitions, Violations =	41
Routed	97/111 Partitions, Violations =	37
Routed	98/111 Partitions, Violations =	34
Routed	99/111 Partitions, Violations =	31
Routed	100/111 Partitions, Violations =	28
Routed	101/111 Partitions, Violations =	25
Routed	102/111 Partitions, Violations =	23
Routed	103/111 Partitions, Violations =	21
Routed	104/111 Partitions, Violations =	19
Routed	105/111 Partitions, Violations =	17
Routed	106/111 Partitions, Violations =	16
Routed	107/111 Partitions, Violations =	15
Routed	108/111 Partitions, Violations =	14
Routed	109/111 Partitions, Violations =	13
Routed	110/111 Partitions, Violations =	13
Routed	111/111 Partitions, Violations =	12

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	Min-max layer : 2
	Same net spacing : 2
	Same net via-cut spacing : 1
	Short : 2
	Soft spacing (shielding) : 1
	Internal-only types : 4

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   97  Alloctr   98  Proc 2603 

End DR iteration 0 with 111 parts

Start DR iteration 1: non-uniform partition
Routed	1/4 Partitions, Violations =	12
Routed	2/4 Partitions, Violations =	6
Routed	3/4 Partitions, Violations =	5
Routed	4/4 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 1] Elapsed real time: 0:00:15 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   97  Alloctr   98  Proc 2603 

End DR iteration 1 with 4 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 2] Elapsed real time: 0:00:15 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used   97  Alloctr   98  Proc 2603 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 3] Elapsed real time: 0:00:15 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used   97  Alloctr   98  Proc 2603 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 4] Elapsed real time: 0:00:16 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used   97  Alloctr   98  Proc 2603 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations


DR finished with 4 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2


Total Wire Length =                    1067367 micron
Total Number of Contacts =             268135
Total Number of Wires =                227695
Total Number of PtConns =              1145
Total Number of Routed Wires =       227695
Total Routed Wire Length =           1067059 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313703 micron
	Layer           MET3 :     458626 micron
	Layer           MET4 :     281261 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_1x2 :       5334
	Via   VIA34(rot)_2x1 :          2
	Via   VIA34(rot)_1x2 :         34
	Via        VIA34_2x1 :      29720
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_1x2 :      16053
	Via   VIA12(rot)_2x1 :       2943
	Via   VIA12(rot)_1x2 :       7987
	Via        VIA12_2x1 :       4914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:16 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   89  Alloctr   91  Proc 2603 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   90  Alloctr   91  Proc 2603 
[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   85  Alloctr   87  Proc 2603 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   85  Alloctr   87  Proc 2603 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n30
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n32
Net 3 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n34
Net 4 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n36
Net 5 = khu_sensor_top/ads1292_filter/iir_lpf/add/n13
Net 6 = khu_sensor_top/ads1292_filter/iir_lpf/add/n15
Net 7 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n18
Net 8 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n19
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n20
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n21
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n22
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n5
Net 13 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n11
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n12
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n13
Net 16 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n14
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n15
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n16
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n17
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n18
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n19
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n20
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n21
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n22
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n23
Net 26 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n24
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n25
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n27
Net 29 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n28
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n29
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n31
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n32
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n33
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n35
Net 35 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n38
Net 36 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n42
Net 37 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n45
Net 38 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n48
Net 39 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n51
Net 40 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n58
Net 41 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n88
Net 42 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n28
Net 43 = khu_sensor_top/ads1292_filter/converter_i2f/n1
Net 44 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n6
Net 45 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n8
Net 46 = khu_sensor_top/ads1292_filter/iir_hpf/mult/n10
Net 47 = khu_sensor_top/ads1292_filter/iir_hpf/add/n9
Net 48 = khu_sensor_top/ads1292_filter/iir_hpf/add/n14
Net 49 = khu_sensor_top/ads1292_filter/iir_hpf/add/n16
Net 50 = khu_sensor_top/ads1292_filter/iir_hpf/add/n20
Net 51 = khu_sensor_top/ads1292_filter/iir_hpf/add/n21
Net 52 = khu_sensor_top/ads1292_filter/iir_hpf/add/n22
Net 53 = khu_sensor_top/ads1292_filter/iir_hpf/add/n24
Net 54 = khu_sensor_top/ads1292_filter/iir_hpf/add/n25
Net 55 = khu_sensor_top/ads1292_filter/iir_hpf/add/n26
Net 56 = khu_sensor_top/ads1292_filter/iir_hpf/add/n27
Net 57 = khu_sensor_top/ads1292_filter/iir_hpf/add/n29
Net 58 = khu_sensor_top/ads1292_filter/iir_hpf/add/n30
Net 59 = khu_sensor_top/ads1292_filter/iir_hpf/add/n32
Net 60 = khu_sensor_top/ads1292_filter/iir_hpf/add/n33
Net 61 = khu_sensor_top/ads1292_filter/iir_hpf/add/n37
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n12
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n13
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n15
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n13
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n14
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n6
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n7
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n8
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n9
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n10
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n11
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n12
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n13
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n14
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n15
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n16
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n17
Net 79 = khu_sensor_top/ads1292_filter/iir_lpf/add/n9
Net 80 = khu_sensor_top/ads1292_controller/n727
Net 81 = khu_sensor_top/ads1292_filter/n33
Net 82 = khu_sensor_top/ads1292_filter/iir_notch/n179
Net 83 = khu_sensor_top/ads1292_filter/iir_hpf/n174
Net 84 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n27
Net 85 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n76
Net 86 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n450
Net 87 = khu_sensor_top/ads1292_filter/iir_notch/n181
Net 88 = khu_sensor_top/ads1292_filter/iir_notch/n227
Net 89 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n27
Net 90 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n60
Net 91 = khu_sensor_top/ads1292_filter/iir_notch/n956
Net 92 = khu_sensor_top/ads1292_filter/iir_notch/n957
Net 93 = khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/n59
Net 94 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n22
Net 95 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n57
Net 96 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n67
Net 97 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n1106
Net 98 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n1124
Net 99 = khu_sensor_top/ads1292_filter/iir_notch/n958
Net 100 = khu_sensor_top/ads1292_filter/iir_notch/n959
.... and 648 other nets
Total number of changed nets = 748 (out of 30744)

[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    2  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   85  Alloctr   86  Proc 2603 
[ECO: DR] Elapsed real time: 0:00:25 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[ECO: DR] Stage (MB): Used   81  Alloctr   81  Proc    0 
[ECO: DR] Total (MB): Used   85  Alloctr   86  Proc 2603 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 4 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2



Total Wire Length =                    1067367 micron
Total Number of Contacts =             268135
Total Number of Wires =                227695
Total Number of PtConns =              1145
Total Number of Routed Wires =       227695
Total Routed Wire Length =           1067059 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313703 micron
	Layer           MET3 :     458626 micron
	Layer           MET4 :     281261 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_1x2 :       5334
	Via   VIA34(rot)_2x1 :          2
	Via   VIA34(rot)_1x2 :         34
	Via        VIA34_2x1 :      29720
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_1x2 :      16053
	Via   VIA12(rot)_2x1 :       2943
	Via   VIA12(rot)_1x2 :       7987
	Via        VIA12_2x1 :       4914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 

Total number of nets = 30744
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1067367 micron
Total Number of Contacts =             268135
Total Number of Wires =                227695
Total Number of PtConns =              1145
Total Number of Routed Wires =       227695
Total Routed Wire Length =           1067059 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313703 micron
	Layer           MET3 :     458626 micron
	Layer           MET4 :     281261 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_1x2 :       5334
	Via   VIA34(rot)_2x1 :          2
	Via   VIA34(rot)_1x2 :         34
	Via        VIA34_2x1 :      29720
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_1x2 :      16053
	Via   VIA12(rot)_2x1 :       2943
	Via   VIA12(rot)_1x2 :       7987
	Via        VIA12_2x1 :       4914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 748 nets
[ECO: End] Elapsed real time: 0:00:26 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    5  Alloctr    6  Proc 2603 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Tue Sep  8 19:15:34 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 8.00 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Sep  8 19:16:05 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.61
  Critical Path Slack:           9.94
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          4.71
  Critical Path Slack:           4.01
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:         11.56
  Critical Path Slack:           0.00
  Critical Path Clk Period:     12.00
  Total Negative Slack:         -0.00
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.02
  No. of Hold Violations:        3.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.67
  Critical Path Slack:           6.96
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5610
  Leaf Cell Count:              28862
  Buf/Inv Cell Count:            4587
  Buf Cell Count:                 264
  Inv Cell Count:                4323
  CT Buf/Inv Cell Count:          198
  Combinational Cell Count:     23485
  Sequential Cell Count:         5377
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53277.363912
  Noncombinational Area: 38130.996748
  Buf/Inv Area:           4554.343588
  Total Buffer Area:           356.67
  Total Inverter Area:        4197.68
  Macro/Black Box Area:      0.000000
  Net Area:                930.991172
  Net XLength        :      500307.19
  Net YLength        :      593552.56
  -----------------------------------
  Cell Area:             91408.360660
  Design Area:           92339.351832
  Net Length        :      1093859.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         30898
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               75.45
  -----------------------------------------
  Overall Compile Time:               76.77
  Overall Compile Wall Clock Time:    77.29

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 3  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 3  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0047 TNS: 0.0047  Number of Violating Path: 1
ROPT:    (HOLD) WNS: 0.0083 TNS: 0.0177  Number of Violating Path: 3
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 4 
1
# Intermediate Save
save_mw_cel -as 01_before_shield
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named 01_before_shield. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Shielding
create_zrt_shield -with ground $MW_R_GROUND_NET -ignore_shielding_net_pins true
Error: extra positional option 'VSS' (CMD-012)
set_route_zrt_common_options -reshield_modified_nets reshield
1
# Set variable after shielding
set_extraction_options -virtual_shield_extraction FALSE
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 30744 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   77  Alloctr   78  Proc 2665 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	11/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	20/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	28/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	37/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	46/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	55/81 Partitions, Violations =	4
Checked	57/81 Partitions, Violations =	4
Checked	60/81 Partitions, Violations =	4
Checked	64/81 Partitions, Violations =	4
Checked	66/81 Partitions, Violations =	4
Checked	69/81 Partitions, Violations =	4
[DRC CHECK] Elapsed real time: 0:00:13 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   67 
[DRC CHECK] Total (MB): Used   94  Alloctr   95  Proc 2732 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n32; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/105.92592621
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n36; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/228.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n21; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_6_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/249.82716370
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n22; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_1_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/148.34567261
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n20; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_7_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/140.27586365
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n21; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_5_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/109.01149750
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n22; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_1_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/105.97701263
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n24; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/131.26437378
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n27; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_0_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09100000; allowed ratio/ratio 100.00000000/172.21978760
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n28; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_25_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/146.25286865
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n29; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/129.33332825
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n31; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_18_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/229.83908081
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n32; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_9_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/225.10345459
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n33; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_1_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/268.96551514
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n35; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/112.54321289
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n88; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_1_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/100.98765564
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n1; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/a_reg_18_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08100000; allowed ratio/ratio 100.00000000/126.56790161
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n22; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_11_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/130.09194946
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n24; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_9_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/145.10345459
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n26; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_7_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/133.01148987
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n30; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_12_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/116.82758331
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n32; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_11_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/116.73563385
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n8; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/165.74713135
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n11; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_18_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/101.93103790
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n12; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_17_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/122.87356567
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1314; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U841; master port H
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/131.08045959
Antenna DRC for net n17; Net top lay MET4
	ICell pad34; master port TN
		Antenna/diode mode 1/2; wlay MET3; gArea 0.02000000; allowed ratio/ratio 100.00000000/136.19999695
		Antenna/diode mode 1/2; wlay MET4; gArea 0.02000000; allowed ratio/ratio 100.00000000/534.59997559
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B[28]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U518; master port B
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/131.46896362
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A[15]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U563; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/149.81608582
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A[18]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U560; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/125.44827271
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/U110; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.12700000; allowed ratio/ratio 100.00000000/111.21260071
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[15]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place18; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/158.34883118
Found 32 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   94  Alloctr   95  Proc 2732 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2


Total Wire Length =                    1067375 micron
Total Number of Contacts =             268135
Total Number of Wires =                227716
Total Number of PtConns =              1146
Total Number of Routed Wires =       227716
Total Routed Wire Length =           1067067 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313705 micron
	Layer           MET3 :     458632 micron
	Layer           MET4 :     281262 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_2x1 :      29720
	Via   VIA34(rot)_1x2 :         34
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       5334
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       4914
	Via   VIA12(rot)_1x2 :       7987
	Via   VIA12(rot)_2x1 :       2943
	Via        VIA12_1x2 :      16053

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 


Verify Summary:

Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = 33
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 8.13 seconds
EKL_MT: elapsed time 9 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Sep  8 19:16:56 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 95.15% on scenario func1_wst

  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  input external delay                                    0.35      13.10 f    
  UART_RXD (in)                                           0.00      13.10 f    
  pad29/Y (phic_p)                                        1.58 @    14.68 f    1.05
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.68 f    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.68 f    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.68 f    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.03 @    14.71 f    1.05
  data arrival time                                                 14.71      

  clock clk_half (rise edge)                             24.00      24.00      
  clock network delay (propagated)                        1.07      25.07      
  clock reconvergence pessimism                           0.00      25.07      
  clock uncertainty                                      -0.38      24.68      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      24.68 r    
  library setup time                                     -0.11      24.58      
  data required time                                                24.58      
  ------------------------------------------------------------------------------------
  data required time                                                24.58      
  data arrival time                                                -14.71      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        9.87      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_RESET
            (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        2.99       2.99      
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/CK (fd3qd1_hd)
                                                          0.00       2.99 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/Q (fd3qd1_hd)
                                                          0.47 @     3.47 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET (ads1292_controller)
                                                          0.00       3.47 r    
  khu_sensor_top/ADS1292_RESET (khu_sensor_top)           0.00       3.47 r    
  icc_place7/Y (ivd1_hd)                                  0.09 @     3.55 f    1.05
  icc_place8/Y (ivd2_hd)                                  0.38 @     3.93 r    1.05
  icc_place9/Y (ivd2_hd)                                  0.52 @     4.46 f    1.05
  icc_place10/Y (ivd4_hd)                                 0.40 @     4.86 r    1.05
  pad3/PAD (phob12_p)                                     2.84 @     7.70 r    1.05
  ADS1292_RESET (out)                                     0.00       7.70 r    
  data arrival time                                                  7.70      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.19      12.56      
  output external delay                                  -0.50      12.06      
  data required time                                                12.06      
  ------------------------------------------------------------------------------------
  data required time                                                12.06      
  data arrival time                                                 -7.70      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.36      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        2.98       2.98      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_5_/CK (fd1qd1_hd)
                                                          0.00       2.98 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_5_/Q (fd1qd1_hd)
                                                          0.69 @     3.67 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/A[5] (float_adder_0_DW_cmp_6)
                                                          0.00       3.67 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U182/Y (nr2d1_hd)
                                                          0.26 @     3.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U160/Y (oa21d1_hd)
                                                          0.24 @     4.17 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U159/Y (ao21d1_hd)
                                                          0.25 @     4.41 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U174/Y (oa21d4_hd)
                                                          0.16 @     4.57 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U175/Y (ao21d4_hd)
                                                          0.18 @     4.75 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U189/Y (oa21d4_hd)
                                                          0.19 @     4.94 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       4.94 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U120/Y (ivd4_hd)
                                                          0.12 @     5.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U125/Y (nd2d8_hd)
                                                          0.20 @     5.26 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place54/Y (ivd8_hd)
                                                          0.21 @     5.48 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place51/Y (ivd6_hd)
                                                          0.29 @     5.77 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U735/Y (ao22d1_hd)
                                                          0.29 @     6.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/I1[1] (float_adder_0_DP_OP_43_235_1646_0)
                                                          0.00       6.06 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U175/CO (fad4_hd)
                                                          0.49 @     6.54 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U178/CO (fad2_hd)
                                                          0.28 @     6.82 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U177/CO (fad2_hd)
                                                          0.29 @     7.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U182/CO (fad1_hd)
                                                          0.37 @     7.48 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U179/CO (fad1_hd)
                                                          0.46 @     7.95 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U64/Y (nd2d1_hd)
                                                          0.15 @     8.09 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U66/Y (nd3d1_hd)
                                                          0.16 @     8.25 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U67/CO (fad1_hd)
                                                          0.39 @     8.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U186/CO (fad1_hd)
                                                          0.45 @     9.10 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U160/Y (ivd1_hd)
                                                          0.13 @     9.23 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U159/Y (oa21d1_hd)
                                                          0.14 @     9.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U73/Y (nd2d1_hd)
                                                          0.12 @     9.48 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U76/Y (nd2d1_hd)
                                                          0.12 @     9.61 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U162/Y (ivd1_hd)
                                                          0.12 @     9.73 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U161/Y (oa21d2_hd)
                                                          0.12 @     9.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U132/Y (ivd1_hd)
                                                          0.13 @     9.98 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U163/Y (oa21d1_hd)
                                                          0.15 @    10.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U130/Y (ivd1_hd)
                                                          0.16 @    10.29 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U58/Y (oa21d1_hd)
                                                          0.15 @    10.44 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U68/Y (ivd1_hd)
                                                          0.11 @    10.55 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U72/Y (oa21d1_hd)
                                                          0.14 @    10.69 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U71/Y (ivd1_hd)
                                                          0.15 @    10.84 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U59/Y (oa21d1_hd)
                                                          0.13 @    10.96 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U185/CO (fad1_hd)
                                                          0.40 @    11.36 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U176/CO (fad1_hd)
                                                          0.41 @    11.77 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U181/CO (fad1_hd)
                                                          0.40 @    12.18 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U180/CO (fad1_hd)
                                                          0.39 @    12.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U184/CO (fad1_hd)
                                                          0.38 @    12.95 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U183/CO (fad1_hd)
                                                          0.38 @    13.33 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U189/CO (fad1_hd)
                                                          0.39 @    13.73 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U188/CO (fad1_hd)
                                                          0.42 @    14.15 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U187/Y (xn2d2_hd)
                                                          0.35 @    14.50 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/O1[27] (float_adder_0_DP_OP_43_235_1646_0)
                                                          0.00      14.50 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U124/Y (scg14d1_hd)
                                                          0.21 @    14.71 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3d1_hd)
                                                          0.00 @    14.71 r    1.05
  data arrival time                                                 14.71      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.69      14.69      
  clock reconvergence pessimism                           0.28      14.97      
  clock uncertainty                                      -0.19      14.78      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3d1_hd)
                                                          0.00      14.78 r    
  library setup time                                     -0.07      14.71      
  data required time                                                14.71      
  ------------------------------------------------------------------------------------
  data required time                                                14.71      
  data arrival time                                                -14.71      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.00      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.99      14.99      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd4qd1_hd)
                                                          0.00      14.99 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd4qd1_hd)
                                                          0.54 @    15.53 f    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      15.53 f    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      15.53 f    
  khu_sensor_top/sensor_core/U601/Y (nr2d1_hd)            0.30 @    15.83 r    1.05
  khu_sensor_top/sensor_core/U600/Y (ivd1_hd)             0.20 @    16.03 f    1.05
  khu_sensor_top/sensor_core/U402/Y (oa21d1_hd)           0.26 @    16.29 r    1.05
  khu_sensor_top/sensor_core/U43/Y (nd2d1_hd)             0.41 @    16.69 f    1.05
  khu_sensor_top/sensor_core/U394/Y (nr2d1_hd)            0.58 @    17.27 r    1.05
  khu_sensor_top/sensor_core/U201/Y (scg2d2_hd)           0.38 @    17.65 r    1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/D (fd4qd1_hd)
                                                          0.01 @    17.66 r    1.05
  data arrival time                                                 17.66      

  clock clk_half (rise edge)                             24.00      24.00      
  clock network delay (propagated)                        1.08      25.08      
  clock reconvergence pessimism                           0.19      25.28      
  clock uncertainty                                      -0.38      24.89      
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/CK (fd4qd1_hd)
                                                          0.00      24.89 r    
  library setup time                                     -0.07      24.82      
  data required time                                                24.82      
  ------------------------------------------------------------------------------------
  data required time                                                24.82      
  data arrival time                                                -17.66      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.16      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   84  Alloctr   84  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   92  Proc 2732 
Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 34

Start DR iteration 34: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 34] Elapsed real time: 0:00:03 
[Iter 34] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 34] Stage (MB): Used   92  Alloctr   91  Proc    0 
[Iter 34] Total (MB): Used   98  Alloctr  100  Proc 2732 

End DR iteration 34 with 1 parts

Start DR iteration 35: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 35] Elapsed real time: 0:00:03 
[Iter 35] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 35] Stage (MB): Used   92  Alloctr   91  Proc    0 
[Iter 35] Total (MB): Used   98  Alloctr  100  Proc 2732 

End DR iteration 35 with 1 parts

Start DR iteration 36: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 36] Elapsed real time: 0:00:04 
[Iter 36] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[Iter 36] Stage (MB): Used   92  Alloctr   91  Proc    0 
[Iter 36] Total (MB): Used   98  Alloctr  100  Proc 2732 

End DR iteration 36 with 1 parts

Start DR iteration 37: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 37] Elapsed real time: 0:00:04 
[Iter 37] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 37] Stage (MB): Used   92  Alloctr   91  Proc    0 
[Iter 37] Total (MB): Used   99  Alloctr  100  Proc 2732 

End DR iteration 37 with 1 parts

Start DR iteration 38: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 38] Elapsed real time: 0:00:04 
[Iter 38] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 38] Stage (MB): Used   92  Alloctr   91  Proc    0 
[Iter 38] Total (MB): Used   99  Alloctr  100  Proc 2732 

End DR iteration 38 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used   80  Alloctr   80  Proc    0 
[DR] Total (MB): Used   87  Alloctr   88  Proc 2732 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used   80  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   87  Alloctr   88  Proc 2732 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 4 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2



Total Wire Length =                    1067375 micron
Total Number of Contacts =             268135
Total Number of Wires =                227481
Total Number of PtConns =              1146
Total Number of Routed Wires =       227481
Total Routed Wire Length =           1067067 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313705 micron
	Layer           MET3 :     458632 micron
	Layer           MET4 :     281262 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_2x1 :      29720
	Via   VIA34(rot)_1x2 :         34
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       5334
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       4914
	Via   VIA12(rot)_1x2 :       7987
	Via   VIA12(rot)_2x1 :       2943
	Via        VIA12_1x2 :      16053

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 

Total number of nets = 30744
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# incremental route optimization 2
route_opt -incremental -size_only
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 8.17 seconds
EKL_MT: elapsed time 9 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Sep  8 19:17:35 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.61
  Critical Path Slack:           9.87
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          4.70
  Critical Path Slack:           4.36
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:         11.73
  Critical Path Slack:           0.01
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.05
  No. of Hold Violations:       10.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.67
  Critical Path Slack:           7.16
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5610
  Leaf Cell Count:              28862
  Buf/Inv Cell Count:            4587
  Buf Cell Count:                 264
  Inv Cell Count:                4323
  CT Buf/Inv Cell Count:          198
  Combinational Cell Count:     23485
  Sequential Cell Count:         5377
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53277.363912
  Noncombinational Area: 38130.996748
  Buf/Inv Area:           4554.343588
  Total Buffer Area:           356.67
  Total Inverter Area:        4197.68
  Macro/Black Box Area:      0.000000
  Net Area:                930.991172
  Net XLength        :      500302.09
  Net YLength        :      593551.81
  -----------------------------------
  Cell Area:             91408.360660
  Design Area:           92339.351832
  Net Length        :      1093853.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         30898
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               75.45
  -----------------------------------------
  Overall Compile Time:               76.77
  Overall Compile Wall Clock Time:    77.29

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.05  Number of Violating Paths: 10  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.05  Number of Violating Paths: 10  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0100 TNS: 0.0475  Number of Violating Path: 10
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 4 
ROPT:    Running Incremental Optimization Stage             Tue Sep  8 19:17:36 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 415676.4
  Total fixed cell area: 382012.8
  Total physical cell area: 797689.2
  Core area: (187620 187620 1008220 1004820)



  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.05  Number of Violating Paths: 10  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.05  Number of Violating Paths: 10  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    569 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  8 19:17:48 2020
****************************************
Std cell utilization: 64.77%  (274225/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 63.77%  (262422/(423355-11857))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        274225   sites, (non-fixed:262422 fixed:11803)
                      28818    cells, (non-fixed:28196  fixed:622)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      11857    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       144 
Avg. std cell width:  4.69 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  8 19:17:48 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 0 (out of 28196) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Sep  8 19:17:48 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    569 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Tue Sep  8 19:17:51 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Tue Sep  8 19:17:53 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   70  Alloctr   69  Proc    0 
[ECO: Extraction] Total (MB): Used   78  Alloctr   79  Proc 2732 
Num of eco nets = 30744
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   73  Alloctr   73  Proc    0 
[ECO: Init] Total (MB): Used   81  Alloctr   82  Proc 2732 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	27/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	36/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	45/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	54/81 Partitions, Violations =	0
Checked	57/81 Partitions, Violations =	4
Checked	60/81 Partitions, Violations =	4
Checked	63/81 Partitions, Violations =	4
Checked	66/81 Partitions, Violations =	4
Checked	69/81 Partitions, Violations =	4
Checked	72/81 Partitions, Violations =	4
Checked	75/81 Partitions, Violations =	4
Checked	78/81 Partitions, Violations =	4
Checked	81/81 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4

[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  100  Alloctr  101  Proc 2732 

Total Wire Length =                    1067375 micron
Total Number of Contacts =             268135
Total Number of Wires =                227665
Total Number of PtConns =              1146
Total Number of Routed Wires =       227665
Total Routed Wire Length =           1067067 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313705 micron
	Layer           MET3 :     458632 micron
	Layer           MET4 :     281262 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_2x1 :      29720
	Via   VIA34(rot)_1x2 :         34
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       5334
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       4914
	Via   VIA12(rot)_1x2 :       7987
	Via   VIA12(rot)_2x1 :       2943
	Via        VIA12_1x2 :      16053

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  100  Alloctr  101  Proc 2732 

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  100  Alloctr  101  Proc 2732 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 2] Elapsed real time: 0:00:13 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 2] Total (MB): Used  100  Alloctr  101  Proc 2732 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 3] Elapsed real time: 0:00:13 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 3] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 3] Total (MB): Used  100  Alloctr  101  Proc 2732 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 4] Elapsed real time: 0:00:13 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 4] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 4] Total (MB): Used  100  Alloctr  101  Proc 2732 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations


DR finished with 4 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2


Total Wire Length =                    1067375 micron
Total Number of Contacts =             268135
Total Number of Wires =                227667
Total Number of PtConns =              1146
Total Number of Routed Wires =       227667
Total Routed Wire Length =           1067067 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313705 micron
	Layer           MET3 :     458632 micron
	Layer           MET4 :     281262 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_2x1 :      29720
	Via   VIA34(rot)_1x2 :         34
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       5334
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       4914
	Via   VIA12(rot)_1x2 :       7987
	Via   VIA12(rot)_2x1 :       2943
	Via        VIA12_1x2 :      16053

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   93  Alloctr   94  Proc 2732 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   93  Alloctr   94  Proc 2732 
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR] Total (MB): Used   89  Alloctr   90  Proc 2732 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used   89  Alloctr   90  Proc 2732 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 30744)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used   88  Alloctr   90  Proc 2732 
[ECO: DR] Elapsed real time: 0:00:17 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: DR] Stage (MB): Used   80  Alloctr   80  Proc    0 
[ECO: DR] Total (MB): Used   88  Alloctr   90  Proc 2732 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 4 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2



Total Wire Length =                    1067375 micron
Total Number of Contacts =             268135
Total Number of Wires =                227667
Total Number of PtConns =              1146
Total Number of Routed Wires =       227667
Total Routed Wire Length =           1067067 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313705 micron
	Layer           MET3 :     458632 micron
	Layer           MET4 :     281262 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_2x1 :      29720
	Via   VIA34(rot)_1x2 :         34
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       5334
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       4914
	Via   VIA12(rot)_1x2 :       7987
	Via   VIA12(rot)_2x1 :       2943
	Via        VIA12_1x2 :      16053

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 

Total number of nets = 30744
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1067375 micron
Total Number of Contacts =             268135
Total Number of Wires =                227667
Total Number of PtConns =              1146
Total Number of Routed Wires =       227667
Total Routed Wire Length =           1067067 micron
Total Number of Routed Contacts =       268135
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313705 micron
	Layer           MET3 :     458632 micron
	Layer           MET4 :     281262 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          3
	Via            VIA34 :        826
	Via        VIA34_2x1 :      29720
	Via   VIA34(rot)_1x2 :         34
	Via   VIA34(rot)_2x1 :          2
	Via        VIA34_1x2 :       5334
	Via            VIA23 :       4163
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77085
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        348
	Via        VIA23_2x1 :      32657
	Via            VIA12 :      82850
	Via       VIA12(rot) :       3193
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       4914
	Via   VIA12(rot)_1x2 :       7987
	Via   VIA12(rot)_2x1 :       2943
	Via        VIA12_1x2 :      16053

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    = 66.05% (177096 / 268135 vias)
 
    Layer VIA1       = 27.04% (31897  / 117942  vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.05% (177098 / 268135 vias)
 
    Layer VIA1       = 27.05% (31899  / 117942  vias)
        Weight 1     = 27.05% (31899   vias)
        Un-optimized = 72.95% (86043   vias)
    Layer VIA2       = 96.36% (110109 / 114274  vias)
        Weight 1     = 96.36% (110109  vias)
        Un-optimized =  3.64% (4165    vias)
    Layer VIA3       = 97.70% (35090  / 35916   vias)
        Weight 1     = 97.70% (35090   vias)
        Un-optimized =  2.30% (826     vias)
    Layer VIA4       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:17 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    9  Alloctr   10  Proc 2732 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Tue Sep  8 19:18:11 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 8.01 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Sep  8 19:18:41 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.61
  Critical Path Slack:           9.87
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          4.70
  Critical Path Slack:           4.36
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:         11.73
  Critical Path Slack:           0.01
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.05
  No. of Hold Violations:       10.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.67
  Critical Path Slack:           7.16
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5610
  Leaf Cell Count:              28862
  Buf/Inv Cell Count:            4587
  Buf Cell Count:                 264
  Inv Cell Count:                4323
  CT Buf/Inv Cell Count:          198
  Combinational Cell Count:     23485
  Sequential Cell Count:         5377
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53277.363912
  Noncombinational Area: 38130.996748
  Buf/Inv Area:           4554.343588
  Total Buffer Area:           356.67
  Total Inverter Area:        4197.68
  Macro/Black Box Area:      0.000000
  Net Area:                930.991172
  Net XLength        :      500302.09
  Net YLength        :      593551.81
  -----------------------------------
  Cell Area:             91408.360660
  Design Area:           92339.351832
  Net Length        :      1093853.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         30898
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               82.68
  -----------------------------------------
  Overall Compile Time:               84.28
  Overall Compile Wall Clock Time:    84.82

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.05  Number of Violating Paths: 10  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.05  Number of Violating Paths: 10  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0100 TNS: 0.0475  Number of Violating Path: 10
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 4 
1
# Use non-timing driven Duo. If not, runtime will be increased.
set_route_zrt_global_options -timing_driven false
1
set_route_zrt_track_options  -timing_driven false
1
set_route_zrt_detail_options -timing_driven false
1
# Insert duovia
insert_zrt_redundant_vias
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 false               
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   79  Alloctr   78  Proc    0 
[Dr init] Total (MB): Used   88  Alloctr   89  Proc 2732 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA12(r) ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)



	There were 74842 out of 109518 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:03 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Technology Processing] Stage (MB): Used   79  Alloctr   78  Proc    0 
[Technology Processing] Total (MB): Used   88  Alloctr   89  Proc 2732 

Begin Redundant via insertion ...

Routed	2/81 Partitions, Violations =	4
Routed	3/81 Partitions, Violations =	4
Routed	4/81 Partitions, Violations =	4
Routed	5/81 Partitions, Violations =	4
Routed	6/81 Partitions, Violations =	4
Routed	7/81 Partitions, Violations =	4
Routed	11/81 Partitions, Violations =	4
Routed	12/81 Partitions, Violations =	4
Routed	13/81 Partitions, Violations =	4
Routed	14/81 Partitions, Violations =	4
Routed	15/81 Partitions, Violations =	4
Routed	16/81 Partitions, Violations =	4
Routed	17/81 Partitions, Violations =	4
Routed	20/81 Partitions, Violations =	4
Routed	21/81 Partitions, Violations =	4
Routed	22/81 Partitions, Violations =	4
Routed	23/81 Partitions, Violations =	4
Routed	24/81 Partitions, Violations =	4
Routed	25/81 Partitions, Violations =	4
Routed	26/81 Partitions, Violations =	4
Routed	28/81 Partitions, Violations =	4
Routed	29/81 Partitions, Violations =	4
Routed	30/81 Partitions, Violations =	4
Routed	31/81 Partitions, Violations =	4
Routed	32/81 Partitions, Violations =	4
Routed	33/81 Partitions, Violations =	4
Routed	34/81 Partitions, Violations =	4
Routed	35/81 Partitions, Violations =	4
Routed	37/81 Partitions, Violations =	4
Routed	38/81 Partitions, Violations =	4
Routed	39/81 Partitions, Violations =	4
Routed	40/81 Partitions, Violations =	4
Routed	41/81 Partitions, Violations =	4
Routed	42/81 Partitions, Violations =	4
Routed	43/81 Partitions, Violations =	4
Routed	44/81 Partitions, Violations =	4
Routed	46/81 Partitions, Violations =	4
Routed	47/81 Partitions, Violations =	4
Routed	48/81 Partitions, Violations =	4
Routed	49/81 Partitions, Violations =	4
Routed	50/81 Partitions, Violations =	4
Routed	51/81 Partitions, Violations =	4
Routed	52/81 Partitions, Violations =	4
Routed	53/81 Partitions, Violations =	4
Routed	55/81 Partitions, Violations =	4
Routed	56/81 Partitions, Violations =	4
Routed	57/81 Partitions, Violations =	4
Routed	58/81 Partitions, Violations =	4
Routed	59/81 Partitions, Violations =	4
Routed	60/81 Partitions, Violations =	4
Routed	61/81 Partitions, Violations =	4
Routed	62/81 Partitions, Violations =	4
Routed	64/81 Partitions, Violations =	4
Routed	65/81 Partitions, Violations =	4
Routed	66/81 Partitions, Violations =	4
Routed	67/81 Partitions, Violations =	4
Routed	68/81 Partitions, Violations =	4
Routed	69/81 Partitions, Violations =	4
Routed	70/81 Partitions, Violations =	4
Routed	71/81 Partitions, Violations =	4

RedundantVia finished with 4 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2


Total Wire Length =                    1067273 micron
Total Number of Contacts =             268134
Total Number of Wires =                227599
Total Number of PtConns =              842
Total Number of Routed Wires =       227599
Total Routed Wire Length =           1067049 micron
Total Number of Routed Contacts =       268134
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313651 micron
	Layer           MET3 :     458590 micron
	Layer           MET4 :     281256 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          2
	Via            VIA34 :        540
	Via        VIA34_2x1 :      29941
	Via   VIA34(rot)_1x2 :         35
	Via   VIA34(rot)_2x1 :          4
	Via        VIA34_1x2 :       5396
	Via            VIA23 :       3224
	Via        VIA23_1x2 :      77629
	Via   VIA23(rot)_2x1 :         22
	Via   VIA23(rot)_1x2 :        381
	Via        VIA23_2x1 :      33018
	Via            VIA12 :      82188
	Via       VIA12(rot) :       3124
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5275
	Via   VIA12(rot)_1x2 :       8138
	Via   VIA12(rot)_2x1 :       3004
	Via        VIA12_1x2 :      16210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.78% (179057 / 268134 vias)
 
    Layer VIA1       = 27.67% (32629  / 117941  vias)
        Weight 1     = 27.67% (32629   vias)
        Un-optimized = 72.33% (85312   vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
        Weight 1     = 97.18% (111050  vias)
        Un-optimized =  2.82% (3224    vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
        Weight 1     = 98.50% (35376   vias)
        Un-optimized =  1.50% (540     vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
        Weight 1     = 66.67% (2       vias)
        Un-optimized = 33.33% (1       vias)
 
  Total double via conversion rate    = 66.78% (179055 / 268134 vias)
 
    Layer VIA1       = 27.66% (32627  / 117941  vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.78% (179057 / 268134 vias)
 
    Layer VIA1       = 27.67% (32629  / 117941  vias)
        Weight 1     = 27.67% (32629   vias)
        Un-optimized = 72.33% (85312   vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
        Weight 1     = 97.18% (111050  vias)
        Un-optimized =  2.82% (3224    vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
        Weight 1     = 98.50% (35376   vias)
        Un-optimized =  1.50% (540     vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
        Weight 1     = 66.67% (2       vias)
        Un-optimized = 33.33% (1       vias)
 

[RedundantVia] Elapsed real time: 0:00:22 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[RedundantVia] Stage (MB): Used   87  Alloctr   86  Proc    0 
[RedundantVia] Total (MB): Used   96  Alloctr   97  Proc 2732 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:22 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Dr init] Stage (MB): Used   87  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 2732 
Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2

[Iter 1] Elapsed real time: 0:00:22 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 1] Stage (MB): Used   94  Alloctr   94  Proc    0 
[Iter 1] Total (MB): Used  103  Alloctr  104  Proc 2732 

End DR iteration 1 with 1 parts

[DR] Elapsed real time: 0:00:22 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[DR] Stage (MB): Used   82  Alloctr   82  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 2732 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 4 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2



Total Wire Length =                    1067273 micron
Total Number of Contacts =             268134
Total Number of Wires =                227600
Total Number of PtConns =              842
Total Number of Routed Wires =       227600
Total Routed Wire Length =           1067049 micron
Total Number of Routed Contacts =       268134
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313651 micron
	Layer           MET3 :     458590 micron
	Layer           MET4 :     281256 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          2
	Via            VIA34 :        540
	Via        VIA34_2x1 :      29941
	Via   VIA34(rot)_1x2 :         35
	Via   VIA34(rot)_2x1 :          4
	Via        VIA34_1x2 :       5396
	Via            VIA23 :       3224
	Via        VIA23_1x2 :      77629
	Via   VIA23(rot)_2x1 :         22
	Via   VIA23(rot)_1x2 :        381
	Via        VIA23_2x1 :      33018
	Via            VIA12 :      82188
	Via       VIA12(rot) :       3124
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5275
	Via   VIA12(rot)_1x2 :       8138
	Via   VIA12(rot)_2x1 :       3004
	Via        VIA12_1x2 :      16210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.78% (179057 / 268134 vias)
 
    Layer VIA1       = 27.67% (32629  / 117941  vias)
        Weight 1     = 27.67% (32629   vias)
        Un-optimized = 72.33% (85312   vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
        Weight 1     = 97.18% (111050  vias)
        Un-optimized =  2.82% (3224    vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
        Weight 1     = 98.50% (35376   vias)
        Un-optimized =  1.50% (540     vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
        Weight 1     = 66.67% (2       vias)
        Un-optimized = 33.33% (1       vias)
 
  Total double via conversion rate    = 66.78% (179055 / 268134 vias)
 
    Layer VIA1       = 27.66% (32627  / 117941  vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.78% (179057 / 268134 vias)
 
    Layer VIA1       = 27.67% (32629  / 117941  vias)
        Weight 1     = 27.67% (32629   vias)
        Un-optimized = 72.33% (85312   vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
        Weight 1     = 97.18% (111050  vias)
        Un-optimized =  2.82% (3224    vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
        Weight 1     = 98.50% (35376   vias)
        Un-optimized =  1.50% (540     vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
        Weight 1     = 66.67% (2       vias)
        Un-optimized = 33.33% (1       vias)
 

Total number of nets = 30744
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# To fix antenna violations
set_route_zrt_detail_options -antenna true -insert_diodes_during_routing true 	-diode_libcell_names diode_cell_hd
1
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 30744 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   82  Alloctr   83  Proc 2732 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	11/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	20/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	28/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	37/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	46/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	55/81 Partitions, Violations =	4
Checked	57/81 Partitions, Violations =	4
Checked	60/81 Partitions, Violations =	4
Checked	64/81 Partitions, Violations =	4
Checked	66/81 Partitions, Violations =	4
Checked	69/81 Partitions, Violations =	4
[DRC CHECK] Elapsed real time: 0:00:13 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   98  Alloctr  100  Proc 2732 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n32; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/105.92592621
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n36; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/228.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n21; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_6_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/251.11111450
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n22; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_1_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/149.62962341
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n20; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_7_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/140.27586365
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n21; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_5_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/110.20689392
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n22; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_1_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/107.17241669
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_2/n24; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/131.26437378
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n27; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_0_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09100000; allowed ratio/ratio 100.00000000/173.09890747
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n28; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_25_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/146.25286865
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n29; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/130.52873230
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n31; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_18_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/229.83908081
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n32; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_9_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/228.41378784
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n33; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_1_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/268.96551514
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n35; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/112.54321289
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n88; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_1_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08100000; allowed ratio/ratio 100.00000000/100.98765564
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n1; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/a_reg_18_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08100000; allowed ratio/ratio 100.00000000/127.85185242
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n22; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_11_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/130.09194946
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n24; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_9_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/145.33332825
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n26; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_7_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/133.01148987
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n30; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_12_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/118.02298737
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n32; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_11_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/117.93103790
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n8; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08700000; allowed ratio/ratio 100.00000000/165.74713135
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n11; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_18_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/101.93103790
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/n12; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_17_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/122.73563385
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1314; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U841; master port H
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/132.27586365
Antenna DRC for net n17; Net top lay MET4
	ICell pad34; master port TN
		Antenna/diode mode 1/2; wlay MET3; gArea 0.02000000; allowed ratio/ratio 100.00000000/154.60000610
		Antenna/diode mode 1/2; wlay MET4; gArea 0.02000000; allowed ratio/ratio 100.00000000/545.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B[28]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U518; master port B
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/130.08966064
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A[15]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U563; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/150.64367676
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A[18]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U560; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/126.64367676
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/U110; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.12700000; allowed ratio/ratio 100.00000000/111.21260071
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[15]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place18; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/159.27906799
Found 32 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   99  Alloctr  100  Proc 2732 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2


Total Wire Length =                    1067273 micron
Total Number of Contacts =             268134
Total Number of Wires =                227776
Total Number of PtConns =              845
Total Number of Routed Wires =       227776
Total Routed Wire Length =           1067048 micron
Total Number of Routed Contacts =       268134
	Layer           MET1 :      13758 micron
	Layer           MET2 :     313650 micron
	Layer           MET3 :     458591 micron
	Layer           MET4 :     281256 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          2
	Via            VIA34 :        540
	Via        VIA34_2x1 :      29941
	Via   VIA34(rot)_1x2 :         35
	Via   VIA34(rot)_2x1 :          4
	Via        VIA34_1x2 :       5396
	Via            VIA23 :       3224
	Via        VIA23_1x2 :      77629
	Via   VIA23(rot)_2x1 :         22
	Via   VIA23(rot)_1x2 :        381
	Via        VIA23_2x1 :      33018
	Via            VIA12 :      82188
	Via       VIA12(rot) :       3124
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5275
	Via   VIA12(rot)_1x2 :       8138
	Via   VIA12(rot)_2x1 :       3004
	Via        VIA12_1x2 :      16210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.78% (179057 / 268134 vias)
 
    Layer VIA1       = 27.67% (32629  / 117941  vias)
        Weight 1     = 27.67% (32629   vias)
        Un-optimized = 72.33% (85312   vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
        Weight 1     = 97.18% (111050  vias)
        Un-optimized =  2.82% (3224    vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
        Weight 1     = 98.50% (35376   vias)
        Un-optimized =  1.50% (540     vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
        Weight 1     = 66.67% (2       vias)
        Un-optimized = 33.33% (1       vias)
 
  Total double via conversion rate    = 66.78% (179055 / 268134 vias)
 
    Layer VIA1       = 27.66% (32627  / 117941  vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.78% (179057 / 268134 vias)
 
    Layer VIA1       = 27.67% (32629  / 117941  vias)
        Weight 1     = 27.67% (32629   vias)
        Un-optimized = 72.33% (85312   vias)
    Layer VIA2       = 97.18% (111050 / 114274  vias)
        Weight 1     = 97.18% (111050  vias)
        Un-optimized =  2.82% (3224    vias)
    Layer VIA3       = 98.50% (35376  / 35916   vias)
        Weight 1     = 98.50% (35376   vias)
        Un-optimized =  1.50% (540     vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
        Weight 1     = 66.67% (2       vias)
        Un-optimized = 33.33% (1       vias)
 


Verify Summary:

Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = 33
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 8.05 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Sep  8 19:19:53 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 95.15% on scenario func1_wst

  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  input external delay                                    0.35      13.10 f    
  UART_RXD (in)                                           0.00      13.10 f    
  pad29/Y (phic_p)                                        1.58 @    14.68 f    1.05
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.68 f    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.68 f    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.68 f    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.03 @    14.71 f    1.05
  data arrival time                                                 14.71      

  clock clk_half (rise edge)                             24.00      24.00      
  clock network delay (propagated)                        1.07      25.07      
  clock reconvergence pessimism                           0.00      25.07      
  clock uncertainty                                      -0.38      24.68      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      24.68 r    
  library setup time                                     -0.11      24.58      
  data required time                                                24.58      
  ------------------------------------------------------------------------------------
  data required time                                                24.58      
  data arrival time                                                -14.71      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        9.87      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_RESET
            (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        2.99       2.99      
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/CK (fd3qd1_hd)
                                                          0.00       2.99 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET_reg/Q (fd3qd1_hd)
                                                          0.47 @     3.47 r    1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_RESET (ads1292_controller)
                                                          0.00       3.47 r    
  khu_sensor_top/ADS1292_RESET (khu_sensor_top)           0.00       3.47 r    
  icc_place7/Y (ivd1_hd)                                  0.09 @     3.55 f    1.05
  icc_place8/Y (ivd2_hd)                                  0.38 @     3.93 r    1.05
  icc_place9/Y (ivd2_hd)                                  0.52 @     4.46 f    1.05
  icc_place10/Y (ivd4_hd)                                 0.40 @     4.86 r    1.05
  pad3/PAD (phob12_p)                                     2.84 @     7.70 r    1.05
  ADS1292_RESET (out)                                     0.00       7.70 r    
  data arrival time                                                  7.70      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.19      12.56      
  output external delay                                  -0.50      12.06      
  data required time                                                12.06      
  ------------------------------------------------------------------------------------
  data required time                                                12.06      
  data arrival time                                                 -7.70      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.36      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        2.98       2.98      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_5_/CK (fd1qd1_hd)
                                                          0.00       2.98 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_5_/Q (fd1qd1_hd)
                                                          0.69 @     3.67 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/A[5] (float_adder_0_DW_cmp_6)
                                                          0.00       3.67 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U182/Y (nr2d1_hd)
                                                          0.26 @     3.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U160/Y (oa21d1_hd)
                                                          0.24 @     4.17 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U159/Y (ao21d1_hd)
                                                          0.25 @     4.41 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U174/Y (oa21d4_hd)
                                                          0.16 @     4.57 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U175/Y (ao21d4_hd)
                                                          0.18 @     4.75 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/U189/Y (oa21d4_hd)
                                                          0.19 @     4.94 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_3/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       4.94 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U120/Y (ivd4_hd)
                                                          0.12 @     5.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U125/Y (nd2d8_hd)
                                                          0.20 @     5.27 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place54/Y (ivd8_hd)
                                                          0.21 @     5.48 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place51/Y (ivd6_hd)
                                                          0.29 @     5.77 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U735/Y (ao22d1_hd)
                                                          0.29 @     6.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/I1[1] (float_adder_0_DP_OP_43_235_1646_0)
                                                          0.00       6.06 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U175/CO (fad4_hd)
                                                          0.49 @     6.55 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U178/CO (fad2_hd)
                                                          0.28 @     6.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U177/CO (fad2_hd)
                                                          0.29 @     7.12 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U182/CO (fad1_hd)
                                                          0.37 @     7.48 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U179/CO (fad1_hd)
                                                          0.46 @     7.95 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U64/Y (nd2d1_hd)
                                                          0.15 @     8.10 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U66/Y (nd3d1_hd)
                                                          0.16 @     8.26 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U67/CO (fad1_hd)
                                                          0.39 @     8.65 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U186/CO (fad1_hd)
                                                          0.45 @     9.10 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U160/Y (ivd1_hd)
                                                          0.13 @     9.23 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U159/Y (oa21d1_hd)
                                                          0.14 @     9.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U73/Y (nd2d1_hd)
                                                          0.12 @     9.48 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U76/Y (nd2d1_hd)
                                                          0.12 @     9.61 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U162/Y (ivd1_hd)
                                                          0.12 @     9.73 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U161/Y (oa21d2_hd)
                                                          0.12 @     9.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U132/Y (ivd1_hd)
                                                          0.13 @     9.98 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U163/Y (oa21d1_hd)
                                                          0.15 @    10.14 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U130/Y (ivd1_hd)
                                                          0.16 @    10.29 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U58/Y (oa21d1_hd)
                                                          0.15 @    10.45 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U68/Y (ivd1_hd)
                                                          0.11 @    10.56 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U72/Y (oa21d1_hd)
                                                          0.14 @    10.69 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U71/Y (ivd1_hd)
                                                          0.15 @    10.84 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U59/Y (oa21d1_hd)
                                                          0.13 @    10.97 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U185/CO (fad1_hd)
                                                          0.40 @    11.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U176/CO (fad1_hd)
                                                          0.41 @    11.78 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U181/CO (fad1_hd)
                                                          0.40 @    12.18 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U180/CO (fad1_hd)
                                                          0.39 @    12.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U184/CO (fad1_hd)
                                                          0.38 @    12.95 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U183/CO (fad1_hd)
                                                          0.38 @    13.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U189/CO (fad1_hd)
                                                          0.39 @    13.73 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U188/CO (fad1_hd)
                                                          0.42 @    14.15 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/U187/Y (xn2d2_hd)
                                                          0.35 @    14.50 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_235_1646/O1[27] (float_adder_0_DP_OP_43_235_1646_0)
                                                          0.00      14.50 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U124/Y (scg14d1_hd)
                                                          0.21 @    14.71 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3d1_hd)
                                                          0.00 @    14.71 r    1.05
  data arrival time                                                 14.71      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.69      14.69      
  clock reconvergence pessimism                           0.28      14.97      
  clock uncertainty                                      -0.19      14.78      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3d1_hd)
                                                          0.00      14.78 r    
  library setup time                                     -0.07      14.71      
  data required time                                                14.71      
  ------------------------------------------------------------------------------------
  data required time                                                14.71      
  data arrival time                                                -14.71      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.00      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (propagated)                        2.99      14.99      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd4qd1_hd)
                                                          0.00      14.99 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd4qd1_hd)
                                                          0.54 @    15.53 f    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      15.53 f    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      15.53 f    
  khu_sensor_top/sensor_core/U601/Y (nr2d1_hd)            0.30 @    15.83 r    1.05
  khu_sensor_top/sensor_core/U600/Y (ivd1_hd)             0.20 @    16.03 f    1.05
  khu_sensor_top/sensor_core/U402/Y (oa21d1_hd)           0.26 @    16.29 r    1.05
  khu_sensor_top/sensor_core/U43/Y (nd2d1_hd)             0.41 @    16.69 f    1.05
  khu_sensor_top/sensor_core/U394/Y (nr2d1_hd)            0.58 @    17.27 r    1.05
  khu_sensor_top/sensor_core/U201/Y (scg2d2_hd)           0.38 @    17.65 r    1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/D (fd4qd1_hd)
                                                          0.01 @    17.66 r    1.05
  data arrival time                                                 17.66      

  clock clk_half (rise edge)                             24.00      24.00      
  clock network delay (propagated)                        1.08      25.08      
  clock reconvergence pessimism                           0.19      25.28      
  clock uncertainty                                      -0.38      24.89      
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/CK (fd4qd1_hd)
                                                          0.00      24.89 r    
  library setup time                                     -0.07      24.82      
  data required time                                                24.82      
  ------------------------------------------------------------------------------------
  data required time                                                24.82      
  data arrival time                                                -17.66      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.16      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   86  Alloctr   85  Proc    0 
[Dr init] Total (MB): Used   98  Alloctr   99  Proc 2732 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 30744, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 39

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 39: non-uniform partition
Routed	1/72 Partitions, Violations =	169
Routed	2/72 Partitions, Violations =	166
Routed	3/72 Partitions, Violations =	162
Routed	4/72 Partitions, Violations =	161
Routed	5/72 Partitions, Violations =	158
Routed	6/72 Partitions, Violations =	157
Routed	7/72 Partitions, Violations =	155
Routed	8/72 Partitions, Violations =	152
Routed	9/72 Partitions, Violations =	147
Routed	10/72 Partitions, Violations =	147
Routed	11/72 Partitions, Violations =	144
Routed	12/72 Partitions, Violations =	140
Routed	13/72 Partitions, Violations =	139
Routed	14/72 Partitions, Violations =	136
Routed	15/72 Partitions, Violations =	133
Routed	16/72 Partitions, Violations =	129
Routed	17/72 Partitions, Violations =	125
Routed	18/72 Partitions, Violations =	123
Routed	19/72 Partitions, Violations =	123
Routed	20/72 Partitions, Violations =	122
Routed	21/72 Partitions, Violations =	118
Routed	22/72 Partitions, Violations =	116
Routed	23/72 Partitions, Violations =	116
Routed	24/72 Partitions, Violations =	114
Routed	25/72 Partitions, Violations =	112
Routed	26/72 Partitions, Violations =	111
Routed	27/72 Partitions, Violations =	107
Routed	28/72 Partitions, Violations =	105
Routed	29/72 Partitions, Violations =	105
Routed	30/72 Partitions, Violations =	105
Routed	31/72 Partitions, Violations =	105
Routed	32/72 Partitions, Violations =	102
Routed	33/72 Partitions, Violations =	97
Routed	34/72 Partitions, Violations =	91
Routed	35/72 Partitions, Violations =	91
Routed	36/72 Partitions, Violations =	87
Routed	37/72 Partitions, Violations =	81
Routed	38/72 Partitions, Violations =	78
Routed	39/72 Partitions, Violations =	72
Routed	40/72 Partitions, Violations =	68
Routed	41/72 Partitions, Violations =	63
Routed	42/72 Partitions, Violations =	58
Routed	43/72 Partitions, Violations =	57
Routed	44/72 Partitions, Violations =	56
Routed	45/72 Partitions, Violations =	55
Routed	46/72 Partitions, Violations =	53
Routed	47/72 Partitions, Violations =	51
Routed	48/72 Partitions, Violations =	48
Routed	49/72 Partitions, Violations =	45
Routed	50/72 Partitions, Violations =	38
Routed	51/72 Partitions, Violations =	36
Routed	52/72 Partitions, Violations =	35
Routed	53/72 Partitions, Violations =	35
Routed	54/72 Partitions, Violations =	32
Routed	55/72 Partitions, Violations =	30
Routed	56/72 Partitions, Violations =	26
Routed	57/72 Partitions, Violations =	24
Routed	58/72 Partitions, Violations =	22
Routed	59/72 Partitions, Violations =	18
Routed	60/72 Partitions, Violations =	16
Routed	61/72 Partitions, Violations =	14
Routed	62/72 Partitions, Violations =	12
Routed	63/72 Partitions, Violations =	12
Routed	64/72 Partitions, Violations =	12
Routed	65/72 Partitions, Violations =	11
Routed	66/72 Partitions, Violations =	10
Routed	67/72 Partitions, Violations =	10
Routed	68/72 Partitions, Violations =	10
Routed	69/72 Partitions, Violations =	9
Routed	70/72 Partitions, Violations =	8
Routed	71/72 Partitions, Violations =	7
Routed	72/72 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	5

	Diff net spacing : 1
	Min-max layer : 2
	Short : 2
	Internal-only types : 2

[Iter 39] Elapsed real time: 0:00:06 
[Iter 39] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 39] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 39] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 39 with 72 parts

Start DR iteration 40: non-uniform partition
Routed	1/20 Partitions, Violations =	31
Routed	2/20 Partitions, Violations =	29
Routed	3/20 Partitions, Violations =	29
Routed	4/20 Partitions, Violations =	29
Routed	5/20 Partitions, Violations =	29
Routed	6/20 Partitions, Violations =	24
Routed	7/20 Partitions, Violations =	21
Routed	8/20 Partitions, Violations =	19
Routed	9/20 Partitions, Violations =	17
Routed	10/20 Partitions, Violations =	16
Routed	11/20 Partitions, Violations =	13
Routed	12/20 Partitions, Violations =	13
Routed	13/20 Partitions, Violations =	13
Routed	14/20 Partitions, Violations =	12
Routed	15/20 Partitions, Violations =	11
Routed	16/20 Partitions, Violations =	10
Routed	17/20 Partitions, Violations =	9
Routed	18/20 Partitions, Violations =	9
Routed	19/20 Partitions, Violations =	9
Routed	20/20 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	4

	Less than minimum area : 2
	Min-max layer : 2
	Short : 2
	Internal-only types : 2

[Iter 40] Elapsed real time: 0:00:07 
[Iter 40] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 40] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 40] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 40 with 20 parts

Start DR iteration 41: non-uniform partition
Routed	1/15 Partitions, Violations =	27
Routed	2/15 Partitions, Violations =	27
Routed	3/15 Partitions, Violations =	27
Routed	4/15 Partitions, Violations =	23
Routed	5/15 Partitions, Violations =	19
Routed	6/15 Partitions, Violations =	17
Routed	7/15 Partitions, Violations =	14
Routed	8/15 Partitions, Violations =	12
Routed	9/15 Partitions, Violations =	11
Routed	10/15 Partitions, Violations =	11
Routed	11/15 Partitions, Violations =	10
Routed	12/15 Partitions, Violations =	9
Routed	13/15 Partitions, Violations =	8
Routed	14/15 Partitions, Violations =	7
Routed	15/15 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	4

	Min-max layer : 2
	Short : 2
	Internal-only types : 1

[Iter 41] Elapsed real time: 0:00:08 
[Iter 41] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 41] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 41] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 41 with 15 parts

Start DR iteration 42: non-uniform partition
Routed	1/11 Partitions, Violations =	21
Routed	2/11 Partitions, Violations =	21
Routed	3/11 Partitions, Violations =	21
Routed	4/11 Partitions, Violations =	15
Routed	5/11 Partitions, Violations =	12
Routed	6/11 Partitions, Violations =	8
Routed	7/11 Partitions, Violations =	7
Routed	8/11 Partitions, Violations =	6
Routed	9/11 Partitions, Violations =	6
Routed	10/11 Partitions, Violations =	6
Routed	11/11 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	4

	Min-max layer : 2
	Short : 2

[Iter 42] Elapsed real time: 0:00:08 
[Iter 42] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 42] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 42] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 42 with 11 parts

Start DR iteration 43: non-uniform partition
Routed	1/13 Partitions, Violations =	19
Routed	2/13 Partitions, Violations =	17
Routed	3/13 Partitions, Violations =	17
Routed	4/13 Partitions, Violations =	17
Routed	5/13 Partitions, Violations =	15
Routed	6/13 Partitions, Violations =	13
Routed	7/13 Partitions, Violations =	8
Routed	8/13 Partitions, Violations =	7
Routed	9/13 Partitions, Violations =	6
Routed	10/13 Partitions, Violations =	6
Routed	11/13 Partitions, Violations =	6
Routed	12/13 Partitions, Violations =	6
Routed	13/13 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	3

	Min-max layer : 2
	Short : 2
	Internal-only types : 1

[Iter 43] Elapsed real time: 0:00:09 
[Iter 43] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 43] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 43] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 43 with 13 parts

Start DR iteration 44: non-uniform partition
Routed	1/11 Partitions, Violations =	19
Routed	2/11 Partitions, Violations =	19
Routed	3/11 Partitions, Violations =	19
Routed	4/11 Partitions, Violations =	17
Routed	5/11 Partitions, Violations =	15
Routed	6/11 Partitions, Violations =	13
Routed	7/11 Partitions, Violations =	12
Routed	8/11 Partitions, Violations =	11
Routed	9/11 Partitions, Violations =	12
Routed	10/11 Partitions, Violations =	13
Routed	11/11 Partitions, Violations =	11

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	11
	@@@@ Total number of instance ports with antenna violations =	7

	Less than minimum area : 2
	Min-max layer : 2
	Short : 2
	Internal-only types : 5

[Iter 44] Elapsed real time: 0:00:10 
[Iter 44] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 44] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 44] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 44 with 11 parts

Start DR iteration 45: non-uniform partition
Routed	1/19 Partitions, Violations =	49
Routed	2/19 Partitions, Violations =	42
Routed	3/19 Partitions, Violations =	33
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	26
Routed	10/19 Partitions, Violations =	23
Routed	11/19 Partitions, Violations =	19
Routed	12/19 Partitions, Violations =	14
Routed	13/19 Partitions, Violations =	13
Routed	14/19 Partitions, Violations =	13
Routed	15/19 Partitions, Violations =	11
Routed	16/19 Partitions, Violations =	10
Routed	17/19 Partitions, Violations =	10
Routed	18/19 Partitions, Violations =	9
Routed	19/19 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	1

	Less than minimum area : 1
	Min-max layer : 2
	Short : 2
	Internal-only types : 3

[Iter 45] Elapsed real time: 0:00:11 
[Iter 45] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 45] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 45] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 45 with 19 parts

Start DR iteration 46: non-uniform partition
Routed	1/6 Partitions, Violations =	12
Routed	2/6 Partitions, Violations =	12
Routed	3/6 Partitions, Violations =	9
Routed	4/6 Partitions, Violations =	7
Routed	5/6 Partitions, Violations =	5
Routed	6/6 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 2

[Iter 46] Elapsed real time: 0:00:11 
[Iter 46] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 46] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 46] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 46 with 6 parts

Start DR iteration 47: non-uniform partition
Routed	1/4 Partitions, Violations =	9
Routed	2/4 Partitions, Violations =	9
Routed	3/4 Partitions, Violations =	8
Routed	4/4 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 2

[Iter 47] Elapsed real time: 0:00:12 
[Iter 47] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 47] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 47] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 47 with 4 parts

Start DR iteration 48: non-uniform partition
Routed	1/5 Partitions, Violations =	10
Routed	2/5 Partitions, Violations =	10
Routed	3/5 Partitions, Violations =	8
Routed	4/5 Partitions, Violations =	5
Routed	5/5 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Min-max layer : 2
	Short : 2

[Iter 48] Elapsed real time: 0:00:12 
[Iter 48] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 48] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 48] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 48 with 5 parts

Start DR iteration 49: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Min-max layer : 2
	Short : 2

[Iter 49] Elapsed real time: 0:00:12 
[Iter 49] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 49] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 49] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 49 with 1 parts

Start DR iteration 50: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Min-max layer : 2
	Short : 2

[Iter 50] Elapsed real time: 0:00:13 
[Iter 50] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 50] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 50] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 50 with 1 parts

Start DR iteration 51: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Min-max layer : 2
	Short : 2

[Iter 51] Elapsed real time: 0:00:13 
[Iter 51] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 51] Stage (MB): Used   93  Alloctr   93  Proc    0 
[Iter 51] Total (MB): Used  105  Alloctr  106  Proc 2732 

End DR iteration 51 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since not converging

[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used   82  Alloctr   81  Proc    0 
[DR] Total (MB): Used   94  Alloctr   95  Proc 2732 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used   82  Alloctr   81  Proc    0 
[DR: Done] Total (MB): Used   94  Alloctr   95  Proc 2732 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 4 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Min-max layer : 2
	Short : 2



Total Wire Length =                    1067469 micron
Total Number of Contacts =             268263
Total Number of Wires =                227669
Total Number of PtConns =              885
Total Number of Routed Wires =       227669
Total Routed Wire Length =           1067233 micron
Total Number of Routed Contacts =       268263
	Layer           MET1 :      14154 micron
	Layer           MET2 :     314686 micron
	Layer           MET3 :     458109 micron
	Layer           MET4 :     280501 micron
	Layer           MET5 :         19 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          2
	Via            VIA34 :        705
	Via        VIA34_2x1 :      29842
	Via   VIA34(rot)_1x2 :         35
	Via   VIA34(rot)_2x1 :          4
	Via        VIA34_1x2 :       5371
	Via            VIA23 :       3485
	Via       VIA23(rot) :          6
	Via        VIA23_1x2 :      77503
	Via   VIA23(rot)_2x1 :         23
	Via   VIA23(rot)_1x2 :        378
	Via        VIA23_2x1 :      32901
	Via            VIA12 :      82341
	Via       VIA12(rot) :       3126
	Via      FVIA12(rot) :          2
	Via        VIA12_2x1 :       5263
	Via   VIA12(rot)_1x2 :       8103
	Via   VIA12(rot)_2x1 :       2995
	Via        VIA12_1x2 :      16177

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 66.58% (178599 / 268263 vias)
 
    Layer VIA1       = 27.57% (32540  / 118007  vias)
        Weight 1     = 27.57% (32540   vias)
        Un-optimized = 72.43% (85467   vias)
    Layer VIA2       = 96.95% (110805 / 114296  vias)
        Weight 1     = 96.95% (110805  vias)
        Un-optimized =  3.05% (3491    vias)
    Layer VIA3       = 98.04% (35252  / 35957   vias)
        Weight 1     = 98.04% (35252   vias)
        Un-optimized =  1.96% (705     vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
        Weight 1     = 66.67% (2       vias)
        Un-optimized = 33.33% (1       vias)
 
  Total double via conversion rate    = 66.58% (178597 / 268263 vias)
 
    Layer VIA1       = 27.57% (32538  / 118007  vias)
    Layer VIA2       = 96.95% (110805 / 114296  vias)
    Layer VIA3       = 98.04% (35252  / 35957   vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
 
  The optimized via conversion rate based on total routed via count = 66.58% (178599 / 268263 vias)
 
    Layer VIA1       = 27.57% (32540  / 118007  vias)
        Weight 1     = 27.57% (32540   vias)
        Un-optimized = 72.43% (85467   vias)
    Layer VIA2       = 96.95% (110805 / 114296  vias)
        Weight 1     = 96.95% (110805  vias)
        Un-optimized =  3.05% (3491    vias)
    Layer VIA3       = 98.04% (35252  / 35957   vias)
        Weight 1     = 98.04% (35252   vias)
        Un-optimized =  1.96% (705     vias)
    Layer VIA4       = 66.67% (2      / 3       vias)
        Weight 1     = 66.67% (2       vias)
        Un-optimized = 33.33% (1       vias)
 

Total number of nets = 30744
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 88 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 88 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Intermediate Save
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (111 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd1_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place11 in scenario func1_wst

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 8.02 seconds
EKL_MT: elapsed time 9 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/07_route_opt
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (07_route_opt)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Tue Sep  8 19:20:47 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/graduation_project3/2015103977/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
REGIN                                       9.8665 
clk_half                                    7.1572 
REGOUT                                      4.3657 
clk                                         0.0011 
--------------------------------------------------
Setup WNS:                                  0.0011 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                  -0.0095  
Hold TNS:                                  -0.0433  
Number of hold violations:                       9  
Number of max trans violations:                  1  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                            4
--------------------------------------------------
Area:                                        91408
Cell count:                                  28862
Buf/inv cell count:                           4587
Std cell utilization:                       64.77%
CPU/ELAPSE(hr):                          0.11/0.14
Mem(Mb):                                      1134
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         9 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    9 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (07_route_opt) is created and stored under "/home/graduation_project3/2015103977/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Tue Sep  8 19:20:47 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.6101
  Critical Path Slack:         9.8665
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        4.6982
  Critical Path Slack:         4.3657
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            44.0000
  Critical Path Length:       11.7315
  Critical Path Slack:         0.0011
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0095
  Total Hold Violation:       -0.0433
  No. of Hold Violations:      9.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        2.6714
  Critical Path Slack:         7.1572
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5610
  Leaf Cell Count:              28862
  Buf/Inv Cell Count:            4587
  Buf Cell Count:                 264
  Inv Cell Count:                4323
  CT Buf/Inv Cell Count:          198
  Combinational Cell Count:     23485
  Sequential Cell Count:         5377
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      53277.3639
  Noncombinational Area:   38130.9967
  Buf/Inv Area:             4554.3436
  Total Buffer Area:         356.6658
  Total Inverter Area:      4197.6778
  Macro/Black Box Area:        0.0000
  Net Area:                  930.9912
  Net XLength        :    500434.1250
  Net YLength        :    593757.8750
  -----------------------------------
  Cell Area:               91408.3607
  Design Area:             92339.3518
  Net Length        :    1094192.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         30898
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             82.6784
  -----------------------------------------
  Overall Compile Time:             84.2792
  Overall Compile Wall Clock Time:  84.8173

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0095  TNS: 0.0433  Number of Violating Paths: 9  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0095  TNS: 0.0433  Number of Violating Paths: 9  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Sep  8 19:20:47 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Tue Sep  8 19:20:47 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/03_Physical_Synthesis
Library Name:      khu_sensor_pad_07_route_opt
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        28818
    Number of Pins:                170133
    Number of IO Pad Cells:        44
    Number of IO Pins:             13
    Number of Nets:                30744
    Average Pins Per Net (Signal): 3.39817

Chip Utilization:
    Total Std Cell Area:           434372.40
    Total Pad Cell Area:           363316.80
    Core Size:     width 820.60, height 817.20; area 670594.32
    Pad Core Size: width 920.76, height 920.76; area 847798.98
    Chip Size:     width 1196.00, height 1196.00; area 1430416.00
    Std cells utilization:         64.77% 
    Cell/Core Ratio:               64.77%
    Cell/Chip Ratio:               55.77%
    Number of Cell Rows:            227

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3148
	oa21d1_hd	STD	2495
	ao22d1_hd	STD	2179
	nd2d1_hd	STD	2094
	fd4qd1_hd	STD	2030
	clkxo2d2_hd	STD	1782
	fad1_hd		STD	1248
	fd1qd1_hd	STD	1222
	nr2d1_hd	STD	1184
	ao222d1_hd	STD	1056
	fd1eqd1_hd	STD	1037
	scg2d2_hd	STD	1007
	fds2eqd1_hd	STD	617
	had1_hd		STD	607
	ao21d1_hd	STD	564
	scg10d1_hd	STD	419
	ivd2_hd		STD	392
	oa211d1_hd	STD	374
	ivd12_hd	STD	328
	scg4d1_hd	STD	320
	scg14d1_hd	STD	303
	nr4d1_hd	STD	288
	xn2d1_hd	STD	281
	ivd4_hd		STD	279
	ad2d1_hd	STD	258
	oa22d1_hd	STD	221
	fd3qd1_hd	STD	186
	or2d1_hd	STD	174
	nid1_hd		STD	154
	nd4d1_hd	STD	152
	scg15d1_hd	STD	148
	fd1qd2_hd	STD	136
	nd2bd1_hd	STD	130
	nr2d4_hd	STD	108
	nid2_hd		STD	104
	nd3d1_hd	STD	86
	scg6d1_hd	STD	81
	ivd8_hd		STD	68
	nr2ad1_hd	STD	68
	ivd16_hd	STD	64
	scg5d1_hd	STD	63
	nr3d1_hd	STD	61
	ao211d1_hd	STD	58
	scg17d1_hd	STD	57
	ad2bd2_hd	STD	54
	ad4d1_hd	STD	45
	xn2d2_hd	STD	45
	or2d2_hd	STD	44
	ad3d2_hd	STD	42
	nr2bd1_hd	STD	41
	oa22ad1_hd	STD	41
	or2bd4_hd	STD	38
	ivd6_hd		STD	37
	scg16d1_hd	STD	37
	clknd2d2_hd	STD	36
	fd2d1_hd	STD	31
	scg20d1_hd	STD	31
	oa21d2_hd	STD	31
	xo3d1_hd	STD	30
	scg2d1_hd	STD	29
	ad2d2_hd	STD	29
	scg12d1_hd	STD	28
	fds2d1_hd	STD	28
	or4d1_hd	STD	27
	ao21d2_hd	STD	24
	scg22d1_hd	STD	21
	fd4qd2_hd	STD	20
	scg13d1_hd	STD	18
	mx2d1_hd	STD	16
	or2d4_hd	STD	16
	nd2d2_hd	STD	15
	ad2bd4_hd	STD	14
	nr2d6_hd	STD	13
	clknd2d4_hd	STD	13
	scg9d2_hd	STD	13
	fd2qd4_hd	STD	11
	fd3d1_hd	STD	11
	fd1qd4_hd	STD	11
	fds2eqd2_hd	STD	11
	fd2qd2_hd	STD	11
	nr4d2_hd	STD	10
	scg9d1_hd	STD	10
	ao21d4_hd	STD	8
	scg18d1_hd	STD	7
	ad3d1_hd	STD	7
	oa21d4_hd	STD	7
	fd3qd2_hd	STD	7
	ad3d4_hd	STD	7
	or3d1_hd	STD	6
	nd3bd1_hd	STD	6
	scg21d2_hd	STD	6
	scg1d1_hd	STD	6
	oa211d2_hd	STD	6
	scg21d1_hd	STD	5
	nd2d6_hd	STD	5
	ivd20_hd	STD	5
	clkxo2d1_hd	STD	5
	ad2d4_hd	STD	5
	scg20d4_hd	STD	5
	mx4d1_hd	STD	4
	scg8d1_hd	STD	4
	fad2_hd		STD	4
	scg7d1_hd	STD	4
	fad4_hd		STD	4
	nd3d2_hd	STD	4
	ao22ad1_hd	STD	4
	nr4d4_hd	STD	4
	or2bd2_hd	STD	3
	nr2d2_hd	STD	3
	fd1eqd2_hd	STD	3
	nd2d4_hd	STD	3
	mx2id1_hd	STD	3
	nid4_hd		STD	3
	scg6d2_hd	STD	3
	scg12d2_hd	STD	3
	clknd2d1_hd	STD	2
	nr3ad1_hd	STD	2
	clknd2d6_hd	STD	2
	scg14d4_hd	STD	2
	clknd2d8_hd	STD	2
	nid8_hd		STD	2
	ao22d4_hd	STD	2
	fad8_hd		STD	2
	or2d8_hd	STD	2
	or2d6_hd	STD	2
	ao211d2_hd	STD	2
	scg11d1_hd	STD	1
	nd2d8_hd	STD	1
	oa21d8_hd	STD	1
	fd1ed1_hd	STD	1
	ao22d2_hd	STD	1
	ivd24_hd	STD	1
	clkad2d1_hd	STD	1
	clkad2d2_hd	STD	1
	nd2bd4_hd	STD	1
	ivd3_hd		STD	1
	fds2ed1_hd	STD	1
	nid3_hd		STD	1
	clkmx2d1_hd	STD	1
	fd3qd4_hd	STD	1
	nd4d2_hd	STD	1
	scg16d2_hd	STD	1
	fj2d1_hd	STD	1
	nd3bd2_hd	STD	1
	nd3d4_hd	STD	1
	ad2bd8_hd	STD	1
	ft2d4_hd	STD	1
	or3d2_hd	STD	1
	nd3bd4_hd	STD	1
	oa211d4_hd	STD	1
	iofillerh10_p	IO	44
	iofillerh5_p	IO	17
	vssiph_p	IO	11
	vssoh_p		IO	9
	phob12_p	IO	6
	vdd33oph_p	IO	4
	vdd12ih_p	IO	4
	phic_p		IO	3
	vdd12ih_core_p	IO	3
	phbct12_p	IO	2
	iofillerh30_p	IO	1
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  2.76	 on layer (1)	 MET1
    Average gCell capacity  5.21	 on layer (2)	 MET2
    Average gCell capacity  6.02	 on layer (3)	 MET3
    Average gCell capacity  5.60	 on layer (4)	 MET4
    Average gCell capacity  5.55	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1975 Max = 11 GRCs =   931 (0.42%)
    Initial. H routing: Overflow =    66 Max =  3 (GRCs =  3) GRCs =    56 (0.05%)
    Initial. V routing: Overflow =  1908 Max = 11 (GRCs =  3) GRCs =   875 (0.80%)
     
    phase1. Both Dirs: Overflow =  1974 Max = 11 GRCs =   930 (0.42%)
    phase1. H routing: Overflow =    66 Max =  3 (GRCs =  3) GRCs =    56 (0.05%)
    phase1. V routing: Overflow =  1907 Max = 11 (GRCs =  3) GRCs =   874 (0.80%)
     
    phase2. Both Dirs: Overflow =  1974 Max = 11 GRCs =   930 (0.42%)
    phase2. H routing: Overflow =    66 Max =  3 (GRCs =  3) GRCs =    56 (0.05%)
    phase2. V routing: Overflow =  1907 Max = 11 (GRCs =  3) GRCs =   874 (0.80%)
     
    Total Wire Length = 364.62
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 183.17
    Layer MET3 wire length = 174.58
    Layer MET4 wire length = 6.87
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 436
    Via VIA12 count = 237
    Via VIA23 count = 184
    Via VIA34 count = 15
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2603

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 1003 of 1639

    Number of wires with overlap after iteration 1 = 637 of 1127

    Total MET1 wire length: 83.3
    Total MET2 wire length: 343.6
    Total MET3 wire length: 520.7
    Total MET4 wire length: 83.1
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 1030.8

    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2603

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 39: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	@@@@ Total number of instance ports with antenna violations =	5
     
    Iteration 40: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	8
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 41: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 42: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 43: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	3
     
    Iteration 44: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	11
    	@@@@ Total number of instance ports with antenna violations =	7
     
    Iteration 45: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	8
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 46: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 47: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 48: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 49: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 50: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 51: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:13
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:13 total = 0:00:13
    Total Proc Memory(MB): 2732
     
    Cumulative run time upto current stage: Elapsed = 0:00:13 CPU = 0:00:13
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 4 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	Min-max layer : 2
    	Short : 2
    Total number of nets = 30744
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 4
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2732
     
    Cumulative run time upto current stage: Elapsed = 0:00:14 CPU = 0:00:14
     
    Total Wire Length =                    1067469 micron
    Total Number of Contacts =             268263
    Total Number of Wires =                227669
    Total Number of PtConns =              885
    Total Number of Routed Wires =       227669
    Total Routed Wire Length =           1067233 micron
    Total Number of Routed Contacts =       268263
    	Layer           MET1 :      14154 micron
    	Layer           MET2 :     314686 micron
    	Layer           MET3 :     458109 micron
    	Layer           MET4 :     280501 micron
    	Layer           MET5 :         19 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :          1
    	Via        VIA45_1x2 :          2
    	Via            VIA34 :        705
    	Via        VIA34_2x1 :      29842
    	Via   VIA34(rot)_1x2 :         35
    	Via   VIA34(rot)_2x1 :          4
    	Via        VIA34_1x2 :       5371
    	Via            VIA23 :       3485
    	Via       VIA23(rot) :          6
    	Via        VIA23_1x2 :      77503
    	Via   VIA23(rot)_2x1 :         23
    	Via   VIA23(rot)_1x2 :        378
    	Via        VIA23_2x1 :      32901
    	Via            VIA12 :      82341
    	Via       VIA12(rot) :       3126
    	Via      FVIA12(rot) :          2
    	Via        VIA12_2x1 :       5263
    	Via   VIA12(rot)_1x2 :       8103
    	Via   VIA12(rot)_2x1 :       2995
    	Via        VIA12_1x2 :      16177
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 66.58% (178599 / 268263 vias)
     
        Layer VIA1       = 27.57% (32540  / 118007  vias)
            Weight 1     = 27.57% (32540   vias)
            Un-optimized = 72.43% (85467   vias)
        Layer VIA2       = 96.95% (110805 / 114296  vias)
            Weight 1     = 96.95% (110805  vias)
            Un-optimized =  3.05% (3491    vias)
        Layer VIA3       = 98.04% (35252  / 35957   vias)
            Weight 1     = 98.04% (35252   vias)
            Un-optimized =  1.96% (705     vias)
        Layer VIA4       = 66.67% (2      / 3       vias)
            Weight 1     = 66.67% (2       vias)
            Un-optimized = 33.33% (1       vias)
     
      Total double via conversion rate    = 66.58% (178597 / 268263 vias)
     
        Layer VIA1       = 27.57% (32538  / 118007  vias)
        Layer VIA2       = 96.95% (110805 / 114296  vias)
        Layer VIA3       = 98.04% (35252  / 35957   vias)
        Layer VIA4       = 66.67% (2      / 3       vias)
     
      The optimized via conversion rate based on total routed via count = 66.58% (178599 / 268263 vias)
     
        Layer VIA1       = 27.57% (32540  / 118007  vias)
            Weight 1     = 27.57% (32540   vias)
            Un-optimized = 72.43% (85467   vias)
        Layer VIA2       = 96.95% (110805 / 114296  vias)
            Weight 1     = 96.95% (110805  vias)
            Un-optimized =  3.05% (3491    vias)
        Layer VIA3       = 98.04% (35252  / 35957   vias)
            Weight 1     = 98.04% (35252   vias)
            Un-optimized =  1.96% (705     vias)
        Layer VIA4       = 66.67% (2      / 3       vias)
            Weight 1     = 66.67% (2       vias)
            Un-optimized = 33.33% (1       vias)
     

DRC information: 
      Min-max layer: 2 
      Short: 2 
      Total error number: 4

Ring Wiring Statistics:
    metal3 Wire Length(count):               3374.96(4)
    metal4 Wire Length(count):               3425.32(4)
    metal5 Wire Length(count):               1810.42(2)
    metal6 Wire Length(count):               1805.08(2)
  ==============================================
    Total Wire Length(count):               10415.78(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              40558.08(48)
    metal6 Wire Length(count):              41157.60(48)
  ==============================================
    Total Wire Length(count):               81715.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             197490.42(273)
    metal4 Wire Length(count):                 13.85(47)
    metal5 Wire Length(count):                254.96(215)
  ==============================================
    Total Wire Length(count):              197759.23(535)
    Number of via1 Contacts:           5419
    Number of via2 Contacts:           5367
    Number of via3 Contacts:           5365
    Number of via4 Contacts:           5030
    Number of via5 Contacts:           4559
  ==============================================
    Total Number of Contacts:    25740

Signal Wiring Statistics:
    metal1 Wire Length(count):              14153.95(1543)
    metal2 Wire Length(count):             314866.06(120993)
    metal3 Wire Length(count):             458119.91(83929)
    metal4 Wire Length(count):             280501.80(22545)
    metal5 Wire Length(count):                 18.56(2)
  ==============================================
    Total Wire Length(count):             1067660.28(229012)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             85467	       72.4
        via1          FVIA12(3)                 2	    0.00169
        via1_1x2       VIA12(2)             19172	       16.2
        via1_2x1       VIA12(2)             13366	       11.3
 Default via for layer via1:                   72.4%
 Yield-optmized via for layer via1:            27.6%

        via2           VIA23(4)              3491	       3.05
        via2_2x1       VIA23(4)             33279	       29.1
        via2_1x2       VIA23(4)             77526	       67.8
 Default via for layer via2:                   3.05%
 Yield-optmized via for layer via2:            96.9%

        via3           VIA34(6)               705	       1.96
        via3_2x1       VIA34(6)             29877	       83.1
        via3_1x2       VIA34(6)              5375	       14.9
 Default via for layer via3:                   1.96%
 Yield-optmized via for layer via3:            98%

        via4           VIA45(8)                 1	       33.3
        via4_1x2       VIA45(8)                 2	       66.7
 Default via for layer via4:                   33.3%
 Yield-optmized via for layer via4:            66.7%


 Double Via rate for all layers:           66.6%
  ==============================================
    Total Number of Contacts:    268263

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         14100.15 ( 2.89%)            53.80 ( 0.01%)
    metal2         15509.65 ( 3.18%)        299356.41 (51.61%)
    metal3        455727.56 (93.45%)          2392.35 ( 0.41%)
    metal4          2323.72 ( 0.48%)        278178.08 (47.96%)
    metal5            14.96 ( 0.00%)             3.60 ( 0.00%)
  ==============================================================
    Total         487676.04                 579984.24
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           28862 (100.00%)         31 (100.00%)      28831 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        91408.36 (100.00%)       0.00   (0.00%)   91408.36 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 100 -nets -input_pins -slack_lesser_than 0.01 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 100 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
