#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct  6 23:32:26 2022
# Process ID: 11372
# Current directory: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3040 C:\Users\archi\OneDrive\Desktop\ECE 410\Labs\Lab 1\lab1_part2\lab1_part2.xpr
# Log file: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/vivado.log
# Journal file: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2(1)' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.320 ; gain = 0.000
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.srcs/sources_1/new/priority_encoder.vhd}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "priority_encoder_tb_behav -key {Behavioral:sim_1:Functional:priority_encoder_tb} -tclbatch {priority_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source priority_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'priority_encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "priority_encoder_tb_behav -key {Behavioral:sim_1:Functional:priority_encoder_tb} -tclbatch {priority_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source priority_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'priority_encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.320 ; gain = 0.000
step
Stopped at time : 1040 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1040 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1040 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 45
step
Stopped at time : 1040 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1080 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1080 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1080 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1120 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1120 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1120 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 45
step
Stopped at time : 1120 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1160 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1160 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1160 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1200 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1200 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1200 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 45
step
Stopped at time : 1200 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1240 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1240 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1240 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1280 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1280 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1280 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 44
step
Stopped at time : 1280 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 45
step
Stopped at time : 1280 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1320 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1320 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1320 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1360 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1360 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1360 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 45
step
Stopped at time : 1360 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1400 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1400 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1400 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1440 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1440 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1440 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 45
step
Stopped at time : 1440 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1480 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1480 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1480 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
step
Stopped at time : 1520 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1520 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
step
Stopped at time : 1520 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 45
step
Stopped at time : 1520 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" Line 46
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.320 ; gain = 0.000
step
Stopped at time : 1040 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 72
step
Stopped at time : 1040 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 73
run 10 ms
run 10 us
run 10 ns
run 10 ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 23:52:37 2022...
