
Traffic-Light-Cooperative.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a44  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08003b50  08003b50  00013b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b8c  08003b8c  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08003b8c  08003b8c  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b8c  08003b8c  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b8c  08003b8c  00013b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b90  08003b90  00013b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08003b94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  2000004c  08003be0  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  08003be0  00020434  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a949  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f9b  00000000  00000000  0002a9be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  0002c960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001708c  00000000  00000000  0002d500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000cfe2  00000000  00000000  0004458c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00083466  00000000  00000000  0005156e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000d49d4  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000a80  00000000  00000000  000d4a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002d98  00000000  00000000  000d54a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000004c 	.word	0x2000004c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003b38 	.word	0x08003b38

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000050 	.word	0x20000050
 8000148:	08003b38 	.word	0x08003b38

0800014c <Flash_Task>:
void update_tr_config(void);
void processing_time_remaining(void);
void restore_time_remaining(void);
void continue_previous_status(void);

void Flash_Task(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    if (!flash_enable) return;
 8000150:	4bc1      	ldr	r3, [pc, #772]	; (8000458 <Flash_Task+0x30c>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b00      	cmp	r3, #0
 8000156:	f000 81e1 	beq.w	800051c <Flash_Task+0x3d0>

    switch (state) {
 800015a:	4bc0      	ldr	r3, [pc, #768]	; (800045c <Flash_Task+0x310>)
 800015c:	681b      	ldr	r3, [r3, #0]
 800015e:	3b0a      	subs	r3, #10
 8000160:	2b0c      	cmp	r3, #12
 8000162:	f200 81d7 	bhi.w	8000514 <Flash_Task+0x3c8>
 8000166:	a201      	add	r2, pc, #4	; (adr r2, 800016c <Flash_Task+0x20>)
 8000168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800016c:	080001a1 	.word	0x080001a1
 8000170:	0800021d 	.word	0x0800021d
 8000174:	08000299 	.word	0x08000299
 8000178:	08000315 	.word	0x08000315
 800017c:	08000515 	.word	0x08000515
 8000180:	08000515 	.word	0x08000515
 8000184:	08000515 	.word	0x08000515
 8000188:	08000515 	.word	0x08000515
 800018c:	08000515 	.word	0x08000515
 8000190:	08000515 	.word	0x08000515
 8000194:	08000391 	.word	0x08000391
 8000198:	0800040d 	.word	0x0800040d
 800019c:	08000499 	.word	0x08000499
        case MODE1:
            switch (flash_prev_status)
 80001a0:	4baf      	ldr	r3, [pc, #700]	; (8000460 <Flash_Task+0x314>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	3b01      	subs	r3, #1
 80001a6:	2b03      	cmp	r3, #3
 80001a8:	d836      	bhi.n	8000218 <Flash_Task+0xcc>
 80001aa:	a201      	add	r2, pc, #4	; (adr r2, 80001b0 <Flash_Task+0x64>)
 80001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b0:	080001c1 	.word	0x080001c1
 80001b4:	080001d7 	.word	0x080001d7
 80001b8:	080001ed 	.word	0x080001ed
 80001bc:	08000203 	.word	0x08000203
            {
                case NS_GRE_EW_RED:
                    HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 80001c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001c4:	48a7      	ldr	r0, [pc, #668]	; (8000464 <Flash_Task+0x318>)
 80001c6:	f002 fc4a 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 80001ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ce:	48a5      	ldr	r0, [pc, #660]	; (8000464 <Flash_Task+0x318>)
 80001d0:	f002 fc45 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80001d4:	e021      	b.n	800021a <Flash_Task+0xce>
                case NS_YEL_EW_RED:
                    HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 80001d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001da:	48a2      	ldr	r0, [pc, #648]	; (8000464 <Flash_Task+0x318>)
 80001dc:	f002 fc3f 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 80001e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001e4:	489f      	ldr	r0, [pc, #636]	; (8000464 <Flash_Task+0x318>)
 80001e6:	f002 fc3a 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80001ea:	e016      	b.n	800021a <Flash_Task+0xce>
                case NS_RED_EW_GRE:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 80001ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001f0:	489c      	ldr	r0, [pc, #624]	; (8000464 <Flash_Task+0x318>)
 80001f2:	f002 fc34 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 80001f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001fa:	489a      	ldr	r0, [pc, #616]	; (8000464 <Flash_Task+0x318>)
 80001fc:	f002 fc2f 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000200:	e00b      	b.n	800021a <Flash_Task+0xce>
                case NS_RED_EW_YEL:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000202:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000206:	4897      	ldr	r0, [pc, #604]	; (8000464 <Flash_Task+0x318>)
 8000208:	f002 fc29 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 800020c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000210:	4894      	ldr	r0, [pc, #592]	; (8000464 <Flash_Task+0x318>)
 8000212:	f002 fc24 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000216:	e000      	b.n	800021a <Flash_Task+0xce>
                default:
                    break;
 8000218:	bf00      	nop
            }
            break;
 800021a:	e180      	b.n	800051e <Flash_Task+0x3d2>
        case MODE2:
            switch (flash_prev_status)
 800021c:	4b90      	ldr	r3, [pc, #576]	; (8000460 <Flash_Task+0x314>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	3b01      	subs	r3, #1
 8000222:	2b03      	cmp	r3, #3
 8000224:	d836      	bhi.n	8000294 <Flash_Task+0x148>
 8000226:	a201      	add	r2, pc, #4	; (adr r2, 800022c <Flash_Task+0xe0>)
 8000228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800022c:	0800023d 	.word	0x0800023d
 8000230:	08000253 	.word	0x08000253
 8000234:	08000269 	.word	0x08000269
 8000238:	0800027f 	.word	0x0800027f
            {
                case NS_GRE_EW_RED:
                    HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 800023c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000240:	4888      	ldr	r0, [pc, #544]	; (8000464 <Flash_Task+0x318>)
 8000242:	f002 fc0c 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 8000246:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800024a:	4886      	ldr	r0, [pc, #536]	; (8000464 <Flash_Task+0x318>)
 800024c:	f002 fc07 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000250:	e021      	b.n	8000296 <Flash_Task+0x14a>
                case NS_YEL_EW_RED:
                    HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 8000252:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000256:	4883      	ldr	r0, [pc, #524]	; (8000464 <Flash_Task+0x318>)
 8000258:	f002 fc01 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 800025c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000260:	4880      	ldr	r0, [pc, #512]	; (8000464 <Flash_Task+0x318>)
 8000262:	f002 fbfc 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000266:	e016      	b.n	8000296 <Flash_Task+0x14a>
                case NS_RED_EW_GRE:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000268:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800026c:	487d      	ldr	r0, [pc, #500]	; (8000464 <Flash_Task+0x318>)
 800026e:	f002 fbf6 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 8000272:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000276:	487b      	ldr	r0, [pc, #492]	; (8000464 <Flash_Task+0x318>)
 8000278:	f002 fbf1 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 800027c:	e00b      	b.n	8000296 <Flash_Task+0x14a>
                case NS_RED_EW_YEL:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 800027e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000282:	4878      	ldr	r0, [pc, #480]	; (8000464 <Flash_Task+0x318>)
 8000284:	f002 fbeb 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 8000288:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800028c:	4875      	ldr	r0, [pc, #468]	; (8000464 <Flash_Task+0x318>)
 800028e:	f002 fbe6 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000292:	e000      	b.n	8000296 <Flash_Task+0x14a>
                default:
                    break;
 8000294:	bf00      	nop
            }
            break;
 8000296:	e142      	b.n	800051e <Flash_Task+0x3d2>
        case MODE3:
            switch (flash_prev_status)
 8000298:	4b71      	ldr	r3, [pc, #452]	; (8000460 <Flash_Task+0x314>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	3b01      	subs	r3, #1
 800029e:	2b03      	cmp	r3, #3
 80002a0:	d836      	bhi.n	8000310 <Flash_Task+0x1c4>
 80002a2:	a201      	add	r2, pc, #4	; (adr r2, 80002a8 <Flash_Task+0x15c>)
 80002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002a8:	080002b9 	.word	0x080002b9
 80002ac:	080002cf 	.word	0x080002cf
 80002b0:	080002e5 	.word	0x080002e5
 80002b4:	080002fb 	.word	0x080002fb
            {
                case NS_GRE_EW_RED:
                    HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 80002b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002bc:	4869      	ldr	r0, [pc, #420]	; (8000464 <Flash_Task+0x318>)
 80002be:	f002 fbce 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 80002c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c6:	4867      	ldr	r0, [pc, #412]	; (8000464 <Flash_Task+0x318>)
 80002c8:	f002 fbc9 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80002cc:	e021      	b.n	8000312 <Flash_Task+0x1c6>
                case NS_YEL_EW_RED:
                    HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 80002ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002d2:	4864      	ldr	r0, [pc, #400]	; (8000464 <Flash_Task+0x318>)
 80002d4:	f002 fbc3 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 80002d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002dc:	4861      	ldr	r0, [pc, #388]	; (8000464 <Flash_Task+0x318>)
 80002de:	f002 fbbe 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80002e2:	e016      	b.n	8000312 <Flash_Task+0x1c6>
                case NS_RED_EW_GRE:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 80002e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002e8:	485e      	ldr	r0, [pc, #376]	; (8000464 <Flash_Task+0x318>)
 80002ea:	f002 fbb8 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 80002ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002f2:	485c      	ldr	r0, [pc, #368]	; (8000464 <Flash_Task+0x318>)
 80002f4:	f002 fbb3 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80002f8:	e00b      	b.n	8000312 <Flash_Task+0x1c6>
                case NS_RED_EW_YEL:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 80002fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002fe:	4859      	ldr	r0, [pc, #356]	; (8000464 <Flash_Task+0x318>)
 8000300:	f002 fbad 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 8000304:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000308:	4856      	ldr	r0, [pc, #344]	; (8000464 <Flash_Task+0x318>)
 800030a:	f002 fba8 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 800030e:	e000      	b.n	8000312 <Flash_Task+0x1c6>
                default:
                    break;
 8000310:	bf00      	nop
            }
            break;
 8000312:	e104      	b.n	800051e <Flash_Task+0x3d2>
        case MODE4:
            switch (flash_prev_status)
 8000314:	4b52      	ldr	r3, [pc, #328]	; (8000460 <Flash_Task+0x314>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	3b01      	subs	r3, #1
 800031a:	2b03      	cmp	r3, #3
 800031c:	d836      	bhi.n	800038c <Flash_Task+0x240>
 800031e:	a201      	add	r2, pc, #4	; (adr r2, 8000324 <Flash_Task+0x1d8>)
 8000320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000324:	08000335 	.word	0x08000335
 8000328:	0800034b 	.word	0x0800034b
 800032c:	08000361 	.word	0x08000361
 8000330:	08000377 	.word	0x08000377
            {
                case NS_GRE_EW_RED:
                    HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 8000334:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000338:	484a      	ldr	r0, [pc, #296]	; (8000464 <Flash_Task+0x318>)
 800033a:	f002 fb90 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 800033e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000342:	4848      	ldr	r0, [pc, #288]	; (8000464 <Flash_Task+0x318>)
 8000344:	f002 fb8b 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000348:	e021      	b.n	800038e <Flash_Task+0x242>
                case NS_YEL_EW_RED:
                    HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 800034a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800034e:	4845      	ldr	r0, [pc, #276]	; (8000464 <Flash_Task+0x318>)
 8000350:	f002 fb85 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 8000354:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000358:	4842      	ldr	r0, [pc, #264]	; (8000464 <Flash_Task+0x318>)
 800035a:	f002 fb80 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 800035e:	e016      	b.n	800038e <Flash_Task+0x242>
                case NS_RED_EW_GRE:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000360:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000364:	483f      	ldr	r0, [pc, #252]	; (8000464 <Flash_Task+0x318>)
 8000366:	f002 fb7a 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 800036a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800036e:	483d      	ldr	r0, [pc, #244]	; (8000464 <Flash_Task+0x318>)
 8000370:	f002 fb75 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000374:	e00b      	b.n	800038e <Flash_Task+0x242>
                case NS_RED_EW_YEL:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000376:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800037a:	483a      	ldr	r0, [pc, #232]	; (8000464 <Flash_Task+0x318>)
 800037c:	f002 fb6f 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 8000380:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000384:	4837      	ldr	r0, [pc, #220]	; (8000464 <Flash_Task+0x318>)
 8000386:	f002 fb6a 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 800038a:	e000      	b.n	800038e <Flash_Task+0x242>
                default:
                    break;
 800038c:	bf00      	nop
            }
            break;
 800038e:	e0c6      	b.n	800051e <Flash_Task+0x3d2>
        case CONFIG:
            switch (flash_prev_status)
 8000390:	4b33      	ldr	r3, [pc, #204]	; (8000460 <Flash_Task+0x314>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	3b01      	subs	r3, #1
 8000396:	2b03      	cmp	r3, #3
 8000398:	d836      	bhi.n	8000408 <Flash_Task+0x2bc>
 800039a:	a201      	add	r2, pc, #4	; (adr r2, 80003a0 <Flash_Task+0x254>)
 800039c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003a0:	080003b1 	.word	0x080003b1
 80003a4:	080003c7 	.word	0x080003c7
 80003a8:	080003dd 	.word	0x080003dd
 80003ac:	080003f3 	.word	0x080003f3
            {
                case NS_GRE_EW_RED:
                    HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 80003b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003b4:	482b      	ldr	r0, [pc, #172]	; (8000464 <Flash_Task+0x318>)
 80003b6:	f002 fb52 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 80003ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003be:	4829      	ldr	r0, [pc, #164]	; (8000464 <Flash_Task+0x318>)
 80003c0:	f002 fb4d 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80003c4:	e021      	b.n	800040a <Flash_Task+0x2be>
                case NS_YEL_EW_RED:
                    HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 80003c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003ca:	4826      	ldr	r0, [pc, #152]	; (8000464 <Flash_Task+0x318>)
 80003cc:	f002 fb47 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 80003d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003d4:	4823      	ldr	r0, [pc, #140]	; (8000464 <Flash_Task+0x318>)
 80003d6:	f002 fb42 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80003da:	e016      	b.n	800040a <Flash_Task+0x2be>
                case NS_RED_EW_GRE:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 80003dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003e0:	4820      	ldr	r0, [pc, #128]	; (8000464 <Flash_Task+0x318>)
 80003e2:	f002 fb3c 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 80003e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003ea:	481e      	ldr	r0, [pc, #120]	; (8000464 <Flash_Task+0x318>)
 80003ec:	f002 fb37 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80003f0:	e00b      	b.n	800040a <Flash_Task+0x2be>
                case NS_RED_EW_YEL:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 80003f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003f6:	481b      	ldr	r0, [pc, #108]	; (8000464 <Flash_Task+0x318>)
 80003f8:	f002 fb31 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 80003fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000400:	4818      	ldr	r0, [pc, #96]	; (8000464 <Flash_Task+0x318>)
 8000402:	f002 fb2c 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000406:	e000      	b.n	800040a <Flash_Task+0x2be>
                default:
                    break;
 8000408:	bf00      	nop
            }
            break;
 800040a:	e088      	b.n	800051e <Flash_Task+0x3d2>
        case TIMEOUT:
            switch (flash_prev_status)
 800040c:	4b14      	ldr	r3, [pc, #80]	; (8000460 <Flash_Task+0x314>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	3b01      	subs	r3, #1
 8000412:	2b03      	cmp	r3, #3
 8000414:	d83e      	bhi.n	8000494 <Flash_Task+0x348>
 8000416:	a201      	add	r2, pc, #4	; (adr r2, 800041c <Flash_Task+0x2d0>)
 8000418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800041c:	0800042d 	.word	0x0800042d
 8000420:	08000443 	.word	0x08000443
 8000424:	08000469 	.word	0x08000469
 8000428:	0800047f 	.word	0x0800047f
            {
                case NS_GRE_EW_RED:
                    HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 800042c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000430:	480c      	ldr	r0, [pc, #48]	; (8000464 <Flash_Task+0x318>)
 8000432:	f002 fb14 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 8000436:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800043a:	480a      	ldr	r0, [pc, #40]	; (8000464 <Flash_Task+0x318>)
 800043c:	f002 fb0f 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000440:	e029      	b.n	8000496 <Flash_Task+0x34a>
                case NS_YEL_EW_RED:
                    HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 8000442:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000446:	4807      	ldr	r0, [pc, #28]	; (8000464 <Flash_Task+0x318>)
 8000448:	f002 fb09 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 800044c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000450:	4804      	ldr	r0, [pc, #16]	; (8000464 <Flash_Task+0x318>)
 8000452:	f002 fb04 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000456:	e01e      	b.n	8000496 <Flash_Task+0x34a>
 8000458:	2000007c 	.word	0x2000007c
 800045c:	20000070 	.word	0x20000070
 8000460:	20000080 	.word	0x20000080
 8000464:	40010c00 	.word	0x40010c00
                case NS_RED_EW_GRE:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000468:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800046c:	482c      	ldr	r0, [pc, #176]	; (8000520 <Flash_Task+0x3d4>)
 800046e:	f002 faf6 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 8000472:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000476:	482a      	ldr	r0, [pc, #168]	; (8000520 <Flash_Task+0x3d4>)
 8000478:	f002 faf1 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 800047c:	e00b      	b.n	8000496 <Flash_Task+0x34a>
                case NS_RED_EW_YEL:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 800047e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000482:	4827      	ldr	r0, [pc, #156]	; (8000520 <Flash_Task+0x3d4>)
 8000484:	f002 faeb 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 8000488:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800048c:	4824      	ldr	r0, [pc, #144]	; (8000520 <Flash_Task+0x3d4>)
 800048e:	f002 fae6 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 8000492:	e000      	b.n	8000496 <Flash_Task+0x34a>
                default:
                    break;
 8000494:	bf00      	nop
            }
            break;
 8000496:	e042      	b.n	800051e <Flash_Task+0x3d2>
        case UPDATE_CONFIG:
            switch (flash_prev_status)
 8000498:	4b22      	ldr	r3, [pc, #136]	; (8000524 <Flash_Task+0x3d8>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	3b01      	subs	r3, #1
 800049e:	2b03      	cmp	r3, #3
 80004a0:	d836      	bhi.n	8000510 <Flash_Task+0x3c4>
 80004a2:	a201      	add	r2, pc, #4	; (adr r2, 80004a8 <Flash_Task+0x35c>)
 80004a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004a8:	080004b9 	.word	0x080004b9
 80004ac:	080004cf 	.word	0x080004cf
 80004b0:	080004e5 	.word	0x080004e5
 80004b4:	080004fb 	.word	0x080004fb
            {
                case NS_GRE_EW_RED:
                    HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 80004b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004bc:	4818      	ldr	r0, [pc, #96]	; (8000520 <Flash_Task+0x3d4>)
 80004be:	f002 face 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 80004c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004c6:	4816      	ldr	r0, [pc, #88]	; (8000520 <Flash_Task+0x3d4>)
 80004c8:	f002 fac9 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80004cc:	e021      	b.n	8000512 <Flash_Task+0x3c6>
                case NS_YEL_EW_RED:
                    HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 80004ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004d2:	4813      	ldr	r0, [pc, #76]	; (8000520 <Flash_Task+0x3d4>)
 80004d4:	f002 fac3 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 80004d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004dc:	4810      	ldr	r0, [pc, #64]	; (8000520 <Flash_Task+0x3d4>)
 80004de:	f002 fabe 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80004e2:	e016      	b.n	8000512 <Flash_Task+0x3c6>
                case NS_RED_EW_GRE:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 80004e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004e8:	480d      	ldr	r0, [pc, #52]	; (8000520 <Flash_Task+0x3d4>)
 80004ea:	f002 fab8 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 80004ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004f2:	480b      	ldr	r0, [pc, #44]	; (8000520 <Flash_Task+0x3d4>)
 80004f4:	f002 fab3 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 80004f8:	e00b      	b.n	8000512 <Flash_Task+0x3c6>
                case NS_RED_EW_YEL:
                    HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 80004fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004fe:	4808      	ldr	r0, [pc, #32]	; (8000520 <Flash_Task+0x3d4>)
 8000500:	f002 faad 	bl	8002a5e <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 8000504:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000508:	4805      	ldr	r0, [pc, #20]	; (8000520 <Flash_Task+0x3d4>)
 800050a:	f002 faa8 	bl	8002a5e <HAL_GPIO_TogglePin>
                    break;
 800050e:	e000      	b.n	8000512 <Flash_Task+0x3c6>
                default:
                    break;
 8000510:	bf00      	nop
            }
            break;
 8000512:	e004      	b.n	800051e <Flash_Task+0x3d2>
        default:
            flash_enable = 0;
 8000514:	4b04      	ldr	r3, [pc, #16]	; (8000528 <Flash_Task+0x3dc>)
 8000516:	2200      	movs	r2, #0
 8000518:	601a      	str	r2, [r3, #0]
            break;
 800051a:	e000      	b.n	800051e <Flash_Task+0x3d2>
    if (!flash_enable) return;
 800051c:	bf00      	nop
    }
}
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40010c00 	.word	0x40010c00
 8000524:	20000080 	.word	0x20000080
 8000528:	2000007c 	.word	0x2000007c

0800052c <Scan7Seg_Task>:

void Scan7Seg_Task(void) {
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
    update7SEG(index_led++);
 8000530:	4b08      	ldr	r3, [pc, #32]	; (8000554 <Scan7Seg_Task+0x28>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	1c5a      	adds	r2, r3, #1
 8000536:	4907      	ldr	r1, [pc, #28]	; (8000554 <Scan7Seg_Task+0x28>)
 8000538:	600a      	str	r2, [r1, #0]
 800053a:	4618      	mov	r0, r3
 800053c:	f001 fa70 	bl	8001a20 <update7SEG>
    if (index_led >= MAX_LED) index_led = 0;
 8000540:	4b04      	ldr	r3, [pc, #16]	; (8000554 <Scan7Seg_Task+0x28>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	2b05      	cmp	r3, #5
 8000546:	dd02      	ble.n	800054e <Scan7Seg_Task+0x22>
 8000548:	4b02      	ldr	r3, [pc, #8]	; (8000554 <Scan7Seg_Task+0x28>)
 800054a:	2200      	movs	r2, #0
 800054c:	601a      	str	r2, [r3, #0]
}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	20000068 	.word	0x20000068

08000558 <Countdown_Task>:

void Countdown_Task(void) {
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0


    // State transitions for traffic phases
	if (!pause_traffic)
 800055c:	4b52      	ldr	r3, [pc, #328]	; (80006a8 <Countdown_Task+0x150>)
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d171      	bne.n	8000648 <Countdown_Task+0xf0>
	{
	    if (state == NS_GRE_EW_RED || state == NS_YEL_EW_RED ||
 8000564:	4b51      	ldr	r3, [pc, #324]	; (80006ac <Countdown_Task+0x154>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d00b      	beq.n	8000584 <Countdown_Task+0x2c>
 800056c:	4b4f      	ldr	r3, [pc, #316]	; (80006ac <Countdown_Task+0x154>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	2b02      	cmp	r3, #2
 8000572:	d007      	beq.n	8000584 <Countdown_Task+0x2c>
	        state == NS_RED_EW_GRE || state == NS_RED_EW_YEL)
 8000574:	4b4d      	ldr	r3, [pc, #308]	; (80006ac <Countdown_Task+0x154>)
 8000576:	681b      	ldr	r3, [r3, #0]
	    if (state == NS_GRE_EW_RED || state == NS_YEL_EW_RED ||
 8000578:	2b03      	cmp	r3, #3
 800057a:	d003      	beq.n	8000584 <Countdown_Task+0x2c>
	        state == NS_RED_EW_GRE || state == NS_RED_EW_YEL)
 800057c:	4b4b      	ldr	r3, [pc, #300]	; (80006ac <Countdown_Task+0x154>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	2b04      	cmp	r3, #4
 8000582:	d161      	bne.n	8000648 <Countdown_Task+0xf0>
	    {
	        if (TR_NS > 0) TR_NS--;
 8000584:	4b4a      	ldr	r3, [pc, #296]	; (80006b0 <Countdown_Task+0x158>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	2b00      	cmp	r3, #0
 800058a:	dd04      	ble.n	8000596 <Countdown_Task+0x3e>
 800058c:	4b48      	ldr	r3, [pc, #288]	; (80006b0 <Countdown_Task+0x158>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	3b01      	subs	r3, #1
 8000592:	4a47      	ldr	r2, [pc, #284]	; (80006b0 <Countdown_Task+0x158>)
 8000594:	6013      	str	r3, [r2, #0]
	        if (TR_EW > 0) TR_EW--;
 8000596:	4b47      	ldr	r3, [pc, #284]	; (80006b4 <Countdown_Task+0x15c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2b00      	cmp	r3, #0
 800059c:	dd04      	ble.n	80005a8 <Countdown_Task+0x50>
 800059e:	4b45      	ldr	r3, [pc, #276]	; (80006b4 <Countdown_Task+0x15c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	3b01      	subs	r3, #1
 80005a4:	4a43      	ldr	r2, [pc, #268]	; (80006b4 <Countdown_Task+0x15c>)
 80005a6:	6013      	str	r3, [r2, #0]

	        TR_NS_PREV = TR_NS;
 80005a8:	4b41      	ldr	r3, [pc, #260]	; (80006b0 <Countdown_Task+0x158>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a42      	ldr	r2, [pc, #264]	; (80006b8 <Countdown_Task+0x160>)
 80005ae:	6013      	str	r3, [r2, #0]
	        TR_EW_PREV = TR_EW;
 80005b0:	4b40      	ldr	r3, [pc, #256]	; (80006b4 <Countdown_Task+0x15c>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a41      	ldr	r2, [pc, #260]	; (80006bc <Countdown_Task+0x164>)
 80005b6:	6013      	str	r3, [r2, #0]

	        if (TR_NS <= 0 || TR_EW <= 0)
 80005b8:	4b3d      	ldr	r3, [pc, #244]	; (80006b0 <Countdown_Task+0x158>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	dd03      	ble.n	80005c8 <Countdown_Task+0x70>
 80005c0:	4b3c      	ldr	r3, [pc, #240]	; (80006b4 <Countdown_Task+0x15c>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dc3f      	bgt.n	8000648 <Countdown_Task+0xf0>
	        {
	            prev_status = state;
 80005c8:	4b38      	ldr	r3, [pc, #224]	; (80006ac <Countdown_Task+0x154>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a3c      	ldr	r2, [pc, #240]	; (80006c0 <Countdown_Task+0x168>)
 80005ce:	6013      	str	r3, [r2, #0]
	            prev_state = state;
 80005d0:	4b36      	ldr	r3, [pc, #216]	; (80006ac <Countdown_Task+0x154>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a3b      	ldr	r2, [pc, #236]	; (80006c4 <Countdown_Task+0x16c>)
 80005d6:	6013      	str	r3, [r2, #0]
	            switch (state) {
 80005d8:	4b34      	ldr	r3, [pc, #208]	; (80006ac <Countdown_Task+0x154>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	3b01      	subs	r3, #1
 80005de:	2b03      	cmp	r3, #3
 80005e0:	d834      	bhi.n	800064c <Countdown_Task+0xf4>
 80005e2:	a201      	add	r2, pc, #4	; (adr r2, 80005e8 <Countdown_Task+0x90>)
 80005e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005e8:	080005f9 	.word	0x080005f9
 80005ec:	08000609 	.word	0x08000609
 80005f0:	08000621 	.word	0x08000621
 80005f4:	08000631 	.word	0x08000631
					case NS_GRE_EW_RED:
						state = NS_YEL_EW_RED;
 80005f8:	4b2c      	ldr	r3, [pc, #176]	; (80006ac <Countdown_Task+0x154>)
 80005fa:	2202      	movs	r2, #2
 80005fc:	601a      	str	r2, [r3, #0]
						TR_NS = TR_NS_YEL;
 80005fe:	4b32      	ldr	r3, [pc, #200]	; (80006c8 <Countdown_Task+0x170>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a2b      	ldr	r2, [pc, #172]	; (80006b0 <Countdown_Task+0x158>)
 8000604:	6013      	str	r3, [r2, #0]
						break;
 8000606:	e022      	b.n	800064e <Countdown_Task+0xf6>
					case NS_YEL_EW_RED:
						state = NS_RED_EW_GRE;
 8000608:	4b28      	ldr	r3, [pc, #160]	; (80006ac <Countdown_Task+0x154>)
 800060a:	2203      	movs	r2, #3
 800060c:	601a      	str	r2, [r3, #0]
						TR_NS = TR_NS_RED;
 800060e:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <Countdown_Task+0x174>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a27      	ldr	r2, [pc, #156]	; (80006b0 <Countdown_Task+0x158>)
 8000614:	6013      	str	r3, [r2, #0]
						TR_EW = TR_EW_GRE;
 8000616:	4b2e      	ldr	r3, [pc, #184]	; (80006d0 <Countdown_Task+0x178>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a26      	ldr	r2, [pc, #152]	; (80006b4 <Countdown_Task+0x15c>)
 800061c:	6013      	str	r3, [r2, #0]
						break;
 800061e:	e016      	b.n	800064e <Countdown_Task+0xf6>
					case NS_RED_EW_GRE:
						state = NS_RED_EW_YEL;
 8000620:	4b22      	ldr	r3, [pc, #136]	; (80006ac <Countdown_Task+0x154>)
 8000622:	2204      	movs	r2, #4
 8000624:	601a      	str	r2, [r3, #0]
						TR_EW = TR_EW_YEL;
 8000626:	4b2b      	ldr	r3, [pc, #172]	; (80006d4 <Countdown_Task+0x17c>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a22      	ldr	r2, [pc, #136]	; (80006b4 <Countdown_Task+0x15c>)
 800062c:	6013      	str	r3, [r2, #0]
						break;
 800062e:	e00e      	b.n	800064e <Countdown_Task+0xf6>
					case NS_RED_EW_YEL:
						state = NS_GRE_EW_RED;
 8000630:	4b1e      	ldr	r3, [pc, #120]	; (80006ac <Countdown_Task+0x154>)
 8000632:	2201      	movs	r2, #1
 8000634:	601a      	str	r2, [r3, #0]
						TR_NS = TR_NS_GRE;
 8000636:	4b28      	ldr	r3, [pc, #160]	; (80006d8 <Countdown_Task+0x180>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a1d      	ldr	r2, [pc, #116]	; (80006b0 <Countdown_Task+0x158>)
 800063c:	6013      	str	r3, [r2, #0]
						TR_EW = TR_EW_RED;
 800063e:	4b27      	ldr	r3, [pc, #156]	; (80006dc <Countdown_Task+0x184>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a1c      	ldr	r2, [pc, #112]	; (80006b4 <Countdown_Task+0x15c>)
 8000644:	6013      	str	r3, [r2, #0]
						break;
 8000646:	e002      	b.n	800064e <Countdown_Task+0xf6>
					default:
						break;
	            }
	        }
 8000648:	bf00      	nop
 800064a:	e000      	b.n	800064e <Countdown_Task+0xf6>
						break;
 800064c:	bf00      	nop
	    }
	}

    if (mode > 0)
 800064e:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <Countdown_Task+0x188>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b00      	cmp	r3, #0
 8000654:	dd0f      	ble.n	8000676 <Countdown_Task+0x11e>
    {
        if (mode_timeout_counter > 0)
 8000656:	4b23      	ldr	r3, [pc, #140]	; (80006e4 <Countdown_Task+0x18c>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	dd0b      	ble.n	8000676 <Countdown_Task+0x11e>
        {
            mode_timeout_counter--;
 800065e:	4b21      	ldr	r3, [pc, #132]	; (80006e4 <Countdown_Task+0x18c>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	3b01      	subs	r3, #1
 8000664:	4a1f      	ldr	r2, [pc, #124]	; (80006e4 <Countdown_Task+0x18c>)
 8000666:	6013      	str	r3, [r2, #0]
            if (mode_timeout_counter <= 0)
 8000668:	4b1e      	ldr	r3, [pc, #120]	; (80006e4 <Countdown_Task+0x18c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	dc02      	bgt.n	8000676 <Countdown_Task+0x11e>
            {
                mode_timeout_flag = 1;
 8000670:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <Countdown_Task+0x190>)
 8000672:	2201      	movs	r2, #1
 8000674:	601a      	str	r2, [r3, #0]
            }
        }
    }


    if (mode_timeout_flag)
 8000676:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <Countdown_Task+0x190>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d00f      	beq.n	800069e <Countdown_Task+0x146>
    {
        prev_state = state;
 800067e:	4b0b      	ldr	r3, [pc, #44]	; (80006ac <Countdown_Task+0x154>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a10      	ldr	r2, [pc, #64]	; (80006c4 <Countdown_Task+0x16c>)
 8000684:	6013      	str	r3, [r2, #0]
        state = TIMEOUT;
 8000686:	4b09      	ldr	r3, [pc, #36]	; (80006ac <Countdown_Task+0x154>)
 8000688:	2215      	movs	r2, #21
 800068a:	601a      	str	r2, [r3, #0]
        mode_timeout_flag = 0;
 800068c:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <Countdown_Task+0x190>)
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
        mode = 0;
 8000692:	4b13      	ldr	r3, [pc, #76]	; (80006e0 <Countdown_Task+0x188>)
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
        flash_enable = 0;
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <Countdown_Task+0x194>)
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
    }
}
 800069e:	bf00      	nop
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bc80      	pop	{r7}
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	2000008c 	.word	0x2000008c
 80006ac:	20000070 	.word	0x20000070
 80006b0:	20000090 	.word	0x20000090
 80006b4:	20000094 	.word	0x20000094
 80006b8:	20000098 	.word	0x20000098
 80006bc:	2000009c 	.word	0x2000009c
 80006c0:	20000078 	.word	0x20000078
 80006c4:	20000074 	.word	0x20000074
 80006c8:	2000002c 	.word	0x2000002c
 80006cc:	20000038 	.word	0x20000038
 80006d0:	20000030 	.word	0x20000030
 80006d4:	20000034 	.word	0x20000034
 80006d8:	20000028 	.word	0x20000028
 80006dc:	2000003c 	.word	0x2000003c
 80006e0:	2000006c 	.word	0x2000006c
 80006e4:	20000084 	.word	0x20000084
 80006e8:	20000088 	.word	0x20000088
 80006ec:	2000007c 	.word	0x2000007c

080006f0 <fsm_for_input_processing>:

void fsm_for_input_processing(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
    updateLedBuffer(TR_NS, TR_EW, mode);
 80006f4:	4bac      	ldr	r3, [pc, #688]	; (80009a8 <fsm_for_input_processing+0x2b8>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4aac      	ldr	r2, [pc, #688]	; (80009ac <fsm_for_input_processing+0x2bc>)
 80006fa:	6811      	ldr	r1, [r2, #0]
 80006fc:	4aac      	ldr	r2, [pc, #688]	; (80009b0 <fsm_for_input_processing+0x2c0>)
 80006fe:	6812      	ldr	r2, [r2, #0]
 8000700:	4618      	mov	r0, r3
 8000702:	f001 f9f7 	bl	8001af4 <updateLedBuffer>

    switch (state) {
 8000706:	4bab      	ldr	r3, [pc, #684]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b16      	cmp	r3, #22
 800070c:	f200 840f 	bhi.w	8000f2e <fsm_for_input_processing+0x83e>
 8000710:	a201      	add	r2, pc, #4	; (adr r2, 8000718 <fsm_for_input_processing+0x28>)
 8000712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000716:	bf00      	nop
 8000718:	08000775 	.word	0x08000775
 800071c:	080007df 	.word	0x080007df
 8000720:	080007eb 	.word	0x080007eb
 8000724:	080007f7 	.word	0x080007f7
 8000728:	08000803 	.word	0x08000803
 800072c:	08000f2f 	.word	0x08000f2f
 8000730:	08000f2f 	.word	0x08000f2f
 8000734:	08000f2f 	.word	0x08000f2f
 8000738:	08000f2f 	.word	0x08000f2f
 800073c:	08000f2f 	.word	0x08000f2f
 8000740:	0800080f 	.word	0x0800080f
 8000744:	08000945 	.word	0x08000945
 8000748:	08000afd 	.word	0x08000afd
 800074c:	08000c4f 	.word	0x08000c4f
 8000750:	08000f2f 	.word	0x08000f2f
 8000754:	08000f2f 	.word	0x08000f2f
 8000758:	08000f2f 	.word	0x08000f2f
 800075c:	08000f2f 	.word	0x08000f2f
 8000760:	08000f2f 	.word	0x08000f2f
 8000764:	08000f2f 	.word	0x08000f2f
 8000768:	08000dc9 	.word	0x08000dc9
 800076c:	08000ecf 	.word	0x08000ecf
 8000770:	08000ee9 	.word	0x08000ee9
    case INIT:
        displayTrafficLight(INIT);
 8000774:	2000      	movs	r0, #0
 8000776:	f000 feed 	bl	8001554 <displayTrafficLight>

        if (prev_state == MODE1)
 800077a:	4b8f      	ldr	r3, [pc, #572]	; (80009b8 <fsm_for_input_processing+0x2c8>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	2b0a      	cmp	r3, #10
 8000780:	d117      	bne.n	80007b2 <fsm_for_input_processing+0xc2>
        {
            TR_NS_RED = TR_NS_RED_DF;
 8000782:	4b8e      	ldr	r3, [pc, #568]	; (80009bc <fsm_for_input_processing+0x2cc>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a8e      	ldr	r2, [pc, #568]	; (80009c0 <fsm_for_input_processing+0x2d0>)
 8000788:	6013      	str	r3, [r2, #0]
            TR_NS_YEL = TR_NS_YEL_DF;
 800078a:	4b8e      	ldr	r3, [pc, #568]	; (80009c4 <fsm_for_input_processing+0x2d4>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a8e      	ldr	r2, [pc, #568]	; (80009c8 <fsm_for_input_processing+0x2d8>)
 8000790:	6013      	str	r3, [r2, #0]
            TR_NS_GRE = TR_NS_GRE_DF;
 8000792:	4b8e      	ldr	r3, [pc, #568]	; (80009cc <fsm_for_input_processing+0x2dc>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a8e      	ldr	r2, [pc, #568]	; (80009d0 <fsm_for_input_processing+0x2e0>)
 8000798:	6013      	str	r3, [r2, #0]
            TR_EW_RED = TR_EW_RED_DF;
 800079a:	4b8e      	ldr	r3, [pc, #568]	; (80009d4 <fsm_for_input_processing+0x2e4>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a8e      	ldr	r2, [pc, #568]	; (80009d8 <fsm_for_input_processing+0x2e8>)
 80007a0:	6013      	str	r3, [r2, #0]
            TR_EW_YEL = TR_EW_YEL_DF;
 80007a2:	4b8e      	ldr	r3, [pc, #568]	; (80009dc <fsm_for_input_processing+0x2ec>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a8e      	ldr	r2, [pc, #568]	; (80009e0 <fsm_for_input_processing+0x2f0>)
 80007a8:	6013      	str	r3, [r2, #0]
            TR_EW_GRE = TR_EW_GRE_DF;
 80007aa:	4b8e      	ldr	r3, [pc, #568]	; (80009e4 <fsm_for_input_processing+0x2f4>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4a8e      	ldr	r2, [pc, #568]	; (80009e8 <fsm_for_input_processing+0x2f8>)
 80007b0:	6013      	str	r3, [r2, #0]
        }

        prev_state = state;
 80007b2:	4b80      	ldr	r3, [pc, #512]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a80      	ldr	r2, [pc, #512]	; (80009b8 <fsm_for_input_processing+0x2c8>)
 80007b8:	6013      	str	r3, [r2, #0]
        state = NS_GRE_EW_RED;
 80007ba:	4b7e      	ldr	r3, [pc, #504]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 80007bc:	2201      	movs	r2, #1
 80007be:	601a      	str	r2, [r3, #0]
        TR_NS = TR_NS_GRE;
 80007c0:	4b83      	ldr	r3, [pc, #524]	; (80009d0 <fsm_for_input_processing+0x2e0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a78      	ldr	r2, [pc, #480]	; (80009a8 <fsm_for_input_processing+0x2b8>)
 80007c6:	6013      	str	r3, [r2, #0]
        TR_EW = TR_EW_RED;
 80007c8:	4b83      	ldr	r3, [pc, #524]	; (80009d8 <fsm_for_input_processing+0x2e8>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a77      	ldr	r2, [pc, #476]	; (80009ac <fsm_for_input_processing+0x2bc>)
 80007ce:	6013      	str	r3, [r2, #0]

        flash_enable = 0;
 80007d0:	4b86      	ldr	r3, [pc, #536]	; (80009ec <fsm_for_input_processing+0x2fc>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
        mode = 0;
 80007d6:	4b76      	ldr	r3, [pc, #472]	; (80009b0 <fsm_for_input_processing+0x2c0>)
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
        break;
 80007dc:	e3a8      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case NS_GRE_EW_RED:
        displayTrafficLight(NS_GRE_EW_RED);
 80007de:	2001      	movs	r0, #1
 80007e0:	f000 feb8 	bl	8001554 <displayTrafficLight>
        move_to_MODE1();
 80007e4:	f000 fbc8 	bl	8000f78 <move_to_MODE1>
        break;
 80007e8:	e3a2      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case NS_YEL_EW_RED:
        displayTrafficLight(NS_YEL_EW_RED);
 80007ea:	2002      	movs	r0, #2
 80007ec:	f000 feb2 	bl	8001554 <displayTrafficLight>
        move_to_MODE1();
 80007f0:	f000 fbc2 	bl	8000f78 <move_to_MODE1>
        break;
 80007f4:	e39c      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case NS_RED_EW_GRE:
        displayTrafficLight(NS_RED_EW_GRE);
 80007f6:	2003      	movs	r0, #3
 80007f8:	f000 feac 	bl	8001554 <displayTrafficLight>
        move_to_MODE1();
 80007fc:	f000 fbbc 	bl	8000f78 <move_to_MODE1>
        break;
 8000800:	e396      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case NS_RED_EW_YEL:
        displayTrafficLight(NS_RED_EW_YEL);
 8000802:	2004      	movs	r0, #4
 8000804:	f000 fea6 	bl	8001554 <displayTrafficLight>
        move_to_MODE1();
 8000808:	f000 fbb6 	bl	8000f78 <move_to_MODE1>
        break;
 800080c:	e390      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case MODE1:
        displayTrafficLight(prev_status);
 800080e:	4b78      	ldr	r3, [pc, #480]	; (80009f0 <fsm_for_input_processing+0x300>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fe9e 	bl	8001554 <displayTrafficLight>

        /* Btn1: advance to MODE2 */
        switch (button1State) {
 8000818:	4b76      	ldr	r3, [pc, #472]	; (80009f4 <fsm_for_input_processing+0x304>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2b02      	cmp	r3, #2
 800081e:	d03b      	beq.n	8000898 <fsm_for_input_processing+0x1a8>
 8000820:	2b02      	cmp	r3, #2
 8000822:	dc43      	bgt.n	80008ac <fsm_for_input_processing+0x1bc>
 8000824:	2b00      	cmp	r3, #0
 8000826:	d002      	beq.n	800082e <fsm_for_input_processing+0x13e>
 8000828:	2b01      	cmp	r3, #1
 800082a:	d021      	beq.n	8000870 <fsm_for_input_processing+0x180>
            if (!is_button_pressed(0)) {
                button1State = BUTTON_RELEASED;
            }
            break;
        default:
            break;
 800082c:	e03e      	b.n	80008ac <fsm_for_input_processing+0x1bc>
            if (is_button_pressed(0))
 800082e:	2000      	movs	r0, #0
 8000830:	f000 fe5c 	bl	80014ec <is_button_pressed>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d03a      	beq.n	80008b0 <fsm_for_input_processing+0x1c0>
                prev_state  = state;
 800083a:	4b5e      	ldr	r3, [pc, #376]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4a5e      	ldr	r2, [pc, #376]	; (80009b8 <fsm_for_input_processing+0x2c8>)
 8000840:	6013      	str	r3, [r2, #0]
                state = MODE2;
 8000842:	4b5c      	ldr	r3, [pc, #368]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 8000844:	220b      	movs	r2, #11
 8000846:	601a      	str	r2, [r3, #0]
                mode = 2;
 8000848:	4b59      	ldr	r3, [pc, #356]	; (80009b0 <fsm_for_input_processing+0x2c0>)
 800084a:	2202      	movs	r2, #2
 800084c:	601a      	str	r2, [r3, #0]
                mode_timeout_counter = timeOut / 1000; /* convert ms to seconds assuming timeOut in ms */
 800084e:	4b6a      	ldr	r3, [pc, #424]	; (80009f8 <fsm_for_input_processing+0x308>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a6a      	ldr	r2, [pc, #424]	; (80009fc <fsm_for_input_processing+0x30c>)
 8000854:	fb82 1203 	smull	r1, r2, r2, r3
 8000858:	1192      	asrs	r2, r2, #6
 800085a:	17db      	asrs	r3, r3, #31
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	4a68      	ldr	r2, [pc, #416]	; (8000a00 <fsm_for_input_processing+0x310>)
 8000860:	6013      	str	r3, [r2, #0]
                mode_timeout_flag = 0;
 8000862:	4b68      	ldr	r3, [pc, #416]	; (8000a04 <fsm_for_input_processing+0x314>)
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
                button1State = BUTTON_PRESSED;
 8000868:	4b62      	ldr	r3, [pc, #392]	; (80009f4 <fsm_for_input_processing+0x304>)
 800086a:	2201      	movs	r2, #1
 800086c:	701a      	strb	r2, [r3, #0]
            break;
 800086e:	e01f      	b.n	80008b0 <fsm_for_input_processing+0x1c0>
            if (!is_button_pressed(0)) {
 8000870:	2000      	movs	r0, #0
 8000872:	f000 fe3b 	bl	80014ec <is_button_pressed>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d103      	bne.n	8000884 <fsm_for_input_processing+0x194>
                button1State = BUTTON_RELEASED;
 800087c:	4b5d      	ldr	r3, [pc, #372]	; (80009f4 <fsm_for_input_processing+0x304>)
 800087e:	2200      	movs	r2, #0
 8000880:	701a      	strb	r2, [r3, #0]
            break;
 8000882:	e017      	b.n	80008b4 <fsm_for_input_processing+0x1c4>
                if (is_button_pressed_1s(0)) {
 8000884:	2000      	movs	r0, #0
 8000886:	f000 fe4b 	bl	8001520 <is_button_pressed_1s>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d011      	beq.n	80008b4 <fsm_for_input_processing+0x1c4>
                    button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000890:	4b58      	ldr	r3, [pc, #352]	; (80009f4 <fsm_for_input_processing+0x304>)
 8000892:	2202      	movs	r2, #2
 8000894:	701a      	strb	r2, [r3, #0]
            break;
 8000896:	e00d      	b.n	80008b4 <fsm_for_input_processing+0x1c4>
            if (!is_button_pressed(0)) {
 8000898:	2000      	movs	r0, #0
 800089a:	f000 fe27 	bl	80014ec <is_button_pressed>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d109      	bne.n	80008b8 <fsm_for_input_processing+0x1c8>
                button1State = BUTTON_RELEASED;
 80008a4:	4b53      	ldr	r3, [pc, #332]	; (80009f4 <fsm_for_input_processing+0x304>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]
            break;
 80008aa:	e005      	b.n	80008b8 <fsm_for_input_processing+0x1c8>
            break;
 80008ac:	bf00      	nop
 80008ae:	e004      	b.n	80008ba <fsm_for_input_processing+0x1ca>
            break;
 80008b0:	bf00      	nop
 80008b2:	e002      	b.n	80008ba <fsm_for_input_processing+0x1ca>
            break;
 80008b4:	bf00      	nop
 80008b6:	e000      	b.n	80008ba <fsm_for_input_processing+0x1ca>
            break;
 80008b8:	bf00      	nop
        }

        /* Btn3: reset to INIT */
        switch (button3State) {
 80008ba:	4b53      	ldr	r3, [pc, #332]	; (8000a08 <fsm_for_input_processing+0x318>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b02      	cmp	r3, #2
 80008c0:	d02e      	beq.n	8000920 <fsm_for_input_processing+0x230>
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	dc36      	bgt.n	8000934 <fsm_for_input_processing+0x244>
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d002      	beq.n	80008d0 <fsm_for_input_processing+0x1e0>
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d014      	beq.n	80008f8 <fsm_for_input_processing+0x208>
            if (!is_button_pressed(2)) {
                button3State = BUTTON_RELEASED;
            }
            break;
        default:
            break;
 80008ce:	e031      	b.n	8000934 <fsm_for_input_processing+0x244>
            if (is_button_pressed(2)) {
 80008d0:	2002      	movs	r0, #2
 80008d2:	f000 fe0b 	bl	80014ec <is_button_pressed>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d02d      	beq.n	8000938 <fsm_for_input_processing+0x248>
                prev_state = state;
 80008dc:	4b35      	ldr	r3, [pc, #212]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a35      	ldr	r2, [pc, #212]	; (80009b8 <fsm_for_input_processing+0x2c8>)
 80008e2:	6013      	str	r3, [r2, #0]
                state = INIT;
 80008e4:	4b33      	ldr	r3, [pc, #204]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
                mode = 0;
 80008ea:	4b31      	ldr	r3, [pc, #196]	; (80009b0 <fsm_for_input_processing+0x2c0>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
                button3State = BUTTON_PRESSED;
 80008f0:	4b45      	ldr	r3, [pc, #276]	; (8000a08 <fsm_for_input_processing+0x318>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	701a      	strb	r2, [r3, #0]
            break;
 80008f6:	e01f      	b.n	8000938 <fsm_for_input_processing+0x248>
            if (!is_button_pressed(2)) {
 80008f8:	2002      	movs	r0, #2
 80008fa:	f000 fdf7 	bl	80014ec <is_button_pressed>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <fsm_for_input_processing+0x21c>
                button3State = BUTTON_RELEASED;
 8000904:	4b40      	ldr	r3, [pc, #256]	; (8000a08 <fsm_for_input_processing+0x318>)
 8000906:	2200      	movs	r2, #0
 8000908:	701a      	strb	r2, [r3, #0]
            break;
 800090a:	e017      	b.n	800093c <fsm_for_input_processing+0x24c>
                if (is_button_pressed_1s(2)) {
 800090c:	2002      	movs	r0, #2
 800090e:	f000 fe07 	bl	8001520 <is_button_pressed_1s>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d011      	beq.n	800093c <fsm_for_input_processing+0x24c>
                    button3State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000918:	4b3b      	ldr	r3, [pc, #236]	; (8000a08 <fsm_for_input_processing+0x318>)
 800091a:	2202      	movs	r2, #2
 800091c:	701a      	strb	r2, [r3, #0]
            break;
 800091e:	e00d      	b.n	800093c <fsm_for_input_processing+0x24c>
            if (!is_button_pressed(2)) {
 8000920:	2002      	movs	r0, #2
 8000922:	f000 fde3 	bl	80014ec <is_button_pressed>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d109      	bne.n	8000940 <fsm_for_input_processing+0x250>
                button3State = BUTTON_RELEASED;
 800092c:	4b36      	ldr	r3, [pc, #216]	; (8000a08 <fsm_for_input_processing+0x318>)
 800092e:	2200      	movs	r2, #0
 8000930:	701a      	strb	r2, [r3, #0]
            break;
 8000932:	e005      	b.n	8000940 <fsm_for_input_processing+0x250>
            break;
 8000934:	bf00      	nop
 8000936:	e2fb      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000938:	bf00      	nop
 800093a:	e2f9      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 800093c:	bf00      	nop
 800093e:	e2f7      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000940:	bf00      	nop
        }
        break;
 8000942:	e2f5      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case MODE2:
        displayTrafficLight(prev_status);
 8000944:	4b2a      	ldr	r3, [pc, #168]	; (80009f0 <fsm_for_input_processing+0x300>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4618      	mov	r0, r3
 800094a:	f000 fe03 	bl	8001554 <displayTrafficLight>

        /* Btn1: next mode */
        switch (button1State) {
 800094e:	4b29      	ldr	r3, [pc, #164]	; (80009f4 <fsm_for_input_processing+0x304>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b02      	cmp	r3, #2
 8000954:	d06e      	beq.n	8000a34 <fsm_for_input_processing+0x344>
 8000956:	2b02      	cmp	r3, #2
 8000958:	dc76      	bgt.n	8000a48 <fsm_for_input_processing+0x358>
 800095a:	2b00      	cmp	r3, #0
 800095c:	d002      	beq.n	8000964 <fsm_for_input_processing+0x274>
 800095e:	2b01      	cmp	r3, #1
 8000960:	d054      	beq.n	8000a0c <fsm_for_input_processing+0x31c>
            else if (is_button_pressed_1s(0)) button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
            break;
        case BUTTON_PRESSED_MORE_THAN_1_SECOND:
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
            break;
        default: break;
 8000962:	e071      	b.n	8000a48 <fsm_for_input_processing+0x358>
            if (is_button_pressed(0))
 8000964:	2000      	movs	r0, #0
 8000966:	f000 fdc1 	bl	80014ec <is_button_pressed>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d06d      	beq.n	8000a4c <fsm_for_input_processing+0x35c>
                prev_state  = state;
 8000970:	4b10      	ldr	r3, [pc, #64]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a10      	ldr	r2, [pc, #64]	; (80009b8 <fsm_for_input_processing+0x2c8>)
 8000976:	6013      	str	r3, [r2, #0]
                state = MODE3;
 8000978:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <fsm_for_input_processing+0x2c4>)
 800097a:	220c      	movs	r2, #12
 800097c:	601a      	str	r2, [r3, #0]
                mode = 3;
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <fsm_for_input_processing+0x2c0>)
 8000980:	2203      	movs	r2, #3
 8000982:	601a      	str	r2, [r3, #0]
                mode_timeout_counter = timeOut / 1000;
 8000984:	4b1c      	ldr	r3, [pc, #112]	; (80009f8 <fsm_for_input_processing+0x308>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a1c      	ldr	r2, [pc, #112]	; (80009fc <fsm_for_input_processing+0x30c>)
 800098a:	fb82 1203 	smull	r1, r2, r2, r3
 800098e:	1192      	asrs	r2, r2, #6
 8000990:	17db      	asrs	r3, r3, #31
 8000992:	1ad3      	subs	r3, r2, r3
 8000994:	4a1a      	ldr	r2, [pc, #104]	; (8000a00 <fsm_for_input_processing+0x310>)
 8000996:	6013      	str	r3, [r2, #0]
                mode_timeout_flag = 0;
 8000998:	4b1a      	ldr	r3, [pc, #104]	; (8000a04 <fsm_for_input_processing+0x314>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
                button1State = BUTTON_PRESSED;
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <fsm_for_input_processing+0x304>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	701a      	strb	r2, [r3, #0]
            break;
 80009a4:	e052      	b.n	8000a4c <fsm_for_input_processing+0x35c>
 80009a6:	bf00      	nop
 80009a8:	20000090 	.word	0x20000090
 80009ac:	20000094 	.word	0x20000094
 80009b0:	2000006c 	.word	0x2000006c
 80009b4:	20000070 	.word	0x20000070
 80009b8:	20000074 	.word	0x20000074
 80009bc:	08003b50 	.word	0x08003b50
 80009c0:	20000038 	.word	0x20000038
 80009c4:	08003b54 	.word	0x08003b54
 80009c8:	2000002c 	.word	0x2000002c
 80009cc:	08003b58 	.word	0x08003b58
 80009d0:	20000028 	.word	0x20000028
 80009d4:	08003b5c 	.word	0x08003b5c
 80009d8:	2000003c 	.word	0x2000003c
 80009dc:	08003b60 	.word	0x08003b60
 80009e0:	20000034 	.word	0x20000034
 80009e4:	08003b64 	.word	0x08003b64
 80009e8:	20000030 	.word	0x20000030
 80009ec:	2000007c 	.word	0x2000007c
 80009f0:	20000078 	.word	0x20000078
 80009f4:	200000a0 	.word	0x200000a0
 80009f8:	2000000c 	.word	0x2000000c
 80009fc:	10624dd3 	.word	0x10624dd3
 8000a00:	20000084 	.word	0x20000084
 8000a04:	20000088 	.word	0x20000088
 8000a08:	200000a2 	.word	0x200000a2
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	f000 fd6d 	bl	80014ec <is_button_pressed>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d103      	bne.n	8000a20 <fsm_for_input_processing+0x330>
 8000a18:	4baf      	ldr	r3, [pc, #700]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
            break;
 8000a1e:	e017      	b.n	8000a50 <fsm_for_input_processing+0x360>
            else if (is_button_pressed_1s(0)) button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000a20:	2000      	movs	r0, #0
 8000a22:	f000 fd7d 	bl	8001520 <is_button_pressed_1s>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d011      	beq.n	8000a50 <fsm_for_input_processing+0x360>
 8000a2c:	4baa      	ldr	r3, [pc, #680]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000a2e:	2202      	movs	r2, #2
 8000a30:	701a      	strb	r2, [r3, #0]
            break;
 8000a32:	e00d      	b.n	8000a50 <fsm_for_input_processing+0x360>
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
 8000a34:	2000      	movs	r0, #0
 8000a36:	f000 fd59 	bl	80014ec <is_button_pressed>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d109      	bne.n	8000a54 <fsm_for_input_processing+0x364>
 8000a40:	4ba5      	ldr	r3, [pc, #660]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	701a      	strb	r2, [r3, #0]
            break;
 8000a46:	e005      	b.n	8000a54 <fsm_for_input_processing+0x364>
        default: break;
 8000a48:	bf00      	nop
 8000a4a:	e004      	b.n	8000a56 <fsm_for_input_processing+0x366>
            break;
 8000a4c:	bf00      	nop
 8000a4e:	e002      	b.n	8000a56 <fsm_for_input_processing+0x366>
            break;
 8000a50:	bf00      	nop
 8000a52:	e000      	b.n	8000a56 <fsm_for_input_processing+0x366>
            break;
 8000a54:	bf00      	nop
        }

        /* Btn2: enter CONFIG (prev behaviour: increase immediately then enter CONFIG and start flashing) */
        switch (button2State) {
 8000a56:	4ba1      	ldr	r3, [pc, #644]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	2b02      	cmp	r3, #2
 8000a5c:	d03c      	beq.n	8000ad8 <fsm_for_input_processing+0x3e8>
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	dc44      	bgt.n	8000aec <fsm_for_input_processing+0x3fc>
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d002      	beq.n	8000a6c <fsm_for_input_processing+0x37c>
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d022      	beq.n	8000ab0 <fsm_for_input_processing+0x3c0>
            else if (is_button_pressed_1s(1)) button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
            break;
        case BUTTON_PRESSED_MORE_THAN_1_SECOND:
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
            break;
        default: break;
 8000a6a:	e03f      	b.n	8000aec <fsm_for_input_processing+0x3fc>
            if (is_button_pressed(1)) {
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	f000 fd3d 	bl	80014ec <is_button_pressed>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d03b      	beq.n	8000af0 <fsm_for_input_processing+0x400>
                increase_tr_with_mode();
 8000a78:	f000 fb02 	bl	8001080 <increase_tr_with_mode>
                toggle_previous_status();
 8000a7c:	f000 faec 	bl	8001058 <toggle_previous_status>
                prev_state = state;
 8000a80:	4b97      	ldr	r3, [pc, #604]	; (8000ce0 <fsm_for_input_processing+0x5f0>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a97      	ldr	r2, [pc, #604]	; (8000ce4 <fsm_for_input_processing+0x5f4>)
 8000a86:	6013      	str	r3, [r2, #0]
                state = CONFIG;
 8000a88:	4b95      	ldr	r3, [pc, #596]	; (8000ce0 <fsm_for_input_processing+0x5f0>)
 8000a8a:	2214      	movs	r2, #20
 8000a8c:	601a      	str	r2, [r3, #0]
                mode_timeout_counter = timeOut / 1000;
 8000a8e:	4b96      	ldr	r3, [pc, #600]	; (8000ce8 <fsm_for_input_processing+0x5f8>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a96      	ldr	r2, [pc, #600]	; (8000cec <fsm_for_input_processing+0x5fc>)
 8000a94:	fb82 1203 	smull	r1, r2, r2, r3
 8000a98:	1192      	asrs	r2, r2, #6
 8000a9a:	17db      	asrs	r3, r3, #31
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	4a94      	ldr	r2, [pc, #592]	; (8000cf0 <fsm_for_input_processing+0x600>)
 8000aa0:	6013      	str	r3, [r2, #0]
                mode_timeout_flag = 0;
 8000aa2:	4b94      	ldr	r3, [pc, #592]	; (8000cf4 <fsm_for_input_processing+0x604>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
                button2State = BUTTON_PRESSED;
 8000aa8:	4b8c      	ldr	r3, [pc, #560]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	701a      	strb	r2, [r3, #0]
            break;
 8000aae:	e01f      	b.n	8000af0 <fsm_for_input_processing+0x400>
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
 8000ab0:	2001      	movs	r0, #1
 8000ab2:	f000 fd1b 	bl	80014ec <is_button_pressed>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d103      	bne.n	8000ac4 <fsm_for_input_processing+0x3d4>
 8000abc:	4b87      	ldr	r3, [pc, #540]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	701a      	strb	r2, [r3, #0]
            break;
 8000ac2:	e017      	b.n	8000af4 <fsm_for_input_processing+0x404>
            else if (is_button_pressed_1s(1)) button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	f000 fd2b 	bl	8001520 <is_button_pressed_1s>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d011      	beq.n	8000af4 <fsm_for_input_processing+0x404>
 8000ad0:	4b82      	ldr	r3, [pc, #520]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000ad2:	2202      	movs	r2, #2
 8000ad4:	701a      	strb	r2, [r3, #0]
            break;
 8000ad6:	e00d      	b.n	8000af4 <fsm_for_input_processing+0x404>
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
 8000ad8:	2001      	movs	r0, #1
 8000ada:	f000 fd07 	bl	80014ec <is_button_pressed>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d109      	bne.n	8000af8 <fsm_for_input_processing+0x408>
 8000ae4:	4b7d      	ldr	r3, [pc, #500]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
            break;
 8000aea:	e005      	b.n	8000af8 <fsm_for_input_processing+0x408>
        default: break;
 8000aec:	bf00      	nop
 8000aee:	e21f      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000af0:	bf00      	nop
 8000af2:	e21d      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000af4:	bf00      	nop
 8000af6:	e21b      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000af8:	bf00      	nop
        }
        break;
 8000afa:	e219      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case MODE3:
        displayTrafficLight(prev_status);
 8000afc:	4b7e      	ldr	r3, [pc, #504]	; (8000cf8 <fsm_for_input_processing+0x608>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4618      	mov	r0, r3
 8000b02:	f000 fd27 	bl	8001554 <displayTrafficLight>
        /* Btn1 -> MODE4 */
        switch (button1State) {
 8000b06:	4b74      	ldr	r3, [pc, #464]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	d03b      	beq.n	8000b86 <fsm_for_input_processing+0x496>
 8000b0e:	2b02      	cmp	r3, #2
 8000b10:	dc43      	bgt.n	8000b9a <fsm_for_input_processing+0x4aa>
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d002      	beq.n	8000b1c <fsm_for_input_processing+0x42c>
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	d021      	beq.n	8000b5e <fsm_for_input_processing+0x46e>
            else if (is_button_pressed_1s(0)) button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
            break;
        case BUTTON_PRESSED_MORE_THAN_1_SECOND:
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
            break;
        default: break;
 8000b1a:	e03e      	b.n	8000b9a <fsm_for_input_processing+0x4aa>
            if (is_button_pressed(0))
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	f000 fce5 	bl	80014ec <is_button_pressed>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d03a      	beq.n	8000b9e <fsm_for_input_processing+0x4ae>
                prev_state  = state;
 8000b28:	4b6d      	ldr	r3, [pc, #436]	; (8000ce0 <fsm_for_input_processing+0x5f0>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a6d      	ldr	r2, [pc, #436]	; (8000ce4 <fsm_for_input_processing+0x5f4>)
 8000b2e:	6013      	str	r3, [r2, #0]
                state = MODE4;
 8000b30:	4b6b      	ldr	r3, [pc, #428]	; (8000ce0 <fsm_for_input_processing+0x5f0>)
 8000b32:	220d      	movs	r2, #13
 8000b34:	601a      	str	r2, [r3, #0]
                mode = 4;
 8000b36:	4b71      	ldr	r3, [pc, #452]	; (8000cfc <fsm_for_input_processing+0x60c>)
 8000b38:	2204      	movs	r2, #4
 8000b3a:	601a      	str	r2, [r3, #0]
                mode_timeout_counter = timeOut / 1000;
 8000b3c:	4b6a      	ldr	r3, [pc, #424]	; (8000ce8 <fsm_for_input_processing+0x5f8>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a6a      	ldr	r2, [pc, #424]	; (8000cec <fsm_for_input_processing+0x5fc>)
 8000b42:	fb82 1203 	smull	r1, r2, r2, r3
 8000b46:	1192      	asrs	r2, r2, #6
 8000b48:	17db      	asrs	r3, r3, #31
 8000b4a:	1ad3      	subs	r3, r2, r3
 8000b4c:	4a68      	ldr	r2, [pc, #416]	; (8000cf0 <fsm_for_input_processing+0x600>)
 8000b4e:	6013      	str	r3, [r2, #0]
                mode_timeout_flag = 0;
 8000b50:	4b68      	ldr	r3, [pc, #416]	; (8000cf4 <fsm_for_input_processing+0x604>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
                button1State = BUTTON_PRESSED;
 8000b56:	4b60      	ldr	r3, [pc, #384]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000b58:	2201      	movs	r2, #1
 8000b5a:	701a      	strb	r2, [r3, #0]
            break;
 8000b5c:	e01f      	b.n	8000b9e <fsm_for_input_processing+0x4ae>
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f000 fcc4 	bl	80014ec <is_button_pressed>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d103      	bne.n	8000b72 <fsm_for_input_processing+0x482>
 8000b6a:	4b5b      	ldr	r3, [pc, #364]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
            break;
 8000b70:	e017      	b.n	8000ba2 <fsm_for_input_processing+0x4b2>
            else if (is_button_pressed_1s(0)) button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000b72:	2000      	movs	r0, #0
 8000b74:	f000 fcd4 	bl	8001520 <is_button_pressed_1s>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d011      	beq.n	8000ba2 <fsm_for_input_processing+0x4b2>
 8000b7e:	4b56      	ldr	r3, [pc, #344]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000b80:	2202      	movs	r2, #2
 8000b82:	701a      	strb	r2, [r3, #0]
            break;
 8000b84:	e00d      	b.n	8000ba2 <fsm_for_input_processing+0x4b2>
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
 8000b86:	2000      	movs	r0, #0
 8000b88:	f000 fcb0 	bl	80014ec <is_button_pressed>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d109      	bne.n	8000ba6 <fsm_for_input_processing+0x4b6>
 8000b92:	4b51      	ldr	r3, [pc, #324]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	701a      	strb	r2, [r3, #0]
            break;
 8000b98:	e005      	b.n	8000ba6 <fsm_for_input_processing+0x4b6>
        default: break;
 8000b9a:	bf00      	nop
 8000b9c:	e004      	b.n	8000ba8 <fsm_for_input_processing+0x4b8>
            break;
 8000b9e:	bf00      	nop
 8000ba0:	e002      	b.n	8000ba8 <fsm_for_input_processing+0x4b8>
            break;
 8000ba2:	bf00      	nop
 8000ba4:	e000      	b.n	8000ba8 <fsm_for_input_processing+0x4b8>
            break;
 8000ba6:	bf00      	nop
        }

        /* Btn2 -> CONFIG (perform initial increase and enable flash) */
        switch (button2State) {
 8000ba8:	4b4c      	ldr	r3, [pc, #304]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d03c      	beq.n	8000c2a <fsm_for_input_processing+0x53a>
 8000bb0:	2b02      	cmp	r3, #2
 8000bb2:	dc44      	bgt.n	8000c3e <fsm_for_input_processing+0x54e>
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d002      	beq.n	8000bbe <fsm_for_input_processing+0x4ce>
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d022      	beq.n	8000c02 <fsm_for_input_processing+0x512>
            else if (is_button_pressed_1s(1)) button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
            break;
        case BUTTON_PRESSED_MORE_THAN_1_SECOND:
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
            break;
        default: break;
 8000bbc:	e03f      	b.n	8000c3e <fsm_for_input_processing+0x54e>
            if (is_button_pressed(1))
 8000bbe:	2001      	movs	r0, #1
 8000bc0:	f000 fc94 	bl	80014ec <is_button_pressed>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d03b      	beq.n	8000c42 <fsm_for_input_processing+0x552>
                increase_tr_with_mode();
 8000bca:	f000 fa59 	bl	8001080 <increase_tr_with_mode>
                toggle_previous_status();
 8000bce:	f000 fa43 	bl	8001058 <toggle_previous_status>
                prev_state  = state;
 8000bd2:	4b43      	ldr	r3, [pc, #268]	; (8000ce0 <fsm_for_input_processing+0x5f0>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a43      	ldr	r2, [pc, #268]	; (8000ce4 <fsm_for_input_processing+0x5f4>)
 8000bd8:	6013      	str	r3, [r2, #0]
                state = CONFIG;
 8000bda:	4b41      	ldr	r3, [pc, #260]	; (8000ce0 <fsm_for_input_processing+0x5f0>)
 8000bdc:	2214      	movs	r2, #20
 8000bde:	601a      	str	r2, [r3, #0]
                mode_timeout_counter = timeOut / 1000;
 8000be0:	4b41      	ldr	r3, [pc, #260]	; (8000ce8 <fsm_for_input_processing+0x5f8>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a41      	ldr	r2, [pc, #260]	; (8000cec <fsm_for_input_processing+0x5fc>)
 8000be6:	fb82 1203 	smull	r1, r2, r2, r3
 8000bea:	1192      	asrs	r2, r2, #6
 8000bec:	17db      	asrs	r3, r3, #31
 8000bee:	1ad3      	subs	r3, r2, r3
 8000bf0:	4a3f      	ldr	r2, [pc, #252]	; (8000cf0 <fsm_for_input_processing+0x600>)
 8000bf2:	6013      	str	r3, [r2, #0]
                mode_timeout_flag = 0;
 8000bf4:	4b3f      	ldr	r3, [pc, #252]	; (8000cf4 <fsm_for_input_processing+0x604>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
                button2State = BUTTON_PRESSED;
 8000bfa:	4b38      	ldr	r3, [pc, #224]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	701a      	strb	r2, [r3, #0]
            break;
 8000c00:	e01f      	b.n	8000c42 <fsm_for_input_processing+0x552>
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
 8000c02:	2001      	movs	r0, #1
 8000c04:	f000 fc72 	bl	80014ec <is_button_pressed>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d103      	bne.n	8000c16 <fsm_for_input_processing+0x526>
 8000c0e:	4b33      	ldr	r3, [pc, #204]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	701a      	strb	r2, [r3, #0]
            break;
 8000c14:	e017      	b.n	8000c46 <fsm_for_input_processing+0x556>
            else if (is_button_pressed_1s(1)) button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000c16:	2001      	movs	r0, #1
 8000c18:	f000 fc82 	bl	8001520 <is_button_pressed_1s>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d011      	beq.n	8000c46 <fsm_for_input_processing+0x556>
 8000c22:	4b2e      	ldr	r3, [pc, #184]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000c24:	2202      	movs	r2, #2
 8000c26:	701a      	strb	r2, [r3, #0]
            break;
 8000c28:	e00d      	b.n	8000c46 <fsm_for_input_processing+0x556>
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	f000 fc5e 	bl	80014ec <is_button_pressed>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d109      	bne.n	8000c4a <fsm_for_input_processing+0x55a>
 8000c36:	4b29      	ldr	r3, [pc, #164]	; (8000cdc <fsm_for_input_processing+0x5ec>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	701a      	strb	r2, [r3, #0]
            break;
 8000c3c:	e005      	b.n	8000c4a <fsm_for_input_processing+0x55a>
        default: break;
 8000c3e:	bf00      	nop
 8000c40:	e176      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000c42:	bf00      	nop
 8000c44:	e174      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000c46:	bf00      	nop
 8000c48:	e172      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000c4a:	bf00      	nop
        }
        break;
 8000c4c:	e170      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case MODE4:
        displayTrafficLight(prev_status);
 8000c4e:	4b2a      	ldr	r3, [pc, #168]	; (8000cf8 <fsm_for_input_processing+0x608>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 fc7e 	bl	8001554 <displayTrafficLight>
        // Btn1 -> MODE1
        switch (button1State) {
 8000c58:	4b1f      	ldr	r3, [pc, #124]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d04f      	beq.n	8000d00 <fsm_for_input_processing+0x610>
 8000c60:	2b02      	cmp	r3, #2
 8000c62:	dc57      	bgt.n	8000d14 <fsm_for_input_processing+0x624>
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d002      	beq.n	8000c6e <fsm_for_input_processing+0x57e>
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d021      	beq.n	8000cb0 <fsm_for_input_processing+0x5c0>
            else if (is_button_pressed_1s(0)) button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
            break;
        case BUTTON_PRESSED_MORE_THAN_1_SECOND:
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
            break;
        default: break;
 8000c6c:	e052      	b.n	8000d14 <fsm_for_input_processing+0x624>
            if (is_button_pressed(0))
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f000 fc3c 	bl	80014ec <is_button_pressed>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d04e      	beq.n	8000d18 <fsm_for_input_processing+0x628>
                prev_state  = state;
 8000c7a:	4b19      	ldr	r3, [pc, #100]	; (8000ce0 <fsm_for_input_processing+0x5f0>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a19      	ldr	r2, [pc, #100]	; (8000ce4 <fsm_for_input_processing+0x5f4>)
 8000c80:	6013      	str	r3, [r2, #0]
                state = MODE1;
 8000c82:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <fsm_for_input_processing+0x5f0>)
 8000c84:	220a      	movs	r2, #10
 8000c86:	601a      	str	r2, [r3, #0]
                mode = 1;
 8000c88:	4b1c      	ldr	r3, [pc, #112]	; (8000cfc <fsm_for_input_processing+0x60c>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	601a      	str	r2, [r3, #0]
                mode_timeout_counter = timeOut / 1000;
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <fsm_for_input_processing+0x5f8>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a16      	ldr	r2, [pc, #88]	; (8000cec <fsm_for_input_processing+0x5fc>)
 8000c94:	fb82 1203 	smull	r1, r2, r2, r3
 8000c98:	1192      	asrs	r2, r2, #6
 8000c9a:	17db      	asrs	r3, r3, #31
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	4a14      	ldr	r2, [pc, #80]	; (8000cf0 <fsm_for_input_processing+0x600>)
 8000ca0:	6013      	str	r3, [r2, #0]
                mode_timeout_flag = 0;
 8000ca2:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <fsm_for_input_processing+0x604>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
                button1State = BUTTON_PRESSED;
 8000ca8:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	701a      	strb	r2, [r3, #0]
            break;
 8000cae:	e033      	b.n	8000d18 <fsm_for_input_processing+0x628>
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	f000 fc1b 	bl	80014ec <is_button_pressed>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d103      	bne.n	8000cc4 <fsm_for_input_processing+0x5d4>
 8000cbc:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	701a      	strb	r2, [r3, #0]
            break;
 8000cc2:	e02b      	b.n	8000d1c <fsm_for_input_processing+0x62c>
            else if (is_button_pressed_1s(0)) button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f000 fc2b 	bl	8001520 <is_button_pressed_1s>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d025      	beq.n	8000d1c <fsm_for_input_processing+0x62c>
 8000cd0:	4b01      	ldr	r3, [pc, #4]	; (8000cd8 <fsm_for_input_processing+0x5e8>)
 8000cd2:	2202      	movs	r2, #2
 8000cd4:	701a      	strb	r2, [r3, #0]
            break;
 8000cd6:	e021      	b.n	8000d1c <fsm_for_input_processing+0x62c>
 8000cd8:	200000a0 	.word	0x200000a0
 8000cdc:	200000a1 	.word	0x200000a1
 8000ce0:	20000070 	.word	0x20000070
 8000ce4:	20000074 	.word	0x20000074
 8000ce8:	2000000c 	.word	0x2000000c
 8000cec:	10624dd3 	.word	0x10624dd3
 8000cf0:	20000084 	.word	0x20000084
 8000cf4:	20000088 	.word	0x20000088
 8000cf8:	20000078 	.word	0x20000078
 8000cfc:	2000006c 	.word	0x2000006c
            if (!is_button_pressed(0)) button1State = BUTTON_RELEASED;
 8000d00:	2000      	movs	r0, #0
 8000d02:	f000 fbf3 	bl	80014ec <is_button_pressed>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d109      	bne.n	8000d20 <fsm_for_input_processing+0x630>
 8000d0c:	4b89      	ldr	r3, [pc, #548]	; (8000f34 <fsm_for_input_processing+0x844>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	701a      	strb	r2, [r3, #0]
            break;
 8000d12:	e005      	b.n	8000d20 <fsm_for_input_processing+0x630>
        default: break;
 8000d14:	bf00      	nop
 8000d16:	e004      	b.n	8000d22 <fsm_for_input_processing+0x632>
            break;
 8000d18:	bf00      	nop
 8000d1a:	e002      	b.n	8000d22 <fsm_for_input_processing+0x632>
            break;
 8000d1c:	bf00      	nop
 8000d1e:	e000      	b.n	8000d22 <fsm_for_input_processing+0x632>
            break;
 8000d20:	bf00      	nop
        }

        // Btn2 -> CONFIG (perform initial increase and enable flash)
        switch (button2State) {
 8000d22:	4b85      	ldr	r3, [pc, #532]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d03c      	beq.n	8000da4 <fsm_for_input_processing+0x6b4>
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	dc44      	bgt.n	8000db8 <fsm_for_input_processing+0x6c8>
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d002      	beq.n	8000d38 <fsm_for_input_processing+0x648>
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d022      	beq.n	8000d7c <fsm_for_input_processing+0x68c>
            else if (is_button_pressed_1s(1)) button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
            break;
        case BUTTON_PRESSED_MORE_THAN_1_SECOND:
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
            break;
        default: break;
 8000d36:	e03f      	b.n	8000db8 <fsm_for_input_processing+0x6c8>
            if (is_button_pressed(1))
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f000 fbd7 	bl	80014ec <is_button_pressed>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d03b      	beq.n	8000dbc <fsm_for_input_processing+0x6cc>
                increase_tr_with_mode();
 8000d44:	f000 f99c 	bl	8001080 <increase_tr_with_mode>
                toggle_previous_status();
 8000d48:	f000 f986 	bl	8001058 <toggle_previous_status>
                prev_state  = state;
 8000d4c:	4b7b      	ldr	r3, [pc, #492]	; (8000f3c <fsm_for_input_processing+0x84c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a7b      	ldr	r2, [pc, #492]	; (8000f40 <fsm_for_input_processing+0x850>)
 8000d52:	6013      	str	r3, [r2, #0]
                state = CONFIG;
 8000d54:	4b79      	ldr	r3, [pc, #484]	; (8000f3c <fsm_for_input_processing+0x84c>)
 8000d56:	2214      	movs	r2, #20
 8000d58:	601a      	str	r2, [r3, #0]
                mode_timeout_counter = timeOut / 1000;
 8000d5a:	4b7a      	ldr	r3, [pc, #488]	; (8000f44 <fsm_for_input_processing+0x854>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a7a      	ldr	r2, [pc, #488]	; (8000f48 <fsm_for_input_processing+0x858>)
 8000d60:	fb82 1203 	smull	r1, r2, r2, r3
 8000d64:	1192      	asrs	r2, r2, #6
 8000d66:	17db      	asrs	r3, r3, #31
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	4a78      	ldr	r2, [pc, #480]	; (8000f4c <fsm_for_input_processing+0x85c>)
 8000d6c:	6013      	str	r3, [r2, #0]
                mode_timeout_flag = 0;
 8000d6e:	4b78      	ldr	r3, [pc, #480]	; (8000f50 <fsm_for_input_processing+0x860>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
                button2State = BUTTON_PRESSED;
 8000d74:	4b70      	ldr	r3, [pc, #448]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
            break;
 8000d7a:	e01f      	b.n	8000dbc <fsm_for_input_processing+0x6cc>
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f000 fbb5 	bl	80014ec <is_button_pressed>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d103      	bne.n	8000d90 <fsm_for_input_processing+0x6a0>
 8000d88:	4b6b      	ldr	r3, [pc, #428]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	701a      	strb	r2, [r3, #0]
            break;
 8000d8e:	e017      	b.n	8000dc0 <fsm_for_input_processing+0x6d0>
            else if (is_button_pressed_1s(1)) button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000d90:	2001      	movs	r0, #1
 8000d92:	f000 fbc5 	bl	8001520 <is_button_pressed_1s>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d011      	beq.n	8000dc0 <fsm_for_input_processing+0x6d0>
 8000d9c:	4b66      	ldr	r3, [pc, #408]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000d9e:	2202      	movs	r2, #2
 8000da0:	701a      	strb	r2, [r3, #0]
            break;
 8000da2:	e00d      	b.n	8000dc0 <fsm_for_input_processing+0x6d0>
            if (!is_button_pressed(1)) button2State = BUTTON_RELEASED;
 8000da4:	2001      	movs	r0, #1
 8000da6:	f000 fba1 	bl	80014ec <is_button_pressed>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d109      	bne.n	8000dc4 <fsm_for_input_processing+0x6d4>
 8000db0:	4b61      	ldr	r3, [pc, #388]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
            break;
 8000db6:	e005      	b.n	8000dc4 <fsm_for_input_processing+0x6d4>
        default: break;
 8000db8:	bf00      	nop
 8000dba:	e0b9      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000dbc:	bf00      	nop
 8000dbe:	e0b7      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000dc0:	bf00      	nop
 8000dc2:	e0b5      	b.n	8000f30 <fsm_for_input_processing+0x840>
            break;
 8000dc4:	bf00      	nop
        }

        break;
 8000dc6:	e0b3      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case CONFIG:
        displayTrafficLight(prev_status);
 8000dc8:	4b62      	ldr	r3, [pc, #392]	; (8000f54 <fsm_for_input_processing+0x864>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f000 fbc1 	bl	8001554 <displayTrafficLight>

        /* Btn2: increases values while in CONFIG.
         * Also reset mode timeout on interaction (re-arm timeOut).
         */
        switch (button2State) {
 8000dd2:	4b59      	ldr	r3, [pc, #356]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d042      	beq.n	8000e60 <fsm_for_input_processing+0x770>
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	dc4a      	bgt.n	8000e74 <fsm_for_input_processing+0x784>
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d002      	beq.n	8000de8 <fsm_for_input_processing+0x6f8>
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d01c      	beq.n	8000e20 <fsm_for_input_processing+0x730>
            if (!is_button_pressed(1))
            {
                button2State = BUTTON_RELEASED;
            }
            break;
        default: break;
 8000de6:	e045      	b.n	8000e74 <fsm_for_input_processing+0x784>
            if (is_button_pressed(1))
 8000de8:	2001      	movs	r0, #1
 8000dea:	f000 fb7f 	bl	80014ec <is_button_pressed>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d041      	beq.n	8000e78 <fsm_for_input_processing+0x788>
                increase_tr_with_mode();
 8000df4:	f000 f944 	bl	8001080 <increase_tr_with_mode>
                mode_timeout_counter = timeOut / 1000;
 8000df8:	4b52      	ldr	r3, [pc, #328]	; (8000f44 <fsm_for_input_processing+0x854>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a52      	ldr	r2, [pc, #328]	; (8000f48 <fsm_for_input_processing+0x858>)
 8000dfe:	fb82 1203 	smull	r1, r2, r2, r3
 8000e02:	1192      	asrs	r2, r2, #6
 8000e04:	17db      	asrs	r3, r3, #31
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	4a50      	ldr	r2, [pc, #320]	; (8000f4c <fsm_for_input_processing+0x85c>)
 8000e0a:	6013      	str	r3, [r2, #0]
                mode_timeout_flag = 0;
 8000e0c:	4b50      	ldr	r3, [pc, #320]	; (8000f50 <fsm_for_input_processing+0x860>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
                flash_enable = 1;
 8000e12:	4b51      	ldr	r3, [pc, #324]	; (8000f58 <fsm_for_input_processing+0x868>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	601a      	str	r2, [r3, #0]
                button2State = BUTTON_PRESSED;
 8000e18:	4b47      	ldr	r3, [pc, #284]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	701a      	strb	r2, [r3, #0]
            break;
 8000e1e:	e02b      	b.n	8000e78 <fsm_for_input_processing+0x788>
            if (!is_button_pressed(1))
 8000e20:	2001      	movs	r0, #1
 8000e22:	f000 fb63 	bl	80014ec <is_button_pressed>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d103      	bne.n	8000e34 <fsm_for_input_processing+0x744>
                button2State = BUTTON_RELEASED;
 8000e2c:	4b42      	ldr	r3, [pc, #264]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	701a      	strb	r2, [r3, #0]
            break;
 8000e32:	e023      	b.n	8000e7c <fsm_for_input_processing+0x78c>
                if (is_button_pressed_1s(1))
 8000e34:	2001      	movs	r0, #1
 8000e36:	f000 fb73 	bl	8001520 <is_button_pressed_1s>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d01d      	beq.n	8000e7c <fsm_for_input_processing+0x78c>
                    increase_tr_with_mode();
 8000e40:	f000 f91e 	bl	8001080 <increase_tr_with_mode>
                    mode_timeout_counter = timeOut / 1000;
 8000e44:	4b3f      	ldr	r3, [pc, #252]	; (8000f44 <fsm_for_input_processing+0x854>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a3f      	ldr	r2, [pc, #252]	; (8000f48 <fsm_for_input_processing+0x858>)
 8000e4a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e4e:	1192      	asrs	r2, r2, #6
 8000e50:	17db      	asrs	r3, r3, #31
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	4a3d      	ldr	r2, [pc, #244]	; (8000f4c <fsm_for_input_processing+0x85c>)
 8000e56:	6013      	str	r3, [r2, #0]
                    mode_timeout_flag = 0;
 8000e58:	4b3d      	ldr	r3, [pc, #244]	; (8000f50 <fsm_for_input_processing+0x860>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
            break;
 8000e5e:	e00d      	b.n	8000e7c <fsm_for_input_processing+0x78c>
            if (!is_button_pressed(1))
 8000e60:	2001      	movs	r0, #1
 8000e62:	f000 fb43 	bl	80014ec <is_button_pressed>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d109      	bne.n	8000e80 <fsm_for_input_processing+0x790>
                button2State = BUTTON_RELEASED;
 8000e6c:	4b32      	ldr	r3, [pc, #200]	; (8000f38 <fsm_for_input_processing+0x848>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	701a      	strb	r2, [r3, #0]
            break;
 8000e72:	e005      	b.n	8000e80 <fsm_for_input_processing+0x790>
        default: break;
 8000e74:	bf00      	nop
 8000e76:	e004      	b.n	8000e82 <fsm_for_input_processing+0x792>
            break;
 8000e78:	bf00      	nop
 8000e7a:	e002      	b.n	8000e82 <fsm_for_input_processing+0x792>
            break;
 8000e7c:	bf00      	nop
 8000e7e:	e000      	b.n	8000e82 <fsm_for_input_processing+0x792>
            break;
 8000e80:	bf00      	nop
        }

        /* Btn3: update/confirm config */
        switch (button3State) {
 8000e82:	4b36      	ldr	r3, [pc, #216]	; (8000f5c <fsm_for_input_processing+0x86c>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d002      	beq.n	8000e90 <fsm_for_input_processing+0x7a0>
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d011      	beq.n	8000eb2 <fsm_for_input_processing+0x7c2>
                }
                break;
            case BUTTON_PRESSED:
                if (!is_button_pressed(2)) button3State = BUTTON_RELEASED;
                break;
            default: break;
 8000e8e:	e01d      	b.n	8000ecc <fsm_for_input_processing+0x7dc>
                if (is_button_pressed(2))
 8000e90:	2002      	movs	r0, #2
 8000e92:	f000 fb2b 	bl	80014ec <is_button_pressed>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d014      	beq.n	8000ec6 <fsm_for_input_processing+0x7d6>
                    prev_state = state;
 8000e9c:	4b27      	ldr	r3, [pc, #156]	; (8000f3c <fsm_for_input_processing+0x84c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a27      	ldr	r2, [pc, #156]	; (8000f40 <fsm_for_input_processing+0x850>)
 8000ea2:	6013      	str	r3, [r2, #0]
                    state = UPDATE_CONFIG;
 8000ea4:	4b25      	ldr	r3, [pc, #148]	; (8000f3c <fsm_for_input_processing+0x84c>)
 8000ea6:	2216      	movs	r2, #22
 8000ea8:	601a      	str	r2, [r3, #0]
                    button3State = BUTTON_PRESSED;
 8000eaa:	4b2c      	ldr	r3, [pc, #176]	; (8000f5c <fsm_for_input_processing+0x86c>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]
                break;
 8000eb0:	e009      	b.n	8000ec6 <fsm_for_input_processing+0x7d6>
                if (!is_button_pressed(2)) button3State = BUTTON_RELEASED;
 8000eb2:	2002      	movs	r0, #2
 8000eb4:	f000 fb1a 	bl	80014ec <is_button_pressed>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d105      	bne.n	8000eca <fsm_for_input_processing+0x7da>
 8000ebe:	4b27      	ldr	r3, [pc, #156]	; (8000f5c <fsm_for_input_processing+0x86c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
                break;
 8000ec4:	e001      	b.n	8000eca <fsm_for_input_processing+0x7da>
                break;
 8000ec6:	bf00      	nop
 8000ec8:	e032      	b.n	8000f30 <fsm_for_input_processing+0x840>
                break;
 8000eca:	bf00      	nop
        }
        break;
 8000ecc:	e030      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case TIMEOUT:
        displayTrafficLight(prev_status);
 8000ece:	4b21      	ldr	r3, [pc, #132]	; (8000f54 <fsm_for_input_processing+0x864>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 fb3e 	bl	8001554 <displayTrafficLight>
        prev_state = state;
 8000ed8:	4b18      	ldr	r3, [pc, #96]	; (8000f3c <fsm_for_input_processing+0x84c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a18      	ldr	r2, [pc, #96]	; (8000f40 <fsm_for_input_processing+0x850>)
 8000ede:	6013      	str	r3, [r2, #0]
        state = UPDATE_CONFIG;
 8000ee0:	4b16      	ldr	r3, [pc, #88]	; (8000f3c <fsm_for_input_processing+0x84c>)
 8000ee2:	2216      	movs	r2, #22
 8000ee4:	601a      	str	r2, [r3, #0]
        break;
 8000ee6:	e023      	b.n	8000f30 <fsm_for_input_processing+0x840>

    case UPDATE_CONFIG:
        displayTrafficLight(prev_status);
 8000ee8:	4b1a      	ldr	r3, [pc, #104]	; (8000f54 <fsm_for_input_processing+0x864>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f000 fb31 	bl	8001554 <displayTrafficLight>

        if (prev_state == TIMEOUT)
 8000ef2:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <fsm_for_input_processing+0x850>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	2b15      	cmp	r3, #21
 8000ef8:	d108      	bne.n	8000f0c <fsm_for_input_processing+0x81c>
        {
            TR_NS = TR_NS_PREV;
 8000efa:	4b19      	ldr	r3, [pc, #100]	; (8000f60 <fsm_for_input_processing+0x870>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a19      	ldr	r2, [pc, #100]	; (8000f64 <fsm_for_input_processing+0x874>)
 8000f00:	6013      	str	r3, [r2, #0]
            TR_EW = TR_EW_PREV;
 8000f02:	4b19      	ldr	r3, [pc, #100]	; (8000f68 <fsm_for_input_processing+0x878>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a19      	ldr	r2, [pc, #100]	; (8000f6c <fsm_for_input_processing+0x87c>)
 8000f08:	6013      	str	r3, [r2, #0]
 8000f0a:	e007      	b.n	8000f1c <fsm_for_input_processing+0x82c>
        } else {
            if (prev_state == CONFIG)
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <fsm_for_input_processing+0x850>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b14      	cmp	r3, #20
 8000f12:	d103      	bne.n	8000f1c <fsm_for_input_processing+0x82c>
            {
                update_tr_config();
 8000f14:	f000 f93a 	bl	800118c <update_tr_config>
                processing_time_remaining();
 8000f18:	f000 f9b8 	bl	800128c <processing_time_remaining>
            }
        }

        continue_previous_status();
 8000f1c:	f000 fa1e 	bl	800135c <continue_previous_status>
        mode = 0;
 8000f20:	4b13      	ldr	r3, [pc, #76]	; (8000f70 <fsm_for_input_processing+0x880>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
        pause_traffic = 0;
 8000f26:	4b13      	ldr	r3, [pc, #76]	; (8000f74 <fsm_for_input_processing+0x884>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
        break;
 8000f2c:	e000      	b.n	8000f30 <fsm_for_input_processing+0x840>

    default:
        break;
 8000f2e:	bf00      	nop
    }
}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	200000a0 	.word	0x200000a0
 8000f38:	200000a1 	.word	0x200000a1
 8000f3c:	20000070 	.word	0x20000070
 8000f40:	20000074 	.word	0x20000074
 8000f44:	2000000c 	.word	0x2000000c
 8000f48:	10624dd3 	.word	0x10624dd3
 8000f4c:	20000084 	.word	0x20000084
 8000f50:	20000088 	.word	0x20000088
 8000f54:	20000078 	.word	0x20000078
 8000f58:	2000007c 	.word	0x2000007c
 8000f5c:	200000a2 	.word	0x200000a2
 8000f60:	20000098 	.word	0x20000098
 8000f64:	20000090 	.word	0x20000090
 8000f68:	2000009c 	.word	0x2000009c
 8000f6c:	20000094 	.word	0x20000094
 8000f70:	2000006c 	.word	0x2000006c
 8000f74:	2000008c 	.word	0x2000008c

08000f78 <move_to_MODE1>:

// Helper functions
static void move_to_MODE1(void) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
    switch (button1State){
 8000f7c:	4b2c      	ldr	r3, [pc, #176]	; (8001030 <move_to_MODE1+0xb8>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d042      	beq.n	800100a <move_to_MODE1+0x92>
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	dc4a      	bgt.n	800101e <move_to_MODE1+0xa6>
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d002      	beq.n	8000f92 <move_to_MODE1+0x1a>
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d028      	beq.n	8000fe2 <move_to_MODE1+0x6a>
				button1State = BUTTON_RELEASED;
				/* long press logic if needed */
			}
			break;
		default:
			break;
 8000f90:	e045      	b.n	800101e <move_to_MODE1+0xa6>
			if (is_button_pressed(0))
 8000f92:	2000      	movs	r0, #0
 8000f94:	f000 faaa 	bl	80014ec <is_button_pressed>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d041      	beq.n	8001022 <move_to_MODE1+0xaa>
				prev_state  = state;
 8000f9e:	4b25      	ldr	r3, [pc, #148]	; (8001034 <move_to_MODE1+0xbc>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a25      	ldr	r2, [pc, #148]	; (8001038 <move_to_MODE1+0xc0>)
 8000fa4:	6013      	str	r3, [r2, #0]
				prev_status = state;
 8000fa6:	4b23      	ldr	r3, [pc, #140]	; (8001034 <move_to_MODE1+0xbc>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a24      	ldr	r2, [pc, #144]	; (800103c <move_to_MODE1+0xc4>)
 8000fac:	6013      	str	r3, [r2, #0]
				state = MODE1;
 8000fae:	4b21      	ldr	r3, [pc, #132]	; (8001034 <move_to_MODE1+0xbc>)
 8000fb0:	220a      	movs	r2, #10
 8000fb2:	601a      	str	r2, [r3, #0]
				pause_traffic = 1;
 8000fb4:	4b22      	ldr	r3, [pc, #136]	; (8001040 <move_to_MODE1+0xc8>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	701a      	strb	r2, [r3, #0]
				mode = 1;
 8000fba:	4b22      	ldr	r3, [pc, #136]	; (8001044 <move_to_MODE1+0xcc>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	601a      	str	r2, [r3, #0]
				mode_timeout_counter = timeOut / 1000;
 8000fc0:	4b21      	ldr	r3, [pc, #132]	; (8001048 <move_to_MODE1+0xd0>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a21      	ldr	r2, [pc, #132]	; (800104c <move_to_MODE1+0xd4>)
 8000fc6:	fb82 1203 	smull	r1, r2, r2, r3
 8000fca:	1192      	asrs	r2, r2, #6
 8000fcc:	17db      	asrs	r3, r3, #31
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	4a1f      	ldr	r2, [pc, #124]	; (8001050 <move_to_MODE1+0xd8>)
 8000fd2:	6013      	str	r3, [r2, #0]
				mode_timeout_flag = 0;
 8000fd4:	4b1f      	ldr	r3, [pc, #124]	; (8001054 <move_to_MODE1+0xdc>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
				button1State = BUTTON_PRESSED;
 8000fda:	4b15      	ldr	r3, [pc, #84]	; (8001030 <move_to_MODE1+0xb8>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	701a      	strb	r2, [r3, #0]
			break;
 8000fe0:	e01f      	b.n	8001022 <move_to_MODE1+0xaa>
			if (!is_button_pressed(0))
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f000 fa82 	bl	80014ec <is_button_pressed>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d103      	bne.n	8000ff6 <move_to_MODE1+0x7e>
				button1State = BUTTON_RELEASED;
 8000fee:	4b10      	ldr	r3, [pc, #64]	; (8001030 <move_to_MODE1+0xb8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
			break;
 8000ff4:	e017      	b.n	8001026 <move_to_MODE1+0xae>
				if (is_button_pressed_1s(0))
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f000 fa92 	bl	8001520 <is_button_pressed_1s>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d011      	beq.n	8001026 <move_to_MODE1+0xae>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <move_to_MODE1+0xb8>)
 8001004:	2202      	movs	r2, #2
 8001006:	701a      	strb	r2, [r3, #0]
			break;
 8001008:	e00d      	b.n	8001026 <move_to_MODE1+0xae>
			if (!is_button_pressed(0))
 800100a:	2000      	movs	r0, #0
 800100c:	f000 fa6e 	bl	80014ec <is_button_pressed>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d109      	bne.n	800102a <move_to_MODE1+0xb2>
				button1State = BUTTON_RELEASED;
 8001016:	4b06      	ldr	r3, [pc, #24]	; (8001030 <move_to_MODE1+0xb8>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
			break;
 800101c:	e005      	b.n	800102a <move_to_MODE1+0xb2>
			break;
 800101e:	bf00      	nop
 8001020:	e004      	b.n	800102c <move_to_MODE1+0xb4>
			break;
 8001022:	bf00      	nop
 8001024:	e002      	b.n	800102c <move_to_MODE1+0xb4>
			break;
 8001026:	bf00      	nop
 8001028:	e000      	b.n	800102c <move_to_MODE1+0xb4>
			break;
 800102a:	bf00      	nop
		}
}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	200000a0 	.word	0x200000a0
 8001034:	20000070 	.word	0x20000070
 8001038:	20000074 	.word	0x20000074
 800103c:	20000078 	.word	0x20000078
 8001040:	2000008c 	.word	0x2000008c
 8001044:	2000006c 	.word	0x2000006c
 8001048:	2000000c 	.word	0x2000000c
 800104c:	10624dd3 	.word	0x10624dd3
 8001050:	20000084 	.word	0x20000084
 8001054:	20000088 	.word	0x20000088

08001058 <toggle_previous_status>:

static void toggle_previous_status(void) {
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
    flash_prev_status = prev_status;
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <toggle_previous_status+0x1c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a05      	ldr	r2, [pc, #20]	; (8001078 <toggle_previous_status+0x20>)
 8001062:	6013      	str	r3, [r2, #0]
    flash_enable = 1;
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <toggle_previous_status+0x24>)
 8001066:	2201      	movs	r2, #1
 8001068:	601a      	str	r2, [r3, #0]
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000078 	.word	0x20000078
 8001078:	20000080 	.word	0x20000080
 800107c:	2000007c 	.word	0x2000007c

08001080 <increase_tr_with_mode>:

void increase_tr_with_mode(void) {
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
    switch (mode) {
 8001084:	4b3d      	ldr	r3, [pc, #244]	; (800117c <increase_tr_with_mode+0xfc>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b04      	cmp	r3, #4
 800108a:	d04c      	beq.n	8001126 <increase_tr_with_mode+0xa6>
 800108c:	2b04      	cmp	r3, #4
 800108e:	dc69      	bgt.n	8001164 <increase_tr_with_mode+0xe4>
 8001090:	2b02      	cmp	r3, #2
 8001092:	d002      	beq.n	800109a <increase_tr_with_mode+0x1a>
 8001094:	2b03      	cmp	r3, #3
 8001096:	d027      	beq.n	80010e8 <increase_tr_with_mode+0x68>
			{
				TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
			}
			break;
		default:
			break;
 8001098:	e064      	b.n	8001164 <increase_tr_with_mode+0xe4>
			if (prev_status == NS_RED_EW_GRE || prev_status == NS_RED_EW_YEL)
 800109a:	4b39      	ldr	r3, [pc, #228]	; (8001180 <increase_tr_with_mode+0x100>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b03      	cmp	r3, #3
 80010a0:	d003      	beq.n	80010aa <increase_tr_with_mode+0x2a>
 80010a2:	4b37      	ldr	r3, [pc, #220]	; (8001180 <increase_tr_with_mode+0x100>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	d10a      	bne.n	80010c0 <increase_tr_with_mode+0x40>
				TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 80010aa:	4b36      	ldr	r3, [pc, #216]	; (8001184 <increase_tr_with_mode+0x104>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2b62      	cmp	r3, #98	; 0x62
 80010b0:	dc03      	bgt.n	80010ba <increase_tr_with_mode+0x3a>
 80010b2:	4b34      	ldr	r3, [pc, #208]	; (8001184 <increase_tr_with_mode+0x104>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	3301      	adds	r3, #1
 80010b8:	e000      	b.n	80010bc <increase_tr_with_mode+0x3c>
 80010ba:	2301      	movs	r3, #1
 80010bc:	4a31      	ldr	r2, [pc, #196]	; (8001184 <increase_tr_with_mode+0x104>)
 80010be:	6013      	str	r3, [r2, #0]
			if (prev_status == NS_GRE_EW_RED || prev_status == NS_YEL_EW_RED)
 80010c0:	4b2f      	ldr	r3, [pc, #188]	; (8001180 <increase_tr_with_mode+0x100>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d003      	beq.n	80010d0 <increase_tr_with_mode+0x50>
 80010c8:	4b2d      	ldr	r3, [pc, #180]	; (8001180 <increase_tr_with_mode+0x100>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d14b      	bne.n	8001168 <increase_tr_with_mode+0xe8>
				TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 80010d0:	4b2d      	ldr	r3, [pc, #180]	; (8001188 <increase_tr_with_mode+0x108>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b62      	cmp	r3, #98	; 0x62
 80010d6:	dc03      	bgt.n	80010e0 <increase_tr_with_mode+0x60>
 80010d8:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <increase_tr_with_mode+0x108>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	3301      	adds	r3, #1
 80010de:	e000      	b.n	80010e2 <increase_tr_with_mode+0x62>
 80010e0:	2301      	movs	r3, #1
 80010e2:	4a29      	ldr	r2, [pc, #164]	; (8001188 <increase_tr_with_mode+0x108>)
 80010e4:	6013      	str	r3, [r2, #0]
			break;
 80010e6:	e03f      	b.n	8001168 <increase_tr_with_mode+0xe8>
			if (prev_status == NS_YEL_EW_RED)
 80010e8:	4b25      	ldr	r3, [pc, #148]	; (8001180 <increase_tr_with_mode+0x100>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d10a      	bne.n	8001106 <increase_tr_with_mode+0x86>
				TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 80010f0:	4b24      	ldr	r3, [pc, #144]	; (8001184 <increase_tr_with_mode+0x104>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b62      	cmp	r3, #98	; 0x62
 80010f6:	dc03      	bgt.n	8001100 <increase_tr_with_mode+0x80>
 80010f8:	4b22      	ldr	r3, [pc, #136]	; (8001184 <increase_tr_with_mode+0x104>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	3301      	adds	r3, #1
 80010fe:	e000      	b.n	8001102 <increase_tr_with_mode+0x82>
 8001100:	2301      	movs	r3, #1
 8001102:	4a20      	ldr	r2, [pc, #128]	; (8001184 <increase_tr_with_mode+0x104>)
 8001104:	6013      	str	r3, [r2, #0]
			if (prev_status == NS_RED_EW_YEL)
 8001106:	4b1e      	ldr	r3, [pc, #120]	; (8001180 <increase_tr_with_mode+0x100>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b04      	cmp	r3, #4
 800110c:	d12e      	bne.n	800116c <increase_tr_with_mode+0xec>
				TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 800110e:	4b1e      	ldr	r3, [pc, #120]	; (8001188 <increase_tr_with_mode+0x108>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b62      	cmp	r3, #98	; 0x62
 8001114:	dc03      	bgt.n	800111e <increase_tr_with_mode+0x9e>
 8001116:	4b1c      	ldr	r3, [pc, #112]	; (8001188 <increase_tr_with_mode+0x108>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	3301      	adds	r3, #1
 800111c:	e000      	b.n	8001120 <increase_tr_with_mode+0xa0>
 800111e:	2301      	movs	r3, #1
 8001120:	4a19      	ldr	r2, [pc, #100]	; (8001188 <increase_tr_with_mode+0x108>)
 8001122:	6013      	str	r3, [r2, #0]
			break;
 8001124:	e022      	b.n	800116c <increase_tr_with_mode+0xec>
			if (prev_status == NS_GRE_EW_RED)
 8001126:	4b16      	ldr	r3, [pc, #88]	; (8001180 <increase_tr_with_mode+0x100>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d10a      	bne.n	8001144 <increase_tr_with_mode+0xc4>
				TR_NS = ((TR_NS < 99) ? TR_NS + 1 : 1);
 800112e:	4b15      	ldr	r3, [pc, #84]	; (8001184 <increase_tr_with_mode+0x104>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2b62      	cmp	r3, #98	; 0x62
 8001134:	dc03      	bgt.n	800113e <increase_tr_with_mode+0xbe>
 8001136:	4b13      	ldr	r3, [pc, #76]	; (8001184 <increase_tr_with_mode+0x104>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	3301      	adds	r3, #1
 800113c:	e000      	b.n	8001140 <increase_tr_with_mode+0xc0>
 800113e:	2301      	movs	r3, #1
 8001140:	4a10      	ldr	r2, [pc, #64]	; (8001184 <increase_tr_with_mode+0x104>)
 8001142:	6013      	str	r3, [r2, #0]
			if (prev_status == NS_RED_EW_GRE)
 8001144:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <increase_tr_with_mode+0x100>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b03      	cmp	r3, #3
 800114a:	d111      	bne.n	8001170 <increase_tr_with_mode+0xf0>
				TR_EW = ((TR_EW < 99) ? TR_EW + 1 : 1);
 800114c:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <increase_tr_with_mode+0x108>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b62      	cmp	r3, #98	; 0x62
 8001152:	dc03      	bgt.n	800115c <increase_tr_with_mode+0xdc>
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <increase_tr_with_mode+0x108>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	e000      	b.n	800115e <increase_tr_with_mode+0xde>
 800115c:	2301      	movs	r3, #1
 800115e:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <increase_tr_with_mode+0x108>)
 8001160:	6013      	str	r3, [r2, #0]
			break;
 8001162:	e005      	b.n	8001170 <increase_tr_with_mode+0xf0>
			break;
 8001164:	bf00      	nop
 8001166:	e004      	b.n	8001172 <increase_tr_with_mode+0xf2>
			break;
 8001168:	bf00      	nop
 800116a:	e002      	b.n	8001172 <increase_tr_with_mode+0xf2>
			break;
 800116c:	bf00      	nop
 800116e:	e000      	b.n	8001172 <increase_tr_with_mode+0xf2>
			break;
 8001170:	bf00      	nop
		}
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	2000006c 	.word	0x2000006c
 8001180:	20000078 	.word	0x20000078
 8001184:	20000090 	.word	0x20000090
 8001188:	20000094 	.word	0x20000094

0800118c <update_tr_config>:

void update_tr_config(void) {
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
		switch (mode) {
 8001190:	4b34      	ldr	r3, [pc, #208]	; (8001264 <update_tr_config+0xd8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b04      	cmp	r3, #4
 8001196:	d040      	beq.n	800121a <update_tr_config+0x8e>
 8001198:	2b04      	cmp	r3, #4
 800119a:	dc57      	bgt.n	800124c <update_tr_config+0xc0>
 800119c:	2b02      	cmp	r3, #2
 800119e:	d002      	beq.n	80011a6 <update_tr_config+0x1a>
 80011a0:	2b03      	cmp	r3, #3
 80011a2:	d021      	beq.n	80011e8 <update_tr_config+0x5c>
				TR_NS_GRE = TR_NS;
				TR_EW_GRE = TR_NS;
			}
			break;
		default:
			break;
 80011a4:	e052      	b.n	800124c <update_tr_config+0xc0>
			if (prev_status == NS_RED_EW_GRE || prev_status == NS_RED_EW_YEL)
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <update_tr_config+0xdc>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	d003      	beq.n	80011b6 <update_tr_config+0x2a>
 80011ae:	4b2e      	ldr	r3, [pc, #184]	; (8001268 <update_tr_config+0xdc>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	d107      	bne.n	80011c6 <update_tr_config+0x3a>
				TR_NS_RED = TR_NS;
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <update_tr_config+0xe0>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a2d      	ldr	r2, [pc, #180]	; (8001270 <update_tr_config+0xe4>)
 80011bc:	6013      	str	r3, [r2, #0]
				TR_EW_RED = TR_NS;
 80011be:	4b2b      	ldr	r3, [pc, #172]	; (800126c <update_tr_config+0xe0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a2c      	ldr	r2, [pc, #176]	; (8001274 <update_tr_config+0xe8>)
 80011c4:	6013      	str	r3, [r2, #0]
			if (prev_status == NS_GRE_EW_RED || prev_status == NS_YEL_EW_RED)
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <update_tr_config+0xdc>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d003      	beq.n	80011d6 <update_tr_config+0x4a>
 80011ce:	4b26      	ldr	r3, [pc, #152]	; (8001268 <update_tr_config+0xdc>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d13c      	bne.n	8001250 <update_tr_config+0xc4>
				TR_NS_RED = TR_EW;
 80011d6:	4b28      	ldr	r3, [pc, #160]	; (8001278 <update_tr_config+0xec>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a25      	ldr	r2, [pc, #148]	; (8001270 <update_tr_config+0xe4>)
 80011dc:	6013      	str	r3, [r2, #0]
				TR_EW_RED = TR_EW;
 80011de:	4b26      	ldr	r3, [pc, #152]	; (8001278 <update_tr_config+0xec>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a24      	ldr	r2, [pc, #144]	; (8001274 <update_tr_config+0xe8>)
 80011e4:	6013      	str	r3, [r2, #0]
			break;
 80011e6:	e033      	b.n	8001250 <update_tr_config+0xc4>
			if (prev_status == NS_YEL_EW_RED)
 80011e8:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <update_tr_config+0xdc>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d107      	bne.n	8001200 <update_tr_config+0x74>
				TR_NS_YEL = TR_NS;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <update_tr_config+0xe0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a21      	ldr	r2, [pc, #132]	; (800127c <update_tr_config+0xf0>)
 80011f6:	6013      	str	r3, [r2, #0]
				TR_EW_YEL = TR_NS;
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <update_tr_config+0xe0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a20      	ldr	r2, [pc, #128]	; (8001280 <update_tr_config+0xf4>)
 80011fe:	6013      	str	r3, [r2, #0]
			if (prev_status == NS_RED_EW_YEL)
 8001200:	4b19      	ldr	r3, [pc, #100]	; (8001268 <update_tr_config+0xdc>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2b04      	cmp	r3, #4
 8001206:	d125      	bne.n	8001254 <update_tr_config+0xc8>
				TR_NS_YEL = TR_EW;
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <update_tr_config+0xec>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a1b      	ldr	r2, [pc, #108]	; (800127c <update_tr_config+0xf0>)
 800120e:	6013      	str	r3, [r2, #0]
				TR_EW_YEL = TR_EW;
 8001210:	4b19      	ldr	r3, [pc, #100]	; (8001278 <update_tr_config+0xec>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a1a      	ldr	r2, [pc, #104]	; (8001280 <update_tr_config+0xf4>)
 8001216:	6013      	str	r3, [r2, #0]
			break;
 8001218:	e01c      	b.n	8001254 <update_tr_config+0xc8>
			if (prev_status == NS_GRE_EW_RED)
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <update_tr_config+0xdc>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d107      	bne.n	8001232 <update_tr_config+0xa6>
				TR_NS_GRE = TR_NS;
 8001222:	4b12      	ldr	r3, [pc, #72]	; (800126c <update_tr_config+0xe0>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a17      	ldr	r2, [pc, #92]	; (8001284 <update_tr_config+0xf8>)
 8001228:	6013      	str	r3, [r2, #0]
				TR_EW_GRE = TR_NS;
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <update_tr_config+0xe0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a16      	ldr	r2, [pc, #88]	; (8001288 <update_tr_config+0xfc>)
 8001230:	6013      	str	r3, [r2, #0]
			if (prev_status == NS_RED_EW_GRE)
 8001232:	4b0d      	ldr	r3, [pc, #52]	; (8001268 <update_tr_config+0xdc>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2b03      	cmp	r3, #3
 8001238:	d10e      	bne.n	8001258 <update_tr_config+0xcc>
				TR_NS_GRE = TR_NS;
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <update_tr_config+0xe0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a11      	ldr	r2, [pc, #68]	; (8001284 <update_tr_config+0xf8>)
 8001240:	6013      	str	r3, [r2, #0]
				TR_EW_GRE = TR_NS;
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <update_tr_config+0xe0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a10      	ldr	r2, [pc, #64]	; (8001288 <update_tr_config+0xfc>)
 8001248:	6013      	str	r3, [r2, #0]
			break;
 800124a:	e005      	b.n	8001258 <update_tr_config+0xcc>
			break;
 800124c:	bf00      	nop
 800124e:	e004      	b.n	800125a <update_tr_config+0xce>
			break;
 8001250:	bf00      	nop
 8001252:	e002      	b.n	800125a <update_tr_config+0xce>
			break;
 8001254:	bf00      	nop
 8001256:	e000      	b.n	800125a <update_tr_config+0xce>
			break;
 8001258:	bf00      	nop
		}
}
 800125a:	bf00      	nop
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	2000006c 	.word	0x2000006c
 8001268:	20000078 	.word	0x20000078
 800126c:	20000090 	.word	0x20000090
 8001270:	20000038 	.word	0x20000038
 8001274:	2000003c 	.word	0x2000003c
 8001278:	20000094 	.word	0x20000094
 800127c:	2000002c 	.word	0x2000002c
 8001280:	20000034 	.word	0x20000034
 8001284:	20000028 	.word	0x20000028
 8001288:	20000030 	.word	0x20000030

0800128c <processing_time_remaining>:

void processing_time_remaining(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
    switch (mode) {
 8001290:	4b2a      	ldr	r3, [pc, #168]	; (800133c <processing_time_remaining+0xb0>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b04      	cmp	r3, #4
 8001296:	d030      	beq.n	80012fa <processing_time_remaining+0x6e>
 8001298:	2b04      	cmp	r3, #4
 800129a:	dc43      	bgt.n	8001324 <processing_time_remaining+0x98>
 800129c:	2b02      	cmp	r3, #2
 800129e:	d002      	beq.n	80012a6 <processing_time_remaining+0x1a>
 80012a0:	2b03      	cmp	r3, #3
 80012a2:	d015      	beq.n	80012d0 <processing_time_remaining+0x44>
				TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
				TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
			}
			break;
		default:
			break;
 80012a4:	e03e      	b.n	8001324 <processing_time_remaining+0x98>
			if (TR_NS_RED != TR_NS_PREV)
 80012a6:	4b26      	ldr	r3, [pc, #152]	; (8001340 <processing_time_remaining+0xb4>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b26      	ldr	r3, [pc, #152]	; (8001344 <processing_time_remaining+0xb8>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d03a      	beq.n	8001328 <processing_time_remaining+0x9c>
				TR_NS_GRE = TR_NS_RED - TR_NS_YEL;
 80012b2:	4b23      	ldr	r3, [pc, #140]	; (8001340 <processing_time_remaining+0xb4>)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	4b24      	ldr	r3, [pc, #144]	; (8001348 <processing_time_remaining+0xbc>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	4a23      	ldr	r2, [pc, #140]	; (800134c <processing_time_remaining+0xc0>)
 80012be:	6013      	str	r3, [r2, #0]
				TR_EW_GRE = TR_EW_RED - TR_EW_YEL;
 80012c0:	4b23      	ldr	r3, [pc, #140]	; (8001350 <processing_time_remaining+0xc4>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4b23      	ldr	r3, [pc, #140]	; (8001354 <processing_time_remaining+0xc8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	4a23      	ldr	r2, [pc, #140]	; (8001358 <processing_time_remaining+0xcc>)
 80012cc:	6013      	str	r3, [r2, #0]
			break;
 80012ce:	e02b      	b.n	8001328 <processing_time_remaining+0x9c>
			if (TR_NS_YEL != TR_NS_PREV)
 80012d0:	4b1d      	ldr	r3, [pc, #116]	; (8001348 <processing_time_remaining+0xbc>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <processing_time_remaining+0xb8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d027      	beq.n	800132c <processing_time_remaining+0xa0>
				TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <processing_time_remaining+0xbc>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b1a      	ldr	r3, [pc, #104]	; (800134c <processing_time_remaining+0xc0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4413      	add	r3, r2
 80012e6:	4a16      	ldr	r2, [pc, #88]	; (8001340 <processing_time_remaining+0xb4>)
 80012e8:	6013      	str	r3, [r2, #0]
				TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
 80012ea:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <processing_time_remaining+0xc8>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <processing_time_remaining+0xcc>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a16      	ldr	r2, [pc, #88]	; (8001350 <processing_time_remaining+0xc4>)
 80012f6:	6013      	str	r3, [r2, #0]
			break;
 80012f8:	e018      	b.n	800132c <processing_time_remaining+0xa0>
			if (TR_NS_GRE != TR_NS_PREV)
 80012fa:	4b14      	ldr	r3, [pc, #80]	; (800134c <processing_time_remaining+0xc0>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <processing_time_remaining+0xb8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	429a      	cmp	r2, r3
 8001304:	d014      	beq.n	8001330 <processing_time_remaining+0xa4>
				TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
 8001306:	4b10      	ldr	r3, [pc, #64]	; (8001348 <processing_time_remaining+0xbc>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <processing_time_remaining+0xc0>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4413      	add	r3, r2
 8001310:	4a0b      	ldr	r2, [pc, #44]	; (8001340 <processing_time_remaining+0xb4>)
 8001312:	6013      	str	r3, [r2, #0]
				TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
 8001314:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <processing_time_remaining+0xc8>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <processing_time_remaining+0xcc>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4413      	add	r3, r2
 800131e:	4a0c      	ldr	r2, [pc, #48]	; (8001350 <processing_time_remaining+0xc4>)
 8001320:	6013      	str	r3, [r2, #0]
			break;
 8001322:	e005      	b.n	8001330 <processing_time_remaining+0xa4>
			break;
 8001324:	bf00      	nop
 8001326:	e004      	b.n	8001332 <processing_time_remaining+0xa6>
			break;
 8001328:	bf00      	nop
 800132a:	e002      	b.n	8001332 <processing_time_remaining+0xa6>
			break;
 800132c:	bf00      	nop
 800132e:	e000      	b.n	8001332 <processing_time_remaining+0xa6>
			break;
 8001330:	bf00      	nop
		}
}
 8001332:	bf00      	nop
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	2000006c 	.word	0x2000006c
 8001340:	20000038 	.word	0x20000038
 8001344:	20000098 	.word	0x20000098
 8001348:	2000002c 	.word	0x2000002c
 800134c:	20000028 	.word	0x20000028
 8001350:	2000003c 	.word	0x2000003c
 8001354:	20000034 	.word	0x20000034
 8001358:	20000030 	.word	0x20000030

0800135c <continue_previous_status>:
		default:
			break;
		}
}

void continue_previous_status(void) {
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
    switch (prev_status) {
 8001360:	4b1a      	ldr	r3, [pc, #104]	; (80013cc <continue_previous_status+0x70>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3b01      	subs	r3, #1
 8001366:	2b03      	cmp	r3, #3
 8001368:	d82a      	bhi.n	80013c0 <continue_previous_status+0x64>
 800136a:	a201      	add	r2, pc, #4	; (adr r2, 8001370 <continue_previous_status+0x14>)
 800136c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001370:	08001381 	.word	0x08001381
 8001374:	08001391 	.word	0x08001391
 8001378:	080013a1 	.word	0x080013a1
 800137c:	080013b1 	.word	0x080013b1
		case NS_GRE_EW_RED:
			prev_state = state;
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <continue_previous_status+0x74>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a13      	ldr	r2, [pc, #76]	; (80013d4 <continue_previous_status+0x78>)
 8001386:	6013      	str	r3, [r2, #0]
			state = NS_GRE_EW_RED;
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <continue_previous_status+0x74>)
 800138a:	2201      	movs	r2, #1
 800138c:	601a      	str	r2, [r3, #0]
			break;
 800138e:	e018      	b.n	80013c2 <continue_previous_status+0x66>
		case NS_YEL_EW_RED:
			prev_state = state;
 8001390:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <continue_previous_status+0x74>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a0f      	ldr	r2, [pc, #60]	; (80013d4 <continue_previous_status+0x78>)
 8001396:	6013      	str	r3, [r2, #0]
			state = NS_YEL_EW_RED;
 8001398:	4b0d      	ldr	r3, [pc, #52]	; (80013d0 <continue_previous_status+0x74>)
 800139a:	2202      	movs	r2, #2
 800139c:	601a      	str	r2, [r3, #0]
			break;
 800139e:	e010      	b.n	80013c2 <continue_previous_status+0x66>
		case NS_RED_EW_GRE:
			prev_state = state;
 80013a0:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <continue_previous_status+0x74>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <continue_previous_status+0x78>)
 80013a6:	6013      	str	r3, [r2, #0]
			state = NS_RED_EW_GRE;
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <continue_previous_status+0x74>)
 80013aa:	2203      	movs	r2, #3
 80013ac:	601a      	str	r2, [r3, #0]
			break;
 80013ae:	e008      	b.n	80013c2 <continue_previous_status+0x66>
		case NS_RED_EW_YEL:
			prev_state = state;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <continue_previous_status+0x74>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a07      	ldr	r2, [pc, #28]	; (80013d4 <continue_previous_status+0x78>)
 80013b6:	6013      	str	r3, [r2, #0]
			state = NS_RED_EW_YEL;
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <continue_previous_status+0x74>)
 80013ba:	2204      	movs	r2, #4
 80013bc:	601a      	str	r2, [r3, #0]
			break;
 80013be:	e000      	b.n	80013c2 <continue_previous_status+0x66>
		default:
			break;
 80013c0:	bf00      	nop
		}
}
 80013c2:	bf00      	nop
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000078 	.word	0x20000078
 80013d0:	20000070 	.word	0x20000070
 80013d4:	20000074 	.word	0x20000074

080013d8 <read_button>:
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];


GPIO_PinState read_button(int index)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
    switch (index)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d017      	beq.n	8001416 <read_button+0x3e>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	dc1b      	bgt.n	8001424 <read_button+0x4c>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <read_button+0x22>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d007      	beq.n	8001408 <read_button+0x30>
 80013f8:	e014      	b.n	8001424 <read_button+0x4c>
    {
        case 0:
        	return HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	480c      	ldr	r0, [pc, #48]	; (8001430 <read_button+0x58>)
 8001400:	f001 fafe 	bl	8002a00 <HAL_GPIO_ReadPin>
 8001404:	4603      	mov	r3, r0
 8001406:	e00e      	b.n	8001426 <read_button+0x4e>
        case 1:
        	return HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 8001408:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800140c:	4808      	ldr	r0, [pc, #32]	; (8001430 <read_button+0x58>)
 800140e:	f001 faf7 	bl	8002a00 <HAL_GPIO_ReadPin>
 8001412:	4603      	mov	r3, r0
 8001414:	e007      	b.n	8001426 <read_button+0x4e>
        case 2:
        	return HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 8001416:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800141a:	4805      	ldr	r0, [pc, #20]	; (8001430 <read_button+0x58>)
 800141c:	f001 faf0 	bl	8002a00 <HAL_GPIO_ReadPin>
 8001420:	4603      	mov	r3, r0
 8001422:	e000      	b.n	8001426 <read_button+0x4e>
        default:
        	return GPIO_PIN_SET;
 8001424:	2301      	movs	r3, #1
    }
}
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40011000 	.word	0x40011000

08001434 <button_reading>:


void button_reading(void) {
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 800143a:	2300      	movs	r3, #0
 800143c:	71fb      	strb	r3, [r7, #7]
 800143e:	e043      	b.n	80014c8 <button_reading+0x94>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8001440:	79fa      	ldrb	r2, [r7, #7]
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	4924      	ldr	r1, [pc, #144]	; (80014d8 <button_reading+0xa4>)
 8001446:	5c89      	ldrb	r1, [r1, r2]
 8001448:	4a24      	ldr	r2, [pc, #144]	; (80014dc <button_reading+0xa8>)
 800144a:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = read_button(i);
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	79fc      	ldrb	r4, [r7, #7]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff ffc1 	bl	80013d8 <read_button>
 8001456:	4603      	mov	r3, r0
 8001458:	461a      	mov	r2, r3
 800145a:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <button_reading+0xa4>)
 800145c:	551a      	strb	r2, [r3, r4]
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	4a1d      	ldr	r2, [pc, #116]	; (80014d8 <button_reading+0xa4>)
 8001462:	5cd2      	ldrb	r2, [r2, r3]
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	491d      	ldr	r1, [pc, #116]	; (80014dc <button_reading+0xa8>)
 8001468:	5ccb      	ldrb	r3, [r1, r3]
 800146a:	429a      	cmp	r2, r3
 800146c:	d129      	bne.n	80014c2 <button_reading+0x8e>
		{
			buttonBuffer[i] = debounceButtonBuffer1[i];
 800146e:	79fa      	ldrb	r2, [r7, #7]
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	4919      	ldr	r1, [pc, #100]	; (80014d8 <button_reading+0xa4>)
 8001474:	5c89      	ldrb	r1, [r1, r2]
 8001476:	4a1a      	ldr	r2, [pc, #104]	; (80014e0 <button_reading+0xac>)
 8001478:	54d1      	strb	r1, [r2, r3]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED)
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	4a18      	ldr	r2, [pc, #96]	; (80014e0 <button_reading+0xac>)
 800147e:	5cd3      	ldrb	r3, [r2, r3]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d115      	bne.n	80014b0 <button_reading+0x7c>
			{
				 //if a button is pressed, we start counting
				 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	4a17      	ldr	r2, [pc, #92]	; (80014e4 <button_reading+0xb0>)
 8001488:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800148c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001490:	d209      	bcs.n	80014a6 <button_reading+0x72>
					 counterForButtonPress1s[i]++;
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4a13      	ldr	r2, [pc, #76]	; (80014e4 <button_reading+0xb0>)
 8001496:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800149a:	3201      	adds	r2, #1
 800149c:	b291      	uxth	r1, r2
 800149e:	4a11      	ldr	r2, [pc, #68]	; (80014e4 <button_reading+0xb0>)
 80014a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80014a4:	e00d      	b.n	80014c2 <button_reading+0x8e>
				 } else {
					 //the flag is turned on when 1 second has passed
					 //since the button is pressed.
					 flagForButtonPress1s[i] = 1;
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4a0f      	ldr	r2, [pc, #60]	; (80014e8 <button_reading+0xb4>)
 80014aa:	2101      	movs	r1, #1
 80014ac:	54d1      	strb	r1, [r2, r3]
 80014ae:	e008      	b.n	80014c2 <button_reading+0x8e>
					 //todo
				 }
			} else {
				 counterForButtonPress1s[i] = 0;
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	4a0c      	ldr	r2, [pc, #48]	; (80014e4 <button_reading+0xb0>)
 80014b4:	2100      	movs	r1, #0
 80014b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				 flagForButtonPress1s[i] = 0;
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <button_reading+0xb4>)
 80014be:	2100      	movs	r1, #0
 80014c0:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	3301      	adds	r3, #1
 80014c6:	71fb      	strb	r3, [r7, #7]
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d9b8      	bls.n	8001440 <button_reading+0xc>
			}
		}
	}
}
 80014ce:	bf00      	nop
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd90      	pop	{r4, r7, pc}
 80014d8:	200000a8 	.word	0x200000a8
 80014dc:	200000ac 	.word	0x200000ac
 80014e0:	200000a4 	.word	0x200000a4
 80014e4:	200000b4 	.word	0x200000b4
 80014e8:	200000b0 	.word	0x200000b0

080014ec <is_button_pressed>:

unsigned int is_button_pressed(unsigned int index) {
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	d901      	bls.n	80014fe <is_button_pressed+0x12>
 80014fa:	2300      	movs	r3, #0
 80014fc:	e008      	b.n	8001510 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 80014fe:	4a07      	ldr	r2, [pc, #28]	; (800151c <is_button_pressed+0x30>)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4413      	add	r3, r2
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	bf0c      	ite	eq
 800150a:	2301      	moveq	r3, #1
 800150c:	2300      	movne	r3, #0
 800150e:	b2db      	uxtb	r3, r3
}
 8001510:	4618      	mov	r0, r3
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	200000a4 	.word	0x200000a4

08001520 <is_button_pressed_1s>:


unsigned int is_button_pressed_1s(unsigned int index){
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2b02      	cmp	r3, #2
 800152c:	d901      	bls.n	8001532 <is_button_pressed_1s+0x12>
 800152e:	2300      	movs	r3, #0
 8001530:	e008      	b.n	8001544 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8001532:	4a07      	ldr	r2, [pc, #28]	; (8001550 <is_button_pressed_1s+0x30>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4413      	add	r3, r2
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b01      	cmp	r3, #1
 800153c:	bf0c      	ite	eq
 800153e:	2301      	moveq	r3, #1
 8001540:	2300      	movne	r3, #0
 8001542:	b2db      	uxtb	r3, r3
}
 8001544:	4618      	mov	r0, r3
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	200000b0 	.word	0x200000b0

08001554 <displayTrafficLight>:
#include "main.h"
#include "led_display.h"

// direction = state {0,1,2,3,4}
void displayTrafficLight(int direction)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2b04      	cmp	r3, #4
 8001560:	f200 80c7 	bhi.w	80016f2 <displayTrafficLight+0x19e>
 8001564:	a201      	add	r2, pc, #4	; (adr r2, 800156c <displayTrafficLight+0x18>)
 8001566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156a:	bf00      	nop
 800156c:	08001581 	.word	0x08001581
 8001570:	080015cb 	.word	0x080015cb
 8001574:	08001615 	.word	0x08001615
 8001578:	0800165f 	.word	0x0800165f
 800157c:	080016a9 	.word	0x080016a9
	switch (direction)
	{
		case 0:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 8001580:	2200      	movs	r2, #0
 8001582:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001586:	485d      	ldr	r0, [pc, #372]	; (80016fc <displayTrafficLight+0x1a8>)
 8001588:	f001 fa51 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 800158c:	2200      	movs	r2, #0
 800158e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001592:	485a      	ldr	r0, [pc, #360]	; (80016fc <displayTrafficLight+0x1a8>)
 8001594:	f001 fa4b 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 8001598:	2200      	movs	r2, #0
 800159a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800159e:	4857      	ldr	r0, [pc, #348]	; (80016fc <displayTrafficLight+0x1a8>)
 80015a0:	f001 fa45 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015aa:	4854      	ldr	r0, [pc, #336]	; (80016fc <displayTrafficLight+0x1a8>)
 80015ac:	f001 fa3f 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 80015b0:	2200      	movs	r2, #0
 80015b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015b6:	4851      	ldr	r0, [pc, #324]	; (80016fc <displayTrafficLight+0x1a8>)
 80015b8:	f001 fa39 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015c2:	484e      	ldr	r0, [pc, #312]	; (80016fc <displayTrafficLight+0x1a8>)
 80015c4:	f001 fa33 	bl	8002a2e <HAL_GPIO_WritePin>
			break;
 80015c8:	e094      	b.n	80016f4 <displayTrafficLight+0x1a0>
		case 1:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 80015ca:	2200      	movs	r2, #0
 80015cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015d0:	484a      	ldr	r0, [pc, #296]	; (80016fc <displayTrafficLight+0x1a8>)
 80015d2:	f001 fa2c 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 80015d6:	2200      	movs	r2, #0
 80015d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015dc:	4847      	ldr	r0, [pc, #284]	; (80016fc <displayTrafficLight+0x1a8>)
 80015de:	f001 fa26 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, SET);
 80015e2:	2201      	movs	r2, #1
 80015e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015e8:	4844      	ldr	r0, [pc, #272]	; (80016fc <displayTrafficLight+0x1a8>)
 80015ea:	f001 fa20 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, SET);
 80015ee:	2201      	movs	r2, #1
 80015f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015f4:	4841      	ldr	r0, [pc, #260]	; (80016fc <displayTrafficLight+0x1a8>)
 80015f6:	f001 fa1a 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 80015fa:	2200      	movs	r2, #0
 80015fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001600:	483e      	ldr	r0, [pc, #248]	; (80016fc <displayTrafficLight+0x1a8>)
 8001602:	f001 fa14 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 8001606:	2200      	movs	r2, #0
 8001608:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800160c:	483b      	ldr	r0, [pc, #236]	; (80016fc <displayTrafficLight+0x1a8>)
 800160e:	f001 fa0e 	bl	8002a2e <HAL_GPIO_WritePin>
			break;
 8001612:	e06f      	b.n	80016f4 <displayTrafficLight+0x1a0>
		case 2:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 8001614:	2200      	movs	r2, #0
 8001616:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800161a:	4838      	ldr	r0, [pc, #224]	; (80016fc <displayTrafficLight+0x1a8>)
 800161c:	f001 fa07 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, SET);
 8001620:	2201      	movs	r2, #1
 8001622:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001626:	4835      	ldr	r0, [pc, #212]	; (80016fc <displayTrafficLight+0x1a8>)
 8001628:	f001 fa01 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001632:	4832      	ldr	r0, [pc, #200]	; (80016fc <displayTrafficLight+0x1a8>)
 8001634:	f001 f9fb 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, SET);
 8001638:	2201      	movs	r2, #1
 800163a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800163e:	482f      	ldr	r0, [pc, #188]	; (80016fc <displayTrafficLight+0x1a8>)
 8001640:	f001 f9f5 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800164a:	482c      	ldr	r0, [pc, #176]	; (80016fc <displayTrafficLight+0x1a8>)
 800164c:	f001 f9ef 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001656:	4829      	ldr	r0, [pc, #164]	; (80016fc <displayTrafficLight+0x1a8>)
 8001658:	f001 f9e9 	bl	8002a2e <HAL_GPIO_WritePin>
			break;
 800165c:	e04a      	b.n	80016f4 <displayTrafficLight+0x1a0>
		case 3:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, SET);
 800165e:	2201      	movs	r2, #1
 8001660:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001664:	4825      	ldr	r0, [pc, #148]	; (80016fc <displayTrafficLight+0x1a8>)
 8001666:	f001 f9e2 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 800166a:	2200      	movs	r2, #0
 800166c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001670:	4822      	ldr	r0, [pc, #136]	; (80016fc <displayTrafficLight+0x1a8>)
 8001672:	f001 f9dc 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 8001676:	2200      	movs	r2, #0
 8001678:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800167c:	481f      	ldr	r0, [pc, #124]	; (80016fc <displayTrafficLight+0x1a8>)
 800167e:	f001 f9d6 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 8001682:	2200      	movs	r2, #0
 8001684:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001688:	481c      	ldr	r0, [pc, #112]	; (80016fc <displayTrafficLight+0x1a8>)
 800168a:	f001 f9d0 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001694:	4819      	ldr	r0, [pc, #100]	; (80016fc <displayTrafficLight+0x1a8>)
 8001696:	f001 f9ca 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, SET);
 800169a:	2201      	movs	r2, #1
 800169c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016a0:	4816      	ldr	r0, [pc, #88]	; (80016fc <displayTrafficLight+0x1a8>)
 80016a2:	f001 f9c4 	bl	8002a2e <HAL_GPIO_WritePin>
			break;
 80016a6:	e025      	b.n	80016f4 <displayTrafficLight+0x1a0>
		case 4:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, SET);
 80016a8:	2201      	movs	r2, #1
 80016aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ae:	4813      	ldr	r0, [pc, #76]	; (80016fc <displayTrafficLight+0x1a8>)
 80016b0:	f001 f9bd 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 80016b4:	2200      	movs	r2, #0
 80016b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016ba:	4810      	ldr	r0, [pc, #64]	; (80016fc <displayTrafficLight+0x1a8>)
 80016bc:	f001 f9b7 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c6:	480d      	ldr	r0, [pc, #52]	; (80016fc <displayTrafficLight+0x1a8>)
 80016c8:	f001 f9b1 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016d2:	480a      	ldr	r0, [pc, #40]	; (80016fc <displayTrafficLight+0x1a8>)
 80016d4:	f001 f9ab 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, SET);
 80016d8:	2201      	movs	r2, #1
 80016da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016de:	4807      	ldr	r0, [pc, #28]	; (80016fc <displayTrafficLight+0x1a8>)
 80016e0:	f001 f9a5 	bl	8002a2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 80016e4:	2200      	movs	r2, #0
 80016e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ea:	4804      	ldr	r0, [pc, #16]	; (80016fc <displayTrafficLight+0x1a8>)
 80016ec:	f001 f99f 	bl	8002a2e <HAL_GPIO_WritePin>
			break;
 80016f0:	e000      	b.n	80016f4 <displayTrafficLight+0x1a0>
		default:
			break;
 80016f2:	bf00      	nop
	}
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40010c00 	.word	0x40010c00

08001700 <display7SEG>:

void display7SEG(int num)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b09      	cmp	r3, #9
 800170c:	f200 8180 	bhi.w	8001a10 <display7SEG+0x310>
 8001710:	a201      	add	r2, pc, #4	; (adr r2, 8001718 <display7SEG+0x18>)
 8001712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001716:	bf00      	nop
 8001718:	08001741 	.word	0x08001741
 800171c:	08001789 	.word	0x08001789
 8001720:	080017d1 	.word	0x080017d1
 8001724:	08001819 	.word	0x08001819
 8001728:	08001861 	.word	0x08001861
 800172c:	080018a9 	.word	0x080018a9
 8001730:	080018f1 	.word	0x080018f1
 8001734:	08001939 	.word	0x08001939
 8001738:	08001981 	.word	0x08001981
 800173c:	080019c9 	.word	0x080019c9
	switch (num)
	{
		case 0:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001740:	2200      	movs	r2, #0
 8001742:	2101      	movs	r1, #1
 8001744:	48b5      	ldr	r0, [pc, #724]	; (8001a1c <display7SEG+0x31c>)
 8001746:	f001 f972 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800174a:	2200      	movs	r2, #0
 800174c:	2102      	movs	r1, #2
 800174e:	48b3      	ldr	r0, [pc, #716]	; (8001a1c <display7SEG+0x31c>)
 8001750:	f001 f96d 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001754:	2200      	movs	r2, #0
 8001756:	2104      	movs	r1, #4
 8001758:	48b0      	ldr	r0, [pc, #704]	; (8001a1c <display7SEG+0x31c>)
 800175a:	f001 f968 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800175e:	2200      	movs	r2, #0
 8001760:	2108      	movs	r1, #8
 8001762:	48ae      	ldr	r0, [pc, #696]	; (8001a1c <display7SEG+0x31c>)
 8001764:	f001 f963 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001768:	2200      	movs	r2, #0
 800176a:	2110      	movs	r1, #16
 800176c:	48ab      	ldr	r0, [pc, #684]	; (8001a1c <display7SEG+0x31c>)
 800176e:	f001 f95e 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	2120      	movs	r1, #32
 8001776:	48a9      	ldr	r0, [pc, #676]	; (8001a1c <display7SEG+0x31c>)
 8001778:	f001 f959 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 800177c:	2201      	movs	r2, #1
 800177e:	2140      	movs	r1, #64	; 0x40
 8001780:	48a6      	ldr	r0, [pc, #664]	; (8001a1c <display7SEG+0x31c>)
 8001782:	f001 f954 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 8001786:	e144      	b.n	8001a12 <display7SEG+0x312>
		case 1:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8001788:	2201      	movs	r2, #1
 800178a:	2101      	movs	r1, #1
 800178c:	48a3      	ldr	r0, [pc, #652]	; (8001a1c <display7SEG+0x31c>)
 800178e:	f001 f94e 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001792:	2200      	movs	r2, #0
 8001794:	2102      	movs	r1, #2
 8001796:	48a1      	ldr	r0, [pc, #644]	; (8001a1c <display7SEG+0x31c>)
 8001798:	f001 f949 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800179c:	2200      	movs	r2, #0
 800179e:	2104      	movs	r1, #4
 80017a0:	489e      	ldr	r0, [pc, #632]	; (8001a1c <display7SEG+0x31c>)
 80017a2:	f001 f944 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80017a6:	2201      	movs	r2, #1
 80017a8:	2108      	movs	r1, #8
 80017aa:	489c      	ldr	r0, [pc, #624]	; (8001a1c <display7SEG+0x31c>)
 80017ac:	f001 f93f 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80017b0:	2201      	movs	r2, #1
 80017b2:	2110      	movs	r1, #16
 80017b4:	4899      	ldr	r0, [pc, #612]	; (8001a1c <display7SEG+0x31c>)
 80017b6:	f001 f93a 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80017ba:	2201      	movs	r2, #1
 80017bc:	2120      	movs	r1, #32
 80017be:	4897      	ldr	r0, [pc, #604]	; (8001a1c <display7SEG+0x31c>)
 80017c0:	f001 f935 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80017c4:	2201      	movs	r2, #1
 80017c6:	2140      	movs	r1, #64	; 0x40
 80017c8:	4894      	ldr	r0, [pc, #592]	; (8001a1c <display7SEG+0x31c>)
 80017ca:	f001 f930 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 80017ce:	e120      	b.n	8001a12 <display7SEG+0x312>
		case 2:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2101      	movs	r1, #1
 80017d4:	4891      	ldr	r0, [pc, #580]	; (8001a1c <display7SEG+0x31c>)
 80017d6:	f001 f92a 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	2102      	movs	r1, #2
 80017de:	488f      	ldr	r0, [pc, #572]	; (8001a1c <display7SEG+0x31c>)
 80017e0:	f001 f925 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 80017e4:	2201      	movs	r2, #1
 80017e6:	2104      	movs	r1, #4
 80017e8:	488c      	ldr	r0, [pc, #560]	; (8001a1c <display7SEG+0x31c>)
 80017ea:	f001 f920 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2108      	movs	r1, #8
 80017f2:	488a      	ldr	r0, [pc, #552]	; (8001a1c <display7SEG+0x31c>)
 80017f4:	f001 f91b 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2110      	movs	r1, #16
 80017fc:	4887      	ldr	r0, [pc, #540]	; (8001a1c <display7SEG+0x31c>)
 80017fe:	f001 f916 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8001802:	2201      	movs	r2, #1
 8001804:	2120      	movs	r1, #32
 8001806:	4885      	ldr	r0, [pc, #532]	; (8001a1c <display7SEG+0x31c>)
 8001808:	f001 f911 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800180c:	2200      	movs	r2, #0
 800180e:	2140      	movs	r1, #64	; 0x40
 8001810:	4882      	ldr	r0, [pc, #520]	; (8001a1c <display7SEG+0x31c>)
 8001812:	f001 f90c 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 8001816:	e0fc      	b.n	8001a12 <display7SEG+0x312>
		case 3:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001818:	2200      	movs	r2, #0
 800181a:	2101      	movs	r1, #1
 800181c:	487f      	ldr	r0, [pc, #508]	; (8001a1c <display7SEG+0x31c>)
 800181e:	f001 f906 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	2102      	movs	r1, #2
 8001826:	487d      	ldr	r0, [pc, #500]	; (8001a1c <display7SEG+0x31c>)
 8001828:	f001 f901 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800182c:	2200      	movs	r2, #0
 800182e:	2104      	movs	r1, #4
 8001830:	487a      	ldr	r0, [pc, #488]	; (8001a1c <display7SEG+0x31c>)
 8001832:	f001 f8fc 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001836:	2200      	movs	r2, #0
 8001838:	2108      	movs	r1, #8
 800183a:	4878      	ldr	r0, [pc, #480]	; (8001a1c <display7SEG+0x31c>)
 800183c:	f001 f8f7 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001840:	2201      	movs	r2, #1
 8001842:	2110      	movs	r1, #16
 8001844:	4875      	ldr	r0, [pc, #468]	; (8001a1c <display7SEG+0x31c>)
 8001846:	f001 f8f2 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800184a:	2201      	movs	r2, #1
 800184c:	2120      	movs	r1, #32
 800184e:	4873      	ldr	r0, [pc, #460]	; (8001a1c <display7SEG+0x31c>)
 8001850:	f001 f8ed 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001854:	2200      	movs	r2, #0
 8001856:	2140      	movs	r1, #64	; 0x40
 8001858:	4870      	ldr	r0, [pc, #448]	; (8001a1c <display7SEG+0x31c>)
 800185a:	f001 f8e8 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 800185e:	e0d8      	b.n	8001a12 <display7SEG+0x312>
		case 4:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8001860:	2201      	movs	r2, #1
 8001862:	2101      	movs	r1, #1
 8001864:	486d      	ldr	r0, [pc, #436]	; (8001a1c <display7SEG+0x31c>)
 8001866:	f001 f8e2 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	2102      	movs	r1, #2
 800186e:	486b      	ldr	r0, [pc, #428]	; (8001a1c <display7SEG+0x31c>)
 8001870:	f001 f8dd 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	2104      	movs	r1, #4
 8001878:	4868      	ldr	r0, [pc, #416]	; (8001a1c <display7SEG+0x31c>)
 800187a:	f001 f8d8 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800187e:	2201      	movs	r2, #1
 8001880:	2108      	movs	r1, #8
 8001882:	4866      	ldr	r0, [pc, #408]	; (8001a1c <display7SEG+0x31c>)
 8001884:	f001 f8d3 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001888:	2201      	movs	r2, #1
 800188a:	2110      	movs	r1, #16
 800188c:	4863      	ldr	r0, [pc, #396]	; (8001a1c <display7SEG+0x31c>)
 800188e:	f001 f8ce 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	2120      	movs	r1, #32
 8001896:	4861      	ldr	r0, [pc, #388]	; (8001a1c <display7SEG+0x31c>)
 8001898:	f001 f8c9 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800189c:	2200      	movs	r2, #0
 800189e:	2140      	movs	r1, #64	; 0x40
 80018a0:	485e      	ldr	r0, [pc, #376]	; (8001a1c <display7SEG+0x31c>)
 80018a2:	f001 f8c4 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 80018a6:	e0b4      	b.n	8001a12 <display7SEG+0x312>
		case 5:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2101      	movs	r1, #1
 80018ac:	485b      	ldr	r0, [pc, #364]	; (8001a1c <display7SEG+0x31c>)
 80018ae:	f001 f8be 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80018b2:	2201      	movs	r2, #1
 80018b4:	2102      	movs	r1, #2
 80018b6:	4859      	ldr	r0, [pc, #356]	; (8001a1c <display7SEG+0x31c>)
 80018b8:	f001 f8b9 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80018bc:	2200      	movs	r2, #0
 80018be:	2104      	movs	r1, #4
 80018c0:	4856      	ldr	r0, [pc, #344]	; (8001a1c <display7SEG+0x31c>)
 80018c2:	f001 f8b4 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2108      	movs	r1, #8
 80018ca:	4854      	ldr	r0, [pc, #336]	; (8001a1c <display7SEG+0x31c>)
 80018cc:	f001 f8af 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80018d0:	2201      	movs	r2, #1
 80018d2:	2110      	movs	r1, #16
 80018d4:	4851      	ldr	r0, [pc, #324]	; (8001a1c <display7SEG+0x31c>)
 80018d6:	f001 f8aa 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	2120      	movs	r1, #32
 80018de:	484f      	ldr	r0, [pc, #316]	; (8001a1c <display7SEG+0x31c>)
 80018e0:	f001 f8a5 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80018e4:	2200      	movs	r2, #0
 80018e6:	2140      	movs	r1, #64	; 0x40
 80018e8:	484c      	ldr	r0, [pc, #304]	; (8001a1c <display7SEG+0x31c>)
 80018ea:	f001 f8a0 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 80018ee:	e090      	b.n	8001a12 <display7SEG+0x312>
		case 6:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2101      	movs	r1, #1
 80018f4:	4849      	ldr	r0, [pc, #292]	; (8001a1c <display7SEG+0x31c>)
 80018f6:	f001 f89a 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80018fa:	2201      	movs	r2, #1
 80018fc:	2102      	movs	r1, #2
 80018fe:	4847      	ldr	r0, [pc, #284]	; (8001a1c <display7SEG+0x31c>)
 8001900:	f001 f895 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2104      	movs	r1, #4
 8001908:	4844      	ldr	r0, [pc, #272]	; (8001a1c <display7SEG+0x31c>)
 800190a:	f001 f890 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800190e:	2200      	movs	r2, #0
 8001910:	2108      	movs	r1, #8
 8001912:	4842      	ldr	r0, [pc, #264]	; (8001a1c <display7SEG+0x31c>)
 8001914:	f001 f88b 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001918:	2200      	movs	r2, #0
 800191a:	2110      	movs	r1, #16
 800191c:	483f      	ldr	r0, [pc, #252]	; (8001a1c <display7SEG+0x31c>)
 800191e:	f001 f886 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001922:	2200      	movs	r2, #0
 8001924:	2120      	movs	r1, #32
 8001926:	483d      	ldr	r0, [pc, #244]	; (8001a1c <display7SEG+0x31c>)
 8001928:	f001 f881 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800192c:	2200      	movs	r2, #0
 800192e:	2140      	movs	r1, #64	; 0x40
 8001930:	483a      	ldr	r0, [pc, #232]	; (8001a1c <display7SEG+0x31c>)
 8001932:	f001 f87c 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 8001936:	e06c      	b.n	8001a12 <display7SEG+0x312>
		case 7:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	2101      	movs	r1, #1
 800193c:	4837      	ldr	r0, [pc, #220]	; (8001a1c <display7SEG+0x31c>)
 800193e:	f001 f876 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	2102      	movs	r1, #2
 8001946:	4835      	ldr	r0, [pc, #212]	; (8001a1c <display7SEG+0x31c>)
 8001948:	f001 f871 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800194c:	2200      	movs	r2, #0
 800194e:	2104      	movs	r1, #4
 8001950:	4832      	ldr	r0, [pc, #200]	; (8001a1c <display7SEG+0x31c>)
 8001952:	f001 f86c 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001956:	2201      	movs	r2, #1
 8001958:	2108      	movs	r1, #8
 800195a:	4830      	ldr	r0, [pc, #192]	; (8001a1c <display7SEG+0x31c>)
 800195c:	f001 f867 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001960:	2201      	movs	r2, #1
 8001962:	2110      	movs	r1, #16
 8001964:	482d      	ldr	r0, [pc, #180]	; (8001a1c <display7SEG+0x31c>)
 8001966:	f001 f862 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800196a:	2201      	movs	r2, #1
 800196c:	2120      	movs	r1, #32
 800196e:	482b      	ldr	r0, [pc, #172]	; (8001a1c <display7SEG+0x31c>)
 8001970:	f001 f85d 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8001974:	2201      	movs	r2, #1
 8001976:	2140      	movs	r1, #64	; 0x40
 8001978:	4828      	ldr	r0, [pc, #160]	; (8001a1c <display7SEG+0x31c>)
 800197a:	f001 f858 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 800197e:	e048      	b.n	8001a12 <display7SEG+0x312>
		case 8:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	2101      	movs	r1, #1
 8001984:	4825      	ldr	r0, [pc, #148]	; (8001a1c <display7SEG+0x31c>)
 8001986:	f001 f852 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	2102      	movs	r1, #2
 800198e:	4823      	ldr	r0, [pc, #140]	; (8001a1c <display7SEG+0x31c>)
 8001990:	f001 f84d 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001994:	2200      	movs	r2, #0
 8001996:	2104      	movs	r1, #4
 8001998:	4820      	ldr	r0, [pc, #128]	; (8001a1c <display7SEG+0x31c>)
 800199a:	f001 f848 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800199e:	2200      	movs	r2, #0
 80019a0:	2108      	movs	r1, #8
 80019a2:	481e      	ldr	r0, [pc, #120]	; (8001a1c <display7SEG+0x31c>)
 80019a4:	f001 f843 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80019a8:	2200      	movs	r2, #0
 80019aa:	2110      	movs	r1, #16
 80019ac:	481b      	ldr	r0, [pc, #108]	; (8001a1c <display7SEG+0x31c>)
 80019ae:	f001 f83e 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2120      	movs	r1, #32
 80019b6:	4819      	ldr	r0, [pc, #100]	; (8001a1c <display7SEG+0x31c>)
 80019b8:	f001 f839 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80019bc:	2200      	movs	r2, #0
 80019be:	2140      	movs	r1, #64	; 0x40
 80019c0:	4816      	ldr	r0, [pc, #88]	; (8001a1c <display7SEG+0x31c>)
 80019c2:	f001 f834 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 80019c6:	e024      	b.n	8001a12 <display7SEG+0x312>
		case 9:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80019c8:	2200      	movs	r2, #0
 80019ca:	2101      	movs	r1, #1
 80019cc:	4813      	ldr	r0, [pc, #76]	; (8001a1c <display7SEG+0x31c>)
 80019ce:	f001 f82e 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2102      	movs	r1, #2
 80019d6:	4811      	ldr	r0, [pc, #68]	; (8001a1c <display7SEG+0x31c>)
 80019d8:	f001 f829 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80019dc:	2200      	movs	r2, #0
 80019de:	2104      	movs	r1, #4
 80019e0:	480e      	ldr	r0, [pc, #56]	; (8001a1c <display7SEG+0x31c>)
 80019e2:	f001 f824 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2108      	movs	r1, #8
 80019ea:	480c      	ldr	r0, [pc, #48]	; (8001a1c <display7SEG+0x31c>)
 80019ec:	f001 f81f 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	2110      	movs	r1, #16
 80019f4:	4809      	ldr	r0, [pc, #36]	; (8001a1c <display7SEG+0x31c>)
 80019f6:	f001 f81a 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	2120      	movs	r1, #32
 80019fe:	4807      	ldr	r0, [pc, #28]	; (8001a1c <display7SEG+0x31c>)
 8001a00:	f001 f815 	bl	8002a2e <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001a04:	2200      	movs	r2, #0
 8001a06:	2140      	movs	r1, #64	; 0x40
 8001a08:	4804      	ldr	r0, [pc, #16]	; (8001a1c <display7SEG+0x31c>)
 8001a0a:	f001 f810 	bl	8002a2e <HAL_GPIO_WritePin>
			  break;
 8001a0e:	e000      	b.n	8001a12 <display7SEG+0x312>
		default:
				break;
 8001a10:	bf00      	nop
	}
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40010c00 	.word	0x40010c00

08001a20 <update7SEG>:



void update7SEG(int index)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
    // Disable all segment
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	482f      	ldr	r0, [pc, #188]	; (8001aec <update7SEG+0xcc>)
 8001a2e:	f000 fffe 	bl	8002a2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001a32:	2201      	movs	r2, #1
 8001a34:	2104      	movs	r1, #4
 8001a36:	482d      	ldr	r0, [pc, #180]	; (8001aec <update7SEG+0xcc>)
 8001a38:	f000 fff9 	bl	8002a2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	2108      	movs	r1, #8
 8001a40:	482a      	ldr	r0, [pc, #168]	; (8001aec <update7SEG+0xcc>)
 8001a42:	f000 fff4 	bl	8002a2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8001a46:	2201      	movs	r2, #1
 8001a48:	2110      	movs	r1, #16
 8001a4a:	4828      	ldr	r0, [pc, #160]	; (8001aec <update7SEG+0xcc>)
 8001a4c:	f000 ffef 	bl	8002a2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8001a50:	2201      	movs	r2, #1
 8001a52:	2120      	movs	r1, #32
 8001a54:	4825      	ldr	r0, [pc, #148]	; (8001aec <update7SEG+0xcc>)
 8001a56:	f000 ffea 	bl	8002a2e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	2140      	movs	r1, #64	; 0x40
 8001a5e:	4823      	ldr	r0, [pc, #140]	; (8001aec <update7SEG+0xcc>)
 8001a60:	f000 ffe5 	bl	8002a2e <HAL_GPIO_WritePin>

    // Update new data for index
    display7SEG(led_buffer[index]);
 8001a64:	4a22      	ldr	r2, [pc, #136]	; (8001af0 <update7SEG+0xd0>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fe47 	bl	8001700 <display7SEG>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b05      	cmp	r3, #5
 8001a76:	d833      	bhi.n	8001ae0 <update7SEG+0xc0>
 8001a78:	a201      	add	r2, pc, #4	; (adr r2, 8001a80 <update7SEG+0x60>)
 8001a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a7e:	bf00      	nop
 8001a80:	08001a99 	.word	0x08001a99
 8001a84:	08001aa5 	.word	0x08001aa5
 8001a88:	08001ab1 	.word	0x08001ab1
 8001a8c:	08001abd 	.word	0x08001abd
 8001a90:	08001ac9 	.word	0x08001ac9
 8001a94:	08001ad5 	.word	0x08001ad5

    // Display current index
    switch (index)
    {
        case 0: HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET); break;
 8001a98:	2200      	movs	r2, #0
 8001a9a:	2102      	movs	r1, #2
 8001a9c:	4813      	ldr	r0, [pc, #76]	; (8001aec <update7SEG+0xcc>)
 8001a9e:	f000 ffc6 	bl	8002a2e <HAL_GPIO_WritePin>
 8001aa2:	e01e      	b.n	8001ae2 <update7SEG+0xc2>
        case 1: HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET); break;
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2104      	movs	r1, #4
 8001aa8:	4810      	ldr	r0, [pc, #64]	; (8001aec <update7SEG+0xcc>)
 8001aaa:	f000 ffc0 	bl	8002a2e <HAL_GPIO_WritePin>
 8001aae:	e018      	b.n	8001ae2 <update7SEG+0xc2>
        case 2: HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET); break;
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	2108      	movs	r1, #8
 8001ab4:	480d      	ldr	r0, [pc, #52]	; (8001aec <update7SEG+0xcc>)
 8001ab6:	f000 ffba 	bl	8002a2e <HAL_GPIO_WritePin>
 8001aba:	e012      	b.n	8001ae2 <update7SEG+0xc2>
        case 3: HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET); break;
 8001abc:	2200      	movs	r2, #0
 8001abe:	2110      	movs	r1, #16
 8001ac0:	480a      	ldr	r0, [pc, #40]	; (8001aec <update7SEG+0xcc>)
 8001ac2:	f000 ffb4 	bl	8002a2e <HAL_GPIO_WritePin>
 8001ac6:	e00c      	b.n	8001ae2 <update7SEG+0xc2>
        case 4: HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET); break;
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2120      	movs	r1, #32
 8001acc:	4807      	ldr	r0, [pc, #28]	; (8001aec <update7SEG+0xcc>)
 8001ace:	f000 ffae 	bl	8002a2e <HAL_GPIO_WritePin>
 8001ad2:	e006      	b.n	8001ae2 <update7SEG+0xc2>
        case 5: HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, RESET); break;
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2140      	movs	r1, #64	; 0x40
 8001ad8:	4804      	ldr	r0, [pc, #16]	; (8001aec <update7SEG+0xcc>)
 8001ada:	f000 ffa8 	bl	8002a2e <HAL_GPIO_WritePin>
 8001ade:	e000      	b.n	8001ae2 <update7SEG+0xc2>
        default: break;
 8001ae0:	bf00      	nop
    }
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40010800 	.word	0x40010800
 8001af0:	20000010 	.word	0x20000010

08001af4 <updateLedBuffer>:


void updateLedBuffer(int TR_NS, int TR_EW, int mode)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
	led_buffer[0] = TR_NS / 10;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4a24      	ldr	r2, [pc, #144]	; (8001b94 <updateLedBuffer+0xa0>)
 8001b04:	fb82 1203 	smull	r1, r2, r2, r3
 8001b08:	1092      	asrs	r2, r2, #2
 8001b0a:	17db      	asrs	r3, r3, #31
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	4a22      	ldr	r2, [pc, #136]	; (8001b98 <updateLedBuffer+0xa4>)
 8001b10:	6013      	str	r3, [r2, #0]
	led_buffer[1] = TR_NS % 10;
 8001b12:	68f9      	ldr	r1, [r7, #12]
 8001b14:	4b1f      	ldr	r3, [pc, #124]	; (8001b94 <updateLedBuffer+0xa0>)
 8001b16:	fb83 2301 	smull	r2, r3, r3, r1
 8001b1a:	109a      	asrs	r2, r3, #2
 8001b1c:	17cb      	asrs	r3, r1, #31
 8001b1e:	1ad2      	subs	r2, r2, r3
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	1aca      	subs	r2, r1, r3
 8001b2a:	4b1b      	ldr	r3, [pc, #108]	; (8001b98 <updateLedBuffer+0xa4>)
 8001b2c:	605a      	str	r2, [r3, #4]
	led_buffer[2] = TR_EW / 10;
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	4a18      	ldr	r2, [pc, #96]	; (8001b94 <updateLedBuffer+0xa0>)
 8001b32:	fb82 1203 	smull	r1, r2, r2, r3
 8001b36:	1092      	asrs	r2, r2, #2
 8001b38:	17db      	asrs	r3, r3, #31
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	4a16      	ldr	r2, [pc, #88]	; (8001b98 <updateLedBuffer+0xa4>)
 8001b3e:	6093      	str	r3, [r2, #8]
	led_buffer[3] = TR_EW % 10;
 8001b40:	68b9      	ldr	r1, [r7, #8]
 8001b42:	4b14      	ldr	r3, [pc, #80]	; (8001b94 <updateLedBuffer+0xa0>)
 8001b44:	fb83 2301 	smull	r2, r3, r3, r1
 8001b48:	109a      	asrs	r2, r3, #2
 8001b4a:	17cb      	asrs	r3, r1, #31
 8001b4c:	1ad2      	subs	r2, r2, r3
 8001b4e:	4613      	mov	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	1aca      	subs	r2, r1, r3
 8001b58:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <updateLedBuffer+0xa4>)
 8001b5a:	60da      	str	r2, [r3, #12]
	led_buffer[4] = mode / 10;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a0d      	ldr	r2, [pc, #52]	; (8001b94 <updateLedBuffer+0xa0>)
 8001b60:	fb82 1203 	smull	r1, r2, r2, r3
 8001b64:	1092      	asrs	r2, r2, #2
 8001b66:	17db      	asrs	r3, r3, #31
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	4a0b      	ldr	r2, [pc, #44]	; (8001b98 <updateLedBuffer+0xa4>)
 8001b6c:	6113      	str	r3, [r2, #16]
	led_buffer[5] = mode % 10;
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <updateLedBuffer+0xa0>)
 8001b72:	fb83 2301 	smull	r2, r3, r3, r1
 8001b76:	109a      	asrs	r2, r3, #2
 8001b78:	17cb      	asrs	r3, r1, #31
 8001b7a:	1ad2      	subs	r2, r2, r3
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	1aca      	subs	r2, r1, r3
 8001b86:	4b04      	ldr	r3, [pc, #16]	; (8001b98 <updateLedBuffer+0xa4>)
 8001b88:	615a      	str	r2, [r3, #20]
}
 8001b8a:	bf00      	nop
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr
 8001b94:	66666667 	.word	0x66666667
 8001b98:	20000010 	.word	0x20000010

08001b9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ba0:	f000 fc44 	bl	800242c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ba4:	f000 f860 	bl	8001c68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ba8:	f000 f902 	bl	8001db0 <MX_GPIO_Init>
  MX_IWDG_Init();
 8001bac:	f000 f89a 	bl	8001ce4 <MX_IWDG_Init>
  MX_TIM2_Init();
 8001bb0:	f000 f8b2 	bl	8001d18 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001bb4:	481d      	ldr	r0, [pc, #116]	; (8001c2c <main+0x90>)
 8001bb6:	f001 fc07 	bl	80033c8 <HAL_TIM_Base_Start_IT>

  /* Register tasks (delays in ticks): period = ms / TIMER_CYCLE */
  SCH_Add_Task(LED_Blink_Task, 0, timer1sec);      		// 1 sec blink
 8001bba:	4b1d      	ldr	r3, [pc, #116]	; (8001c30 <main+0x94>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	481c      	ldr	r0, [pc, #112]	; (8001c34 <main+0x98>)
 8001bc4:	f000 f9a4 	bl	8001f10 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput_Task, 0, 10);      			// read buttons every 10ms
 8001bc8:	220a      	movs	r2, #10
 8001bca:	2100      	movs	r1, #0
 8001bcc:	481a      	ldr	r0, [pc, #104]	; (8001c38 <main+0x9c>)
 8001bce:	f000 f99f 	bl	8001f10 <SCH_Add_Task>
  SCH_Add_Task(Flash_Task_wrapper, 0, timerFlash); 		// flash handler
 8001bd2:	4b1a      	ldr	r3, [pc, #104]	; (8001c3c <main+0xa0>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	2100      	movs	r1, #0
 8001bda:	4819      	ldr	r0, [pc, #100]	; (8001c40 <main+0xa4>)
 8001bdc:	f000 f998 	bl	8001f10 <SCH_Add_Task>
  SCH_Add_Task(Scan7Seg_Task_wrapper, 0, timerScan); 	// 7seg scan
 8001be0:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <main+0xa8>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	461a      	mov	r2, r3
 8001be6:	2100      	movs	r1, #0
 8001be8:	4817      	ldr	r0, [pc, #92]	; (8001c48 <main+0xac>)
 8001bea:	f000 f991 	bl	8001f10 <SCH_Add_Task>
  SCH_Add_Task(Countdown_Task_wrapper, 0, timer1sec); 	// countdown 1s
 8001bee:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <main+0x94>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4815      	ldr	r0, [pc, #84]	; (8001c4c <main+0xb0>)
 8001bf8:	f000 f98a 	bl	8001f10 <SCH_Add_Task>
  SCH_Add_Task(fsm_Task_wrapper, 0, 10);      			// main FSM (10ms)
 8001bfc:	220a      	movs	r2, #10
 8001bfe:	2100      	movs	r1, #0
 8001c00:	4813      	ldr	r0, [pc, #76]	; (8001c50 <main+0xb4>)
 8001c02:	f000 f985 	bl	8001f10 <SCH_Add_Task>

  /* Initial values */
  state = INIT;
 8001c06:	4b13      	ldr	r3, [pc, #76]	; (8001c54 <main+0xb8>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
  prev_state = INIT;
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <main+0xbc>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
  prev_status = INIT;
 8001c12:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <main+0xc0>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
  mode = 0;
 8001c18:	4b11      	ldr	r3, [pc, #68]	; (8001c60 <main+0xc4>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
  flash_enable = 0;
 8001c1e:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <main+0xc8>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8001c24:	f000 fa6a 	bl	80020fc <SCH_Dispatch_Tasks>
 8001c28:	e7fc      	b.n	8001c24 <main+0x88>
 8001c2a:	bf00      	nop
 8001c2c:	200000c8 	.word	0x200000c8
 8001c30:	20000008 	.word	0x20000008
 8001c34:	08001eb1 	.word	0x08001eb1
 8001c38:	08001ec9 	.word	0x08001ec9
 8001c3c:	20000000 	.word	0x20000000
 8001c40:	08001ed5 	.word	0x08001ed5
 8001c44:	20000004 	.word	0x20000004
 8001c48:	08001ee1 	.word	0x08001ee1
 8001c4c:	08001eed 	.word	0x08001eed
 8001c50:	08001ef9 	.word	0x08001ef9
 8001c54:	20000070 	.word	0x20000070
 8001c58:	20000074 	.word	0x20000074
 8001c5c:	20000078 	.word	0x20000078
 8001c60:	2000006c 	.word	0x2000006c
 8001c64:	2000007c 	.word	0x2000007c

08001c68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b090      	sub	sp, #64	; 0x40
 8001c6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c6e:	f107 0318 	add.w	r3, r7, #24
 8001c72:	2228      	movs	r2, #40	; 0x28
 8001c74:	2100      	movs	r1, #0
 8001c76:	4618      	mov	r0, r3
 8001c78:	f001 ff56 	bl	8003b28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
 8001c88:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001c8a:	230a      	movs	r3, #10
 8001c8c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c92:	2310      	movs	r3, #16
 8001c94:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001c96:	2301      	movs	r3, #1
 8001c98:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c9e:	f107 0318 	add.w	r3, r7, #24
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f000 ff64 	bl	8002b70 <HAL_RCC_OscConfig>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8001cae:	f000 f929 	bl	8001f04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cb2:	230f      	movs	r3, #15
 8001cb4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001cc6:	1d3b      	adds	r3, r7, #4
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f001 f9d0 	bl	8003070 <HAL_RCC_ClockConfig>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001cd6:	f000 f915 	bl	8001f04 <Error_Handler>
  }
}
 8001cda:	bf00      	nop
 8001cdc:	3740      	adds	r7, #64	; 0x40
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001ce8:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <MX_IWDG_Init+0x2c>)
 8001cea:	4a0a      	ldr	r2, [pc, #40]	; (8001d14 <MX_IWDG_Init+0x30>)
 8001cec:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8001cee:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <MX_IWDG_Init+0x2c>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8001cf4:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <MX_IWDG_Init+0x2c>)
 8001cf6:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001cfa:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001cfc:	4804      	ldr	r0, [pc, #16]	; (8001d10 <MX_IWDG_Init+0x2c>)
 8001cfe:	f000 fec7 	bl	8002a90 <HAL_IWDG_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001d08:	f000 f8fc 	bl	8001f04 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	200000bc 	.word	0x200000bc
 8001d14:	40003000 	.word	0x40003000

08001d18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1e:	f107 0308 	add.w	r3, r7, #8
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	609a      	str	r2, [r3, #8]
 8001d2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d34:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d3e:	f240 321f 	movw	r2, #799	; 0x31f
 8001d42:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d44:	4b19      	ldr	r3, [pc, #100]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001d4a:	4b18      	ldr	r3, [pc, #96]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d4c:	2209      	movs	r2, #9
 8001d4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d50:	4b16      	ldr	r3, [pc, #88]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d56:	4b15      	ldr	r3, [pc, #84]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d5c:	4813      	ldr	r0, [pc, #76]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d5e:	f001 fae3 	bl	8003328 <HAL_TIM_Base_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d68:	f000 f8cc 	bl	8001f04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d70:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d72:	f107 0308 	add.w	r3, r7, #8
 8001d76:	4619      	mov	r1, r3
 8001d78:	480c      	ldr	r0, [pc, #48]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d7a:	f001 fc61 	bl	8003640 <HAL_TIM_ConfigClockSource>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d84:	f000 f8be 	bl	8001f04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d90:	463b      	mov	r3, r7
 8001d92:	4619      	mov	r1, r3
 8001d94:	4805      	ldr	r0, [pc, #20]	; (8001dac <MX_TIM2_Init+0x94>)
 8001d96:	f001 fe39 	bl	8003a0c <HAL_TIMEx_MasterConfigSynchronization>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001da0:	f000 f8b0 	bl	8001f04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001da4:	bf00      	nop
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	200000c8 	.word	0x200000c8

08001db0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db6:	f107 0310 	add.w	r3, r7, #16
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc4:	4b2e      	ldr	r3, [pc, #184]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	4a2d      	ldr	r2, [pc, #180]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001dca:	f043 0310 	orr.w	r3, r3, #16
 8001dce:	6193      	str	r3, [r2, #24]
 8001dd0:	4b2b      	ldr	r3, [pc, #172]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	f003 0310 	and.w	r3, r3, #16
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ddc:	4b28      	ldr	r3, [pc, #160]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	4a27      	ldr	r2, [pc, #156]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001de2:	f043 0304 	orr.w	r3, r3, #4
 8001de6:	6193      	str	r3, [r2, #24]
 8001de8:	4b25      	ldr	r3, [pc, #148]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	f003 0304 	and.w	r3, r3, #4
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df4:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	4a21      	ldr	r2, [pc, #132]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001dfa:	f043 0308 	orr.w	r3, r3, #8
 8001dfe:	6193      	str	r3, [r2, #24]
 8001e00:	4b1f      	ldr	r3, [pc, #124]	; (8001e80 <MX_GPIO_Init+0xd0>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	f003 0308 	and.w	r3, r3, #8
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	217e      	movs	r1, #126	; 0x7e
 8001e10:	481c      	ldr	r0, [pc, #112]	; (8001e84 <MX_GPIO_Init+0xd4>)
 8001e12:	f000 fe0c 	bl	8002a2e <HAL_GPIO_WritePin>
                          |EN5_Pin|EN6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|NS_RED_Pin
 8001e16:	2200      	movs	r2, #0
 8001e18:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8001e1c:	481a      	ldr	r0, [pc, #104]	; (8001e88 <MX_GPIO_Init+0xd8>)
 8001e1e:	f000 fe06 	bl	8002a2e <HAL_GPIO_WritePin>
                          |NS_YEL_Pin|NS_GRE_Pin|EW_RED_Pin|EW_YEL_Pin
                          |EW_GRE_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 8001e22:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	4619      	mov	r1, r3
 8001e36:	4815      	ldr	r0, [pc, #84]	; (8001e8c <MX_GPIO_Init+0xdc>)
 8001e38:	f000 fc68 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin EN4_Pin
                           EN5_Pin EN6_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001e3c:	237e      	movs	r3, #126	; 0x7e
 8001e3e:	613b      	str	r3, [r7, #16]
                          |EN5_Pin|EN6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e40:	2301      	movs	r3, #1
 8001e42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4c:	f107 0310 	add.w	r3, r7, #16
 8001e50:	4619      	mov	r1, r3
 8001e52:	480c      	ldr	r0, [pc, #48]	; (8001e84 <MX_GPIO_Init+0xd4>)
 8001e54:	f000 fc5a 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin NS_RED_Pin
                           NS_YEL_Pin NS_GRE_Pin EW_RED_Pin EW_YEL_Pin
                           EW_GRE_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|NS_RED_Pin
 8001e58:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 8001e5c:	613b      	str	r3, [r7, #16]
                          |NS_YEL_Pin|NS_GRE_Pin|EW_RED_Pin|EW_YEL_Pin
                          |EW_GRE_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e66:	2302      	movs	r3, #2
 8001e68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6a:	f107 0310 	add.w	r3, r7, #16
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4805      	ldr	r0, [pc, #20]	; (8001e88 <MX_GPIO_Init+0xd8>)
 8001e72:	f000 fc4b 	bl	800270c <HAL_GPIO_Init>

}
 8001e76:	bf00      	nop
 8001e78:	3720      	adds	r7, #32
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40021000 	.word	0x40021000
 8001e84:	40010800 	.word	0x40010800
 8001e88:	40010c00 	.word	0x40010c00
 8001e8c:	40011000 	.word	0x40011000

08001e90 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ea0:	d101      	bne.n	8001ea6 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        SCH_Update();
 8001ea2:	f000 f8db 	bl	800205c <SCH_Update>
    }
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <LED_Blink_Task>:

// Define wrapper functions
void LED_Blink_Task(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8001eb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001eb8:	4802      	ldr	r0, [pc, #8]	; (8001ec4 <LED_Blink_Task+0x14>)
 8001eba:	f000 fdd0 	bl	8002a5e <HAL_GPIO_TogglePin>
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40010800 	.word	0x40010800

08001ec8 <getKeyInput_Task>:

void getKeyInput_Task(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
    button_reading();
 8001ecc:	f7ff fab2 	bl	8001434 <button_reading>
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <Flash_Task_wrapper>:

void Flash_Task_wrapper(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	Flash_Task();
 8001ed8:	f7fe f938 	bl	800014c <Flash_Task>
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <Scan7Seg_Task_wrapper>:

void Scan7Seg_Task_wrapper(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
	Scan7Seg_Task();
 8001ee4:	f7fe fb22 	bl	800052c <Scan7Seg_Task>
}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}

08001eec <Countdown_Task_wrapper>:

void Countdown_Task_wrapper(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
	Countdown_Task();
 8001ef0:	f7fe fb32 	bl	8000558 <Countdown_Task>
}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <fsm_Task_wrapper>:

void fsm_Task_wrapper(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
	fsm_for_input_processing();
 8001efc:	f7fe fbf8 	bl	80006f0 <fsm_for_input_processing>
}
 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f08:	b672      	cpsid	i
}
 8001f0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f0c:	e7fe      	b.n	8001f0c <Error_Handler+0x8>
	...

08001f10 <SCH_Add_Task>:
}
*/

//OTIMIZATION
uint8_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 8001f10:	b4b0      	push	{r4, r5, r7}
 8001f12:	b087      	sub	sp, #28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
    uint8_t index = 0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	75fb      	strb	r3, [r7, #23]

    if (SCH_task_count >= SCH_MAX_TASKS)
 8001f20:	4b4b      	ldr	r3, [pc, #300]	; (8002050 <SCH_Add_Task+0x140>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b27      	cmp	r3, #39	; 0x27
 8001f26:	d913      	bls.n	8001f50 <SCH_Add_Task+0x40>
    {
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 8001f28:	4b4a      	ldr	r3, [pc, #296]	; (8002054 <SCH_Add_Task+0x144>)
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	701a      	strb	r2, [r3, #0]
        return SCH_MAX_TASKS;
 8001f2e:	2328      	movs	r3, #40	; 0x28
 8001f30:	e088      	b.n	8002044 <SCH_Add_Task+0x134>
    }

    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
    {
        DELAY -= SCH_tasks_G[index].Delay;
 8001f32:	7dfa      	ldrb	r2, [r7, #23]
 8001f34:	4948      	ldr	r1, [pc, #288]	; (8002058 <SCH_Add_Task+0x148>)
 8001f36:	4613      	mov	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	440b      	add	r3, r1
 8001f40:	3304      	adds	r3, #4
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	68ba      	ldr	r2, [r7, #8]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	60bb      	str	r3, [r7, #8]
        index++;
 8001f4a:	7dfb      	ldrb	r3, [r7, #23]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 8001f50:	4b3f      	ldr	r3, [pc, #252]	; (8002050 <SCH_Add_Task+0x140>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	7dfa      	ldrb	r2, [r7, #23]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d20b      	bcs.n	8001f72 <SCH_Add_Task+0x62>
 8001f5a:	7dfa      	ldrb	r2, [r7, #23]
 8001f5c:	493e      	ldr	r1, [pc, #248]	; (8002058 <SCH_Add_Task+0x148>)
 8001f5e:	4613      	mov	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	440b      	add	r3, r1
 8001f68:	3304      	adds	r3, #4
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68ba      	ldr	r2, [r7, #8]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d2df      	bcs.n	8001f32 <SCH_Add_Task+0x22>
    }

    for (uint8_t i = SCH_task_count; i > index; i--)
 8001f72:	4b37      	ldr	r3, [pc, #220]	; (8002050 <SCH_Add_Task+0x140>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	75bb      	strb	r3, [r7, #22]
 8001f78:	e017      	b.n	8001faa <SCH_Add_Task+0x9a>
    {
        SCH_tasks_G[i] = SCH_tasks_G[i - 1];
 8001f7a:	7dbb      	ldrb	r3, [r7, #22]
 8001f7c:	1e5a      	subs	r2, r3, #1
 8001f7e:	7db9      	ldrb	r1, [r7, #22]
 8001f80:	4835      	ldr	r0, [pc, #212]	; (8002058 <SCH_Add_Task+0x148>)
 8001f82:	460b      	mov	r3, r1
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	440b      	add	r3, r1
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4418      	add	r0, r3
 8001f8c:	4932      	ldr	r1, [pc, #200]	; (8002058 <SCH_Add_Task+0x148>)
 8001f8e:	4613      	mov	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	440b      	add	r3, r1
 8001f98:	4604      	mov	r4, r0
 8001f9a:	461d      	mov	r5, r3
 8001f9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fa0:	682b      	ldr	r3, [r5, #0]
 8001fa2:	6023      	str	r3, [r4, #0]
    for (uint8_t i = SCH_task_count; i > index; i--)
 8001fa4:	7dbb      	ldrb	r3, [r7, #22]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	75bb      	strb	r3, [r7, #22]
 8001faa:	7dba      	ldrb	r2, [r7, #22]
 8001fac:	7dfb      	ldrb	r3, [r7, #23]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d8e3      	bhi.n	8001f7a <SCH_Add_Task+0x6a>
    }

    SCH_tasks_G[index].pTask = pFunction;
 8001fb2:	7dfa      	ldrb	r2, [r7, #23]
 8001fb4:	4928      	ldr	r1, [pc, #160]	; (8002058 <SCH_Add_Task+0x148>)
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Delay = DELAY;
 8001fc4:	7dfa      	ldrb	r2, [r7, #23]
 8001fc6:	4924      	ldr	r1, [pc, #144]	; (8002058 <SCH_Add_Task+0x148>)
 8001fc8:	4613      	mov	r3, r2
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	4413      	add	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	3304      	adds	r3, #4
 8001fd4:	68ba      	ldr	r2, [r7, #8]
 8001fd6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Period = PERIOD;
 8001fd8:	7dfa      	ldrb	r2, [r7, #23]
 8001fda:	491f      	ldr	r1, [pc, #124]	; (8002058 <SCH_Add_Task+0x148>)
 8001fdc:	4613      	mov	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	3308      	adds	r3, #8
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].RunMe = 0;
 8001fec:	7dfa      	ldrb	r2, [r7, #23]
 8001fee:	491a      	ldr	r1, [pc, #104]	; (8002058 <SCH_Add_Task+0x148>)
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4413      	add	r3, r2
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	440b      	add	r3, r1
 8001ffa:	330c      	adds	r3, #12
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	701a      	strb	r2, [r3, #0]

    if (index < SCH_task_count)
 8002000:	4b13      	ldr	r3, [pc, #76]	; (8002050 <SCH_Add_Task+0x140>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	7dfa      	ldrb	r2, [r7, #23]
 8002006:	429a      	cmp	r2, r3
 8002008:	d215      	bcs.n	8002036 <SCH_Add_Task+0x126>
    {
        SCH_tasks_G[index + 1].Delay -= DELAY;
 800200a:	7dfb      	ldrb	r3, [r7, #23]
 800200c:	1c5a      	adds	r2, r3, #1
 800200e:	4912      	ldr	r1, [pc, #72]	; (8002058 <SCH_Add_Task+0x148>)
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	440b      	add	r3, r1
 800201a:	3304      	adds	r3, #4
 800201c:	6819      	ldr	r1, [r3, #0]
 800201e:	7dfb      	ldrb	r3, [r7, #23]
 8002020:	1c5a      	adds	r2, r3, #1
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1ac9      	subs	r1, r1, r3
 8002026:	480c      	ldr	r0, [pc, #48]	; (8002058 <SCH_Add_Task+0x148>)
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	4403      	add	r3, r0
 8002032:	3304      	adds	r3, #4
 8002034:	6019      	str	r1, [r3, #0]
    }

    SCH_task_count++;
 8002036:	4b06      	ldr	r3, [pc, #24]	; (8002050 <SCH_Add_Task+0x140>)
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	3301      	adds	r3, #1
 800203c:	b2da      	uxtb	r2, r3
 800203e:	4b04      	ldr	r3, [pc, #16]	; (8002050 <SCH_Add_Task+0x140>)
 8002040:	701a      	strb	r2, [r3, #0]
    return index;
 8002042:	7dfb      	ldrb	r3, [r7, #23]
}
 8002044:	4618      	mov	r0, r3
 8002046:	371c      	adds	r7, #28
 8002048:	46bd      	mov	sp, r7
 800204a:	bcb0      	pop	{r4, r5, r7}
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	200000ba 	.word	0x200000ba
 8002054:	200000bb 	.word	0x200000bb
 8002058:	20000110 	.word	0x20000110

0800205c <SCH_Update>:

void SCH_Update(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
    Watchdog_Refresh();
 8002062:	f000 f925 	bl	80022b0 <Watchdog_Refresh>
    if (SCH_task_count == 0) return;
 8002066:	4b23      	ldr	r3, [pc, #140]	; (80020f4 <SCH_Update+0x98>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d03d      	beq.n	80020ea <SCH_Update+0x8e>

    if (SCH_tasks_G[0].Delay > 0)
 800206e:	4b22      	ldr	r3, [pc, #136]	; (80020f8 <SCH_Update+0x9c>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d004      	beq.n	8002080 <SCH_Update+0x24>
    {
        SCH_tasks_G[0].Delay--;
 8002076:	4b20      	ldr	r3, [pc, #128]	; (80020f8 <SCH_Update+0x9c>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	3b01      	subs	r3, #1
 800207c:	4a1e      	ldr	r2, [pc, #120]	; (80020f8 <SCH_Update+0x9c>)
 800207e:	6053      	str	r3, [r2, #4]
    }

	uint8_t i = 0;
 8002080:	2300      	movs	r3, #0
 8002082:	71fb      	strb	r3, [r7, #7]
	while (i < SCH_task_count && SCH_tasks_G[i].Delay == 0)
 8002084:	e020      	b.n	80020c8 <SCH_Update+0x6c>
	{
		if (SCH_tasks_G[i].pTask)
 8002086:	79fa      	ldrb	r2, [r7, #7]
 8002088:	491b      	ldr	r1, [pc, #108]	; (80020f8 <SCH_Update+0x9c>)
 800208a:	4613      	mov	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	440b      	add	r3, r1
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d013      	beq.n	80020c2 <SCH_Update+0x66>
		{
			SCH_tasks_G[i].RunMe++;
 800209a:	79fa      	ldrb	r2, [r7, #7]
 800209c:	4916      	ldr	r1, [pc, #88]	; (80020f8 <SCH_Update+0x9c>)
 800209e:	4613      	mov	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4413      	add	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	440b      	add	r3, r1
 80020a8:	330c      	adds	r3, #12
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	3301      	adds	r3, #1
 80020ae:	b2d8      	uxtb	r0, r3
 80020b0:	4911      	ldr	r1, [pc, #68]	; (80020f8 <SCH_Update+0x9c>)
 80020b2:	4613      	mov	r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	440b      	add	r3, r1
 80020bc:	330c      	adds	r3, #12
 80020be:	4602      	mov	r2, r0
 80020c0:	701a      	strb	r2, [r3, #0]
		}
		i++;
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	3301      	adds	r3, #1
 80020c6:	71fb      	strb	r3, [r7, #7]
	while (i < SCH_task_count && SCH_tasks_G[i].Delay == 0)
 80020c8:	4b0a      	ldr	r3, [pc, #40]	; (80020f4 <SCH_Update+0x98>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	79fa      	ldrb	r2, [r7, #7]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d20c      	bcs.n	80020ec <SCH_Update+0x90>
 80020d2:	79fa      	ldrb	r2, [r7, #7]
 80020d4:	4908      	ldr	r1, [pc, #32]	; (80020f8 <SCH_Update+0x9c>)
 80020d6:	4613      	mov	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4413      	add	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	440b      	add	r3, r1
 80020e0:	3304      	adds	r3, #4
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0ce      	beq.n	8002086 <SCH_Update+0x2a>
 80020e8:	e000      	b.n	80020ec <SCH_Update+0x90>
    if (SCH_task_count == 0) return;
 80020ea:	bf00      	nop
	}
}
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	200000ba 	.word	0x200000ba
 80020f8:	20000110 	.word	0x20000110

080020fc <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 80020fc:	b5b0      	push	{r4, r5, r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
	uint8_t Index = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	75fb      	strb	r3, [r7, #23]
	if (SCH_tasks_G[Index].RunMe > 0)
 8002106:	7dfa      	ldrb	r2, [r7, #23]
 8002108:	4924      	ldr	r1, [pc, #144]	; (800219c <SCH_Dispatch_Tasks+0xa0>)
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	440b      	add	r3, r1
 8002114:	330c      	adds	r3, #12
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d037      	beq.n	800218c <SCH_Dispatch_Tasks+0x90>
	{
		sTask tmp = SCH_tasks_G[Index];
 800211c:	7dfa      	ldrb	r2, [r7, #23]
 800211e:	491f      	ldr	r1, [pc, #124]	; (800219c <SCH_Dispatch_Tasks+0xa0>)
 8002120:	4613      	mov	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	440b      	add	r3, r1
 800212a:	463c      	mov	r4, r7
 800212c:	461d      	mov	r5, r3
 800212e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002130:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002132:	682b      	ldr	r3, [r5, #0]
 8002134:	6023      	str	r3, [r4, #0]

		(*SCH_tasks_G[Index].pTask)();
 8002136:	7dfa      	ldrb	r2, [r7, #23]
 8002138:	4918      	ldr	r1, [pc, #96]	; (800219c <SCH_Dispatch_Tasks+0xa0>)
 800213a:	4613      	mov	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	440b      	add	r3, r1
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4798      	blx	r3
		SCH_tasks_G[Index].RunMe -= 1;
 8002148:	7dfa      	ldrb	r2, [r7, #23]
 800214a:	4914      	ldr	r1, [pc, #80]	; (800219c <SCH_Dispatch_Tasks+0xa0>)
 800214c:	4613      	mov	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	440b      	add	r3, r1
 8002156:	330c      	adds	r3, #12
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	7dfa      	ldrb	r2, [r7, #23]
 800215c:	3b01      	subs	r3, #1
 800215e:	b2d8      	uxtb	r0, r3
 8002160:	490e      	ldr	r1, [pc, #56]	; (800219c <SCH_Dispatch_Tasks+0xa0>)
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	440b      	add	r3, r1
 800216c:	330c      	adds	r3, #12
 800216e:	4602      	mov	r2, r0
 8002170:	701a      	strb	r2, [r3, #0]

		SCH_Delete_Task(Index);
 8002172:	7dfb      	ldrb	r3, [r7, #23]
 8002174:	4618      	mov	r0, r3
 8002176:	f000 f813 	bl	80021a0 <SCH_Delete_Task>

		if (tmp.Period > 0)
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d005      	beq.n	800218c <SCH_Dispatch_Tasks+0x90>
		{
			SCH_Add_Task(tmp.pTask, tmp.Period, tmp.Period);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	68b9      	ldr	r1, [r7, #8]
 8002184:	68ba      	ldr	r2, [r7, #8]
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff fec2 	bl	8001f10 <SCH_Add_Task>
		}
	}

	SCH_Report_Status();
 800218c:	f000 f88a 	bl	80022a4 <SCH_Report_Status>
	SCH_Go_To_Sleep();
 8002190:	f000 f880 	bl	8002294 <SCH_Go_To_Sleep>
}
 8002194:	bf00      	nop
 8002196:	3718      	adds	r7, #24
 8002198:	46bd      	mov	sp, r7
 800219a:	bdb0      	pop	{r4, r5, r7, pc}
 800219c:	20000110 	.word	0x20000110

080021a0 <SCH_Delete_Task>:

uint8_t  SCH_Delete_Task(const uint8_t TASK_INDEX) {
 80021a0:	b4b0      	push	{r4, r5, r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
	uint8_t Return_code;
	if (SCH_tasks_G[TASK_INDEX].pTask == 0)
 80021aa:	79fa      	ldrb	r2, [r7, #7]
 80021ac:	4936      	ldr	r1, [pc, #216]	; (8002288 <SCH_Delete_Task+0xe8>)
 80021ae:	4613      	mov	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4413      	add	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d105      	bne.n	80021ca <SCH_Delete_Task+0x2a>
	{
		Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
 80021be:	4b33      	ldr	r3, [pc, #204]	; (800228c <SCH_Delete_Task+0xec>)
 80021c0:	2208      	movs	r2, #8
 80021c2:	701a      	strb	r2, [r3, #0]
		Return_code = RETURN_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	73fb      	strb	r3, [r7, #15]
 80021c8:	e001      	b.n	80021ce <SCH_Delete_Task+0x2e>
	} else {
		Return_code = RETURN_NORMAL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	73fb      	strb	r3, [r7, #15]
	}

    for (uint8_t j = 0; j < SCH_task_count - 1; j++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	73bb      	strb	r3, [r7, #14]
 80021d2:	e017      	b.n	8002204 <SCH_Delete_Task+0x64>
    {
        SCH_tasks_G[j] = SCH_tasks_G[j + 1];
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	7bb9      	ldrb	r1, [r7, #14]
 80021da:	482b      	ldr	r0, [pc, #172]	; (8002288 <SCH_Delete_Task+0xe8>)
 80021dc:	460b      	mov	r3, r1
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4418      	add	r0, r3
 80021e6:	4928      	ldr	r1, [pc, #160]	; (8002288 <SCH_Delete_Task+0xe8>)
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	4604      	mov	r4, r0
 80021f4:	461d      	mov	r5, r3
 80021f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021fa:	682b      	ldr	r3, [r5, #0]
 80021fc:	6023      	str	r3, [r4, #0]
    for (uint8_t j = 0; j < SCH_task_count - 1; j++)
 80021fe:	7bbb      	ldrb	r3, [r7, #14]
 8002200:	3301      	adds	r3, #1
 8002202:	73bb      	strb	r3, [r7, #14]
 8002204:	7bba      	ldrb	r2, [r7, #14]
 8002206:	4b22      	ldr	r3, [pc, #136]	; (8002290 <SCH_Delete_Task+0xf0>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	3b01      	subs	r3, #1
 800220c:	429a      	cmp	r2, r3
 800220e:	dbe1      	blt.n	80021d4 <SCH_Delete_Task+0x34>
    }

    SCH_tasks_G[SCH_task_count - 1].pTask = 0;
 8002210:	4b1f      	ldr	r3, [pc, #124]	; (8002290 <SCH_Delete_Task+0xf0>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	1e5a      	subs	r2, r3, #1
 8002216:	491c      	ldr	r1, [pc, #112]	; (8002288 <SCH_Delete_Task+0xe8>)
 8002218:	4613      	mov	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	440b      	add	r3, r1
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Delay = 0;
 8002226:	4b1a      	ldr	r3, [pc, #104]	; (8002290 <SCH_Delete_Task+0xf0>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	1e5a      	subs	r2, r3, #1
 800222c:	4916      	ldr	r1, [pc, #88]	; (8002288 <SCH_Delete_Task+0xe8>)
 800222e:	4613      	mov	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	440b      	add	r3, r1
 8002238:	3304      	adds	r3, #4
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Period = 0;
 800223e:	4b14      	ldr	r3, [pc, #80]	; (8002290 <SCH_Delete_Task+0xf0>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	1e5a      	subs	r2, r3, #1
 8002244:	4910      	ldr	r1, [pc, #64]	; (8002288 <SCH_Delete_Task+0xe8>)
 8002246:	4613      	mov	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4413      	add	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	440b      	add	r3, r1
 8002250:	3308      	adds	r3, #8
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].RunMe = 0;
 8002256:	4b0e      	ldr	r3, [pc, #56]	; (8002290 <SCH_Delete_Task+0xf0>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	1e5a      	subs	r2, r3, #1
 800225c:	490a      	ldr	r1, [pc, #40]	; (8002288 <SCH_Delete_Task+0xe8>)
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	440b      	add	r3, r1
 8002268:	330c      	adds	r3, #12
 800226a:	2200      	movs	r2, #0
 800226c:	701a      	strb	r2, [r3, #0]

	SCH_task_count--;
 800226e:	4b08      	ldr	r3, [pc, #32]	; (8002290 <SCH_Delete_Task+0xf0>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	3b01      	subs	r3, #1
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4b06      	ldr	r3, [pc, #24]	; (8002290 <SCH_Delete_Task+0xf0>)
 8002278:	701a      	strb	r2, [r3, #0]
	return Return_code;
 800227a:	7bfb      	ldrb	r3, [r7, #15]
}
 800227c:	4618      	mov	r0, r3
 800227e:	3714      	adds	r7, #20
 8002280:	46bd      	mov	sp, r7
 8002282:	bcb0      	pop	{r4, r5, r7}
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	20000110 	.word	0x20000110
 800228c:	200000bb 	.word	0x200000bb
 8002290:	200000ba 	.word	0x200000ba

08002294 <SCH_Go_To_Sleep>:
	SCH_tasks_G[TASK_INDEX].RunMe = 0;
	return Return_code;
}*/


void SCH_Go_To_Sleep() {
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
	//todo
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8002298:	2101      	movs	r1, #1
 800229a:	2000      	movs	r0, #0
 800229c:	f000 fc4c 	bl	8002b38 <HAL_PWR_EnterSLEEPMode>
}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <SCH_Report_Status>:


void SCH_Report_Status(void) {
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
                Error_code_G = 0; // Reset li
            }
        }
    }
#endif
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <Watchdog_Refresh>:

void Watchdog_Refresh(void) {
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
    HAL_IWDG_Refresh(&hiwdg);
 80022b4:	4802      	ldr	r0, [pc, #8]	; (80022c0 <Watchdog_Refresh+0x10>)
 80022b6:	f000 fc2f 	bl	8002b18 <HAL_IWDG_Refresh>
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200000bc 	.word	0x200000bc

080022c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022ca:	4b15      	ldr	r3, [pc, #84]	; (8002320 <HAL_MspInit+0x5c>)
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	4a14      	ldr	r2, [pc, #80]	; (8002320 <HAL_MspInit+0x5c>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6193      	str	r3, [r2, #24]
 80022d6:	4b12      	ldr	r3, [pc, #72]	; (8002320 <HAL_MspInit+0x5c>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022e2:	4b0f      	ldr	r3, [pc, #60]	; (8002320 <HAL_MspInit+0x5c>)
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	4a0e      	ldr	r2, [pc, #56]	; (8002320 <HAL_MspInit+0x5c>)
 80022e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ec:	61d3      	str	r3, [r2, #28]
 80022ee:	4b0c      	ldr	r3, [pc, #48]	; (8002320 <HAL_MspInit+0x5c>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f6:	607b      	str	r3, [r7, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80022fa:	4b0a      	ldr	r3, [pc, #40]	; (8002324 <HAL_MspInit+0x60>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	4a04      	ldr	r2, [pc, #16]	; (8002324 <HAL_MspInit+0x60>)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002316:	bf00      	nop
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr
 8002320:	40021000 	.word	0x40021000
 8002324:	40010000 	.word	0x40010000

08002328 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002338:	d113      	bne.n	8002362 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800233a:	4b0c      	ldr	r3, [pc, #48]	; (800236c <HAL_TIM_Base_MspInit+0x44>)
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	4a0b      	ldr	r2, [pc, #44]	; (800236c <HAL_TIM_Base_MspInit+0x44>)
 8002340:	f043 0301 	orr.w	r3, r3, #1
 8002344:	61d3      	str	r3, [r2, #28]
 8002346:	4b09      	ldr	r3, [pc, #36]	; (800236c <HAL_TIM_Base_MspInit+0x44>)
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002352:	2200      	movs	r2, #0
 8002354:	2100      	movs	r1, #0
 8002356:	201c      	movs	r0, #28
 8002358:	f000 f9a1 	bl	800269e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800235c:	201c      	movs	r0, #28
 800235e:	f000 f9ba 	bl	80026d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002362:	bf00      	nop
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40021000 	.word	0x40021000

08002370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002374:	e7fe      	b.n	8002374 <NMI_Handler+0x4>

08002376 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800237a:	e7fe      	b.n	800237a <HardFault_Handler+0x4>

0800237c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002380:	e7fe      	b.n	8002380 <MemManage_Handler+0x4>

08002382 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002386:	e7fe      	b.n	8002386 <BusFault_Handler+0x4>

08002388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800238c:	e7fe      	b.n	800238c <UsageFault_Handler+0x4>

0800238e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800238e:	b480      	push	{r7}
 8002390:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002392:	bf00      	nop
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr

0800239a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800239a:	b480      	push	{r7}
 800239c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023a6:	b480      	push	{r7}
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr

080023b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b6:	f000 f87f 	bl	80024b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023c4:	4802      	ldr	r0, [pc, #8]	; (80023d0 <TIM2_IRQHandler+0x10>)
 80023c6:	f001 f84b 	bl	8003460 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	200000c8 	.word	0x200000c8

080023d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023e0:	f7ff fff8 	bl	80023d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023e4:	480b      	ldr	r0, [pc, #44]	; (8002414 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80023e6:	490c      	ldr	r1, [pc, #48]	; (8002418 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80023e8:	4a0c      	ldr	r2, [pc, #48]	; (800241c <LoopFillZerobss+0x16>)
  movs r3, #0
 80023ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023ec:	e002      	b.n	80023f4 <LoopCopyDataInit>

080023ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f2:	3304      	adds	r3, #4

080023f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023f8:	d3f9      	bcc.n	80023ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fa:	4a09      	ldr	r2, [pc, #36]	; (8002420 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80023fc:	4c09      	ldr	r4, [pc, #36]	; (8002424 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002400:	e001      	b.n	8002406 <LoopFillZerobss>

08002402 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002402:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002404:	3204      	adds	r2, #4

08002406 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002406:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002408:	d3fb      	bcc.n	8002402 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800240a:	f001 fb69 	bl	8003ae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800240e:	f7ff fbc5 	bl	8001b9c <main>
  bx lr
 8002412:	4770      	bx	lr
  ldr r0, =_sdata
 8002414:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002418:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 800241c:	08003b94 	.word	0x08003b94
  ldr r2, =_sbss
 8002420:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8002424:	20000434 	.word	0x20000434

08002428 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002428:	e7fe      	b.n	8002428 <ADC1_2_IRQHandler>
	...

0800242c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002430:	4b08      	ldr	r3, [pc, #32]	; (8002454 <HAL_Init+0x28>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a07      	ldr	r2, [pc, #28]	; (8002454 <HAL_Init+0x28>)
 8002436:	f043 0310 	orr.w	r3, r3, #16
 800243a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800243c:	2003      	movs	r0, #3
 800243e:	f000 f923 	bl	8002688 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002442:	200f      	movs	r0, #15
 8002444:	f000 f808 	bl	8002458 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002448:	f7ff ff3c 	bl	80022c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40022000 	.word	0x40022000

08002458 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002460:	4b12      	ldr	r3, [pc, #72]	; (80024ac <HAL_InitTick+0x54>)
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <HAL_InitTick+0x58>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	4619      	mov	r1, r3
 800246a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800246e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002472:	fbb2 f3f3 	udiv	r3, r2, r3
 8002476:	4618      	mov	r0, r3
 8002478:	f000 f93b 	bl	80026f2 <HAL_SYSTICK_Config>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e00e      	b.n	80024a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2b0f      	cmp	r3, #15
 800248a:	d80a      	bhi.n	80024a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800248c:	2200      	movs	r2, #0
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	f04f 30ff 	mov.w	r0, #4294967295
 8002494:	f000 f903 	bl	800269e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002498:	4a06      	ldr	r2, [pc, #24]	; (80024b4 <HAL_InitTick+0x5c>)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800249e:	2300      	movs	r3, #0
 80024a0:	e000      	b.n	80024a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	20000040 	.word	0x20000040
 80024b0:	20000048 	.word	0x20000048
 80024b4:	20000044 	.word	0x20000044

080024b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024bc:	4b05      	ldr	r3, [pc, #20]	; (80024d4 <HAL_IncTick+0x1c>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	461a      	mov	r2, r3
 80024c2:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <HAL_IncTick+0x20>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4413      	add	r3, r2
 80024c8:	4a03      	ldr	r2, [pc, #12]	; (80024d8 <HAL_IncTick+0x20>)
 80024ca:	6013      	str	r3, [r2, #0]
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr
 80024d4:	20000048 	.word	0x20000048
 80024d8:	20000430 	.word	0x20000430

080024dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  return uwTick;
 80024e0:	4b02      	ldr	r3, [pc, #8]	; (80024ec <HAL_GetTick+0x10>)
 80024e2:	681b      	ldr	r3, [r3, #0]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr
 80024ec:	20000430 	.word	0x20000430

080024f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002500:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <__NVIC_SetPriorityGrouping+0x44>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800250c:	4013      	ands	r3, r2
 800250e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002518:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800251c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002522:	4a04      	ldr	r2, [pc, #16]	; (8002534 <__NVIC_SetPriorityGrouping+0x44>)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	60d3      	str	r3, [r2, #12]
}
 8002528:	bf00      	nop
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800253c:	4b04      	ldr	r3, [pc, #16]	; (8002550 <__NVIC_GetPriorityGrouping+0x18>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	0a1b      	lsrs	r3, r3, #8
 8002542:	f003 0307 	and.w	r3, r3, #7
}
 8002546:	4618      	mov	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	bc80      	pop	{r7}
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	e000ed00 	.word	0xe000ed00

08002554 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800255e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002562:	2b00      	cmp	r3, #0
 8002564:	db0b      	blt.n	800257e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	f003 021f 	and.w	r2, r3, #31
 800256c:	4906      	ldr	r1, [pc, #24]	; (8002588 <__NVIC_EnableIRQ+0x34>)
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	095b      	lsrs	r3, r3, #5
 8002574:	2001      	movs	r0, #1
 8002576:	fa00 f202 	lsl.w	r2, r0, r2
 800257a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	e000e100 	.word	0xe000e100

0800258c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	6039      	str	r1, [r7, #0]
 8002596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259c:	2b00      	cmp	r3, #0
 800259e:	db0a      	blt.n	80025b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	490c      	ldr	r1, [pc, #48]	; (80025d8 <__NVIC_SetPriority+0x4c>)
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	0112      	lsls	r2, r2, #4
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	440b      	add	r3, r1
 80025b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b4:	e00a      	b.n	80025cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	4908      	ldr	r1, [pc, #32]	; (80025dc <__NVIC_SetPriority+0x50>)
 80025bc:	79fb      	ldrb	r3, [r7, #7]
 80025be:	f003 030f 	and.w	r3, r3, #15
 80025c2:	3b04      	subs	r3, #4
 80025c4:	0112      	lsls	r2, r2, #4
 80025c6:	b2d2      	uxtb	r2, r2
 80025c8:	440b      	add	r3, r1
 80025ca:	761a      	strb	r2, [r3, #24]
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	e000e100 	.word	0xe000e100
 80025dc:	e000ed00 	.word	0xe000ed00

080025e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b089      	sub	sp, #36	; 0x24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	f1c3 0307 	rsb	r3, r3, #7
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	bf28      	it	cs
 80025fe:	2304      	movcs	r3, #4
 8002600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	3304      	adds	r3, #4
 8002606:	2b06      	cmp	r3, #6
 8002608:	d902      	bls.n	8002610 <NVIC_EncodePriority+0x30>
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3b03      	subs	r3, #3
 800260e:	e000      	b.n	8002612 <NVIC_EncodePriority+0x32>
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002614:	f04f 32ff 	mov.w	r2, #4294967295
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	fa02 f303 	lsl.w	r3, r2, r3
 800261e:	43da      	mvns	r2, r3
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	401a      	ands	r2, r3
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002628:	f04f 31ff 	mov.w	r1, #4294967295
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	fa01 f303 	lsl.w	r3, r1, r3
 8002632:	43d9      	mvns	r1, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002638:	4313      	orrs	r3, r2
         );
}
 800263a:	4618      	mov	r0, r3
 800263c:	3724      	adds	r7, #36	; 0x24
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3b01      	subs	r3, #1
 8002650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002654:	d301      	bcc.n	800265a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002656:	2301      	movs	r3, #1
 8002658:	e00f      	b.n	800267a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800265a:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <SysTick_Config+0x40>)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3b01      	subs	r3, #1
 8002660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002662:	210f      	movs	r1, #15
 8002664:	f04f 30ff 	mov.w	r0, #4294967295
 8002668:	f7ff ff90 	bl	800258c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800266c:	4b05      	ldr	r3, [pc, #20]	; (8002684 <SysTick_Config+0x40>)
 800266e:	2200      	movs	r2, #0
 8002670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002672:	4b04      	ldr	r3, [pc, #16]	; (8002684 <SysTick_Config+0x40>)
 8002674:	2207      	movs	r2, #7
 8002676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	e000e010 	.word	0xe000e010

08002688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f7ff ff2d 	bl	80024f0 <__NVIC_SetPriorityGrouping>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800269e:	b580      	push	{r7, lr}
 80026a0:	b086      	sub	sp, #24
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	4603      	mov	r3, r0
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
 80026aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026b0:	f7ff ff42 	bl	8002538 <__NVIC_GetPriorityGrouping>
 80026b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68b9      	ldr	r1, [r7, #8]
 80026ba:	6978      	ldr	r0, [r7, #20]
 80026bc:	f7ff ff90 	bl	80025e0 <NVIC_EncodePriority>
 80026c0:	4602      	mov	r2, r0
 80026c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c6:	4611      	mov	r1, r2
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff5f 	bl	800258c <__NVIC_SetPriority>
}
 80026ce:	bf00      	nop
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b082      	sub	sp, #8
 80026da:	af00      	add	r7, sp, #0
 80026dc:	4603      	mov	r3, r0
 80026de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff ff35 	bl	8002554 <__NVIC_EnableIRQ>
}
 80026ea:	bf00      	nop
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b082      	sub	sp, #8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f7ff ffa2 	bl	8002644 <SysTick_Config>
 8002700:	4603      	mov	r3, r0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800270c:	b480      	push	{r7}
 800270e:	b08b      	sub	sp, #44	; 0x2c
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002716:	2300      	movs	r3, #0
 8002718:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800271a:	2300      	movs	r3, #0
 800271c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800271e:	e148      	b.n	80029b2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002720:	2201      	movs	r2, #1
 8002722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	69fa      	ldr	r2, [r7, #28]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	429a      	cmp	r2, r3
 800273a:	f040 8137 	bne.w	80029ac <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	4aa3      	ldr	r2, [pc, #652]	; (80029d0 <HAL_GPIO_Init+0x2c4>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d05e      	beq.n	8002806 <HAL_GPIO_Init+0xfa>
 8002748:	4aa1      	ldr	r2, [pc, #644]	; (80029d0 <HAL_GPIO_Init+0x2c4>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d875      	bhi.n	800283a <HAL_GPIO_Init+0x12e>
 800274e:	4aa1      	ldr	r2, [pc, #644]	; (80029d4 <HAL_GPIO_Init+0x2c8>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d058      	beq.n	8002806 <HAL_GPIO_Init+0xfa>
 8002754:	4a9f      	ldr	r2, [pc, #636]	; (80029d4 <HAL_GPIO_Init+0x2c8>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d86f      	bhi.n	800283a <HAL_GPIO_Init+0x12e>
 800275a:	4a9f      	ldr	r2, [pc, #636]	; (80029d8 <HAL_GPIO_Init+0x2cc>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d052      	beq.n	8002806 <HAL_GPIO_Init+0xfa>
 8002760:	4a9d      	ldr	r2, [pc, #628]	; (80029d8 <HAL_GPIO_Init+0x2cc>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d869      	bhi.n	800283a <HAL_GPIO_Init+0x12e>
 8002766:	4a9d      	ldr	r2, [pc, #628]	; (80029dc <HAL_GPIO_Init+0x2d0>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d04c      	beq.n	8002806 <HAL_GPIO_Init+0xfa>
 800276c:	4a9b      	ldr	r2, [pc, #620]	; (80029dc <HAL_GPIO_Init+0x2d0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d863      	bhi.n	800283a <HAL_GPIO_Init+0x12e>
 8002772:	4a9b      	ldr	r2, [pc, #620]	; (80029e0 <HAL_GPIO_Init+0x2d4>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d046      	beq.n	8002806 <HAL_GPIO_Init+0xfa>
 8002778:	4a99      	ldr	r2, [pc, #612]	; (80029e0 <HAL_GPIO_Init+0x2d4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d85d      	bhi.n	800283a <HAL_GPIO_Init+0x12e>
 800277e:	2b12      	cmp	r3, #18
 8002780:	d82a      	bhi.n	80027d8 <HAL_GPIO_Init+0xcc>
 8002782:	2b12      	cmp	r3, #18
 8002784:	d859      	bhi.n	800283a <HAL_GPIO_Init+0x12e>
 8002786:	a201      	add	r2, pc, #4	; (adr r2, 800278c <HAL_GPIO_Init+0x80>)
 8002788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278c:	08002807 	.word	0x08002807
 8002790:	080027e1 	.word	0x080027e1
 8002794:	080027f3 	.word	0x080027f3
 8002798:	08002835 	.word	0x08002835
 800279c:	0800283b 	.word	0x0800283b
 80027a0:	0800283b 	.word	0x0800283b
 80027a4:	0800283b 	.word	0x0800283b
 80027a8:	0800283b 	.word	0x0800283b
 80027ac:	0800283b 	.word	0x0800283b
 80027b0:	0800283b 	.word	0x0800283b
 80027b4:	0800283b 	.word	0x0800283b
 80027b8:	0800283b 	.word	0x0800283b
 80027bc:	0800283b 	.word	0x0800283b
 80027c0:	0800283b 	.word	0x0800283b
 80027c4:	0800283b 	.word	0x0800283b
 80027c8:	0800283b 	.word	0x0800283b
 80027cc:	0800283b 	.word	0x0800283b
 80027d0:	080027e9 	.word	0x080027e9
 80027d4:	080027fd 	.word	0x080027fd
 80027d8:	4a82      	ldr	r2, [pc, #520]	; (80029e4 <HAL_GPIO_Init+0x2d8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d013      	beq.n	8002806 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027de:	e02c      	b.n	800283a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	623b      	str	r3, [r7, #32]
          break;
 80027e6:	e029      	b.n	800283c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	3304      	adds	r3, #4
 80027ee:	623b      	str	r3, [r7, #32]
          break;
 80027f0:	e024      	b.n	800283c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	3308      	adds	r3, #8
 80027f8:	623b      	str	r3, [r7, #32]
          break;
 80027fa:	e01f      	b.n	800283c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	330c      	adds	r3, #12
 8002802:	623b      	str	r3, [r7, #32]
          break;
 8002804:	e01a      	b.n	800283c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d102      	bne.n	8002814 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800280e:	2304      	movs	r3, #4
 8002810:	623b      	str	r3, [r7, #32]
          break;
 8002812:	e013      	b.n	800283c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d105      	bne.n	8002828 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800281c:	2308      	movs	r3, #8
 800281e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	69fa      	ldr	r2, [r7, #28]
 8002824:	611a      	str	r2, [r3, #16]
          break;
 8002826:	e009      	b.n	800283c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002828:	2308      	movs	r3, #8
 800282a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69fa      	ldr	r2, [r7, #28]
 8002830:	615a      	str	r2, [r3, #20]
          break;
 8002832:	e003      	b.n	800283c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002834:	2300      	movs	r3, #0
 8002836:	623b      	str	r3, [r7, #32]
          break;
 8002838:	e000      	b.n	800283c <HAL_GPIO_Init+0x130>
          break;
 800283a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	2bff      	cmp	r3, #255	; 0xff
 8002840:	d801      	bhi.n	8002846 <HAL_GPIO_Init+0x13a>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	e001      	b.n	800284a <HAL_GPIO_Init+0x13e>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3304      	adds	r3, #4
 800284a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	2bff      	cmp	r3, #255	; 0xff
 8002850:	d802      	bhi.n	8002858 <HAL_GPIO_Init+0x14c>
 8002852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	e002      	b.n	800285e <HAL_GPIO_Init+0x152>
 8002858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285a:	3b08      	subs	r3, #8
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	210f      	movs	r1, #15
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	fa01 f303 	lsl.w	r3, r1, r3
 800286c:	43db      	mvns	r3, r3
 800286e:	401a      	ands	r2, r3
 8002870:	6a39      	ldr	r1, [r7, #32]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	fa01 f303 	lsl.w	r3, r1, r3
 8002878:	431a      	orrs	r2, r3
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 8090 	beq.w	80029ac <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800288c:	4b56      	ldr	r3, [pc, #344]	; (80029e8 <HAL_GPIO_Init+0x2dc>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	4a55      	ldr	r2, [pc, #340]	; (80029e8 <HAL_GPIO_Init+0x2dc>)
 8002892:	f043 0301 	orr.w	r3, r3, #1
 8002896:	6193      	str	r3, [r2, #24]
 8002898:	4b53      	ldr	r3, [pc, #332]	; (80029e8 <HAL_GPIO_Init+0x2dc>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028a4:	4a51      	ldr	r2, [pc, #324]	; (80029ec <HAL_GPIO_Init+0x2e0>)
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	089b      	lsrs	r3, r3, #2
 80028aa:	3302      	adds	r3, #2
 80028ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	f003 0303 	and.w	r3, r3, #3
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	220f      	movs	r2, #15
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	43db      	mvns	r3, r3
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	4013      	ands	r3, r2
 80028c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a49      	ldr	r2, [pc, #292]	; (80029f0 <HAL_GPIO_Init+0x2e4>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d00d      	beq.n	80028ec <HAL_GPIO_Init+0x1e0>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4a48      	ldr	r2, [pc, #288]	; (80029f4 <HAL_GPIO_Init+0x2e8>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d007      	beq.n	80028e8 <HAL_GPIO_Init+0x1dc>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a47      	ldr	r2, [pc, #284]	; (80029f8 <HAL_GPIO_Init+0x2ec>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d101      	bne.n	80028e4 <HAL_GPIO_Init+0x1d8>
 80028e0:	2302      	movs	r3, #2
 80028e2:	e004      	b.n	80028ee <HAL_GPIO_Init+0x1e2>
 80028e4:	2303      	movs	r3, #3
 80028e6:	e002      	b.n	80028ee <HAL_GPIO_Init+0x1e2>
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <HAL_GPIO_Init+0x1e2>
 80028ec:	2300      	movs	r3, #0
 80028ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028f0:	f002 0203 	and.w	r2, r2, #3
 80028f4:	0092      	lsls	r2, r2, #2
 80028f6:	4093      	lsls	r3, r2
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028fe:	493b      	ldr	r1, [pc, #236]	; (80029ec <HAL_GPIO_Init+0x2e0>)
 8002900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002902:	089b      	lsrs	r3, r3, #2
 8002904:	3302      	adds	r3, #2
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d006      	beq.n	8002926 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002918:	4b38      	ldr	r3, [pc, #224]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 800291a:	689a      	ldr	r2, [r3, #8]
 800291c:	4937      	ldr	r1, [pc, #220]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	4313      	orrs	r3, r2
 8002922:	608b      	str	r3, [r1, #8]
 8002924:	e006      	b.n	8002934 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002926:	4b35      	ldr	r3, [pc, #212]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002928:	689a      	ldr	r2, [r3, #8]
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	43db      	mvns	r3, r3
 800292e:	4933      	ldr	r1, [pc, #204]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002930:	4013      	ands	r3, r2
 8002932:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d006      	beq.n	800294e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002940:	4b2e      	ldr	r3, [pc, #184]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002942:	68da      	ldr	r2, [r3, #12]
 8002944:	492d      	ldr	r1, [pc, #180]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	4313      	orrs	r3, r2
 800294a:	60cb      	str	r3, [r1, #12]
 800294c:	e006      	b.n	800295c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800294e:	4b2b      	ldr	r3, [pc, #172]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002950:	68da      	ldr	r2, [r3, #12]
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	43db      	mvns	r3, r3
 8002956:	4929      	ldr	r1, [pc, #164]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002958:	4013      	ands	r3, r2
 800295a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d006      	beq.n	8002976 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002968:	4b24      	ldr	r3, [pc, #144]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 800296a:	685a      	ldr	r2, [r3, #4]
 800296c:	4923      	ldr	r1, [pc, #140]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	4313      	orrs	r3, r2
 8002972:	604b      	str	r3, [r1, #4]
 8002974:	e006      	b.n	8002984 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002976:	4b21      	ldr	r3, [pc, #132]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	43db      	mvns	r3, r3
 800297e:	491f      	ldr	r1, [pc, #124]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002980:	4013      	ands	r3, r2
 8002982:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d006      	beq.n	800299e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002990:	4b1a      	ldr	r3, [pc, #104]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	4919      	ldr	r1, [pc, #100]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	600b      	str	r3, [r1, #0]
 800299c:	e006      	b.n	80029ac <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800299e:	4b17      	ldr	r3, [pc, #92]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	43db      	mvns	r3, r3
 80029a6:	4915      	ldr	r1, [pc, #84]	; (80029fc <HAL_GPIO_Init+0x2f0>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ae:	3301      	adds	r3, #1
 80029b0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b8:	fa22 f303 	lsr.w	r3, r2, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f47f aeaf 	bne.w	8002720 <HAL_GPIO_Init+0x14>
  }
}
 80029c2:	bf00      	nop
 80029c4:	bf00      	nop
 80029c6:	372c      	adds	r7, #44	; 0x2c
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bc80      	pop	{r7}
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	10320000 	.word	0x10320000
 80029d4:	10310000 	.word	0x10310000
 80029d8:	10220000 	.word	0x10220000
 80029dc:	10210000 	.word	0x10210000
 80029e0:	10120000 	.word	0x10120000
 80029e4:	10110000 	.word	0x10110000
 80029e8:	40021000 	.word	0x40021000
 80029ec:	40010000 	.word	0x40010000
 80029f0:	40010800 	.word	0x40010800
 80029f4:	40010c00 	.word	0x40010c00
 80029f8:	40011000 	.word	0x40011000
 80029fc:	40010400 	.word	0x40010400

08002a00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	887b      	ldrh	r3, [r7, #2]
 8002a12:	4013      	ands	r3, r2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d002      	beq.n	8002a1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	73fb      	strb	r3, [r7, #15]
 8002a1c:	e001      	b.n	8002a22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3714      	adds	r7, #20
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr

08002a2e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	460b      	mov	r3, r1
 8002a38:	807b      	strh	r3, [r7, #2]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a3e:	787b      	ldrb	r3, [r7, #1]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a44:	887a      	ldrh	r2, [r7, #2]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a4a:	e003      	b.n	8002a54 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a4c:	887b      	ldrh	r3, [r7, #2]
 8002a4e:	041a      	lsls	r2, r3, #16
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	611a      	str	r2, [r3, #16]
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr

08002a5e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	b085      	sub	sp, #20
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
 8002a66:	460b      	mov	r3, r1
 8002a68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a70:	887a      	ldrh	r2, [r7, #2]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4013      	ands	r3, r2
 8002a76:	041a      	lsls	r2, r3, #16
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	43d9      	mvns	r1, r3
 8002a7c:	887b      	ldrh	r3, [r7, #2]
 8002a7e:	400b      	ands	r3, r1
 8002a80:	431a      	orrs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	611a      	str	r2, [r3, #16]
}
 8002a86:	bf00      	nop
 8002a88:	3714      	adds	r7, #20
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc80      	pop	{r7}
 8002a8e:	4770      	bx	lr

08002a90 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e036      	b.n	8002b10 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8002aaa:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f245 5255 	movw	r2, #21845	; 0x5555
 8002ab4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6852      	ldr	r2, [r2, #4]
 8002abe:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	6892      	ldr	r2, [r2, #8]
 8002ac8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002aca:	f7ff fd07 	bl	80024dc <HAL_GetTick>
 8002ace:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002ad0:	e011      	b.n	8002af6 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002ad2:	f7ff fd03 	bl	80024dc <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	f241 323c 	movw	r2, #4924	; 0x133c
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d908      	bls.n	8002af6 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f003 0303 	and.w	r3, r3, #3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e00c      	b.n	8002b10 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	f003 0303 	and.w	r3, r3, #3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1e6      	bne.n	8002ad2 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002b0c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002b28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
	...

08002b38 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	460b      	mov	r3, r1
 8002b42:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002b44:	4b09      	ldr	r3, [pc, #36]	; (8002b6c <HAL_PWR_EnterSLEEPMode+0x34>)
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	4a08      	ldr	r2, [pc, #32]	; (8002b6c <HAL_PWR_EnterSLEEPMode+0x34>)
 8002b4a:	f023 0304 	bic.w	r3, r3, #4
 8002b4e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002b50:	78fb      	ldrb	r3, [r7, #3]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002b56:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8002b58:	e002      	b.n	8002b60 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8002b5a:	bf40      	sev
    __WFE();
 8002b5c:	bf20      	wfe
    __WFE();
 8002b5e:	bf20      	wfe
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc80      	pop	{r7}
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	e000ed00 	.word	0xe000ed00

08002b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e26c      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f000 8087 	beq.w	8002c9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b90:	4b92      	ldr	r3, [pc, #584]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 030c 	and.w	r3, r3, #12
 8002b98:	2b04      	cmp	r3, #4
 8002b9a:	d00c      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b9c:	4b8f      	ldr	r3, [pc, #572]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 030c 	and.w	r3, r3, #12
 8002ba4:	2b08      	cmp	r3, #8
 8002ba6:	d112      	bne.n	8002bce <HAL_RCC_OscConfig+0x5e>
 8002ba8:	4b8c      	ldr	r3, [pc, #560]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bb4:	d10b      	bne.n	8002bce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb6:	4b89      	ldr	r3, [pc, #548]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d06c      	beq.n	8002c9c <HAL_RCC_OscConfig+0x12c>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d168      	bne.n	8002c9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e246      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd6:	d106      	bne.n	8002be6 <HAL_RCC_OscConfig+0x76>
 8002bd8:	4b80      	ldr	r3, [pc, #512]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a7f      	ldr	r2, [pc, #508]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002bde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002be2:	6013      	str	r3, [r2, #0]
 8002be4:	e02e      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d10c      	bne.n	8002c08 <HAL_RCC_OscConfig+0x98>
 8002bee:	4b7b      	ldr	r3, [pc, #492]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a7a      	ldr	r2, [pc, #488]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002bf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	4b78      	ldr	r3, [pc, #480]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a77      	ldr	r2, [pc, #476]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c04:	6013      	str	r3, [r2, #0]
 8002c06:	e01d      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c10:	d10c      	bne.n	8002c2c <HAL_RCC_OscConfig+0xbc>
 8002c12:	4b72      	ldr	r3, [pc, #456]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a71      	ldr	r2, [pc, #452]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c1c:	6013      	str	r3, [r2, #0]
 8002c1e:	4b6f      	ldr	r3, [pc, #444]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a6e      	ldr	r2, [pc, #440]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c28:	6013      	str	r3, [r2, #0]
 8002c2a:	e00b      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
 8002c2c:	4b6b      	ldr	r3, [pc, #428]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a6a      	ldr	r2, [pc, #424]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c36:	6013      	str	r3, [r2, #0]
 8002c38:	4b68      	ldr	r3, [pc, #416]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a67      	ldr	r2, [pc, #412]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d013      	beq.n	8002c74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4c:	f7ff fc46 	bl	80024dc <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c54:	f7ff fc42 	bl	80024dc <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b64      	cmp	r3, #100	; 0x64
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e1fa      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c66:	4b5d      	ldr	r3, [pc, #372]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d0f0      	beq.n	8002c54 <HAL_RCC_OscConfig+0xe4>
 8002c72:	e014      	b.n	8002c9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7ff fc32 	bl	80024dc <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c7c:	f7ff fc2e 	bl	80024dc <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b64      	cmp	r3, #100	; 0x64
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e1e6      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c8e:	4b53      	ldr	r3, [pc, #332]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x10c>
 8002c9a:	e000      	b.n	8002c9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d063      	beq.n	8002d72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002caa:	4b4c      	ldr	r3, [pc, #304]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f003 030c 	and.w	r3, r3, #12
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00b      	beq.n	8002cce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cb6:	4b49      	ldr	r3, [pc, #292]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f003 030c 	and.w	r3, r3, #12
 8002cbe:	2b08      	cmp	r3, #8
 8002cc0:	d11c      	bne.n	8002cfc <HAL_RCC_OscConfig+0x18c>
 8002cc2:	4b46      	ldr	r3, [pc, #280]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d116      	bne.n	8002cfc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cce:	4b43      	ldr	r3, [pc, #268]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d005      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x176>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e1ba      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ce6:	4b3d      	ldr	r3, [pc, #244]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	4939      	ldr	r1, [pc, #228]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cfa:	e03a      	b.n	8002d72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d020      	beq.n	8002d46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d04:	4b36      	ldr	r3, [pc, #216]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d0a:	f7ff fbe7 	bl	80024dc <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d10:	e008      	b.n	8002d24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d12:	f7ff fbe3 	bl	80024dc <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d901      	bls.n	8002d24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e19b      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d24:	4b2d      	ldr	r3, [pc, #180]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d0f0      	beq.n	8002d12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d30:	4b2a      	ldr	r3, [pc, #168]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	4927      	ldr	r1, [pc, #156]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	600b      	str	r3, [r1, #0]
 8002d44:	e015      	b.n	8002d72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d46:	4b26      	ldr	r3, [pc, #152]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7ff fbc6 	bl	80024dc <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d54:	f7ff fbc2 	bl	80024dc <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e17a      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d66:	4b1d      	ldr	r3, [pc, #116]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0302 	and.w	r3, r3, #2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0308 	and.w	r3, r3, #8
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d03a      	beq.n	8002df4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d019      	beq.n	8002dba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d86:	4b17      	ldr	r3, [pc, #92]	; (8002de4 <HAL_RCC_OscConfig+0x274>)
 8002d88:	2201      	movs	r2, #1
 8002d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d8c:	f7ff fba6 	bl	80024dc <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d94:	f7ff fba2 	bl	80024dc <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e15a      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002da6:	4b0d      	ldr	r3, [pc, #52]	; (8002ddc <HAL_RCC_OscConfig+0x26c>)
 8002da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002db2:	2001      	movs	r0, #1
 8002db4:	f000 fa9a 	bl	80032ec <RCC_Delay>
 8002db8:	e01c      	b.n	8002df4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dba:	4b0a      	ldr	r3, [pc, #40]	; (8002de4 <HAL_RCC_OscConfig+0x274>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc0:	f7ff fb8c 	bl	80024dc <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dc6:	e00f      	b.n	8002de8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc8:	f7ff fb88 	bl	80024dc <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d908      	bls.n	8002de8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e140      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
 8002dda:	bf00      	nop
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	42420000 	.word	0x42420000
 8002de4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002de8:	4b9e      	ldr	r3, [pc, #632]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dec:	f003 0302 	and.w	r3, r3, #2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1e9      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 80a6 	beq.w	8002f4e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e02:	2300      	movs	r3, #0
 8002e04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e06:	4b97      	ldr	r3, [pc, #604]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10d      	bne.n	8002e2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e12:	4b94      	ldr	r3, [pc, #592]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e14:	69db      	ldr	r3, [r3, #28]
 8002e16:	4a93      	ldr	r2, [pc, #588]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e1c:	61d3      	str	r3, [r2, #28]
 8002e1e:	4b91      	ldr	r3, [pc, #580]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e26:	60bb      	str	r3, [r7, #8]
 8002e28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e2e:	4b8e      	ldr	r3, [pc, #568]	; (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d118      	bne.n	8002e6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e3a:	4b8b      	ldr	r3, [pc, #556]	; (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a8a      	ldr	r2, [pc, #552]	; (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e46:	f7ff fb49 	bl	80024dc <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e4c:	e008      	b.n	8002e60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e4e:	f7ff fb45 	bl	80024dc <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	2b64      	cmp	r3, #100	; 0x64
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e0fd      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e60:	4b81      	ldr	r3, [pc, #516]	; (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d0f0      	beq.n	8002e4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d106      	bne.n	8002e82 <HAL_RCC_OscConfig+0x312>
 8002e74:	4b7b      	ldr	r3, [pc, #492]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	4a7a      	ldr	r2, [pc, #488]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	6213      	str	r3, [r2, #32]
 8002e80:	e02d      	b.n	8002ede <HAL_RCC_OscConfig+0x36e>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10c      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x334>
 8002e8a:	4b76      	ldr	r3, [pc, #472]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	4a75      	ldr	r2, [pc, #468]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e90:	f023 0301 	bic.w	r3, r3, #1
 8002e94:	6213      	str	r3, [r2, #32]
 8002e96:	4b73      	ldr	r3, [pc, #460]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e98:	6a1b      	ldr	r3, [r3, #32]
 8002e9a:	4a72      	ldr	r2, [pc, #456]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002e9c:	f023 0304 	bic.w	r3, r3, #4
 8002ea0:	6213      	str	r3, [r2, #32]
 8002ea2:	e01c      	b.n	8002ede <HAL_RCC_OscConfig+0x36e>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	2b05      	cmp	r3, #5
 8002eaa:	d10c      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x356>
 8002eac:	4b6d      	ldr	r3, [pc, #436]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	4a6c      	ldr	r2, [pc, #432]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002eb2:	f043 0304 	orr.w	r3, r3, #4
 8002eb6:	6213      	str	r3, [r2, #32]
 8002eb8:	4b6a      	ldr	r3, [pc, #424]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	4a69      	ldr	r2, [pc, #420]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002ebe:	f043 0301 	orr.w	r3, r3, #1
 8002ec2:	6213      	str	r3, [r2, #32]
 8002ec4:	e00b      	b.n	8002ede <HAL_RCC_OscConfig+0x36e>
 8002ec6:	4b67      	ldr	r3, [pc, #412]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	4a66      	ldr	r2, [pc, #408]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002ecc:	f023 0301 	bic.w	r3, r3, #1
 8002ed0:	6213      	str	r3, [r2, #32]
 8002ed2:	4b64      	ldr	r3, [pc, #400]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	4a63      	ldr	r2, [pc, #396]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002ed8:	f023 0304 	bic.w	r3, r3, #4
 8002edc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d015      	beq.n	8002f12 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee6:	f7ff faf9 	bl	80024dc <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eec:	e00a      	b.n	8002f04 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eee:	f7ff faf5 	bl	80024dc <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e0ab      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f04:	4b57      	ldr	r3, [pc, #348]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d0ee      	beq.n	8002eee <HAL_RCC_OscConfig+0x37e>
 8002f10:	e014      	b.n	8002f3c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f12:	f7ff fae3 	bl	80024dc <HAL_GetTick>
 8002f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f18:	e00a      	b.n	8002f30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f1a:	f7ff fadf 	bl	80024dc <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e095      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f30:	4b4c      	ldr	r3, [pc, #304]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1ee      	bne.n	8002f1a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f3c:	7dfb      	ldrb	r3, [r7, #23]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d105      	bne.n	8002f4e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f42:	4b48      	ldr	r3, [pc, #288]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	4a47      	ldr	r2, [pc, #284]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69db      	ldr	r3, [r3, #28]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 8081 	beq.w	800305a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f58:	4b42      	ldr	r3, [pc, #264]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 030c 	and.w	r3, r3, #12
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d061      	beq.n	8003028 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d146      	bne.n	8002ffa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6c:	4b3f      	ldr	r3, [pc, #252]	; (800306c <HAL_RCC_OscConfig+0x4fc>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f72:	f7ff fab3 	bl	80024dc <HAL_GetTick>
 8002f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f78:	e008      	b.n	8002f8c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f7a:	f7ff faaf 	bl	80024dc <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d901      	bls.n	8002f8c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e067      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f8c:	4b35      	ldr	r3, [pc, #212]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1f0      	bne.n	8002f7a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fa0:	d108      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fa2:	4b30      	ldr	r3, [pc, #192]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	492d      	ldr	r1, [pc, #180]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fb4:	4b2b      	ldr	r3, [pc, #172]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a19      	ldr	r1, [r3, #32]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc4:	430b      	orrs	r3, r1
 8002fc6:	4927      	ldr	r1, [pc, #156]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fcc:	4b27      	ldr	r3, [pc, #156]	; (800306c <HAL_RCC_OscConfig+0x4fc>)
 8002fce:	2201      	movs	r2, #1
 8002fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd2:	f7ff fa83 	bl	80024dc <HAL_GetTick>
 8002fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fd8:	e008      	b.n	8002fec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fda:	f7ff fa7f 	bl	80024dc <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e037      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fec:	4b1d      	ldr	r3, [pc, #116]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d0f0      	beq.n	8002fda <HAL_RCC_OscConfig+0x46a>
 8002ff8:	e02f      	b.n	800305a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ffa:	4b1c      	ldr	r3, [pc, #112]	; (800306c <HAL_RCC_OscConfig+0x4fc>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003000:	f7ff fa6c 	bl	80024dc <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003008:	f7ff fa68 	bl	80024dc <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e020      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800301a:	4b12      	ldr	r3, [pc, #72]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1f0      	bne.n	8003008 <HAL_RCC_OscConfig+0x498>
 8003026:	e018      	b.n	800305a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	69db      	ldr	r3, [r3, #28]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d101      	bne.n	8003034 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e013      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003034:	4b0b      	ldr	r3, [pc, #44]	; (8003064 <HAL_RCC_OscConfig+0x4f4>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	429a      	cmp	r2, r3
 8003046:	d106      	bne.n	8003056 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003052:	429a      	cmp	r2, r3
 8003054:	d001      	beq.n	800305a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e000      	b.n	800305c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3718      	adds	r7, #24
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	40021000 	.word	0x40021000
 8003068:	40007000 	.word	0x40007000
 800306c:	42420060 	.word	0x42420060

08003070 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e0d0      	b.n	8003226 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003084:	4b6a      	ldr	r3, [pc, #424]	; (8003230 <HAL_RCC_ClockConfig+0x1c0>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	429a      	cmp	r2, r3
 8003090:	d910      	bls.n	80030b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003092:	4b67      	ldr	r3, [pc, #412]	; (8003230 <HAL_RCC_ClockConfig+0x1c0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 0207 	bic.w	r2, r3, #7
 800309a:	4965      	ldr	r1, [pc, #404]	; (8003230 <HAL_RCC_ClockConfig+0x1c0>)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	4313      	orrs	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030a2:	4b63      	ldr	r3, [pc, #396]	; (8003230 <HAL_RCC_ClockConfig+0x1c0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d001      	beq.n	80030b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0b8      	b.n	8003226 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d020      	beq.n	8003102 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030cc:	4b59      	ldr	r3, [pc, #356]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	4a58      	ldr	r2, [pc, #352]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80030d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0308 	and.w	r3, r3, #8
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d005      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030e4:	4b53      	ldr	r3, [pc, #332]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	4a52      	ldr	r2, [pc, #328]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80030ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80030ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030f0:	4b50      	ldr	r3, [pc, #320]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	494d      	ldr	r1, [pc, #308]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d040      	beq.n	8003190 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d107      	bne.n	8003126 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003116:	4b47      	ldr	r3, [pc, #284]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d115      	bne.n	800314e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e07f      	b.n	8003226 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d107      	bne.n	800313e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800312e:	4b41      	ldr	r3, [pc, #260]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d109      	bne.n	800314e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e073      	b.n	8003226 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800313e:	4b3d      	ldr	r3, [pc, #244]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e06b      	b.n	8003226 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800314e:	4b39      	ldr	r3, [pc, #228]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f023 0203 	bic.w	r2, r3, #3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	4936      	ldr	r1, [pc, #216]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 800315c:	4313      	orrs	r3, r2
 800315e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003160:	f7ff f9bc 	bl	80024dc <HAL_GetTick>
 8003164:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003166:	e00a      	b.n	800317e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003168:	f7ff f9b8 	bl	80024dc <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	f241 3288 	movw	r2, #5000	; 0x1388
 8003176:	4293      	cmp	r3, r2
 8003178:	d901      	bls.n	800317e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e053      	b.n	8003226 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800317e:	4b2d      	ldr	r3, [pc, #180]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f003 020c 	and.w	r2, r3, #12
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	429a      	cmp	r2, r3
 800318e:	d1eb      	bne.n	8003168 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003190:	4b27      	ldr	r3, [pc, #156]	; (8003230 <HAL_RCC_ClockConfig+0x1c0>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0307 	and.w	r3, r3, #7
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	429a      	cmp	r2, r3
 800319c:	d210      	bcs.n	80031c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319e:	4b24      	ldr	r3, [pc, #144]	; (8003230 <HAL_RCC_ClockConfig+0x1c0>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f023 0207 	bic.w	r2, r3, #7
 80031a6:	4922      	ldr	r1, [pc, #136]	; (8003230 <HAL_RCC_ClockConfig+0x1c0>)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ae:	4b20      	ldr	r3, [pc, #128]	; (8003230 <HAL_RCC_ClockConfig+0x1c0>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d001      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e032      	b.n	8003226 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d008      	beq.n	80031de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031cc:	4b19      	ldr	r3, [pc, #100]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4916      	ldr	r1, [pc, #88]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d009      	beq.n	80031fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031ea:	4b12      	ldr	r3, [pc, #72]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	490e      	ldr	r1, [pc, #56]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031fe:	f000 f821 	bl	8003244 <HAL_RCC_GetSysClockFreq>
 8003202:	4602      	mov	r2, r0
 8003204:	4b0b      	ldr	r3, [pc, #44]	; (8003234 <HAL_RCC_ClockConfig+0x1c4>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	091b      	lsrs	r3, r3, #4
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	490a      	ldr	r1, [pc, #40]	; (8003238 <HAL_RCC_ClockConfig+0x1c8>)
 8003210:	5ccb      	ldrb	r3, [r1, r3]
 8003212:	fa22 f303 	lsr.w	r3, r2, r3
 8003216:	4a09      	ldr	r2, [pc, #36]	; (800323c <HAL_RCC_ClockConfig+0x1cc>)
 8003218:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800321a:	4b09      	ldr	r3, [pc, #36]	; (8003240 <HAL_RCC_ClockConfig+0x1d0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff f91a 	bl	8002458 <HAL_InitTick>

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40022000 	.word	0x40022000
 8003234:	40021000 	.word	0x40021000
 8003238:	08003b68 	.word	0x08003b68
 800323c:	20000040 	.word	0x20000040
 8003240:	20000044 	.word	0x20000044

08003244 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003244:	b480      	push	{r7}
 8003246:	b087      	sub	sp, #28
 8003248:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800324a:	2300      	movs	r3, #0
 800324c:	60fb      	str	r3, [r7, #12]
 800324e:	2300      	movs	r3, #0
 8003250:	60bb      	str	r3, [r7, #8]
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
 8003256:	2300      	movs	r3, #0
 8003258:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800325a:	2300      	movs	r3, #0
 800325c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800325e:	4b1e      	ldr	r3, [pc, #120]	; (80032d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f003 030c 	and.w	r3, r3, #12
 800326a:	2b04      	cmp	r3, #4
 800326c:	d002      	beq.n	8003274 <HAL_RCC_GetSysClockFreq+0x30>
 800326e:	2b08      	cmp	r3, #8
 8003270:	d003      	beq.n	800327a <HAL_RCC_GetSysClockFreq+0x36>
 8003272:	e027      	b.n	80032c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003274:	4b19      	ldr	r3, [pc, #100]	; (80032dc <HAL_RCC_GetSysClockFreq+0x98>)
 8003276:	613b      	str	r3, [r7, #16]
      break;
 8003278:	e027      	b.n	80032ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	0c9b      	lsrs	r3, r3, #18
 800327e:	f003 030f 	and.w	r3, r3, #15
 8003282:	4a17      	ldr	r2, [pc, #92]	; (80032e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003284:	5cd3      	ldrb	r3, [r2, r3]
 8003286:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d010      	beq.n	80032b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003292:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	0c5b      	lsrs	r3, r3, #17
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	4a11      	ldr	r2, [pc, #68]	; (80032e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800329e:	5cd3      	ldrb	r3, [r2, r3]
 80032a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a0d      	ldr	r2, [pc, #52]	; (80032dc <HAL_RCC_GetSysClockFreq+0x98>)
 80032a6:	fb02 f203 	mul.w	r2, r2, r3
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	617b      	str	r3, [r7, #20]
 80032b2:	e004      	b.n	80032be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a0c      	ldr	r2, [pc, #48]	; (80032e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032b8:	fb02 f303 	mul.w	r3, r2, r3
 80032bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	613b      	str	r3, [r7, #16]
      break;
 80032c2:	e002      	b.n	80032ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032c4:	4b05      	ldr	r3, [pc, #20]	; (80032dc <HAL_RCC_GetSysClockFreq+0x98>)
 80032c6:	613b      	str	r3, [r7, #16]
      break;
 80032c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ca:	693b      	ldr	r3, [r7, #16]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	371c      	adds	r7, #28
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40021000 	.word	0x40021000
 80032dc:	007a1200 	.word	0x007a1200
 80032e0:	08003b78 	.word	0x08003b78
 80032e4:	08003b88 	.word	0x08003b88
 80032e8:	003d0900 	.word	0x003d0900

080032ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <RCC_Delay+0x34>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <RCC_Delay+0x38>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	0a5b      	lsrs	r3, r3, #9
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	fb02 f303 	mul.w	r3, r2, r3
 8003306:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003308:	bf00      	nop
  }
  while (Delay --);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	1e5a      	subs	r2, r3, #1
 800330e:	60fa      	str	r2, [r7, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1f9      	bne.n	8003308 <RCC_Delay+0x1c>
}
 8003314:	bf00      	nop
 8003316:	bf00      	nop
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	bc80      	pop	{r7}
 800331e:	4770      	bx	lr
 8003320:	20000040 	.word	0x20000040
 8003324:	10624dd3 	.word	0x10624dd3

08003328 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d101      	bne.n	800333a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e041      	b.n	80033be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d106      	bne.n	8003354 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f7fe ffea 	bl	8002328 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2202      	movs	r2, #2
 8003358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	3304      	adds	r3, #4
 8003364:	4619      	mov	r1, r3
 8003366:	4610      	mov	r0, r2
 8003368:	f000 fa56 	bl	8003818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d001      	beq.n	80033e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e035      	b.n	800344c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68da      	ldr	r2, [r3, #12]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0201 	orr.w	r2, r2, #1
 80033f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a16      	ldr	r2, [pc, #88]	; (8003458 <HAL_TIM_Base_Start_IT+0x90>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d009      	beq.n	8003416 <HAL_TIM_Base_Start_IT+0x4e>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800340a:	d004      	beq.n	8003416 <HAL_TIM_Base_Start_IT+0x4e>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a12      	ldr	r2, [pc, #72]	; (800345c <HAL_TIM_Base_Start_IT+0x94>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d111      	bne.n	800343a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2b06      	cmp	r3, #6
 8003426:	d010      	beq.n	800344a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f042 0201 	orr.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003438:	e007      	b.n	800344a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f042 0201 	orr.w	r2, r2, #1
 8003448:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	bc80      	pop	{r7}
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	40012c00 	.word	0x40012c00
 800345c:	40000400 	.word	0x40000400

08003460 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d020      	beq.n	80034c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d01b      	beq.n	80034c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f06f 0202 	mvn.w	r2, #2
 8003494:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f998 	bl	80037e0 <HAL_TIM_IC_CaptureCallback>
 80034b0:	e005      	b.n	80034be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f98b 	bl	80037ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f99a 	bl	80037f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	f003 0304 	and.w	r3, r3, #4
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d020      	beq.n	8003510 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f003 0304 	and.w	r3, r3, #4
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d01b      	beq.n	8003510 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f06f 0204 	mvn.w	r2, #4
 80034e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2202      	movs	r2, #2
 80034e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d003      	beq.n	80034fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 f972 	bl	80037e0 <HAL_TIM_IC_CaptureCallback>
 80034fc:	e005      	b.n	800350a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f965 	bl	80037ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 f974 	bl	80037f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	f003 0308 	and.w	r3, r3, #8
 8003516:	2b00      	cmp	r3, #0
 8003518:	d020      	beq.n	800355c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f003 0308 	and.w	r3, r3, #8
 8003520:	2b00      	cmp	r3, #0
 8003522:	d01b      	beq.n	800355c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f06f 0208 	mvn.w	r2, #8
 800352c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2204      	movs	r2, #4
 8003532:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	69db      	ldr	r3, [r3, #28]
 800353a:	f003 0303 	and.w	r3, r3, #3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f94c 	bl	80037e0 <HAL_TIM_IC_CaptureCallback>
 8003548:	e005      	b.n	8003556 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f93f 	bl	80037ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f000 f94e 	bl	80037f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	f003 0310 	and.w	r3, r3, #16
 8003562:	2b00      	cmp	r3, #0
 8003564:	d020      	beq.n	80035a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f003 0310 	and.w	r3, r3, #16
 800356c:	2b00      	cmp	r3, #0
 800356e:	d01b      	beq.n	80035a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f06f 0210 	mvn.w	r2, #16
 8003578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2208      	movs	r2, #8
 800357e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f926 	bl	80037e0 <HAL_TIM_IC_CaptureCallback>
 8003594:	e005      	b.n	80035a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f919 	bl	80037ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f000 f928 	bl	80037f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00c      	beq.n	80035cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d007      	beq.n	80035cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f06f 0201 	mvn.w	r2, #1
 80035c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fe fc62 	bl	8001e90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00c      	beq.n	80035f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d007      	beq.n	80035f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 fa6f 	bl	8003ace <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00c      	beq.n	8003614 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003600:	2b00      	cmp	r3, #0
 8003602:	d007      	beq.n	8003614 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800360c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f8f8 	bl	8003804 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f003 0320 	and.w	r3, r3, #32
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00c      	beq.n	8003638 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f003 0320 	and.w	r3, r3, #32
 8003624:	2b00      	cmp	r3, #0
 8003626:	d007      	beq.n	8003638 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f06f 0220 	mvn.w	r2, #32
 8003630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fa42 	bl	8003abc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003638:	bf00      	nop
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800364a:	2300      	movs	r3, #0
 800364c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003654:	2b01      	cmp	r3, #1
 8003656:	d101      	bne.n	800365c <HAL_TIM_ConfigClockSource+0x1c>
 8003658:	2302      	movs	r3, #2
 800365a:	e0b4      	b.n	80037c6 <HAL_TIM_ConfigClockSource+0x186>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800367a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003682:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003694:	d03e      	beq.n	8003714 <HAL_TIM_ConfigClockSource+0xd4>
 8003696:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800369a:	f200 8087 	bhi.w	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 800369e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036a2:	f000 8086 	beq.w	80037b2 <HAL_TIM_ConfigClockSource+0x172>
 80036a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036aa:	d87f      	bhi.n	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 80036ac:	2b70      	cmp	r3, #112	; 0x70
 80036ae:	d01a      	beq.n	80036e6 <HAL_TIM_ConfigClockSource+0xa6>
 80036b0:	2b70      	cmp	r3, #112	; 0x70
 80036b2:	d87b      	bhi.n	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 80036b4:	2b60      	cmp	r3, #96	; 0x60
 80036b6:	d050      	beq.n	800375a <HAL_TIM_ConfigClockSource+0x11a>
 80036b8:	2b60      	cmp	r3, #96	; 0x60
 80036ba:	d877      	bhi.n	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 80036bc:	2b50      	cmp	r3, #80	; 0x50
 80036be:	d03c      	beq.n	800373a <HAL_TIM_ConfigClockSource+0xfa>
 80036c0:	2b50      	cmp	r3, #80	; 0x50
 80036c2:	d873      	bhi.n	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 80036c4:	2b40      	cmp	r3, #64	; 0x40
 80036c6:	d058      	beq.n	800377a <HAL_TIM_ConfigClockSource+0x13a>
 80036c8:	2b40      	cmp	r3, #64	; 0x40
 80036ca:	d86f      	bhi.n	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 80036cc:	2b30      	cmp	r3, #48	; 0x30
 80036ce:	d064      	beq.n	800379a <HAL_TIM_ConfigClockSource+0x15a>
 80036d0:	2b30      	cmp	r3, #48	; 0x30
 80036d2:	d86b      	bhi.n	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d060      	beq.n	800379a <HAL_TIM_ConfigClockSource+0x15a>
 80036d8:	2b20      	cmp	r3, #32
 80036da:	d867      	bhi.n	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d05c      	beq.n	800379a <HAL_TIM_ConfigClockSource+0x15a>
 80036e0:	2b10      	cmp	r3, #16
 80036e2:	d05a      	beq.n	800379a <HAL_TIM_ConfigClockSource+0x15a>
 80036e4:	e062      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6818      	ldr	r0, [r3, #0]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	6899      	ldr	r1, [r3, #8]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f000 f96a 	bl	80039ce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003708:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	609a      	str	r2, [r3, #8]
      break;
 8003712:	e04f      	b.n	80037b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6818      	ldr	r0, [r3, #0]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	6899      	ldr	r1, [r3, #8]
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	f000 f953 	bl	80039ce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003736:	609a      	str	r2, [r3, #8]
      break;
 8003738:	e03c      	b.n	80037b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6818      	ldr	r0, [r3, #0]
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	6859      	ldr	r1, [r3, #4]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	461a      	mov	r2, r3
 8003748:	f000 f8ca 	bl	80038e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2150      	movs	r1, #80	; 0x50
 8003752:	4618      	mov	r0, r3
 8003754:	f000 f921 	bl	800399a <TIM_ITRx_SetConfig>
      break;
 8003758:	e02c      	b.n	80037b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6818      	ldr	r0, [r3, #0]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	6859      	ldr	r1, [r3, #4]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	461a      	mov	r2, r3
 8003768:	f000 f8e8 	bl	800393c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2160      	movs	r1, #96	; 0x60
 8003772:	4618      	mov	r0, r3
 8003774:	f000 f911 	bl	800399a <TIM_ITRx_SetConfig>
      break;
 8003778:	e01c      	b.n	80037b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6818      	ldr	r0, [r3, #0]
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	6859      	ldr	r1, [r3, #4]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	461a      	mov	r2, r3
 8003788:	f000 f8aa 	bl	80038e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2140      	movs	r1, #64	; 0x40
 8003792:	4618      	mov	r0, r3
 8003794:	f000 f901 	bl	800399a <TIM_ITRx_SetConfig>
      break;
 8003798:	e00c      	b.n	80037b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4619      	mov	r1, r3
 80037a4:	4610      	mov	r0, r2
 80037a6:	f000 f8f8 	bl	800399a <TIM_ITRx_SetConfig>
      break;
 80037aa:	e003      	b.n	80037b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	73fb      	strb	r3, [r7, #15]
      break;
 80037b0:	e000      	b.n	80037b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b083      	sub	sp, #12
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	bc80      	pop	{r7}
 80037de:	4770      	bx	lr

080037e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr

080037f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr

08003804 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	bc80      	pop	{r7}
 8003814:	4770      	bx	lr
	...

08003818 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a2b      	ldr	r2, [pc, #172]	; (80038d8 <TIM_Base_SetConfig+0xc0>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d007      	beq.n	8003840 <TIM_Base_SetConfig+0x28>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003836:	d003      	beq.n	8003840 <TIM_Base_SetConfig+0x28>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a28      	ldr	r2, [pc, #160]	; (80038dc <TIM_Base_SetConfig+0xc4>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d108      	bne.n	8003852 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	68fa      	ldr	r2, [r7, #12]
 800384e:	4313      	orrs	r3, r2
 8003850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a20      	ldr	r2, [pc, #128]	; (80038d8 <TIM_Base_SetConfig+0xc0>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d007      	beq.n	800386a <TIM_Base_SetConfig+0x52>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003860:	d003      	beq.n	800386a <TIM_Base_SetConfig+0x52>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a1d      	ldr	r2, [pc, #116]	; (80038dc <TIM_Base_SetConfig+0xc4>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d108      	bne.n	800387c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003870:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	4313      	orrs	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a0d      	ldr	r2, [pc, #52]	; (80038d8 <TIM_Base_SetConfig+0xc0>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d103      	bne.n	80038b0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	691a      	ldr	r2, [r3, #16]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d005      	beq.n	80038ce <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	f023 0201 	bic.w	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	611a      	str	r2, [r3, #16]
  }
}
 80038ce:	bf00      	nop
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr
 80038d8:	40012c00 	.word	0x40012c00
 80038dc:	40000400 	.word	0x40000400

080038e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b087      	sub	sp, #28
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6a1b      	ldr	r3, [r3, #32]
 80038f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	f023 0201 	bic.w	r2, r3, #1
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800390a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f023 030a 	bic.w	r3, r3, #10
 800391c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	4313      	orrs	r3, r2
 8003924:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	697a      	ldr	r2, [r7, #20]
 8003930:	621a      	str	r2, [r3, #32]
}
 8003932:	bf00      	nop
 8003934:	371c      	adds	r7, #28
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr

0800393c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800393c:	b480      	push	{r7}
 800393e:	b087      	sub	sp, #28
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a1b      	ldr	r3, [r3, #32]
 800394c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	f023 0210 	bic.w	r2, r3, #16
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003966:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	031b      	lsls	r3, r3, #12
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	4313      	orrs	r3, r2
 8003970:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003978:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	4313      	orrs	r3, r2
 8003982:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	621a      	str	r2, [r3, #32]
}
 8003990:	bf00      	nop
 8003992:	371c      	adds	r7, #28
 8003994:	46bd      	mov	sp, r7
 8003996:	bc80      	pop	{r7}
 8003998:	4770      	bx	lr

0800399a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800399a:	b480      	push	{r7}
 800399c:	b085      	sub	sp, #20
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
 80039a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f043 0307 	orr.w	r3, r3, #7
 80039bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	609a      	str	r2, [r3, #8]
}
 80039c4:	bf00      	nop
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr

080039ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b087      	sub	sp, #28
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	60f8      	str	r0, [r7, #12]
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	607a      	str	r2, [r7, #4]
 80039da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	021a      	lsls	r2, r3, #8
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	431a      	orrs	r2, r3
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	609a      	str	r2, [r3, #8]
}
 8003a02:	bf00      	nop
 8003a04:	371c      	adds	r7, #28
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bc80      	pop	{r7}
 8003a0a:	4770      	bx	lr

08003a0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d101      	bne.n	8003a24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a20:	2302      	movs	r3, #2
 8003a22:	e041      	b.n	8003aa8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d009      	beq.n	8003a7c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a70:	d004      	beq.n	8003a7c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a10      	ldr	r2, [pc, #64]	; (8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d10c      	bne.n	8003a96 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a82:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	68ba      	ldr	r2, [r7, #8]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3714      	adds	r7, #20
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bc80      	pop	{r7}
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	40012c00 	.word	0x40012c00
 8003ab8:	40000400 	.word	0x40000400

08003abc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr

08003ace <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bc80      	pop	{r7}
 8003ade:	4770      	bx	lr

08003ae0 <__libc_init_array>:
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	2600      	movs	r6, #0
 8003ae4:	4d0c      	ldr	r5, [pc, #48]	; (8003b18 <__libc_init_array+0x38>)
 8003ae6:	4c0d      	ldr	r4, [pc, #52]	; (8003b1c <__libc_init_array+0x3c>)
 8003ae8:	1b64      	subs	r4, r4, r5
 8003aea:	10a4      	asrs	r4, r4, #2
 8003aec:	42a6      	cmp	r6, r4
 8003aee:	d109      	bne.n	8003b04 <__libc_init_array+0x24>
 8003af0:	f000 f822 	bl	8003b38 <_init>
 8003af4:	2600      	movs	r6, #0
 8003af6:	4d0a      	ldr	r5, [pc, #40]	; (8003b20 <__libc_init_array+0x40>)
 8003af8:	4c0a      	ldr	r4, [pc, #40]	; (8003b24 <__libc_init_array+0x44>)
 8003afa:	1b64      	subs	r4, r4, r5
 8003afc:	10a4      	asrs	r4, r4, #2
 8003afe:	42a6      	cmp	r6, r4
 8003b00:	d105      	bne.n	8003b0e <__libc_init_array+0x2e>
 8003b02:	bd70      	pop	{r4, r5, r6, pc}
 8003b04:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b08:	4798      	blx	r3
 8003b0a:	3601      	adds	r6, #1
 8003b0c:	e7ee      	b.n	8003aec <__libc_init_array+0xc>
 8003b0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b12:	4798      	blx	r3
 8003b14:	3601      	adds	r6, #1
 8003b16:	e7f2      	b.n	8003afe <__libc_init_array+0x1e>
 8003b18:	08003b8c 	.word	0x08003b8c
 8003b1c:	08003b8c 	.word	0x08003b8c
 8003b20:	08003b8c 	.word	0x08003b8c
 8003b24:	08003b90 	.word	0x08003b90

08003b28 <memset>:
 8003b28:	4603      	mov	r3, r0
 8003b2a:	4402      	add	r2, r0
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d100      	bne.n	8003b32 <memset+0xa>
 8003b30:	4770      	bx	lr
 8003b32:	f803 1b01 	strb.w	r1, [r3], #1
 8003b36:	e7f9      	b.n	8003b2c <memset+0x4>

08003b38 <_init>:
 8003b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b3a:	bf00      	nop
 8003b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b3e:	bc08      	pop	{r3}
 8003b40:	469e      	mov	lr, r3
 8003b42:	4770      	bx	lr

08003b44 <_fini>:
 8003b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b46:	bf00      	nop
 8003b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b4a:	bc08      	pop	{r3}
 8003b4c:	469e      	mov	lr, r3
 8003b4e:	4770      	bx	lr
