# [doc = "Register `DFII_PI0_COMMAND` reader"] pub type R = crate :: R < DfiiPi0CommandSpec > ; # [doc = "Register `DFII_PI0_COMMAND` writer"] pub type W = crate :: W < DfiiPi0CommandSpec > ; # [doc = "Field `cs` reader - DFI chip select bus"] pub type CsR = crate :: BitReader ; # [doc = "Field `cs` writer - DFI chip select bus"] pub type CsW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `we` reader - DFI write enable bus"] pub type WeR = crate :: BitReader ; # [doc = "Field `we` writer - DFI write enable bus"] pub type WeW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `cas` reader - DFI column address strobe bus"] pub type CasR = crate :: BitReader ; # [doc = "Field `cas` writer - DFI column address strobe bus"] pub type CasW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `ras` reader - DFI row address strobe bus"] pub type RasR = crate :: BitReader ; # [doc = "Field `ras` writer - DFI row address strobe bus"] pub type RasW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `wren` reader - DFI write data enable bus"] pub type WrenR = crate :: BitReader ; # [doc = "Field `wren` writer - DFI write data enable bus"] pub type WrenW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `rden` reader - DFI read data enable bus"] pub type RdenR = crate :: BitReader ; # [doc = "Field `rden` writer - DFI read data enable bus"] pub type RdenW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `cs_top` reader - DFI chip select bus for top half only"] pub type CsTopR = crate :: BitReader ; # [doc = "Field `cs_top` writer - DFI chip select bus for top half only"] pub type CsTopW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `cs_bottom` reader - DFI chip select bus for bottom half only"] pub type CsBottomR = crate :: BitReader ; # [doc = "Field `cs_bottom` writer - DFI chip select bus for bottom half only"] pub type CsBottomW < 'a , REG > = crate :: BitWriter < 'a , REG > ; impl R { # [doc = "Bit 0 - DFI chip select bus"] # [inline (always)] pub fn cs (& self) -> CsR { CsR :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - DFI write enable bus"] # [inline (always)] pub fn we (& self) -> WeR { WeR :: new (((self . bits >> 1) & 1) != 0) } # [doc = "Bit 2 - DFI column address strobe bus"] # [inline (always)] pub fn cas (& self) -> CasR { CasR :: new (((self . bits >> 2) & 1) != 0) } # [doc = "Bit 3 - DFI row address strobe bus"] # [inline (always)] pub fn ras (& self) -> RasR { RasR :: new (((self . bits >> 3) & 1) != 0) } # [doc = "Bit 4 - DFI write data enable bus"] # [inline (always)] pub fn wren (& self) -> WrenR { WrenR :: new (((self . bits >> 4) & 1) != 0) } # [doc = "Bit 5 - DFI read data enable bus"] # [inline (always)] pub fn rden (& self) -> RdenR { RdenR :: new (((self . bits >> 5) & 1) != 0) } # [doc = "Bit 6 - DFI chip select bus for top half only"] # [inline (always)] pub fn cs_top (& self) -> CsTopR { CsTopR :: new (((self . bits >> 6) & 1) != 0) } # [doc = "Bit 7 - DFI chip select bus for bottom half only"] # [inline (always)] pub fn cs_bottom (& self) -> CsBottomR { CsBottomR :: new (((self . bits >> 7) & 1) != 0) } } impl W { # [doc = "Bit 0 - DFI chip select bus"] # [inline (always)] pub fn cs (& mut self) -> CsW < '_ , DfiiPi0CommandSpec > { CsW :: new (self , 0) } # [doc = "Bit 1 - DFI write enable bus"] # [inline (always)] pub fn we (& mut self) -> WeW < '_ , DfiiPi0CommandSpec > { WeW :: new (self , 1) } # [doc = "Bit 2 - DFI column address strobe bus"] # [inline (always)] pub fn cas (& mut self) -> CasW < '_ , DfiiPi0CommandSpec > { CasW :: new (self , 2) } # [doc = "Bit 3 - DFI row address strobe bus"] # [inline (always)] pub fn ras (& mut self) -> RasW < '_ , DfiiPi0CommandSpec > { RasW :: new (self , 3) } # [doc = "Bit 4 - DFI write data enable bus"] # [inline (always)] pub fn wren (& mut self) -> WrenW < '_ , DfiiPi0CommandSpec > { WrenW :: new (self , 4) } # [doc = "Bit 5 - DFI read data enable bus"] # [inline (always)] pub fn rden (& mut self) -> RdenW < '_ , DfiiPi0CommandSpec > { RdenW :: new (self , 5) } # [doc = "Bit 6 - DFI chip select bus for top half only"] # [inline (always)] pub fn cs_top (& mut self) -> CsTopW < '_ , DfiiPi0CommandSpec > { CsTopW :: new (self , 6) } # [doc = "Bit 7 - DFI chip select bus for bottom half only"] # [inline (always)] pub fn cs_bottom (& mut self) -> CsBottomW < '_ , DfiiPi0CommandSpec > { CsBottomW :: new (self , 7) } } # [doc = "Control DFI signals on a single phase\n\nYou can [`read`](crate::Reg::read) this register and get [`dfii_pi0_command::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dfii_pi0_command::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct DfiiPi0CommandSpec ; impl crate :: RegisterSpec for DfiiPi0CommandSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`dfii_pi0_command::R`](R) reader structure"] impl crate :: Readable for DfiiPi0CommandSpec { } # [doc = "`write(|w| ..)` method takes [`dfii_pi0_command::W`](W) writer structure"] impl crate :: Writable for DfiiPi0CommandSpec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets DFII_PI0_COMMAND to value 0"] impl crate :: Resettable for DfiiPi0CommandSpec { }