Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0295853778f14b02a500862f9cc5327c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator_led_eq_1_behav xil_defaultlib.comparator_led_eq_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comparator_led_eq_1
Built simulation snapshot comparator_led_eq_1_behav
