// iCE65L04
chip CHIP0 {
	kind ice65l04;
	columns 26;
	rows 22;
	col_bio_split X23;
	cols_bram X6, X19;
	row_mid Y11;
	iob D0X0Y1.IOI[0] = D0X0Y1.IOB[0];
	iob D0X0Y1.IOI[1] = D0X0Y1.IOB[1];
	iob D0X0Y2.IOI[0] = D0X0Y2.IOB[0];
	iob D0X0Y2.IOI[1] = D0X0Y2.IOB[1];
	iob D0X0Y3.IOI[0] = D0X0Y3.IOB[0];
	iob D0X0Y3.IOI[1] = D0X0Y3.IOB[1];
	iob D0X0Y4.IOI[0] = D0X0Y4.IOB[0];
	iob D0X0Y4.IOI[1] = D0X0Y4.IOB[1];
	iob D0X0Y5.IOI[0] = D0X0Y5.IOB[0];
	iob D0X0Y5.IOI[1] = D0X0Y5.IOB[1];
	iob D0X0Y6.IOI[0] = D0X0Y6.IOB[0];
	iob D0X0Y6.IOI[1] = D0X0Y6.IOB[1];
	iob D0X0Y7.IOI[0] = D0X0Y7.IOB[0];
	iob D0X0Y7.IOI[1] = D0X0Y7.IOB[1];
	iob D0X0Y8.IOI[0] = D0X0Y8.IOB[0];
	iob D0X0Y8.IOI[1] = D0X0Y8.IOB[1];
	iob D0X0Y9.IOI[0] = D0X0Y9.IOB[0];
	iob D0X0Y9.IOI[1] = D0X0Y9.IOB[1];
	iob D0X0Y10.IOI[0] = D0X0Y10.IOB[0];
	iob D0X0Y10.IOI[1] = D0X0Y10.IOB[1];
	iob D0X0Y11.IOI[0] = D0X0Y11.IOB[0];
	iob D0X0Y11.IOI[1] = D0X0Y11.IOB[1];
	iob D0X0Y12.IOI[0] = D0X0Y12.IOB[0];
	iob D0X0Y12.IOI[1] = D0X0Y12.IOB[1];
	iob D0X0Y13.IOI[0] = D0X0Y13.IOB[0];
	iob D0X0Y13.IOI[1] = D0X0Y13.IOB[1];
	iob D0X0Y14.IOI[0] = D0X0Y14.IOB[0];
	iob D0X0Y14.IOI[1] = D0X0Y14.IOB[1];
	iob D0X0Y15.IOI[0] = D0X0Y15.IOB[0];
	iob D0X0Y15.IOI[1] = D0X0Y15.IOB[1];
	iob D0X0Y16.IOI[0] = D0X0Y16.IOB[0];
	iob D0X0Y16.IOI[1] = D0X0Y16.IOB[1];
	iob D0X0Y17.IOI[0] = D0X0Y17.IOB[0];
	iob D0X0Y17.IOI[1] = D0X0Y17.IOB[1];
	iob D0X0Y18.IOI[0] = D0X0Y18.IOB[0];
	iob D0X0Y18.IOI[1] = D0X0Y18.IOB[1];
	iob D0X0Y19.IOI[0] = D0X0Y19.IOB[0];
	iob D0X0Y19.IOI[1] = D0X0Y19.IOB[1];
	iob D0X0Y20.IOI[0] = D0X0Y20.IOB[0];
	iob D0X0Y20.IOI[1] = D0X0Y20.IOB[1];
	iob D0X1Y0.IOI[0] = D0X1Y0.IOB[0];
	iob D0X1Y0.IOI[1] = D0X1Y0.IOB[1];
	iob D0X1Y21.IOI[0] = D0X1Y21.IOB[0];
	iob D0X1Y21.IOI[1] = D0X1Y21.IOB[1];
	iob D0X2Y0.IOI[0] = D0X2Y0.IOB[0];
	iob D0X2Y0.IOI[1] = D0X2Y0.IOB[1];
	iob D0X2Y21.IOI[0] = D0X2Y21.IOB[0];
	iob D0X2Y21.IOI[1] = D0X2Y21.IOB[1];
	iob D0X3Y0.IOI[0] = D0X3Y0.IOB[0];
	iob D0X3Y0.IOI[1] = D0X3Y0.IOB[1];
	iob D0X3Y21.IOI[0] = D0X3Y21.IOB[0];
	iob D0X3Y21.IOI[1] = D0X3Y21.IOB[1];
	iob D0X4Y0.IOI[0] = D0X4Y0.IOB[0];
	iob D0X4Y0.IOI[1] = D0X4Y0.IOB[1];
	iob D0X4Y21.IOI[0] = D0X4Y21.IOB[0];
	iob D0X4Y21.IOI[1] = D0X4Y21.IOB[1];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y21.IOI[0] = D0X5Y21.IOB[0];
	iob D0X5Y21.IOI[1] = D0X5Y21.IOB[1];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y21.IOI[0] = D0X6Y21.IOB[0];
	iob D0X6Y21.IOI[1] = D0X6Y21.IOB[1];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X7Y21.IOI[0] = D0X7Y21.IOB[0];
	iob D0X7Y21.IOI[1] = D0X7Y21.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y21.IOI[0] = D0X8Y21.IOB[0];
	iob D0X8Y21.IOI[1] = D0X8Y21.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y21.IOI[0] = D0X9Y21.IOB[0];
	iob D0X9Y21.IOI[1] = D0X9Y21.IOB[1];
	iob D0X10Y0.IOI[0] = D0X10Y0.IOB[0];
	iob D0X10Y0.IOI[1] = D0X10Y0.IOB[1];
	iob D0X10Y21.IOI[0] = D0X10Y21.IOB[0];
	iob D0X10Y21.IOI[1] = D0X10Y21.IOB[1];
	iob D0X11Y0.IOI[0] = D0X11Y0.IOB[0];
	iob D0X11Y0.IOI[1] = D0X11Y0.IOB[1];
	iob D0X11Y21.IOI[0] = D0X11Y21.IOB[0];
	iob D0X11Y21.IOI[1] = D0X11Y21.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y21.IOI[0] = D0X12Y21.IOB[0];
	iob D0X12Y21.IOI[1] = D0X12Y21.IOB[1];
	iob D0X13Y0.IOI[0] = D0X13Y0.IOB[0];
	iob D0X13Y0.IOI[1] = D0X13Y0.IOB[1];
	iob D0X13Y21.IOI[0] = D0X13Y21.IOB[0];
	iob D0X13Y21.IOI[1] = D0X13Y21.IOB[1];
	iob D0X14Y0.IOI[0] = D0X14Y0.IOB[0];
	iob D0X14Y0.IOI[1] = D0X14Y0.IOB[1];
	iob D0X14Y21.IOI[0] = D0X14Y21.IOB[0];
	iob D0X14Y21.IOI[1] = D0X14Y21.IOB[1];
	iob D0X15Y0.IOI[0] = D0X15Y0.IOB[0];
	iob D0X15Y0.IOI[1] = D0X15Y0.IOB[1];
	iob D0X15Y21.IOI[0] = D0X15Y21.IOB[0];
	iob D0X15Y21.IOI[1] = D0X15Y21.IOB[1];
	iob D0X16Y0.IOI[0] = D0X16Y0.IOB[0];
	iob D0X16Y0.IOI[1] = D0X16Y0.IOB[1];
	iob D0X16Y21.IOI[0] = D0X16Y21.IOB[0];
	iob D0X16Y21.IOI[1] = D0X16Y21.IOB[1];
	iob D0X17Y0.IOI[0] = D0X17Y0.IOB[0];
	iob D0X17Y0.IOI[1] = D0X17Y0.IOB[1];
	iob D0X17Y21.IOI[0] = D0X17Y21.IOB[0];
	iob D0X17Y21.IOI[1] = D0X17Y21.IOB[1];
	iob D0X18Y0.IOI[0] = D0X18Y0.IOB[0];
	iob D0X18Y0.IOI[1] = D0X18Y0.IOB[1];
	iob D0X18Y21.IOI[0] = D0X18Y21.IOB[0];
	iob D0X18Y21.IOI[1] = D0X18Y21.IOB[1];
	iob D0X19Y0.IOI[0] = D0X19Y0.IOB[0];
	iob D0X19Y0.IOI[1] = D0X19Y0.IOB[1];
	iob D0X19Y21.IOI[0] = D0X19Y21.IOB[0];
	iob D0X19Y21.IOI[1] = D0X19Y21.IOB[1];
	iob D0X20Y0.IOI[0] = D0X20Y0.IOB[0];
	iob D0X20Y0.IOI[1] = D0X20Y0.IOB[1];
	iob D0X20Y21.IOI[0] = D0X20Y21.IOB[0];
	iob D0X20Y21.IOI[1] = D0X20Y21.IOB[1];
	iob D0X21Y0.IOI[0] = D0X21Y0.IOB[0];
	iob D0X21Y0.IOI[1] = D0X21Y0.IOB[1];
	iob D0X21Y21.IOI[0] = D0X21Y21.IOB[0];
	iob D0X21Y21.IOI[1] = D0X21Y21.IOB[1];
	iob D0X22Y0.IOI[0] = D0X22Y0.IOB[0];
	iob D0X22Y0.IOI[1] = D0X22Y0.IOB[1];
	iob D0X22Y21.IOI[0] = D0X22Y21.IOB[0];
	iob D0X22Y21.IOI[1] = D0X22Y21.IOB[1];
	iob D0X23Y0.IOI[0] = D0X23Y0.IOB[0];
	iob D0X23Y0.IOI[1] = D0X23Y0.IOB[1];
	iob D0X23Y21.IOI[0] = D0X23Y21.IOB[0];
	iob D0X23Y21.IOI[1] = D0X23Y21.IOB[1];
	iob D0X24Y0.IOI[0] = D0X24Y0.IOB[0];
	iob D0X24Y0.IOI[1] = D0X24Y0.IOB[1];
	iob D0X24Y21.IOI[0] = D0X24Y21.IOB[0];
	iob D0X24Y21.IOI[1] = D0X24Y21.IOB[1];
	iob D0X25Y1.IOI[0] = D0X25Y1.IOB[0];
	iob D0X25Y1.IOI[1] = D0X25Y1.IOB[1];
	iob D0X25Y2.IOI[0] = D0X25Y2.IOB[0];
	iob D0X25Y2.IOI[1] = D0X25Y2.IOB[1];
	iob D0X25Y3.IOI[0] = D0X25Y3.IOB[0];
	iob D0X25Y3.IOI[1] = D0X25Y3.IOB[1];
	iob D0X25Y4.IOI[0] = D0X25Y4.IOB[0];
	iob D0X25Y4.IOI[1] = D0X25Y4.IOB[1];
	iob D0X25Y5.IOI[0] = D0X25Y5.IOB[0];
	iob D0X25Y5.IOI[1] = D0X25Y5.IOB[1];
	iob D0X25Y6.IOI[0] = D0X25Y6.IOB[0];
	iob D0X25Y6.IOI[1] = D0X25Y6.IOB[1];
	iob D0X25Y7.IOI[0] = D0X25Y7.IOB[0];
	iob D0X25Y7.IOI[1] = D0X25Y7.IOB[1];
	iob D0X25Y8.IOI[0] = D0X25Y8.IOB[0];
	iob D0X25Y8.IOI[1] = D0X25Y8.IOB[1];
	iob D0X25Y9.IOI[0] = D0X25Y9.IOB[0];
	iob D0X25Y9.IOI[1] = D0X25Y9.IOB[1];
	iob D0X25Y10.IOI[0] = D0X25Y10.IOB[0];
	iob D0X25Y10.IOI[1] = D0X25Y10.IOB[1];
	iob D0X25Y11.IOI[0] = D0X25Y11.IOB[0];
	iob D0X25Y11.IOI[1] = D0X25Y11.IOB[1];
	iob D0X25Y12.IOI[0] = D0X25Y12.IOB[0];
	iob D0X25Y12.IOI[1] = D0X25Y12.IOB[1];
	iob D0X25Y13.IOI[0] = D0X25Y13.IOB[0];
	iob D0X25Y13.IOI[1] = D0X25Y13.IOB[1];
	iob D0X25Y14.IOI[0] = D0X25Y14.IOB[0];
	iob D0X25Y14.IOI[1] = D0X25Y14.IOB[1];
	iob D0X25Y15.IOI[0] = D0X25Y15.IOB[0];
	iob D0X25Y15.IOI[1] = D0X25Y15.IOB[1];
	iob D0X25Y16.IOI[0] = D0X25Y16.IOB[0];
	iob D0X25Y16.IOI[1] = D0X25Y16.IOB[1];
	iob D0X25Y17.IOI[0] = D0X25Y17.IOB[0];
	iob D0X25Y17.IOI[1] = D0X25Y17.IOB[1];
	iob D0X25Y18.IOI[0] = D0X25Y18.IOB[0];
	iob D0X25Y18.IOI[1] = D0X25Y18.IOB[1];
	iob D0X25Y19.IOI[0] = D0X25Y19.IOB[0];
	iob D0X25Y19.IOI[1] = D0X25Y19.IOB[1];
	iob D0X25Y20.IOI[0] = D0X25Y20.IOB[0];
	iob D0X25Y20.IOI[1] = D0X25Y20.IOB[1];
	special GLOBALS {
		io CFG_SDO0 = D0X23Y0.IOI[0];
		io CFG_SDO1 = D0X25Y1.IOI[0];
		io CFG_SDO2 = D0X19Y0.IOI[0];
		io CFG_SDO3 = D0X19Y0.IOI[1];
		io CFG_SDO4 = D0X20Y0.IOI[0];
		io CFG_SDO5 = D0X20Y0.IOI[1];
		io CFG_SDO6 = D0X21Y0.IOI[0];
		io CFG_SDO7 = D0X21Y0.IOI[1];
		io CFG_SDI0 = D0X23Y0.IOI[1];
		io CFG_SDI1 = D0X25Y1.IOI[1];
		io CFG_SDI2 = D0X25Y2.IOI[0];
		io CFG_SDI3 = D0X25Y2.IOI[1];
		io CFG_SDI4 = D0X25Y3.IOI[0];
		io CFG_SDI5 = D0X25Y3.IOI[1];
		io CFG_SDI6 = D0X25Y4.IOI[0];
		io CFG_SDI7 = D0X25Y4.IOI[1];
		io CFG_SCK = D0X24Y0.IOI[0];
		io CFG_CS_B = D0X24Y0.IOI[1];
		io CBSEL0 = D0X22Y0.IOI[0];
		io CBSEL1 = D0X22Y0.IOI[1];
	}
	special GB_ROOT {
		cell D0X13Y0;
		cell D0X13Y21;
		cell D0X25Y11;
		cell D0X0Y11;
		cell D0X12Y21;
		cell D0X12Y0;
		cell D0X0Y10;
		cell D0X25Y10;
		io GB_IN0 = D0X25Y10.IOI[1];
		io GB_IN1 = D0X0Y10.IOI[1];
		io GB_IN2 = D0X13Y21.IOI[0];
		io GB_IN3 = D0X13Y0.IOI[0];
		io GB_IN4 = D0X0Y11.IOI[0];
		io GB_IN5 = D0X25Y11.IOI[0];
		io GB_IN6 = D0X12Y0.IOI[1];
		io GB_IN7 = D0X12Y21.IOI[1];
	}
	special LATCH_IO_W {
		cell D0X0Y9;
	}
	special LATCH_IO_E {
		cell D0X25Y12;
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X11Y21;
	}
	special WARMBOOT {
		cell D0X25Y1;
		cell D0X23Y0;
		cell D0X24Y0;
	}
}

// iCE65P04
chip CHIP1 {
	kind ice65p04;
	columns 26;
	rows 22;
	col_bio_split X23;
	cols_bram X6, X19;
	row_mid Y11;
	iob D0X0Y1.IOI[0] = D0X0Y1.IOB[0];
	iob D0X0Y1.IOI[1] = D0X0Y1.IOB[1];
	iob D0X0Y2.IOI[0] = D0X0Y2.IOB[0];
	iob D0X0Y2.IOI[1] = D0X0Y2.IOB[1];
	iob D0X0Y3.IOI[0] = D0X0Y3.IOB[0];
	iob D0X0Y3.IOI[1] = D0X0Y3.IOB[1];
	iob D0X0Y4.IOI[0] = D0X0Y4.IOB[0];
	iob D0X0Y4.IOI[1] = D0X0Y4.IOB[1];
	iob D0X0Y5.IOI[0] = D0X0Y5.IOB[0];
	iob D0X0Y5.IOI[1] = D0X0Y5.IOB[1];
	iob D0X0Y6.IOI[0] = D0X0Y6.IOB[0];
	iob D0X0Y6.IOI[1] = D0X0Y6.IOB[1];
	iob D0X0Y7.IOI[0] = D0X0Y7.IOB[0];
	iob D0X0Y7.IOI[1] = D0X0Y7.IOB[1];
	iob D0X0Y8.IOI[0] = D0X0Y8.IOB[0];
	iob D0X0Y8.IOI[1] = D0X0Y8.IOB[1];
	iob D0X0Y9.IOI[0] = D0X0Y9.IOB[0];
	iob D0X0Y9.IOI[1] = D0X0Y9.IOB[1];
	iob D0X0Y10.IOI[0] = D0X0Y10.IOB[0];
	iob D0X0Y10.IOI[1] = D0X0Y10.IOB[1];
	iob D0X0Y11.IOI[0] = D0X0Y11.IOB[0];
	iob D0X0Y11.IOI[1] = D0X0Y11.IOB[1];
	iob D0X0Y12.IOI[0] = D0X0Y12.IOB[0];
	iob D0X0Y12.IOI[1] = D0X0Y12.IOB[1];
	iob D0X0Y13.IOI[0] = D0X0Y13.IOB[0];
	iob D0X0Y13.IOI[1] = D0X0Y13.IOB[1];
	iob D0X0Y14.IOI[0] = D0X0Y14.IOB[0];
	iob D0X0Y14.IOI[1] = D0X0Y14.IOB[1];
	iob D0X0Y15.IOI[0] = D0X0Y15.IOB[0];
	iob D0X0Y15.IOI[1] = D0X0Y15.IOB[1];
	iob D0X0Y16.IOI[0] = D0X0Y16.IOB[0];
	iob D0X0Y16.IOI[1] = D0X0Y16.IOB[1];
	iob D0X0Y17.IOI[0] = D0X0Y17.IOB[0];
	iob D0X0Y17.IOI[1] = D0X0Y17.IOB[1];
	iob D0X0Y18.IOI[0] = D0X0Y18.IOB[0];
	iob D0X0Y18.IOI[1] = D0X0Y18.IOB[1];
	iob D0X0Y19.IOI[0] = D0X0Y19.IOB[0];
	iob D0X0Y19.IOI[1] = D0X0Y19.IOB[1];
	iob D0X0Y20.IOI[0] = D0X0Y20.IOB[0];
	iob D0X0Y20.IOI[1] = D0X0Y20.IOB[1];
	iob D0X1Y0.IOI[0] = D0X1Y0.IOB[0];
	iob D0X1Y0.IOI[1] = D0X1Y0.IOB[1];
	iob D0X1Y21.IOI[0] = D0X1Y21.IOB[0];
	iob D0X1Y21.IOI[1] = D0X1Y21.IOB[1];
	iob D0X2Y0.IOI[0] = D0X2Y0.IOB[0];
	iob D0X2Y0.IOI[1] = D0X2Y0.IOB[1];
	iob D0X2Y21.IOI[0] = D0X2Y21.IOB[0];
	iob D0X2Y21.IOI[1] = D0X2Y21.IOB[1];
	iob D0X3Y0.IOI[0] = D0X3Y0.IOB[0];
	iob D0X3Y0.IOI[1] = D0X3Y0.IOB[1];
	iob D0X3Y21.IOI[0] = D0X3Y21.IOB[0];
	iob D0X3Y21.IOI[1] = D0X3Y21.IOB[1];
	iob D0X4Y0.IOI[0] = D0X4Y0.IOB[0];
	iob D0X4Y0.IOI[1] = D0X4Y0.IOB[1];
	iob D0X4Y21.IOI[0] = D0X4Y21.IOB[0];
	iob D0X4Y21.IOI[1] = D0X4Y21.IOB[1];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y21.IOI[0] = D0X5Y21.IOB[0];
	iob D0X5Y21.IOI[1] = D0X5Y21.IOB[1];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y21.IOI[0] = D0X6Y21.IOB[0];
	iob D0X6Y21.IOI[1] = D0X6Y21.IOB[1];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X7Y21.IOI[0] = D0X7Y21.IOB[0];
	iob D0X7Y21.IOI[1] = D0X7Y21.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y21.IOI[0] = D0X8Y21.IOB[0];
	iob D0X8Y21.IOI[1] = D0X8Y21.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y21.IOI[0] = D0X9Y21.IOB[0];
	iob D0X9Y21.IOI[1] = D0X9Y21.IOB[1];
	iob D0X10Y0.IOI[0] = D0X10Y0.IOB[0];
	iob D0X10Y0.IOI[1] = D0X10Y0.IOB[1];
	iob D0X10Y21.IOI[0] = D0X10Y21.IOB[0];
	iob D0X10Y21.IOI[1] = D0X10Y21.IOB[1];
	iob D0X11Y0.IOI[0] = D0X11Y0.IOB[0];
	iob D0X11Y0.IOI[1] = D0X11Y0.IOB[1];
	iob D0X11Y21.IOI[0] = D0X11Y21.IOB[0];
	iob D0X11Y21.IOI[1] = D0X11Y21.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y21.IOI[0] = D0X12Y21.IOB[0];
	iob D0X12Y21.IOI[1] = D0X12Y21.IOB[1];
	iob D0X13Y0.IOI[0] = D0X13Y0.IOB[0];
	iob D0X13Y0.IOI[1] = D0X13Y0.IOB[1];
	iob D0X13Y21.IOI[0] = D0X13Y21.IOB[0];
	iob D0X13Y21.IOI[1] = D0X13Y21.IOB[1];
	iob D0X14Y0.IOI[0] = D0X14Y0.IOB[0];
	iob D0X14Y0.IOI[1] = D0X14Y0.IOB[1];
	iob D0X14Y21.IOI[0] = D0X14Y21.IOB[0];
	iob D0X14Y21.IOI[1] = D0X14Y21.IOB[1];
	iob D0X15Y0.IOI[0] = D0X15Y0.IOB[0];
	iob D0X15Y0.IOI[1] = D0X15Y0.IOB[1];
	iob D0X15Y21.IOI[0] = D0X15Y21.IOB[0];
	iob D0X15Y21.IOI[1] = D0X15Y21.IOB[1];
	iob D0X16Y0.IOI[0] = D0X16Y0.IOB[0];
	iob D0X16Y0.IOI[1] = D0X16Y0.IOB[1];
	iob D0X16Y21.IOI[0] = D0X16Y21.IOB[0];
	iob D0X16Y21.IOI[1] = D0X16Y21.IOB[1];
	iob D0X17Y0.IOI[0] = D0X17Y0.IOB[0];
	iob D0X17Y0.IOI[1] = D0X17Y0.IOB[1];
	iob D0X17Y21.IOI[0] = D0X17Y21.IOB[0];
	iob D0X17Y21.IOI[1] = D0X17Y21.IOB[1];
	iob D0X18Y0.IOI[0] = D0X18Y0.IOB[0];
	iob D0X18Y0.IOI[1] = D0X18Y0.IOB[1];
	iob D0X18Y21.IOI[0] = D0X18Y21.IOB[0];
	iob D0X18Y21.IOI[1] = D0X18Y21.IOB[1];
	iob D0X19Y0.IOI[0] = D0X19Y0.IOB[0];
	iob D0X19Y0.IOI[1] = D0X19Y0.IOB[1];
	iob D0X19Y21.IOI[0] = D0X19Y21.IOB[0];
	iob D0X19Y21.IOI[1] = D0X19Y21.IOB[1];
	iob D0X20Y0.IOI[0] = D0X20Y0.IOB[0];
	iob D0X20Y0.IOI[1] = D0X20Y0.IOB[1];
	iob D0X20Y21.IOI[0] = D0X20Y21.IOB[0];
	iob D0X20Y21.IOI[1] = D0X20Y21.IOB[1];
	iob D0X21Y0.IOI[0] = D0X21Y0.IOB[0];
	iob D0X21Y0.IOI[1] = D0X21Y0.IOB[1];
	iob D0X21Y21.IOI[0] = D0X21Y21.IOB[0];
	iob D0X21Y21.IOI[1] = D0X21Y21.IOB[1];
	iob D0X22Y0.IOI[0] = D0X22Y0.IOB[0];
	iob D0X22Y0.IOI[1] = D0X22Y0.IOB[1];
	iob D0X22Y21.IOI[0] = D0X22Y21.IOB[0];
	iob D0X22Y21.IOI[1] = D0X22Y21.IOB[1];
	iob D0X23Y0.IOI[0] = D0X23Y0.IOB[0];
	iob D0X23Y0.IOI[1] = D0X23Y0.IOB[1];
	iob D0X23Y21.IOI[0] = D0X23Y21.IOB[0];
	iob D0X23Y21.IOI[1] = D0X23Y21.IOB[1];
	iob D0X24Y0.IOI[0] = D0X24Y0.IOB[0];
	iob D0X24Y0.IOI[1] = D0X24Y0.IOB[1];
	iob D0X24Y21.IOI[0] = D0X24Y21.IOB[0];
	iob D0X24Y21.IOI[1] = D0X24Y21.IOB[1];
	iob D0X25Y1.IOI[0] = D0X25Y1.IOB[0];
	iob D0X25Y1.IOI[1] = D0X25Y1.IOB[1];
	iob D0X25Y2.IOI[0] = D0X25Y2.IOB[0];
	iob D0X25Y2.IOI[1] = D0X25Y2.IOB[1];
	iob D0X25Y3.IOI[0] = D0X25Y3.IOB[0];
	iob D0X25Y3.IOI[1] = D0X25Y3.IOB[1];
	iob D0X25Y4.IOI[0] = D0X25Y4.IOB[0];
	iob D0X25Y4.IOI[1] = D0X25Y4.IOB[1];
	iob D0X25Y5.IOI[0] = D0X25Y5.IOB[0];
	iob D0X25Y5.IOI[1] = D0X25Y5.IOB[1];
	iob D0X25Y6.IOI[0] = D0X25Y6.IOB[0];
	iob D0X25Y6.IOI[1] = D0X25Y6.IOB[1];
	iob D0X25Y7.IOI[0] = D0X25Y7.IOB[0];
	iob D0X25Y7.IOI[1] = D0X25Y7.IOB[1];
	iob D0X25Y8.IOI[0] = D0X25Y8.IOB[0];
	iob D0X25Y8.IOI[1] = D0X25Y8.IOB[1];
	iob D0X25Y9.IOI[0] = D0X25Y9.IOB[0];
	iob D0X25Y9.IOI[1] = D0X25Y9.IOB[1];
	iob D0X25Y10.IOI[0] = D0X25Y10.IOB[0];
	iob D0X25Y10.IOI[1] = D0X25Y10.IOB[1];
	iob D0X25Y11.IOI[0] = D0X25Y11.IOB[0];
	iob D0X25Y11.IOI[1] = D0X25Y11.IOB[1];
	iob D0X25Y12.IOI[0] = D0X25Y12.IOB[0];
	iob D0X25Y12.IOI[1] = D0X25Y12.IOB[1];
	iob D0X25Y13.IOI[0] = D0X25Y13.IOB[0];
	iob D0X25Y13.IOI[1] = D0X25Y13.IOB[1];
	iob D0X25Y14.IOI[0] = D0X25Y14.IOB[0];
	iob D0X25Y14.IOI[1] = D0X25Y14.IOB[1];
	iob D0X25Y15.IOI[0] = D0X25Y15.IOB[0];
	iob D0X25Y15.IOI[1] = D0X25Y15.IOB[1];
	iob D0X25Y16.IOI[0] = D0X25Y16.IOB[0];
	iob D0X25Y16.IOI[1] = D0X25Y16.IOB[1];
	iob D0X25Y17.IOI[0] = D0X25Y17.IOB[0];
	iob D0X25Y17.IOI[1] = D0X25Y17.IOB[1];
	iob D0X25Y18.IOI[0] = D0X25Y18.IOB[0];
	iob D0X25Y18.IOI[1] = D0X25Y18.IOB[1];
	iob D0X25Y19.IOI[0] = D0X25Y19.IOB[0];
	iob D0X25Y19.IOI[1] = D0X25Y19.IOB[1];
	iob D0X25Y20.IOI[0] = D0X25Y20.IOB[0];
	iob D0X25Y20.IOI[1] = D0X25Y20.IOB[1];
	special GLOBALS {
		io CFG_SDO0 = D0X23Y0.IOI[0];
		io CFG_SDO1 = D0X25Y1.IOI[0];
		io CFG_SDO2 = D0X19Y0.IOI[0];
		io CFG_SDO3 = D0X19Y0.IOI[1];
		io CFG_SDO4 = D0X20Y0.IOI[0];
		io CFG_SDO5 = D0X20Y0.IOI[1];
		io CFG_SDO6 = D0X21Y0.IOI[0];
		io CFG_SDO7 = D0X21Y0.IOI[1];
		io CFG_SDI0 = D0X23Y0.IOI[1];
		io CFG_SDI1 = D0X25Y1.IOI[1];
		io CFG_SDI2 = D0X25Y2.IOI[0];
		io CFG_SDI3 = D0X25Y2.IOI[1];
		io CFG_SDI4 = D0X25Y3.IOI[0];
		io CFG_SDI5 = D0X25Y3.IOI[1];
		io CFG_SDI6 = D0X25Y4.IOI[0];
		io CFG_SDI7 = D0X25Y4.IOI[1];
		io CFG_SCK = D0X24Y0.IOI[0];
		io CFG_CS_B = D0X24Y0.IOI[1];
		io CBSEL0 = D0X22Y0.IOI[0];
		io CBSEL1 = D0X22Y0.IOI[1];
	}
	special GB_ROOT {
		cell D0X13Y0;
		cell D0X13Y21;
		cell D0X25Y11;
		cell D0X0Y11;
		cell D0X12Y21;
		cell D0X12Y0;
		cell D0X0Y10;
		cell D0X25Y10;
		io GB_IN0 = D0X25Y10.IOI[1];
		io GB_IN1 = D0X0Y10.IOI[1];
		io GB_IN2 = D0X13Y21.IOI[0];
		io GB_IN3 = D0X13Y0.IOI[0];
		io GB_IN4 = D0X0Y11.IOI[0];
		io GB_IN5 = D0X25Y11.IOI[0];
		io GB_IN6 = D0X12Y0.IOI[1];
		io GB_IN7 = D0X12Y21.IOI[1];
	}
	special LATCH_IO_W {
		cell D0X0Y9;
	}
	special LATCH_IO_E {
		cell D0X25Y12;
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X11Y21;
	}
	special WARMBOOT {
		cell D0X25Y1;
		cell D0X23Y0;
		cell D0X24Y0;
	}
	special PLL_S {
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X10Y0;
		cell D0X11Y0;
		cell D0X12Y0;
		cell D0X13Y0;
		cell D0X14Y0;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		cell D0X0Y0;
		cell D0X25Y0;
		io PLL_A = D0X12Y0.IOI[1];
		io PLL_B = D0X13Y0.IOI[0];
	}
}

// iCE65L08
chip CHIP2 {
	kind ice65l08;
	columns 34;
	rows 34;
	col_bio_split X30;
	cols_bram X8, X25;
	row_mid Y17;
	iob D0X0Y3.IOI[0] = D0X0Y3.IOB[0];
	iob D0X0Y3.IOI[1] = D0X0Y3.IOB[1];
	iob D0X0Y4.IOI[0] = D0X0Y4.IOB[0];
	iob D0X0Y4.IOI[1] = D0X0Y4.IOB[1];
	iob D0X0Y6.IOI[0] = D0X0Y6.IOB[0];
	iob D0X0Y6.IOI[1] = D0X0Y6.IOB[1];
	iob D0X0Y7.IOI[0] = D0X0Y7.IOB[0];
	iob D0X0Y7.IOI[1] = D0X0Y7.IOB[1];
	iob D0X0Y8.IOI[0] = D0X0Y8.IOB[0];
	iob D0X0Y8.IOI[1] = D0X0Y8.IOB[1];
	iob D0X0Y9.IOI[0] = D0X0Y9.IOB[0];
	iob D0X0Y9.IOI[1] = D0X0Y9.IOB[1];
	iob D0X0Y10.IOI[0] = D0X0Y10.IOB[0];
	iob D0X0Y10.IOI[1] = D0X0Y10.IOB[1];
	iob D0X0Y11.IOI[0] = D0X0Y11.IOB[0];
	iob D0X0Y11.IOI[1] = D0X0Y11.IOB[1];
	iob D0X0Y12.IOI[0] = D0X0Y12.IOB[0];
	iob D0X0Y12.IOI[1] = D0X0Y12.IOB[1];
	iob D0X0Y13.IOI[0] = D0X0Y13.IOB[0];
	iob D0X0Y13.IOI[1] = D0X0Y13.IOB[1];
	iob D0X0Y14.IOI[0] = D0X0Y14.IOB[0];
	iob D0X0Y14.IOI[1] = D0X0Y14.IOB[1];
	iob D0X0Y16.IOI[0] = D0X0Y16.IOB[0];
	iob D0X0Y16.IOI[1] = D0X0Y16.IOB[1];
	iob D0X0Y17.IOI[0] = D0X0Y17.IOB[0];
	iob D0X0Y17.IOI[1] = D0X0Y17.IOB[1];
	iob D0X0Y18.IOI[0] = D0X0Y18.IOB[0];
	iob D0X0Y18.IOI[1] = D0X0Y18.IOB[1];
	iob D0X0Y19.IOI[0] = D0X0Y19.IOB[0];
	iob D0X0Y19.IOI[1] = D0X0Y19.IOB[1];
	iob D0X0Y20.IOI[0] = D0X0Y20.IOB[0];
	iob D0X0Y20.IOI[1] = D0X0Y20.IOB[1];
	iob D0X0Y21.IOI[0] = D0X0Y21.IOB[0];
	iob D0X0Y21.IOI[1] = D0X0Y21.IOB[1];
	iob D0X0Y22.IOI[0] = D0X0Y22.IOB[0];
	iob D0X0Y22.IOI[1] = D0X0Y22.IOB[1];
	iob D0X0Y23.IOI[0] = D0X0Y23.IOB[0];
	iob D0X0Y23.IOI[1] = D0X0Y23.IOB[1];
	iob D0X0Y24.IOI[0] = D0X0Y24.IOB[0];
	iob D0X0Y24.IOI[1] = D0X0Y24.IOB[1];
	iob D0X0Y25.IOI[0] = D0X0Y25.IOB[0];
	iob D0X0Y25.IOI[1] = D0X0Y25.IOB[1];
	iob D0X0Y27.IOI[0] = D0X0Y27.IOB[0];
	iob D0X0Y27.IOI[1] = D0X0Y27.IOB[1];
	iob D0X0Y28.IOI[0] = D0X0Y28.IOB[0];
	iob D0X0Y28.IOI[1] = D0X0Y28.IOB[1];
	iob D0X0Y30.IOI[0] = D0X0Y30.IOB[0];
	iob D0X0Y30.IOI[1] = D0X0Y30.IOB[1];
	iob D0X0Y31.IOI[0] = D0X0Y31.IOB[0];
	iob D0X0Y31.IOI[1] = D0X0Y31.IOB[1];
	iob D0X1Y33.IOI[0] = D0X1Y33.IOB[0];
	iob D0X1Y33.IOI[1] = D0X1Y33.IOB[1];
	iob D0X2Y0.IOI[0] = D0X2Y0.IOB[0];
	iob D0X2Y0.IOI[1] = D0X2Y0.IOB[1];
	iob D0X2Y33.IOI[0] = D0X2Y33.IOB[0];
	iob D0X2Y33.IOI[1] = D0X2Y33.IOB[1];
	iob D0X3Y0.IOI[0] = D0X3Y0.IOB[0];
	iob D0X3Y0.IOI[1] = D0X3Y0.IOB[1];
	iob D0X3Y33.IOI[0] = D0X3Y33.IOB[0];
	iob D0X3Y33.IOI[1] = D0X3Y33.IOB[1];
	iob D0X4Y0.IOI[0] = D0X4Y0.IOB[0];
	iob D0X4Y0.IOI[1] = D0X4Y0.IOB[1];
	iob D0X4Y33.IOI[0] = D0X4Y33.IOB[0];
	iob D0X4Y33.IOI[1] = D0X4Y33.IOB[1];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y33.IOI[0] = D0X5Y33.IOB[0];
	iob D0X5Y33.IOI[1] = D0X5Y33.IOB[1];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y33.IOI[0] = D0X6Y33.IOB[0];
	iob D0X6Y33.IOI[1] = D0X6Y33.IOB[1];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X7Y33.IOI[0] = D0X7Y33.IOB[0];
	iob D0X7Y33.IOI[1] = D0X7Y33.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y33.IOI[0] = D0X8Y33.IOB[0];
	iob D0X8Y33.IOI[1] = D0X8Y33.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y33.IOI[0] = D0X9Y33.IOB[0];
	iob D0X9Y33.IOI[1] = D0X9Y33.IOB[1];
	iob D0X10Y0.IOI[0] = D0X10Y0.IOB[0];
	iob D0X10Y0.IOI[1] = D0X10Y0.IOB[1];
	iob D0X10Y33.IOI[0] = D0X10Y33.IOB[0];
	iob D0X10Y33.IOI[1] = D0X10Y33.IOB[1];
	iob D0X11Y0.IOI[0] = D0X11Y0.IOB[0];
	iob D0X11Y0.IOI[1] = D0X11Y0.IOB[1];
	iob D0X11Y33.IOI[0] = D0X11Y33.IOB[0];
	iob D0X11Y33.IOI[1] = D0X11Y33.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y33.IOI[0] = D0X12Y33.IOB[0];
	iob D0X12Y33.IOI[1] = D0X12Y33.IOB[1];
	iob D0X13Y0.IOI[0] = D0X13Y0.IOB[0];
	iob D0X13Y0.IOI[1] = D0X13Y0.IOB[1];
	iob D0X13Y33.IOI[0] = D0X13Y33.IOB[0];
	iob D0X13Y33.IOI[1] = D0X13Y33.IOB[1];
	iob D0X14Y0.IOI[0] = D0X14Y0.IOB[0];
	iob D0X14Y0.IOI[1] = D0X14Y0.IOB[1];
	iob D0X14Y33.IOI[0] = D0X14Y33.IOB[0];
	iob D0X14Y33.IOI[1] = D0X14Y33.IOB[1];
	iob D0X15Y0.IOI[0] = D0X15Y0.IOB[0];
	iob D0X15Y0.IOI[1] = D0X15Y0.IOB[1];
	iob D0X16Y0.IOI[0] = D0X16Y0.IOB[0];
	iob D0X16Y0.IOI[1] = D0X16Y0.IOB[1];
	iob D0X16Y33.IOI[0] = D0X16Y33.IOB[0];
	iob D0X16Y33.IOI[1] = D0X16Y33.IOB[1];
	iob D0X17Y0.IOI[0] = D0X17Y0.IOB[0];
	iob D0X17Y0.IOI[1] = D0X17Y0.IOB[1];
	iob D0X17Y33.IOI[0] = D0X17Y33.IOB[0];
	iob D0X17Y33.IOI[1] = D0X17Y33.IOB[1];
	iob D0X18Y33.IOI[0] = D0X18Y33.IOB[0];
	iob D0X18Y33.IOI[1] = D0X18Y33.IOB[1];
	iob D0X19Y0.IOI[0] = D0X19Y0.IOB[0];
	iob D0X19Y0.IOI[1] = D0X19Y0.IOB[1];
	iob D0X19Y33.IOI[0] = D0X19Y33.IOB[0];
	iob D0X19Y33.IOI[1] = D0X19Y33.IOB[1];
	iob D0X20Y0.IOI[0] = D0X20Y0.IOB[0];
	iob D0X20Y0.IOI[1] = D0X20Y0.IOB[1];
	iob D0X20Y33.IOI[0] = D0X20Y33.IOB[0];
	iob D0X20Y33.IOI[1] = D0X20Y33.IOB[1];
	iob D0X21Y0.IOI[0] = D0X21Y0.IOB[0];
	iob D0X21Y0.IOI[1] = D0X21Y0.IOB[1];
	iob D0X21Y33.IOI[0] = D0X21Y33.IOB[0];
	iob D0X21Y33.IOI[1] = D0X21Y33.IOB[1];
	iob D0X22Y0.IOI[0] = D0X22Y0.IOB[0];
	iob D0X22Y0.IOI[1] = D0X22Y0.IOB[1];
	iob D0X22Y33.IOI[0] = D0X22Y33.IOB[0];
	iob D0X22Y33.IOI[1] = D0X22Y33.IOB[1];
	iob D0X23Y0.IOI[0] = D0X23Y0.IOB[0];
	iob D0X23Y0.IOI[1] = D0X23Y0.IOB[1];
	iob D0X23Y33.IOI[0] = D0X23Y33.IOB[0];
	iob D0X23Y33.IOI[1] = D0X23Y33.IOB[1];
	iob D0X24Y0.IOI[0] = D0X24Y0.IOB[0];
	iob D0X24Y0.IOI[1] = D0X24Y0.IOB[1];
	iob D0X24Y33.IOI[0] = D0X24Y33.IOB[0];
	iob D0X24Y33.IOI[1] = D0X24Y33.IOB[1];
	iob D0X25Y0.IOI[0] = D0X25Y0.IOB[0];
	iob D0X25Y0.IOI[1] = D0X25Y0.IOB[1];
	iob D0X25Y33.IOI[0] = D0X25Y33.IOB[0];
	iob D0X25Y33.IOI[1] = D0X25Y33.IOB[1];
	iob D0X26Y0.IOI[0] = D0X26Y0.IOB[0];
	iob D0X26Y0.IOI[1] = D0X26Y0.IOB[1];
	iob D0X26Y33.IOI[0] = D0X26Y33.IOB[0];
	iob D0X26Y33.IOI[1] = D0X26Y33.IOB[1];
	iob D0X27Y0.IOI[0] = D0X27Y0.IOB[0];
	iob D0X27Y0.IOI[1] = D0X27Y0.IOB[1];
	iob D0X27Y33.IOI[0] = D0X27Y33.IOB[0];
	iob D0X27Y33.IOI[1] = D0X27Y33.IOB[1];
	iob D0X28Y0.IOI[0] = D0X28Y0.IOB[0];
	iob D0X28Y33.IOI[0] = D0X28Y33.IOB[0];
	iob D0X28Y33.IOI[1] = D0X28Y33.IOB[1];
	iob D0X29Y0.IOI[0] = D0X29Y0.IOB[0];
	iob D0X29Y0.IOI[1] = D0X29Y0.IOB[1];
	iob D0X29Y33.IOI[0] = D0X29Y33.IOB[0];
	iob D0X29Y33.IOI[1] = D0X29Y33.IOB[1];
	iob D0X30Y0.IOI[0] = D0X30Y0.IOB[0];
	iob D0X30Y0.IOI[1] = D0X30Y0.IOB[1];
	iob D0X30Y33.IOI[0] = D0X30Y33.IOB[0];
	iob D0X30Y33.IOI[1] = D0X30Y33.IOB[1];
	iob D0X31Y0.IOI[0] = D0X31Y0.IOB[0];
	iob D0X31Y0.IOI[1] = D0X31Y0.IOB[1];
	iob D0X31Y33.IOI[0] = D0X31Y33.IOB[0];
	iob D0X31Y33.IOI[1] = D0X31Y33.IOB[1];
	iob D0X33Y3.IOI[0] = D0X33Y3.IOB[0];
	iob D0X33Y3.IOI[1] = D0X33Y3.IOB[1];
	iob D0X33Y4.IOI[0] = D0X33Y4.IOB[0];
	iob D0X33Y4.IOI[1] = D0X33Y4.IOB[1];
	iob D0X33Y5.IOI[0] = D0X33Y5.IOB[0];
	iob D0X33Y5.IOI[1] = D0X33Y5.IOB[1];
	iob D0X33Y6.IOI[0] = D0X33Y6.IOB[0];
	iob D0X33Y6.IOI[1] = D0X33Y6.IOB[1];
	iob D0X33Y7.IOI[0] = D0X33Y7.IOB[0];
	iob D0X33Y7.IOI[1] = D0X33Y7.IOB[1];
	iob D0X33Y8.IOI[0] = D0X33Y8.IOB[0];
	iob D0X33Y8.IOI[1] = D0X33Y8.IOB[1];
	iob D0X33Y9.IOI[0] = D0X33Y9.IOB[0];
	iob D0X33Y9.IOI[1] = D0X33Y9.IOB[1];
	iob D0X33Y10.IOI[0] = D0X33Y10.IOB[0];
	iob D0X33Y10.IOI[1] = D0X33Y10.IOB[1];
	iob D0X33Y11.IOI[0] = D0X33Y11.IOB[0];
	iob D0X33Y11.IOI[1] = D0X33Y11.IOB[1];
	iob D0X33Y12.IOI[0] = D0X33Y12.IOB[0];
	iob D0X33Y12.IOI[1] = D0X33Y12.IOB[1];
	iob D0X33Y13.IOI[0] = D0X33Y13.IOB[0];
	iob D0X33Y13.IOI[1] = D0X33Y13.IOB[1];
	iob D0X33Y14.IOI[0] = D0X33Y14.IOB[0];
	iob D0X33Y14.IOI[1] = D0X33Y14.IOB[1];
	iob D0X33Y15.IOI[0] = D0X33Y15.IOB[0];
	iob D0X33Y15.IOI[1] = D0X33Y15.IOB[1];
	iob D0X33Y16.IOI[0] = D0X33Y16.IOB[0];
	iob D0X33Y16.IOI[1] = D0X33Y16.IOB[1];
	iob D0X33Y17.IOI[0] = D0X33Y17.IOB[0];
	iob D0X33Y17.IOI[1] = D0X33Y17.IOB[1];
	iob D0X33Y19.IOI[0] = D0X33Y19.IOB[0];
	iob D0X33Y19.IOI[1] = D0X33Y19.IOB[1];
	iob D0X33Y20.IOI[0] = D0X33Y20.IOB[0];
	iob D0X33Y20.IOI[1] = D0X33Y20.IOB[1];
	iob D0X33Y21.IOI[0] = D0X33Y21.IOB[0];
	iob D0X33Y21.IOI[1] = D0X33Y21.IOB[1];
	iob D0X33Y22.IOI[0] = D0X33Y22.IOB[0];
	iob D0X33Y22.IOI[1] = D0X33Y22.IOB[1];
	iob D0X33Y23.IOI[0] = D0X33Y23.IOB[0];
	iob D0X33Y23.IOI[1] = D0X33Y23.IOB[1];
	iob D0X33Y24.IOI[0] = D0X33Y24.IOB[0];
	iob D0X33Y24.IOI[1] = D0X33Y24.IOB[1];
	iob D0X33Y25.IOI[0] = D0X33Y25.IOB[0];
	iob D0X33Y25.IOI[1] = D0X33Y25.IOB[1];
	iob D0X33Y26.IOI[0] = D0X33Y26.IOB[0];
	iob D0X33Y26.IOI[1] = D0X33Y26.IOB[1];
	iob D0X33Y27.IOI[0] = D0X33Y27.IOB[0];
	iob D0X33Y27.IOI[1] = D0X33Y27.IOB[1];
	iob D0X33Y28.IOI[0] = D0X33Y28.IOB[0];
	iob D0X33Y28.IOI[1] = D0X33Y28.IOB[1];
	iob D0X33Y29.IOI[0] = D0X33Y29.IOB[0];
	iob D0X33Y29.IOI[1] = D0X33Y29.IOB[1];
	iob D0X33Y30.IOI[0] = D0X33Y30.IOB[0];
	iob D0X33Y30.IOI[1] = D0X33Y30.IOB[1];
	iob D0X33Y31.IOI[0] = D0X33Y31.IOB[0];
	special GLOBALS {
		io CFG_SDO0 = D0X30Y0.IOI[0];
		io CFG_SDO1 = D0X33Y3.IOI[0];
		io CFG_SDO2 = D0X28Y0.IOI[0];
		io CFG_SDO3 = D0X27Y0.IOI[1];
		io CFG_SDO4 = D0X27Y0.IOI[0];
		io CFG_SDO5 = D0X26Y0.IOI[1];
		io CFG_SDO6 = D0X26Y0.IOI[0];
		io CFG_SDO7 = D0X25Y0.IOI[1];
		io CFG_SDI0 = D0X30Y0.IOI[1];
		io CFG_SDI1 = D0X33Y3.IOI[1];
		io CFG_SDI2 = D0X33Y4.IOI[0];
		io CFG_SDI3 = D0X33Y4.IOI[1];
		io CFG_SDI4 = D0X33Y5.IOI[0];
		io CFG_SDI5 = D0X33Y5.IOI[1];
		io CFG_SDI6 = D0X33Y6.IOI[0];
		io CFG_SDI7 = D0X33Y6.IOI[1];
		io CFG_SCK = D0X31Y0.IOI[0];
		io CFG_CS_B = D0X31Y0.IOI[1];
		io CBSEL0 = D0X29Y0.IOI[0];
		io CBSEL1 = D0X29Y0.IOI[1];
	}
	special GB_ROOT {
		cell D0X17Y0;
		cell D0X17Y33;
		cell D0X33Y17;
		cell D0X0Y17;
		cell D0X16Y33;
		cell D0X16Y0;
		cell D0X0Y16;
		cell D0X33Y16;
		io GB_IN0 = D0X33Y16.IOI[1];
		io GB_IN1 = D0X0Y16.IOI[1];
		io GB_IN2 = D0X17Y33.IOI[0];
		io GB_IN3 = D0X17Y0.IOI[0];
		io GB_IN4 = D0X0Y17.IOI[0];
		io GB_IN5 = D0X33Y17.IOI[0];
		io GB_IN6 = D0X16Y0.IOI[1];
		io GB_IN7 = D0X16Y33.IOI[1];
	}
	special LATCH_IO_W {
		cell D0X0Y15;
	}
	special LATCH_IO_E {
		cell D0X33Y18;
	}
	special LATCH_IO_S {
		cell D0X18Y0;
	}
	special LATCH_IO_N {
		cell D0X15Y33;
	}
	special WARMBOOT {
		cell D0X31Y0;
		cell D0X33Y1;
		cell D0X33Y2;
	}
}

// iCE65L01
chip CHIP3 {
	kind ice65l01;
	columns 14;
	rows 18;
	col_bio_split X11;
	cols_bram X3, X10;
	row_mid Y9;
	row_colbuf Y5 = Y0..Y9;
	row_colbuf Y13 = Y9..Y18;
	iob D0X0Y1.IOI[0] = D0X0Y1.IOB[0];
	iob D0X0Y1.IOI[1] = D0X0Y1.IOB[1];
	iob D0X0Y2.IOI[0] = D0X0Y2.IOB[0];
	iob D0X0Y2.IOI[1] = D0X0Y2.IOB[1];
	iob D0X0Y3.IOI[0] = D0X0Y3.IOB[0];
	iob D0X0Y3.IOI[1] = D0X0Y3.IOB[1];
	iob D0X0Y4.IOI[0] = D0X0Y4.IOB[0];
	iob D0X0Y4.IOI[1] = D0X0Y4.IOB[1];
	iob D0X0Y5.IOI[0] = D0X0Y5.IOB[0];
	iob D0X0Y5.IOI[1] = D0X0Y5.IOB[1];
	iob D0X0Y6.IOI[0] = D0X0Y6.IOB[0];
	iob D0X0Y6.IOI[1] = D0X0Y6.IOB[1];
	iob D0X0Y8.IOI[0] = D0X0Y8.IOB[0];
	iob D0X0Y8.IOI[1] = D0X0Y8.IOB[1];
	iob D0X0Y9.IOI[0] = D0X0Y9.IOB[0];
	iob D0X0Y9.IOI[1] = D0X0Y9.IOB[1];
	iob D0X0Y10.IOI[0] = D0X0Y10.IOB[0];
	iob D0X0Y10.IOI[1] = D0X0Y10.IOB[1];
	iob D0X0Y11.IOI[0] = D0X0Y11.IOB[0];
	iob D0X0Y11.IOI[1] = D0X0Y11.IOB[1];
	iob D0X0Y12.IOI[0] = D0X0Y12.IOB[0];
	iob D0X0Y12.IOI[1] = D0X0Y12.IOB[1];
	iob D0X0Y13.IOI[0] = D0X0Y13.IOB[0];
	iob D0X0Y13.IOI[1] = D0X0Y13.IOB[1];
	iob D0X0Y14.IOI[0] = D0X0Y14.IOB[0];
	iob D0X0Y14.IOI[1] = D0X0Y14.IOB[1];
	iob D0X1Y0.IOI[0] = D0X1Y0.IOB[0];
	iob D0X1Y0.IOI[1] = D0X1Y0.IOB[1];
	iob D0X1Y17.IOI[0] = D0X1Y17.IOB[0];
	iob D0X1Y17.IOI[1] = D0X1Y17.IOB[1];
	iob D0X2Y0.IOI[0] = D0X2Y0.IOB[0];
	iob D0X2Y0.IOI[1] = D0X2Y0.IOB[1];
	iob D0X2Y17.IOI[0] = D0X2Y17.IOB[0];
	iob D0X2Y17.IOI[1] = D0X2Y17.IOB[1];
	iob D0X3Y0.IOI[0] = D0X3Y0.IOB[0];
	iob D0X3Y0.IOI[1] = D0X3Y0.IOB[1];
	iob D0X3Y17.IOI[0] = D0X3Y17.IOB[0];
	iob D0X3Y17.IOI[1] = D0X3Y17.IOB[1];
	iob D0X4Y0.IOI[0] = D0X4Y0.IOB[0];
	iob D0X4Y0.IOI[1] = D0X4Y0.IOB[1];
	iob D0X4Y17.IOI[0] = D0X4Y17.IOB[0];
	iob D0X4Y17.IOI[1] = D0X4Y17.IOB[1];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y17.IOI[0] = D0X5Y17.IOB[0];
	iob D0X5Y17.IOI[1] = D0X5Y17.IOB[1];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y17.IOI[0] = D0X6Y17.IOB[0];
	iob D0X6Y17.IOI[1] = D0X6Y17.IOB[1];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X7Y17.IOI[0] = D0X7Y17.IOB[0];
	iob D0X7Y17.IOI[1] = D0X7Y17.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y17.IOI[0] = D0X8Y17.IOB[0];
	iob D0X8Y17.IOI[1] = D0X8Y17.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y17.IOI[0] = D0X9Y17.IOB[0];
	iob D0X9Y17.IOI[1] = D0X9Y17.IOB[1];
	iob D0X10Y0.IOI[0] = D0X10Y0.IOB[0];
	iob D0X10Y0.IOI[1] = D0X10Y0.IOB[1];
	iob D0X10Y17.IOI[0] = D0X10Y17.IOB[0];
	iob D0X10Y17.IOI[1] = D0X10Y17.IOB[1];
	iob D0X11Y0.IOI[0] = D0X11Y0.IOB[0];
	iob D0X11Y0.IOI[1] = D0X11Y0.IOB[1];
	iob D0X11Y17.IOI[0] = D0X11Y17.IOB[0];
	iob D0X11Y17.IOI[1] = D0X11Y17.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y17.IOI[0] = D0X12Y17.IOB[0];
	iob D0X12Y17.IOI[1] = D0X12Y17.IOB[1];
	iob D0X13Y3.IOI[1] = D0X13Y3.IOB[1];
	iob D0X13Y4.IOI[0] = D0X13Y4.IOB[0];
	iob D0X13Y4.IOI[1] = D0X13Y4.IOB[1];
	iob D0X13Y6.IOI[0] = D0X13Y6.IOB[0];
	iob D0X13Y6.IOI[1] = D0X13Y6.IOB[1];
	iob D0X13Y7.IOI[0] = D0X13Y7.IOB[0];
	iob D0X13Y7.IOI[1] = D0X13Y7.IOB[1];
	iob D0X13Y8.IOI[0] = D0X13Y8.IOB[0];
	iob D0X13Y8.IOI[1] = D0X13Y8.IOB[1];
	iob D0X13Y9.IOI[0] = D0X13Y9.IOB[0];
	iob D0X13Y9.IOI[1] = D0X13Y9.IOB[1];
	iob D0X13Y11.IOI[0] = D0X13Y11.IOB[0];
	iob D0X13Y11.IOI[1] = D0X13Y11.IOB[1];
	iob D0X13Y12.IOI[0] = D0X13Y12.IOB[0];
	iob D0X13Y12.IOI[1] = D0X13Y12.IOB[1];
	iob D0X13Y13.IOI[0] = D0X13Y13.IOB[0];
	iob D0X13Y13.IOI[1] = D0X13Y13.IOB[1];
	iob D0X13Y14.IOI[0] = D0X13Y14.IOB[0];
	iob D0X13Y14.IOI[1] = D0X13Y14.IOB[1];
	iob D0X13Y15.IOI[0] = D0X13Y15.IOB[0];
	iob D0X13Y15.IOI[1] = D0X13Y15.IOB[1];
	special GLOBALS {
		io CFG_SDO0 = D0X11Y0.IOI[0];
		io CFG_SDI0 = D0X11Y0.IOI[1];
		io CFG_SCK = D0X12Y0.IOI[0];
		io CFG_CS_B = D0X12Y0.IOI[1];
		io CBSEL0 = D0X10Y0.IOI[0];
		io CBSEL1 = D0X10Y0.IOI[1];
	}
	special GB_ROOT {
		cell D0X7Y0;
		cell D0X7Y17;
		cell D0X13Y9;
		cell D0X0Y9;
		cell D0X6Y17;
		cell D0X6Y0;
		cell D0X0Y8;
		cell D0X13Y8;
		io GB_IN0 = D0X13Y8.IOI[1];
		io GB_IN1 = D0X0Y8.IOI[1];
		io GB_IN2 = D0X7Y17.IOI[0];
		io GB_IN3 = D0X7Y0.IOI[0];
		io GB_IN4 = D0X0Y9.IOI[0];
		io GB_IN5 = D0X13Y9.IOI[0];
		io GB_IN6 = D0X6Y0.IOI[1];
		io GB_IN7 = D0X6Y17.IOI[1];
	}
	special LATCH_IO_W {
		cell D0X0Y7;
	}
	special LATCH_IO_E {
		cell D0X13Y10;
	}
	special LATCH_IO_S {
		cell D0X5Y0;
	}
	special LATCH_IO_N {
		cell D0X8Y17;
	}
	special WARMBOOT {
		cell D0X12Y0;
		cell D0X13Y1;
		cell D0X13Y2;
	}
}

// iCE40LP1K iCE40HX1K iCE40LP640 iCE40HX640
chip CHIP4 {
	kind ice40p01;
	columns 14;
	rows 18;
	col_bio_split X11;
	cols_bram X3, X10;
	row_mid Y9;
	row_colbuf Y5 = Y0..Y9;
	row_colbuf Y13 = Y9..Y18;
	iob D0X0Y2.IOI[0] = D0X0Y2.IOB[0];
	iob D0X0Y2.IOI[1] = D0X0Y2.IOB[1];
	iob D0X0Y3.IOI[0] = D0X0Y3.IOB[0];
	iob D0X0Y3.IOI[1] = D0X0Y3.IOB[1];
	iob D0X0Y4.IOI[0] = D0X0Y4.IOB[0];
	iob D0X0Y4.IOI[1] = D0X0Y4.IOB[1];
	iob D0X0Y5.IOI[0] = D0X0Y5.IOB[0];
	iob D0X0Y5.IOI[1] = D0X0Y5.IOB[1];
	iob D0X0Y6.IOI[0] = D0X0Y6.IOB[0];
	iob D0X0Y6.IOI[1] = D0X0Y6.IOB[1];
	iob D0X0Y8.IOI[0] = D0X0Y8.IOB[0];
	iob D0X0Y8.IOI[1] = D0X0Y8.IOB[1];
	iob D0X0Y9.IOI[0] = D0X0Y9.IOB[0];
	iob D0X0Y9.IOI[1] = D0X0Y9.IOB[1];
	iob D0X0Y10.IOI[0] = D0X0Y10.IOB[0];
	iob D0X0Y10.IOI[1] = D0X0Y10.IOB[1];
	iob D0X0Y11.IOI[0] = D0X0Y11.IOB[0];
	iob D0X0Y11.IOI[1] = D0X0Y11.IOB[1];
	iob D0X0Y12.IOI[0] = D0X0Y12.IOB[0];
	iob D0X0Y12.IOI[1] = D0X0Y12.IOB[1];
	iob D0X0Y13.IOI[0] = D0X0Y13.IOB[0];
	iob D0X0Y13.IOI[1] = D0X0Y13.IOB[1];
	iob D0X0Y14.IOI[0] = D0X0Y14.IOB[0];
	iob D0X0Y14.IOI[1] = D0X0Y14.IOB[1];
	iob D0X1Y0.IOI[0] = D0X1Y0.IOB[0];
	iob D0X1Y0.IOI[1] = D0X1Y0.IOB[1];
	iob D0X1Y17.IOI[0] = D0X1Y17.IOB[0];
	iob D0X1Y17.IOI[1] = D0X1Y17.IOB[1];
	iob D0X2Y0.IOI[0] = D0X2Y0.IOB[0];
	iob D0X2Y0.IOI[1] = D0X2Y0.IOB[1];
	iob D0X2Y17.IOI[0] = D0X2Y17.IOB[0];
	iob D0X2Y17.IOI[1] = D0X2Y17.IOB[1];
	iob D0X3Y0.IOI[0] = D0X3Y0.IOB[0];
	iob D0X3Y0.IOI[1] = D0X3Y0.IOB[1];
	iob D0X3Y17.IOI[0] = D0X3Y17.IOB[0];
	iob D0X3Y17.IOI[1] = D0X3Y17.IOB[1];
	iob D0X4Y0.IOI[0] = D0X4Y0.IOB[0];
	iob D0X4Y0.IOI[1] = D0X4Y0.IOB[1];
	iob D0X4Y17.IOI[0] = D0X4Y17.IOB[0];
	iob D0X4Y17.IOI[1] = D0X4Y17.IOB[1];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y17.IOI[0] = D0X5Y17.IOB[0];
	iob D0X5Y17.IOI[1] = D0X5Y17.IOB[1];
	iob D0X6Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[0];
	iob D0X6Y17.IOI[0] = D0X6Y17.IOB[0];
	iob D0X6Y17.IOI[1] = D0X6Y17.IOB[1];
	iob D0X7Y0.IOI[0] = D0X6Y0.IOB[1];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X7Y17.IOI[0] = D0X7Y17.IOB[0];
	iob D0X7Y17.IOI[1] = D0X7Y17.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y17.IOI[0] = D0X8Y17.IOB[0];
	iob D0X8Y17.IOI[1] = D0X8Y17.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y17.IOI[0] = D0X10Y17.IOB[0];
	iob D0X9Y17.IOI[1] = D0X10Y17.IOB[1];
	iob D0X10Y0.IOI[0] = D0X10Y0.IOB[0];
	iob D0X10Y0.IOI[1] = D0X10Y0.IOB[1];
	iob D0X10Y17.IOI[0] = D0X9Y17.IOB[0];
	iob D0X10Y17.IOI[1] = D0X9Y17.IOB[1];
	iob D0X11Y0.IOI[0] = D0X11Y0.IOB[0];
	iob D0X11Y0.IOI[1] = D0X11Y0.IOB[1];
	iob D0X11Y17.IOI[0] = D0X11Y17.IOB[0];
	iob D0X11Y17.IOI[1] = D0X11Y17.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y17.IOI[0] = D0X12Y17.IOB[0];
	iob D0X12Y17.IOI[1] = D0X12Y17.IOB[1];
	iob D0X13Y1.IOI[0] = D0X13Y1.IOB[0];
	iob D0X13Y1.IOI[1] = D0X13Y1.IOB[1];
	iob D0X13Y2.IOI[0] = D0X13Y2.IOB[0];
	iob D0X13Y2.IOI[1] = D0X13Y2.IOB[1];
	iob D0X13Y3.IOI[1] = D0X13Y3.IOB[1];
	iob D0X13Y4.IOI[0] = D0X13Y4.IOB[0];
	iob D0X13Y4.IOI[1] = D0X13Y4.IOB[1];
	iob D0X13Y6.IOI[0] = D0X13Y6.IOB[0];
	iob D0X13Y6.IOI[1] = D0X13Y6.IOB[1];
	iob D0X13Y7.IOI[0] = D0X13Y7.IOB[0];
	iob D0X13Y7.IOI[1] = D0X13Y7.IOB[1];
	iob D0X13Y8.IOI[0] = D0X13Y8.IOB[0];
	iob D0X13Y8.IOI[1] = D0X13Y8.IOB[1];
	iob D0X13Y9.IOI[0] = D0X13Y9.IOB[0];
	iob D0X13Y9.IOI[1] = D0X13Y9.IOB[1];
	iob D0X13Y11.IOI[0] = D0X13Y10.IOB[0];
	iob D0X13Y11.IOI[1] = D0X13Y10.IOB[1];
	iob D0X13Y12.IOI[0] = D0X13Y11.IOB[0];
	iob D0X13Y12.IOI[1] = D0X13Y11.IOB[1];
	iob D0X13Y13.IOI[0] = D0X13Y13.IOB[0];
	iob D0X13Y13.IOI[1] = D0X13Y13.IOB[1];
	iob D0X13Y14.IOI[0] = D0X13Y14.IOB[0];
	iob D0X13Y14.IOI[1] = D0X13Y14.IOB[1];
	iob D0X13Y15.IOI[0] = D0X13Y15.IOB[0];
	iob D0X13Y15.IOI[1] = D0X13Y15.IOB[1];
	special GLOBALS {
		io CFG_SDO0 = D0X11Y0.IOI[0];
		io CFG_SDI0 = D0X11Y0.IOI[1];
		io CFG_SCK = D0X12Y0.IOI[0];
		io CFG_CS_B = D0X12Y0.IOI[1];
		io CBSEL0 = D0X10Y0.IOI[0];
		io CBSEL1 = D0X10Y0.IOI[1];
		io JTAG_TDI = D0X13Y1.IOI[0];
		io JTAG_TMS = D0X13Y1.IOI[1];
		io JTAG_TCK = D0X13Y2.IOI[0];
		io JTAG_TDO = D0X13Y2.IOI[1];
	}
	special GB_ROOT {
		cell D0X7Y0;
		cell D0X7Y17;
		cell D0X13Y9;
		cell D0X0Y9;
		cell D0X6Y17;
		cell D0X6Y0;
		cell D0X0Y8;
		cell D0X13Y8;
		io GB_IN0 = D0X13Y8.IOI[1];
		io GB_IN1 = D0X0Y8.IOI[1];
		io GB_IN2 = D0X7Y17.IOI[0];
		io GB_IN3 = D0X7Y0.IOI[0];
		io GB_IN4 = D0X0Y9.IOI[0];
		io GB_IN5 = D0X13Y9.IOI[0];
		io GB_IN6 = D0X6Y0.IOI[1];
		io GB_IN7 = D0X6Y17.IOI[1];
	}
	special LATCH_IO_W {
		cell D0X0Y7;
	}
	special LATCH_IO_E {
		cell D0X13Y10;
	}
	special LATCH_IO_S {
		cell D0X5Y0;
	}
	special LATCH_IO_N {
		cell D0X8Y17;
	}
	special WARMBOOT {
		cell D0X12Y0;
		cell D0X13Y1;
		cell D0X13Y2;
	}
	special PLL_S {
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		cell D0X5Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y4;
		cell D0X0Y5;
		cell D0X0Y6;
		cell D0X0Y7;
		cell D0X0Y8;
		cell D0X0Y9;
		cell D0X0Y10;
		cell D0X0Y11;
		cell D0X0Y12;
		cell D0X0Y13;
		cell D0X0Y14;
		cell D0X0Y0;
		cell D0X13Y0;
		io PLL_A = D0X6Y0.IOI[1];
		io PLL_B = D0X7Y0.IOI[0];
	}
}

// iCE40LP8K iCE40HX8K iCE40LP4K iCE40HX4K
chip CHIP5 {
	kind ice40p08;
	columns 34;
	rows 34;
	col_bio_split X30;
	cols_bram X8, X25;
	row_mid Y17;
	row_colbuf Y9 = Y0..Y17;
	row_colbuf Y25 = Y17..Y34;
	iob D0X0Y3.IOI[0] = D0X0Y3.IOB[0];
	iob D0X0Y3.IOI[1] = D0X0Y3.IOB[1];
	iob D0X0Y4.IOI[0] = D0X0Y4.IOB[0];
	iob D0X0Y4.IOI[1] = D0X0Y4.IOB[1];
	iob D0X0Y5.IOI[0] = D0X0Y5.IOB[0];
	iob D0X0Y5.IOI[1] = D0X0Y5.IOB[1];
	iob D0X0Y6.IOI[0] = D0X0Y6.IOB[0];
	iob D0X0Y6.IOI[1] = D0X0Y6.IOB[1];
	iob D0X0Y7.IOI[0] = D0X0Y7.IOB[0];
	iob D0X0Y7.IOI[1] = D0X0Y7.IOB[1];
	iob D0X0Y8.IOI[0] = D0X0Y8.IOB[0];
	iob D0X0Y8.IOI[1] = D0X0Y8.IOB[1];
	iob D0X0Y9.IOI[0] = D0X0Y9.IOB[0];
	iob D0X0Y9.IOI[1] = D0X0Y9.IOB[1];
	iob D0X0Y10.IOI[0] = D0X0Y10.IOB[0];
	iob D0X0Y10.IOI[1] = D0X0Y10.IOB[1];
	iob D0X0Y11.IOI[0] = D0X0Y11.IOB[0];
	iob D0X0Y11.IOI[1] = D0X0Y11.IOB[1];
	iob D0X0Y12.IOI[0] = D0X0Y12.IOB[0];
	iob D0X0Y12.IOI[1] = D0X0Y12.IOB[1];
	iob D0X0Y13.IOI[0] = D0X0Y13.IOB[0];
	iob D0X0Y13.IOI[1] = D0X0Y13.IOB[1];
	iob D0X0Y14.IOI[0] = D0X0Y14.IOB[0];
	iob D0X0Y14.IOI[1] = D0X0Y14.IOB[1];
	iob D0X0Y16.IOI[0] = D0X0Y16.IOB[0];
	iob D0X0Y16.IOI[1] = D0X0Y16.IOB[1];
	iob D0X0Y17.IOI[0] = D0X0Y17.IOB[0];
	iob D0X0Y17.IOI[1] = D0X0Y17.IOB[1];
	iob D0X0Y18.IOI[0] = D0X0Y18.IOB[0];
	iob D0X0Y18.IOI[1] = D0X0Y18.IOB[1];
	iob D0X0Y19.IOI[0] = D0X0Y19.IOB[0];
	iob D0X0Y19.IOI[1] = D0X0Y19.IOB[1];
	iob D0X0Y20.IOI[0] = D0X0Y20.IOB[0];
	iob D0X0Y20.IOI[1] = D0X0Y20.IOB[1];
	iob D0X0Y21.IOI[0] = D0X0Y21.IOB[0];
	iob D0X0Y21.IOI[1] = D0X0Y21.IOB[1];
	iob D0X0Y22.IOI[0] = D0X0Y22.IOB[0];
	iob D0X0Y22.IOI[1] = D0X0Y22.IOB[1];
	iob D0X0Y23.IOI[0] = D0X0Y23.IOB[0];
	iob D0X0Y23.IOI[1] = D0X0Y23.IOB[1];
	iob D0X0Y24.IOI[0] = D0X0Y24.IOB[0];
	iob D0X0Y24.IOI[1] = D0X0Y24.IOB[1];
	iob D0X0Y25.IOI[0] = D0X0Y25.IOB[0];
	iob D0X0Y25.IOI[1] = D0X0Y25.IOB[1];
	iob D0X0Y27.IOI[0] = D0X0Y27.IOB[0];
	iob D0X0Y27.IOI[1] = D0X0Y27.IOB[1];
	iob D0X0Y28.IOI[0] = D0X0Y28.IOB[0];
	iob D0X0Y28.IOI[1] = D0X0Y28.IOB[1];
	iob D0X0Y30.IOI[0] = D0X0Y30.IOB[0];
	iob D0X0Y30.IOI[1] = D0X0Y30.IOB[1];
	iob D0X0Y31.IOI[0] = D0X0Y31.IOB[0];
	iob D0X0Y31.IOI[1] = D0X0Y31.IOB[1];
	iob D0X1Y33.IOI[0] = D0X1Y33.IOB[0];
	iob D0X1Y33.IOI[1] = D0X1Y33.IOB[1];
	iob D0X2Y0.IOI[0] = D0X2Y0.IOB[0];
	iob D0X2Y0.IOI[1] = D0X2Y0.IOB[1];
	iob D0X2Y33.IOI[0] = D0X2Y33.IOB[0];
	iob D0X2Y33.IOI[1] = D0X2Y33.IOB[1];
	iob D0X3Y0.IOI[0] = D0X3Y0.IOB[0];
	iob D0X3Y0.IOI[1] = D0X3Y0.IOB[1];
	iob D0X3Y33.IOI[0] = D0X3Y33.IOB[0];
	iob D0X3Y33.IOI[1] = D0X3Y33.IOB[1];
	iob D0X4Y0.IOI[0] = D0X4Y0.IOB[0];
	iob D0X4Y0.IOI[1] = D0X4Y0.IOB[1];
	iob D0X4Y33.IOI[0] = D0X4Y33.IOB[0];
	iob D0X4Y33.IOI[1] = D0X4Y33.IOB[1];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y33.IOI[0] = D0X5Y33.IOB[0];
	iob D0X5Y33.IOI[1] = D0X5Y33.IOB[1];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y33.IOI[0] = D0X6Y33.IOB[0];
	iob D0X6Y33.IOI[1] = D0X6Y33.IOB[1];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X7Y33.IOI[0] = D0X7Y33.IOB[0];
	iob D0X7Y33.IOI[1] = D0X7Y33.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y33.IOI[0] = D0X8Y33.IOB[0];
	iob D0X8Y33.IOI[1] = D0X8Y33.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y33.IOI[0] = D0X9Y33.IOB[0];
	iob D0X9Y33.IOI[1] = D0X9Y33.IOB[1];
	iob D0X10Y0.IOI[0] = D0X10Y0.IOB[0];
	iob D0X10Y0.IOI[1] = D0X10Y0.IOB[1];
	iob D0X10Y33.IOI[0] = D0X10Y33.IOB[0];
	iob D0X10Y33.IOI[1] = D0X10Y33.IOB[1];
	iob D0X11Y0.IOI[0] = D0X11Y0.IOB[0];
	iob D0X11Y0.IOI[1] = D0X11Y0.IOB[1];
	iob D0X11Y33.IOI[0] = D0X11Y33.IOB[0];
	iob D0X11Y33.IOI[1] = D0X11Y33.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y33.IOI[0] = D0X12Y33.IOB[0];
	iob D0X12Y33.IOI[1] = D0X12Y33.IOB[1];
	iob D0X13Y0.IOI[0] = D0X13Y0.IOB[0];
	iob D0X13Y0.IOI[1] = D0X13Y0.IOB[1];
	iob D0X13Y33.IOI[0] = D0X13Y33.IOB[0];
	iob D0X13Y33.IOI[1] = D0X13Y33.IOB[1];
	iob D0X14Y0.IOI[0] = D0X14Y0.IOB[0];
	iob D0X14Y0.IOI[1] = D0X14Y0.IOB[1];
	iob D0X14Y33.IOI[0] = D0X14Y33.IOB[0];
	iob D0X14Y33.IOI[1] = D0X14Y33.IOB[1];
	iob D0X15Y0.IOI[0] = D0X15Y0.IOB[0];
	iob D0X15Y0.IOI[1] = D0X15Y0.IOB[1];
	iob D0X16Y0.IOI[0] = D0X16Y0.IOB[0];
	iob D0X16Y0.IOI[1] = D0X16Y0.IOB[1];
	iob D0X16Y33.IOI[0] = D0X16Y33.IOB[0];
	iob D0X16Y33.IOI[1] = D0X16Y33.IOB[1];
	iob D0X17Y0.IOI[0] = D0X17Y0.IOB[0];
	iob D0X17Y0.IOI[1] = D0X17Y0.IOB[1];
	iob D0X17Y33.IOI[0] = D0X17Y33.IOB[0];
	iob D0X17Y33.IOI[1] = D0X17Y33.IOB[1];
	iob D0X18Y33.IOI[0] = D0X18Y33.IOB[0];
	iob D0X18Y33.IOI[1] = D0X18Y33.IOB[1];
	iob D0X19Y0.IOI[0] = D0X19Y0.IOB[0];
	iob D0X19Y0.IOI[1] = D0X19Y0.IOB[1];
	iob D0X19Y33.IOI[0] = D0X19Y33.IOB[0];
	iob D0X19Y33.IOI[1] = D0X19Y33.IOB[1];
	iob D0X20Y0.IOI[0] = D0X20Y0.IOB[0];
	iob D0X20Y0.IOI[1] = D0X20Y0.IOB[1];
	iob D0X20Y33.IOI[0] = D0X20Y33.IOB[0];
	iob D0X20Y33.IOI[1] = D0X20Y33.IOB[1];
	iob D0X21Y0.IOI[0] = D0X21Y0.IOB[0];
	iob D0X21Y0.IOI[1] = D0X21Y0.IOB[1];
	iob D0X21Y33.IOI[0] = D0X21Y33.IOB[0];
	iob D0X21Y33.IOI[1] = D0X21Y33.IOB[1];
	iob D0X22Y0.IOI[0] = D0X22Y0.IOB[0];
	iob D0X22Y0.IOI[1] = D0X22Y0.IOB[1];
	iob D0X22Y33.IOI[0] = D0X22Y33.IOB[0];
	iob D0X22Y33.IOI[1] = D0X22Y33.IOB[1];
	iob D0X23Y0.IOI[0] = D0X23Y0.IOB[0];
	iob D0X23Y0.IOI[1] = D0X23Y0.IOB[1];
	iob D0X23Y33.IOI[0] = D0X23Y33.IOB[0];
	iob D0X23Y33.IOI[1] = D0X23Y33.IOB[1];
	iob D0X24Y0.IOI[0] = D0X24Y0.IOB[0];
	iob D0X24Y0.IOI[1] = D0X24Y0.IOB[1];
	iob D0X24Y33.IOI[0] = D0X24Y33.IOB[0];
	iob D0X24Y33.IOI[1] = D0X24Y33.IOB[1];
	iob D0X25Y0.IOI[0] = D0X25Y0.IOB[0];
	iob D0X25Y0.IOI[1] = D0X25Y0.IOB[1];
	iob D0X25Y33.IOI[0] = D0X25Y33.IOB[0];
	iob D0X25Y33.IOI[1] = D0X25Y33.IOB[1];
	iob D0X26Y0.IOI[0] = D0X26Y0.IOB[0];
	iob D0X26Y0.IOI[1] = D0X26Y0.IOB[1];
	iob D0X26Y33.IOI[0] = D0X26Y33.IOB[0];
	iob D0X26Y33.IOI[1] = D0X26Y33.IOB[1];
	iob D0X27Y0.IOI[0] = D0X27Y0.IOB[0];
	iob D0X27Y0.IOI[1] = D0X27Y0.IOB[1];
	iob D0X27Y33.IOI[0] = D0X27Y33.IOB[0];
	iob D0X27Y33.IOI[1] = D0X27Y33.IOB[1];
	iob D0X28Y0.IOI[0] = D0X28Y0.IOB[0];
	iob D0X28Y33.IOI[0] = D0X28Y33.IOB[0];
	iob D0X28Y33.IOI[1] = D0X28Y33.IOB[1];
	iob D0X29Y0.IOI[0] = D0X29Y0.IOB[0];
	iob D0X29Y0.IOI[1] = D0X29Y0.IOB[1];
	iob D0X29Y33.IOI[0] = D0X29Y33.IOB[0];
	iob D0X29Y33.IOI[1] = D0X29Y33.IOB[1];
	iob D0X30Y0.IOI[0] = D0X30Y0.IOB[0];
	iob D0X30Y0.IOI[1] = D0X30Y0.IOB[1];
	iob D0X30Y33.IOI[0] = D0X30Y33.IOB[0];
	iob D0X30Y33.IOI[1] = D0X30Y33.IOB[1];
	iob D0X31Y0.IOI[0] = D0X31Y0.IOB[0];
	iob D0X31Y0.IOI[1] = D0X31Y0.IOB[1];
	iob D0X31Y33.IOI[0] = D0X31Y33.IOB[0];
	iob D0X31Y33.IOI[1] = D0X31Y33.IOB[1];
	iob D0X33Y1.IOI[0] = D0X33Y1.IOB[0];
	iob D0X33Y1.IOI[1] = D0X33Y1.IOB[1];
	iob D0X33Y2.IOI[0] = D0X33Y2.IOB[0];
	iob D0X33Y2.IOI[1] = D0X33Y2.IOB[1];
	iob D0X33Y3.IOI[0] = D0X33Y3.IOB[0];
	iob D0X33Y3.IOI[1] = D0X33Y3.IOB[1];
	iob D0X33Y4.IOI[0] = D0X33Y4.IOB[0];
	iob D0X33Y4.IOI[1] = D0X33Y4.IOB[1];
	iob D0X33Y5.IOI[0] = D0X33Y5.IOB[0];
	iob D0X33Y5.IOI[1] = D0X33Y5.IOB[1];
	iob D0X33Y6.IOI[0] = D0X33Y6.IOB[0];
	iob D0X33Y6.IOI[1] = D0X33Y6.IOB[1];
	iob D0X33Y7.IOI[0] = D0X33Y7.IOB[0];
	iob D0X33Y7.IOI[1] = D0X33Y7.IOB[1];
	iob D0X33Y8.IOI[0] = D0X33Y8.IOB[0];
	iob D0X33Y8.IOI[1] = D0X33Y8.IOB[1];
	iob D0X33Y9.IOI[0] = D0X33Y9.IOB[0];
	iob D0X33Y9.IOI[1] = D0X33Y9.IOB[1];
	iob D0X33Y10.IOI[0] = D0X33Y10.IOB[0];
	iob D0X33Y10.IOI[1] = D0X33Y10.IOB[1];
	iob D0X33Y11.IOI[0] = D0X33Y11.IOB[0];
	iob D0X33Y11.IOI[1] = D0X33Y11.IOB[1];
	iob D0X33Y12.IOI[0] = D0X33Y12.IOB[0];
	iob D0X33Y12.IOI[1] = D0X33Y12.IOB[1];
	iob D0X33Y13.IOI[0] = D0X33Y13.IOB[0];
	iob D0X33Y13.IOI[1] = D0X33Y13.IOB[1];
	iob D0X33Y14.IOI[0] = D0X33Y14.IOB[0];
	iob D0X33Y14.IOI[1] = D0X33Y14.IOB[1];
	iob D0X33Y15.IOI[0] = D0X33Y15.IOB[0];
	iob D0X33Y15.IOI[1] = D0X33Y15.IOB[1];
	iob D0X33Y16.IOI[0] = D0X33Y16.IOB[0];
	iob D0X33Y16.IOI[1] = D0X33Y16.IOB[1];
	iob D0X33Y17.IOI[0] = D0X33Y17.IOB[0];
	iob D0X33Y17.IOI[1] = D0X33Y17.IOB[1];
	iob D0X33Y19.IOI[0] = D0X33Y19.IOB[0];
	iob D0X33Y19.IOI[1] = D0X33Y19.IOB[1];
	iob D0X33Y20.IOI[0] = D0X33Y20.IOB[0];
	iob D0X33Y20.IOI[1] = D0X33Y20.IOB[1];
	iob D0X33Y21.IOI[0] = D0X33Y21.IOB[0];
	iob D0X33Y21.IOI[1] = D0X33Y21.IOB[1];
	iob D0X33Y22.IOI[0] = D0X33Y22.IOB[0];
	iob D0X33Y22.IOI[1] = D0X33Y22.IOB[1];
	iob D0X33Y23.IOI[0] = D0X33Y23.IOB[0];
	iob D0X33Y23.IOI[1] = D0X33Y23.IOB[1];
	iob D0X33Y24.IOI[0] = D0X33Y24.IOB[0];
	iob D0X33Y24.IOI[1] = D0X33Y24.IOB[1];
	iob D0X33Y25.IOI[0] = D0X33Y25.IOB[0];
	iob D0X33Y25.IOI[1] = D0X33Y25.IOB[1];
	iob D0X33Y26.IOI[0] = D0X33Y26.IOB[0];
	iob D0X33Y26.IOI[1] = D0X33Y26.IOB[1];
	iob D0X33Y27.IOI[0] = D0X33Y27.IOB[0];
	iob D0X33Y27.IOI[1] = D0X33Y27.IOB[1];
	iob D0X33Y28.IOI[0] = D0X33Y28.IOB[0];
	iob D0X33Y28.IOI[1] = D0X33Y28.IOB[1];
	iob D0X33Y29.IOI[0] = D0X33Y29.IOB[0];
	iob D0X33Y29.IOI[1] = D0X33Y29.IOB[1];
	iob D0X33Y30.IOI[0] = D0X33Y30.IOB[0];
	iob D0X33Y30.IOI[1] = D0X33Y30.IOB[1];
	iob D0X33Y31.IOI[0] = D0X33Y31.IOB[0];
	special GLOBALS {
		io CFG_SDO0 = D0X30Y0.IOI[0];
		io CFG_SDO1 = D0X33Y3.IOI[0];
		io CFG_SDO2 = D0X28Y0.IOI[0];
		io CFG_SDO3 = D0X27Y0.IOI[1];
		io CFG_SDO4 = D0X27Y0.IOI[0];
		io CFG_SDO5 = D0X26Y0.IOI[1];
		io CFG_SDO6 = D0X26Y0.IOI[0];
		io CFG_SDO7 = D0X25Y0.IOI[1];
		io CFG_SDI0 = D0X30Y0.IOI[1];
		io CFG_SDI1 = D0X33Y3.IOI[1];
		io CFG_SDI2 = D0X33Y4.IOI[0];
		io CFG_SDI3 = D0X33Y4.IOI[1];
		io CFG_SDI4 = D0X33Y5.IOI[0];
		io CFG_SDI5 = D0X33Y5.IOI[1];
		io CFG_SDI6 = D0X33Y6.IOI[0];
		io CFG_SDI7 = D0X33Y6.IOI[1];
		io CFG_SCK = D0X31Y0.IOI[0];
		io CFG_CS_B = D0X31Y0.IOI[1];
		io CBSEL0 = D0X29Y0.IOI[0];
		io CBSEL1 = D0X29Y0.IOI[1];
		io JTAG_TDI = D0X33Y1.IOI[0];
		io JTAG_TMS = D0X33Y1.IOI[1];
		io JTAG_TCK = D0X33Y2.IOI[0];
		io JTAG_TDO = D0X33Y2.IOI[1];
	}
	special GB_ROOT {
		cell D0X17Y0;
		cell D0X17Y33;
		cell D0X33Y17;
		cell D0X0Y17;
		cell D0X16Y33;
		cell D0X16Y0;
		cell D0X0Y16;
		cell D0X33Y16;
		io GB_IN0 = D0X33Y16.IOI[1];
		io GB_IN1 = D0X0Y16.IOI[1];
		io GB_IN2 = D0X17Y33.IOI[0];
		io GB_IN3 = D0X17Y0.IOI[0];
		io GB_IN4 = D0X0Y17.IOI[0];
		io GB_IN5 = D0X33Y17.IOI[0];
		io GB_IN6 = D0X16Y0.IOI[1];
		io GB_IN7 = D0X16Y33.IOI[1];
	}
	special LATCH_IO_W {
		cell D0X0Y15;
	}
	special LATCH_IO_E {
		cell D0X33Y18;
	}
	special LATCH_IO_S {
		cell D0X18Y0;
	}
	special LATCH_IO_N {
		cell D0X15Y33;
	}
	special WARMBOOT {
		cell D0X31Y0;
		cell D0X33Y1;
		cell D0X33Y2;
	}
	special PLL_S {
		cell D0X5Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X10Y0;
		cell D0X11Y0;
		cell D0X12Y0;
		cell D0X13Y0;
		cell D0X14Y0;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		cell D0X19Y0;
		cell D0X20Y0;
		cell D0X21Y0;
		cell D0X22Y0;
		cell D0X0Y0;
		cell D0X33Y0;
		io PLL_A = D0X16Y0.IOI[1];
		io PLL_B = D0X17Y0.IOI[0];
	}
	special PLL_N {
		cell D0X5Y33;
		cell D0X6Y33;
		cell D0X7Y33;
		cell D0X8Y33;
		cell D0X9Y33;
		cell D0X10Y33;
		cell D0X11Y33;
		cell D0X12Y33;
		cell D0X13Y33;
		cell D0X14Y33;
		cell D0X15Y33;
		cell D0X16Y33;
		cell D0X17Y33;
		cell D0X18Y33;
		cell D0X19Y33;
		cell D0X20Y33;
		cell D0X21Y33;
		cell D0X22Y33;
		cell D0X0Y33;
		cell D0X33Y33;
		io PLL_A = D0X16Y33.IOI[1];
		io PLL_B = D0X17Y33.IOI[0];
	}
}

// iCE40LP384
chip CHIP6 {
	kind ice40p03;
	columns 8;
	rows 10;
	col_bio_split X5;
	row_mid Y5;
	iob D0X0Y1.IOI[0] = D0X0Y1.IOB[0];
	iob D0X0Y1.IOI[1] = D0X0Y1.IOB[1];
	iob D0X0Y2.IOI[0] = D0X0Y2.IOB[0];
	iob D0X0Y2.IOI[1] = D0X0Y2.IOB[1];
	iob D0X0Y3.IOI[0] = D0X0Y3.IOB[0];
	iob D0X0Y3.IOI[1] = D0X0Y3.IOB[1];
	iob D0X0Y4.IOI[0] = D0X0Y4.IOB[0];
	iob D0X0Y4.IOI[1] = D0X0Y4.IOB[1];
	iob D0X0Y5.IOI[0] = D0X0Y5.IOB[0];
	iob D0X0Y5.IOI[1] = D0X0Y5.IOB[1];
	iob D0X0Y6.IOI[0] = D0X0Y6.IOB[0];
	iob D0X0Y6.IOI[1] = D0X0Y6.IOB[1];
	iob D0X0Y7.IOI[0] = D0X0Y7.IOB[0];
	iob D0X0Y7.IOI[1] = D0X0Y7.IOB[1];
	iob D0X0Y8.IOI[0] = D0X0Y8.IOB[0];
	iob D0X0Y8.IOI[1] = D0X0Y8.IOB[1];
	iob D0X1Y0.IOI[0] = D0X1Y0.IOB[0];
	iob D0X1Y0.IOI[1] = D0X1Y0.IOB[1];
	iob D0X1Y9.IOI[0] = D0X1Y9.IOB[0];
	iob D0X1Y9.IOI[1] = D0X1Y9.IOB[1];
	iob D0X2Y0.IOI[0] = D0X2Y0.IOB[0];
	iob D0X2Y0.IOI[1] = D0X2Y0.IOB[1];
	iob D0X2Y9.IOI[0] = D0X2Y9.IOB[0];
	iob D0X2Y9.IOI[1] = D0X2Y9.IOB[1];
	iob D0X3Y0.IOI[0] = D0X3Y0.IOB[0];
	iob D0X3Y0.IOI[1] = D0X3Y0.IOB[1];
	iob D0X3Y9.IOI[0] = D0X3Y9.IOB[0];
	iob D0X3Y9.IOI[1] = D0X3Y9.IOB[1];
	iob D0X4Y0.IOI[0] = D0X4Y0.IOB[0];
	iob D0X4Y0.IOI[1] = D0X4Y0.IOB[1];
	iob D0X4Y9.IOI[0] = D0X4Y9.IOB[0];
	iob D0X4Y9.IOI[1] = D0X4Y9.IOB[1];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y9.IOI[0] = D0X5Y9.IOB[0];
	iob D0X5Y9.IOI[1] = D0X5Y9.IOB[1];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y9.IOI[0] = D0X6Y9.IOB[0];
	iob D0X6Y9.IOI[1] = D0X6Y9.IOB[1];
	iob D0X7Y1.IOI[0] = D0X7Y1.IOB[0];
	iob D0X7Y1.IOI[1] = D0X7Y1.IOB[1];
	iob D0X7Y2.IOI[0] = D0X7Y2.IOB[0];
	iob D0X7Y2.IOI[1] = D0X7Y2.IOB[1];
	iob D0X7Y3.IOI[0] = D0X7Y3.IOB[0];
	iob D0X7Y3.IOI[1] = D0X7Y3.IOB[1];
	iob D0X7Y4.IOI[0] = D0X7Y4.IOB[0];
	iob D0X7Y4.IOI[1] = D0X7Y4.IOB[1];
	iob D0X7Y5.IOI[0] = D0X7Y5.IOB[0];
	iob D0X7Y5.IOI[1] = D0X7Y5.IOB[1];
	iob D0X7Y6.IOI[0] = D0X7Y6.IOB[0];
	iob D0X7Y6.IOI[1] = D0X7Y6.IOB[1];
	iob D0X7Y7.IOI[0] = D0X7Y7.IOB[0];
	iob D0X7Y7.IOI[1] = D0X7Y7.IOB[1];
	iob D0X7Y8.IOI[0] = D0X7Y8.IOB[0];
	iob D0X7Y8.IOI[1] = D0X7Y8.IOB[1];
	special GLOBALS {
		io CFG_SDO0 = D0X5Y0.IOI[0];
		io CFG_SDI0 = D0X5Y0.IOI[1];
		io CFG_SCK = D0X6Y0.IOI[0];
		io CFG_CS_B = D0X6Y0.IOI[1];
		io CBSEL0 = D0X4Y0.IOI[0];
		io CBSEL1 = D0X4Y0.IOI[1];
		io JTAG_TDI = D0X7Y1.IOI[0];
		io JTAG_TMS = D0X7Y1.IOI[1];
		io JTAG_TCK = D0X7Y2.IOI[0];
		io JTAG_TDO = D0X7Y2.IOI[1];
	}
	special GB_ROOT {
		cell D0X4Y0;
		cell D0X4Y9;
		cell D0X7Y5;
		cell D0X0Y5;
		cell D0X3Y9;
		cell D0X3Y0;
		cell D0X0Y4;
		cell D0X7Y4;
		io GB_IN0 = D0X7Y4.IOI[1];
		io GB_IN1 = D0X0Y4.IOI[1];
		io GB_IN2 = D0X4Y9.IOI[0];
		io GB_IN3 = D0X4Y0.IOI[0];
		io GB_IN4 = D0X0Y5.IOI[0];
		io GB_IN5 = D0X7Y5.IOI[0];
		io GB_IN6 = D0X3Y0.IOI[1];
		io GB_IN7 = D0X3Y9.IOI[1];
	}
	special LATCH_IO_W {
		cell D0X0Y3;
	}
	special LATCH_IO_E {
		cell D0X7Y6;
	}
	special LATCH_IO_S {
		cell D0X2Y0;
	}
	special LATCH_IO_N {
		cell D0X5Y9;
	}
}

// iCE40LM4K iCE40LM2K iCE40LM1K
chip CHIP7 {
	kind ice40r04;
	columns 26;
	rows 22;
	col_bio_split X23;
	cols_bram X6, X19;
	row_mid Y11;
	row_colbuf Y5 = Y0..Y11;
	row_colbuf Y17 = Y11..Y22;
	iob D0X4Y21.IOI[0] = D0X4Y21.IOB[0];
	iob D0X4Y21.IOI[1] = D0X4Y21.IOB[1];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y21.IOI[0] = D0X5Y21.IOB[0];
	iob D0X5Y21.IOI[1] = D0X5Y21.IOB[1];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y21.IOI[0] = D0X6Y21.IOB[0];
	iob D0X6Y21.IOI[1] = D0X6Y21.IOB[1];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X7Y21.IOI[0] = D0X7Y21.IOB[0];
	iob D0X7Y21.IOI[1] = D0X7Y21.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y21.IOI[0] = D0X8Y21.IOB[0];
	iob D0X8Y21.IOI[1] = D0X8Y21.IOB[1];
	iob D0X9Y21.IOI[0] = D0X9Y21.IOB[0];
	iob D0X9Y21.IOI[1] = D0X9Y21.IOB[1];
	iob D0X10Y0.IOI[0] = D0X10Y0.IOB[0];
	iob D0X10Y0.IOI[1] = D0X10Y0.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y21.IOI[0] = D0X12Y21.IOB[0];
	iob D0X12Y21.IOI[1] = D0X12Y21.IOB[1];
	iob D0X13Y0.IOI[0] = D0X13Y0.IOB[0];
	iob D0X13Y0.IOI[1] = D0X13Y0.IOB[1];
	iob D0X13Y21.IOI[0] = D0X13Y21.IOB[0];
	iob D0X13Y21.IOI[1] = D0X13Y21.IOB[1];
	iob D0X14Y0.IOI[0] = D0X14Y0.IOB[0];
	iob D0X14Y0.IOI[1] = D0X14Y0.IOB[1];
	iob D0X14Y21.IOI[0] = D0X14Y21.IOB[0];
	iob D0X14Y21.IOI[1] = D0X14Y21.IOB[1];
	iob D0X15Y21.IOI[0] = D0X15Y21.IOB[0];
	iob D0X15Y21.IOI[1] = D0X15Y21.IOB[1];
	iob D0X16Y21.IOI[0] = D0X16Y21.IOB[0];
	iob D0X16Y21.IOI[1] = D0X16Y21.IOB[1];
	iob D0X17Y21.IOI[0] = D0X17Y21.IOB[0];
	iob D0X17Y21.IOI[1] = D0X17Y21.IOB[1];
	iob D0X18Y21.IOI[0] = D0X18Y21.IOB[0];
	iob D0X18Y21.IOI[1] = D0X18Y21.IOB[1];
	iob D0X19Y0.IOI[0] = D0X19Y0.IOB[0];
	iob D0X19Y0.IOI[1] = D0X19Y0.IOB[1];
	iob D0X19Y21.IOI[0] = D0X19Y21.IOB[0];
	iob D0X19Y21.IOI[1] = D0X19Y21.IOB[1];
	iob D0X21Y0.IOI[0] = D0X21Y0.IOB[0];
	iob D0X21Y0.IOI[1] = D0X21Y0.IOB[1];
	iob D0X21Y21.IOI[0] = D0X21Y21.IOB[0];
	iob D0X21Y21.IOI[1] = D0X21Y21.IOB[1];
	iob D0X22Y0.IOI[0] = D0X22Y0.IOB[0];
	iob D0X22Y0.IOI[1] = D0X22Y0.IOB[1];
	iob D0X22Y21.IOI[0] = D0X22Y21.IOB[0];
	iob D0X22Y21.IOI[1] = D0X22Y21.IOB[1];
	iob D0X23Y0.IOI[0] = D0X23Y0.IOB[0];
	iob D0X23Y0.IOI[1] = D0X23Y0.IOB[1];
	iob D0X23Y21.IOI[0] = D0X23Y21.IOB[0];
	iob D0X23Y21.IOI[1] = D0X23Y21.IOB[1];
	iob D0X24Y0.IOI[0] = D0X24Y0.IOB[0];
	iob D0X24Y0.IOI[1] = D0X24Y0.IOB[1];
	special GLOBALS {
		io CFG_SDO0 = D0X23Y0.IOI[0];
		io CFG_SDI0 = D0X23Y0.IOI[1];
		io CFG_SCK = D0X24Y0.IOI[0];
		io CFG_CS_B = D0X24Y0.IOI[1];
		io CBSEL0 = D0X22Y0.IOI[0];
		io CBSEL1 = D0X22Y0.IOI[1];
	}
	special GB_ROOT {
		cell D0X13Y0;
		cell D0X13Y21;
		cell D0X19Y21;
		cell D0X6Y21;
		cell D0X12Y21;
		cell D0X12Y0;
		cell D0X6Y0;
		cell D0X19Y0;
		io GB_IN0 = D0X19Y0.IOI[0];
		io GB_IN1 = D0X6Y0.IOI[1];
		io GB_IN2 = D0X13Y21.IOI[0];
		io GB_IN3 = D0X13Y0.IOI[0];
		io GB_IN6 = D0X12Y0.IOI[1];
		io GB_IN7 = D0X12Y21.IOI[1];
	}
	special LATCH_IO_W {
		cell D0X0Y12;
	}
	special LATCH_IO_E {
		cell D0X25Y12;
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X14Y21;
	}
	special WARMBOOT {
		cell D0X25Y1;
		cell D0X23Y0;
		cell D0X24Y0;
	}
	special PLL_S {
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		cell D0X5Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X10Y0;
		cell D0X11Y0;
		cell D0X12Y0;
		cell D0X13Y0;
		cell D0X14Y0;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		cell D0X0Y0;
		cell D0X25Y0;
		io PLL_A = D0X12Y0.IOI[1];
		io PLL_B = D0X13Y0.IOI[0];
	}
	special PLL_N {
		cell D0X1Y21;
		cell D0X2Y21;
		cell D0X3Y21;
		cell D0X4Y21;
		cell D0X5Y21;
		cell D0X6Y21;
		cell D0X7Y21;
		cell D0X8Y21;
		cell D0X9Y21;
		cell D0X10Y21;
		cell D0X11Y21;
		cell D0X12Y21;
		cell D0X13Y21;
		cell D0X14Y21;
		cell D0X15Y21;
		cell D0X16Y21;
		cell D0X17Y21;
		cell D0X18Y21;
		cell D0X0Y21;
		cell D0X25Y21;
		io PLL_A = D0X12Y21.IOI[1];
		io PLL_B = D0X13Y21.IOI[0];
	}
	special SPI_W {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y4;
		cell D0X0Y5;
		cell D0X0Y6;
		cell D0X0Y7;
		cell D0X0Y8;
		cell D0X0Y9;
		cell D0X0Y10;
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		cell D0X9Y0;
		io SPI_COPI = D0X6Y0.IOI[1];
		io SPI_CIPO = D0X6Y0.IOI[0];
		io SPI_SCK = D0X7Y0.IOI[0];
		io SPI_CS_B0 = D0X7Y0.IOI[1];
		io SPI_CS_B1 = D0X5Y0.IOI[1];
	}
	special SPI_E {
		cell D0X25Y1;
		cell D0X25Y2;
		cell D0X25Y3;
		cell D0X25Y4;
		cell D0X25Y5;
		cell D0X25Y6;
		cell D0X25Y7;
		cell D0X25Y8;
		cell D0X25Y9;
		cell D0X25Y10;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		cell D0X20Y0;
		io SPI_COPI = D0X23Y0.IOI[1];
		io SPI_CIPO = D0X23Y0.IOI[0];
		io SPI_SCK = D0X24Y0.IOI[0];
		io SPI_CS_B0 = D0X24Y0.IOI[1];
		io SPI_CS_B1 = D0X21Y0.IOI[1];
	}
	special I2C_W {
		cell D0X0Y11;
		cell D0X0Y12;
		cell D0X0Y13;
		cell D0X0Y14;
		cell D0X0Y15;
		cell D0X0Y16;
		cell D0X0Y17;
		cell D0X0Y18;
		cell D0X0Y19;
		cell D0X0Y20;
		cell D0X2Y21;
		cell D0X3Y21;
		io I2C_SCL = D0X6Y21.IOI[0];
		io I2C_SDA = D0X5Y21.IOI[1];
	}
	special I2C_E {
		cell D0X25Y11;
		cell D0X25Y12;
		cell D0X25Y13;
		cell D0X25Y14;
		cell D0X25Y15;
		cell D0X25Y16;
		cell D0X25Y17;
		cell D0X25Y18;
		cell D0X25Y19;
		cell D0X25Y20;
		cell D0X10Y21;
		cell D0X11Y21;
		io I2C_SCL = D0X22Y21.IOI[1];
		io I2C_SDA = D0X21Y21.IOI[1];
	}
	special LSOSC {
		cell D0X24Y21;
		cell D0X25Y20;
	}
	special HSOSC {
		cell D0X1Y21;
		cell D0X0Y20;
	}
}

// iCE5LP4K iCE5LP2K iCE5LP1K
chip CHIP8 {
	kind ice40t04;
	columns 26;
	rows 22;
	col_bio_split X12;
	cols_bram X6, X19;
	row_mid Y11;
	row_colbuf Y5 = Y0..Y11;
	row_colbuf Y17 = Y11..Y22;
	rows_mac16 Y5, Y13;
	iob D0X4Y21.IOI[0] = D0X4Y21.IOB[0];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y21.IOI[0] = D0X5Y21.IOB[0];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y21.IOI[0] = D0X6Y21.IOB[0];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y21.IOI[0] = D0X8Y21.IOB[0];
	iob D0X8Y21.IOI[1] = D0X8Y21.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y21.IOI[0] = D0X9Y21.IOB[0];
	iob D0X9Y21.IOI[1] = D0X9Y21.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y21.IOI[0] = D0X12Y21.IOB[0];
	iob D0X12Y21.IOI[1] = D0X12Y21.IOB[1];
	iob D0X13Y0.IOI[0] = D0X13Y0.IOB[0];
	iob D0X13Y0.IOI[1] = D0X13Y0.IOB[1];
	iob D0X13Y21.IOI[0] = D0X13Y21.IOB[0];
	iob D0X13Y21.IOI[1] = D0X13Y21.IOB[1];
	iob D0X14Y0.IOI[0] = D0X14Y0.IOB[0];
	iob D0X14Y0.IOI[1] = D0X14Y0.IOB[1];
	iob D0X15Y0.IOI[0] = D0X15Y0.IOB[0];
	iob D0X15Y0.IOI[1] = D0X15Y0.IOB[1];
	iob D0X16Y0.IOI[0] = D0X16Y0.IOB[0];
	iob D0X16Y0.IOI[1] = D0X16Y0.IOB[1];
	iob D0X16Y21.IOI[0] = D0X16Y21.IOB[0];
	iob D0X16Y21.IOI[1] = D0X16Y21.IOB[1];
	iob D0X17Y0.IOI[0] = D0X17Y0.IOB[0];
	iob D0X17Y0.IOI[1] = D0X17Y0.IOB[1];
	iob D0X17Y21.IOI[0] = D0X17Y21.IOB[0];
	iob D0X17Y21.IOI[1] = D0X17Y21.IOB[1];
	iob D0X18Y0.IOI[0] = D0X18Y0.IOB[0];
	iob D0X18Y0.IOI[1] = D0X18Y0.IOB[1];
	iob D0X18Y21.IOI[0] = D0X18Y21.IOB[0];
	iob D0X18Y21.IOI[1] = D0X18Y21.IOB[1];
	iob D0X19Y0.IOI[0] = D0X19Y0.IOB[0];
	iob D0X19Y0.IOI[1] = D0X19Y0.IOB[1];
	iob D0X19Y21.IOI[0] = D0X19Y21.IOB[0];
	iob D0X19Y21.IOI[1] = D0X19Y21.IOB[1];
	iob D0X20Y0.IOI[0] = D0X20Y0.IOB[0];
	iob D0X20Y0.IOI[1] = D0X20Y0.IOB[1];
	iob D0X21Y0.IOI[0] = D0X21Y0.IOB[0];
	iob D0X21Y0.IOI[1] = D0X21Y0.IOB[1];
	iob D0X21Y21.IOI[0] = D0X21Y21.IOB[0];
	iob D0X22Y0.IOI[0] = D0X22Y0.IOB[0];
	iob D0X22Y0.IOI[1] = D0X22Y0.IOB[1];
	iob D0X23Y0.IOI[0] = D0X23Y0.IOB[0];
	iob D0X23Y0.IOI[1] = D0X23Y0.IOB[1];
	iob D0X24Y0.IOI[0] = D0X24Y0.IOB[0];
	iob D0X24Y0.IOI[1] = D0X24Y0.IOB[1];
	ioi_od D0X4Y21.IOI[0];
	ioi_od D0X5Y21.IOI[0];
	ioi_od D0X6Y21.IOI[0];
	ioi_od D0X21Y21.IOI[0];
	special GLOBALS {
		io CFG_SDO0 = D0X23Y0.IOI[0];
		io CFG_SDI0 = D0X23Y0.IOI[1];
		io CFG_SCK = D0X24Y0.IOI[0];
		io CFG_CS_B = D0X24Y0.IOI[1];
		io CBSEL0 = D0X22Y0.IOI[0];
		io CBSEL1 = D0X22Y0.IOI[1];
	}
	special GB_ROOT {
		cell D0X13Y0;
		cell D0X13Y21;
		cell D0X19Y21;
		cell D0X6Y21;
		cell D0X12Y21;
		cell D0X12Y0;
		cell D0X6Y0;
		cell D0X19Y0;
		io GB_IN0 = D0X19Y0.IOI[1];
		io GB_IN1 = D0X6Y0.IOI[1];
		io GB_IN2 = D0X13Y21.IOI[0];
		io GB_IN3 = D0X13Y0.IOI[0];
		io GB_IN6 = D0X12Y0.IOI[1];
		io GB_IN7 = D0X12Y21.IOI[1];
	}
	special MISC {
		cell D0X0Y18;
		cell D0X0Y19;
		cell D0X0Y20;
		cell D0X25Y17;
		cell D0X25Y18;
		cell D0X25Y19;
		cell D0X25Y20;
		cell D0X0Y16;
		cell D0X25Y3;
		io RGB_LED0 = D0X4Y21.IOI[0];
		io RGB_LED1 = D0X5Y21.IOI[0];
		io RGB_LED2 = D0X6Y21.IOI[0];
		io IR_LED = D0X21Y21.IOI[0];
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X14Y21;
	}
	special WARMBOOT {
		cell D0X22Y0;
		cell D0X23Y0;
		cell D0X24Y0;
	}
	special PLL_N {
		cell D0X1Y21;
		cell D0X2Y21;
		cell D0X3Y21;
		cell D0X4Y21;
		cell D0X5Y21;
		cell D0X6Y21;
		cell D0X7Y21;
		cell D0X8Y21;
		cell D0X9Y21;
		cell D0X10Y21;
		cell D0X11Y21;
		cell D0X12Y21;
		cell D0X13Y21;
		cell D0X14Y21;
		cell D0X15Y21;
		cell D0X16Y21;
		cell D0X17Y21;
		cell D0X18Y21;
		cell D0X0Y21;
		cell D0X25Y21;
		io PLL_A = D0X12Y21.IOI[1];
		io PLL_B = D0X13Y21.IOI[0];
	}
	special PLL_STUB_S {
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		cell D0X5Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X10Y0;
		cell D0X11Y0;
		cell D0X12Y0;
		cell D0X13Y0;
		cell D0X14Y0;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		cell D0X0Y0;
		cell D0X25Y0;
		io PLL_A = D0X12Y0.IOI[1];
		io PLL_B = D0X13Y0.IOI[0];
	}
	special SPI_W {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y4;
		io SPI_COPI = D0X6Y0.IOI[1];
		io SPI_CIPO = D0X6Y0.IOI[0];
		io SPI_SCK = D0X7Y0.IOI[0];
		io SPI_CS_B0 = D0X7Y0.IOI[1];
		io SPI_CS_B1 = D0X5Y0.IOI[1];
	}
	special SPI_E {
		cell D0X25Y1;
		cell D0X25Y2;
		cell D0X25Y3;
		cell D0X25Y4;
		io SPI_COPI = D0X23Y0.IOI[1];
		io SPI_CIPO = D0X23Y0.IOI[0];
		io SPI_SCK = D0X24Y0.IOI[0];
		io SPI_CS_B0 = D0X24Y0.IOI[1];
		io SPI_CS_B1 = D0X21Y0.IOI[1];
	}
	special I2C_W {
		cell D0X0Y19;
		cell D0X0Y20;
		io I2C_SCL = D0X13Y21.IOI[0];
		io I2C_SDA = D0X12Y21.IOI[1];
	}
	special I2C_E {
		cell D0X25Y19;
		cell D0X25Y20;
		io I2C_SCL = D0X19Y21.IOI[1];
		io I2C_SDA = D0X19Y21.IOI[0];
	}
}

// iCE40UP5K iCE40UP3K
chip CHIP9 {
	kind ice40t05;
	columns 26;
	rows 32;
	col_bio_split X12;
	cols_bram X6, X19;
	row_mid Y21;
	row_colbuf Y5 = Y0..Y11;
	row_colbuf Y15 = Y11..Y21;
	row_colbuf Y27 = Y21..Y32;
	rows_mac16 Y5, Y10, Y15, Y23;
	iob D0X4Y31.IOI[0] = D0X4Y31.IOB[0];
	iob D0X5Y0.IOI[0] = D0X5Y0.IOB[0];
	iob D0X5Y0.IOI[1] = D0X5Y0.IOB[1];
	iob D0X5Y31.IOI[0] = D0X5Y31.IOB[0];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y31.IOI[0] = D0X6Y31.IOB[0];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X8Y0.IOI[0] = D0X8Y0.IOB[0];
	iob D0X8Y0.IOI[1] = D0X8Y0.IOB[1];
	iob D0X8Y31.IOI[0] = D0X8Y31.IOB[0];
	iob D0X8Y31.IOI[1] = D0X8Y31.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y31.IOI[0] = D0X9Y31.IOB[0];
	iob D0X9Y31.IOI[1] = D0X9Y31.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	iob D0X12Y31.IOI[0] = D0X12Y31.IOB[0];
	iob D0X12Y31.IOI[1] = D0X12Y31.IOB[1];
	iob D0X13Y0.IOI[0] = D0X13Y0.IOB[0];
	iob D0X13Y0.IOI[1] = D0X13Y0.IOB[1];
	iob D0X13Y31.IOI[0] = D0X13Y31.IOB[0];
	iob D0X13Y31.IOI[1] = D0X13Y31.IOB[1];
	iob D0X14Y0.IOI[0] = D0X14Y0.IOB[0];
	iob D0X14Y0.IOI[1] = D0X14Y0.IOB[1];
	iob D0X15Y0.IOI[0] = D0X15Y0.IOB[0];
	iob D0X15Y0.IOI[1] = D0X15Y0.IOB[1];
	iob D0X16Y0.IOI[0] = D0X16Y0.IOB[0];
	iob D0X16Y0.IOI[1] = D0X16Y0.IOB[1];
	iob D0X16Y31.IOI[0] = D0X16Y31.IOB[0];
	iob D0X16Y31.IOI[1] = D0X16Y31.IOB[1];
	iob D0X17Y0.IOI[0] = D0X17Y0.IOB[0];
	iob D0X17Y0.IOI[1] = D0X17Y0.IOB[1];
	iob D0X17Y31.IOI[0] = D0X17Y31.IOB[0];
	iob D0X17Y31.IOI[1] = D0X17Y31.IOB[1];
	iob D0X18Y0.IOI[0] = D0X18Y0.IOB[0];
	iob D0X18Y0.IOI[1] = D0X18Y0.IOB[1];
	iob D0X18Y31.IOI[0] = D0X18Y31.IOB[0];
	iob D0X18Y31.IOI[1] = D0X18Y31.IOB[1];
	iob D0X19Y0.IOI[0] = D0X19Y0.IOB[0];
	iob D0X19Y0.IOI[1] = D0X19Y0.IOB[1];
	iob D0X19Y31.IOI[0] = D0X19Y31.IOB[0];
	iob D0X19Y31.IOI[1] = D0X19Y31.IOB[1];
	iob D0X20Y0.IOI[0] = D0X20Y0.IOB[0];
	iob D0X20Y0.IOI[1] = D0X20Y0.IOB[1];
	iob D0X21Y0.IOI[0] = D0X21Y0.IOB[0];
	iob D0X21Y0.IOI[1] = D0X21Y0.IOB[1];
	iob D0X21Y31.IOI[0] = D0X21Y31.IOB[0];
	iob D0X22Y0.IOI[0] = D0X22Y0.IOB[0];
	iob D0X22Y0.IOI[1] = D0X22Y0.IOB[1];
	iob D0X23Y0.IOI[0] = D0X23Y0.IOB[0];
	iob D0X23Y0.IOI[1] = D0X23Y0.IOB[1];
	iob D0X24Y0.IOI[0] = D0X24Y0.IOB[0];
	iob D0X24Y0.IOI[1] = D0X24Y0.IOB[1];
	ioi_od D0X4Y31.IOI[0];
	ioi_od D0X5Y31.IOI[0];
	ioi_od D0X6Y31.IOI[0];
	special GLOBALS {
		io CFG_SDO0 = D0X23Y0.IOI[0];
		io CFG_SDI0 = D0X23Y0.IOI[1];
		io CFG_SCK = D0X24Y0.IOI[0];
		io CFG_CS_B = D0X24Y0.IOI[1];
		io CBSEL0 = D0X22Y0.IOI[0];
		io CBSEL1 = D0X22Y0.IOI[1];
	}
	special GB_ROOT {
		cell D0X13Y0;
		cell D0X13Y31;
		cell D0X19Y31;
		cell D0X6Y31;
		cell D0X12Y31;
		cell D0X12Y0;
		cell D0X6Y0;
		cell D0X19Y0;
		io GB_IN0 = D0X19Y0.IOI[1];
		io GB_IN1 = D0X6Y0.IOI[1];
		io GB_IN2 = D0X13Y31.IOI[0];
		io GB_IN3 = D0X13Y0.IOI[0];
		io GB_IN6 = D0X12Y0.IOI[1];
		io GB_IN7 = D0X12Y31.IOI[1];
	}
	special MISC {
		cell D0X0Y28;
		cell D0X0Y29;
		cell D0X0Y30;
		cell D0X25Y27;
		cell D0X25Y28;
		cell D0X25Y29;
		cell D0X25Y30;
		cell D0X0Y16;
		cell D0X25Y9;
		io RGB_LED0 = D0X4Y31.IOI[0];
		io RGB_LED1 = D0X5Y31.IOI[0];
		io RGB_LED2 = D0X6Y31.IOI[0];
		io I3C0 = D0X19Y31.IOI[0];
		io I3C1 = D0X19Y31.IOI[1];
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X14Y31;
	}
	special WARMBOOT {
		cell D0X22Y0;
		cell D0X23Y0;
		cell D0X24Y0;
	}
	special PLL_N {
		cell D0X1Y31;
		cell D0X2Y31;
		cell D0X3Y31;
		cell D0X4Y31;
		cell D0X5Y31;
		cell D0X6Y31;
		cell D0X7Y31;
		cell D0X8Y31;
		cell D0X9Y31;
		cell D0X10Y31;
		cell D0X11Y31;
		cell D0X12Y31;
		cell D0X13Y31;
		cell D0X14Y31;
		cell D0X15Y31;
		cell D0X16Y31;
		cell D0X17Y31;
		cell D0X18Y31;
		cell D0X0Y31;
		cell D0X25Y31;
		io PLL_A = D0X12Y31.IOI[1];
		io PLL_B = D0X13Y31.IOI[0];
	}
	special PLL_STUB_S {
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		cell D0X5Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X10Y0;
		cell D0X11Y0;
		cell D0X12Y0;
		cell D0X13Y0;
		cell D0X14Y0;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		cell D0X0Y0;
		cell D0X25Y0;
		io PLL_A = D0X12Y0.IOI[1];
		io PLL_B = D0X13Y0.IOI[0];
	}
	special SPI_W {
		cell D0X0Y19;
		cell D0X0Y20;
		cell D0X0Y21;
		cell D0X0Y22;
		io SPI_COPI = D0X6Y0.IOI[1];
		io SPI_CIPO = D0X6Y0.IOI[0];
		io SPI_SCK = D0X7Y0.IOI[0];
		io SPI_CS_B0 = D0X7Y0.IOI[1];
		io SPI_CS_B1 = D0X5Y0.IOI[1];
	}
	special SPI_E {
		cell D0X25Y19;
		cell D0X25Y20;
		cell D0X25Y21;
		cell D0X25Y22;
		io SPI_COPI = D0X23Y0.IOI[1];
		io SPI_CIPO = D0X23Y0.IOI[0];
		io SPI_SCK = D0X24Y0.IOI[0];
		io SPI_CS_B0 = D0X24Y0.IOI[1];
		io SPI_CS_B1 = D0X21Y0.IOI[1];
	}
	special I2C_W {
		cell D0X0Y29;
		cell D0X0Y30;
		io I2C_SCL = D0X13Y31.IOI[0];
		io I2C_SDA = D0X12Y31.IOI[1];
	}
	special I2C_E {
		cell D0X25Y29;
		cell D0X25Y30;
		io I2C_SCL = D0X19Y31.IOI[1];
		io I2C_SDA = D0X19Y31.IOI[0];
	}
	special SPRAM_W {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y4;
	}
	special SPRAM_E {
		cell D0X25Y1;
		cell D0X25Y2;
		cell D0X25Y3;
		cell D0X25Y4;
	}
}

// iCE40UL1K iCE40UL640
chip CHIP10 {
	kind ice40t01;
	columns 14;
	rows 16;
	col_bio_split X11;
	cols_bram X3, X10;
	row_mid Y7;
	row_colbuf Y3 = Y0..Y7;
	row_colbuf Y11 = Y7..Y16;
	iob D0X2Y0.IOI[0] = D0X2Y0.IOB[0];
	iob D0X2Y0.IOI[1] = D0X2Y0.IOB[1];
	iob D0X2Y15.IOI[0] = D0X2Y15.IOB[0];
	iob D0X2Y15.IOI[1] = D0X2Y15.IOB[1];
	iob D0X3Y0.IOI[0] = D0X3Y0.IOB[0];
	iob D0X3Y0.IOI[1] = D0X3Y0.IOB[1];
	iob D0X3Y15.IOI[0] = D0X3Y15.IOB[0];
	iob D0X3Y15.IOI[1] = D0X3Y15.IOB[1];
	iob D0X4Y0.IOI[0] = D0X4Y0.IOB[0];
	iob D0X4Y0.IOI[1] = D0X4Y0.IOB[1];
	iob D0X4Y15.IOI[0] = D0X4Y15.IOB[0];
	iob D0X4Y15.IOI[1] = D0X4Y15.IOB[1];
	iob D0X5Y15.IOI[0] = D0X5Y15.IOB[0];
	iob D0X5Y15.IOI[1] = D0X5Y15.IOB[1];
	iob D0X6Y0.IOI[0] = D0X6Y0.IOB[0];
	iob D0X6Y0.IOI[1] = D0X6Y0.IOB[1];
	iob D0X6Y15.IOI[0] = D0X6Y15.IOB[0];
	iob D0X6Y15.IOI[1] = D0X6Y15.IOB[1];
	iob D0X7Y0.IOI[0] = D0X7Y0.IOB[0];
	iob D0X7Y0.IOI[1] = D0X7Y0.IOB[1];
	iob D0X7Y15.IOI[0] = D0X7Y15.IOB[0];
	iob D0X7Y15.IOI[1] = D0X7Y15.IOB[1];
	iob D0X9Y0.IOI[0] = D0X9Y0.IOB[0];
	iob D0X9Y0.IOI[1] = D0X9Y0.IOB[1];
	iob D0X9Y15.IOI[0] = D0X9Y15.IOB[0];
	iob D0X9Y15.IOI[1] = D0X9Y15.IOB[1];
	iob D0X10Y0.IOI[0] = D0X10Y0.IOB[0];
	iob D0X10Y0.IOI[1] = D0X10Y0.IOB[1];
	iob D0X10Y15.IOI[0] = D0X10Y15.IOB[0];
	iob D0X10Y15.IOI[1] = D0X10Y15.IOB[1];
	iob D0X11Y0.IOI[0] = D0X11Y0.IOB[0];
	iob D0X11Y0.IOI[1] = D0X11Y0.IOB[1];
	iob D0X12Y0.IOI[0] = D0X12Y0.IOB[0];
	iob D0X12Y0.IOI[1] = D0X12Y0.IOB[1];
	ioi_od D0X2Y15.IOI[0];
	ioi_od D0X2Y15.IOI[1];
	ioi_od D0X3Y15.IOI[0];
	ioi_od D0X10Y15.IOI[0];
	ioi_od D0X10Y15.IOI[1];
	special GLOBALS {
		io CFG_SDO0 = D0X11Y0.IOI[0];
		io CFG_SDI0 = D0X11Y0.IOI[1];
		io CFG_SCK = D0X12Y0.IOI[0];
		io CFG_CS_B = D0X12Y0.IOI[1];
		io CBSEL0 = D0X10Y0.IOI[0];
		io CBSEL1 = D0X10Y0.IOI[1];
	}
	special GB_ROOT {
		cell D0X7Y0;
		cell D0X7Y15;
		cell D0X10Y15;
		cell D0X3Y15;
		cell D0X6Y15;
		cell D0X6Y0;
		cell D0X3Y0;
		cell D0X10Y0;
		io GB_IN0 = D0X10Y0.IOI[1];
		io GB_IN1 = D0X3Y0.IOI[1];
		io GB_IN2 = D0X7Y15.IOI[0];
		io GB_IN3 = D0X7Y0.IOI[0];
		io GB_IN6 = D0X6Y0.IOI[1];
		io GB_IN7 = D0X6Y15.IOI[1];
	}
	special MISC {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y12;
		cell D0X0Y13;
		cell D0X0Y14;
		cell D0X13Y1;
		cell D0X13Y2;
		cell D0X13Y3;
		cell D0X13Y12;
		cell D0X13Y13;
		cell D0X13Y14;
		io RGB_LED0 = D0X2Y15.IOI[0];
		io RGB_LED1 = D0X2Y15.IOI[1];
		io RGB_LED2 = D0X3Y15.IOI[0];
		io IR_LED = D0X10Y15.IOI[0];
		io BARCODE_LED = D0X10Y15.IOI[1];
	}
	special LATCH_IO_S {
		cell D0X5Y0;
	}
	special LATCH_IO_N {
		cell D0X5Y15;
	}
	special PLL_S {
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		cell D0X5Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X0Y1;
		cell D0X0Y0;
		cell D0X13Y0;
		io PLL_A = D0X6Y0.IOI[1];
		io PLL_B = D0X7Y0.IOI[0];
	}
	special I2C_FIFO_W {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y12;
		io I2C_SCL = D0X3Y0.IOI[1];
		io I2C_SDA = D0X3Y0.IOI[0];
	}
	special I2C_FIFO_E {
		cell D0X13Y1;
		cell D0X13Y2;
		cell D0X13Y3;
		cell D0X13Y12;
		io I2C_SCL = D0X9Y0.IOI[1];
		io I2C_SDA = D0X9Y0.IOI[0];
	}
}

// iCE65L04-DI
bond BOND0 {
	pin 1 = D0X0Y20.IOI[1].PAD;
	pin 2 = D0X0Y20.IOI[0].PAD;
	pin 3 = D0X0Y19.IOI[1].PAD;
	pin 4 = D0X0Y19.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 7 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 9 = D0X0Y18.IOI[1].PAD;
	pin 10 = D0X0Y18.IOI[0].PAD;
	pin 11 = D0X0Y17.IOI[1].PAD;
	pin 12 = D0X0Y17.IOI[0].PAD;
	pin 13 = D0X0Y0.POWER.VCCINT;
	pin 14 = D0X0Y16.IOI[1].PAD;
	pin 15 = D0X0Y16.IOI[0].PAD;
	pin 16 = D0X0Y15.IOI[1].PAD;
	pin 17 = D0X0Y15.IOI[0].PAD;
	pin 18 = D0X0Y0.POWER.GND;
	pin 19 = D0X0Y14.IOI[1].PAD;
	pin 20 = D0X0Y14.IOI[0].PAD;
	pin 21 = D0X0Y0.POWER.GND;
	pin 23 = D0X0Y13.IOI[1].PAD;
	pin 24 = D0X0Y13.IOI[0].PAD;
	pin 25 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 26 = D0X0Y0.POWER.VCCINT;
	pin 27 = D0X0Y12.IOI[1].PAD;
	pin 28 = D0X0Y12.IOI[0].PAD;
	pin 29 = D0X0Y11.IOI[1].PAD;
	pin 30 = D0X0Y11.IOI[0].PAD;
	pin 31 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 32 = D0X0Y0.IO_BANK[3].VREF;
	pin 33 = D0X0Y0.POWER.GND;
	pin 34 = D0X0Y10.IOI[1].PAD;
	pin 35 = D0X0Y10.IOI[0].PAD;
	pin 36 = D0X0Y0.POWER.GND;
	pin 37 = D0X0Y9.IOI[1].PAD;
	pin 38 = D0X0Y9.IOI[0].PAD;
	pin 39 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 41 = D0X0Y0.POWER.GND;
	pin 43 = D0X0Y8.IOI[1].PAD;
	pin 44 = D0X0Y8.IOI[0].PAD;
	pin 45 = D0X0Y0.POWER.GND;
	pin 46 = D0X0Y7.IOI[1].PAD;
	pin 47 = D0X0Y7.IOI[0].PAD;
	pin 48 = D0X0Y6.IOI[1].PAD;
	pin 49 = D0X0Y6.IOI[0].PAD;
	pin 50 = D0X0Y5.IOI[1].PAD;
	pin 51 = D0X0Y5.IOI[0].PAD;
	pin 52 = D0X0Y0.POWER.VCCINT;
	pin 53 = D0X0Y4.IOI[1].PAD;
	pin 54 = D0X0Y4.IOI[0].PAD;
	pin 55 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 57 = D0X0Y0.POWER.GND;
	pin 59 = D0X0Y3.IOI[1].PAD;
	pin 60 = D0X0Y3.IOI[0].PAD;
	pin 61 = D0X0Y2.IOI[1].PAD;
	pin 62 = D0X0Y2.IOI[0].PAD;
	pin 63 = D0X0Y1.IOI[1].PAD;
	pin 64 = D0X0Y1.IOI[0].PAD;
	pin 65 = D0X1Y0.IOI[0].PAD;
	pin 66 = D0X1Y0.IOI[1].PAD;
	pin 67 = D0X2Y0.IOI[0].PAD;
	pin 68 = D0X0Y0.POWER.GND;
	pin 69 = D0X2Y0.IOI[1].PAD;
	pin 70 = D0X3Y0.IOI[0].PAD;
	pin 71 = D0X3Y0.IOI[1].PAD;
	pin 72 = D0X4Y0.IOI[0].PAD;
	pin 73 = D0X4Y0.IOI[1].PAD;
	pin 74 = D0X5Y0.IOI[0].PAD;
	pin 75 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 76 = D0X5Y0.IOI[1].PAD;
	pin 77 = D0X6Y0.IOI[0].PAD;
	pin 78 = D0X0Y0.POWER.GND;
	pin 79 = D0X6Y0.IOI[1].PAD;
	pin 80 = D0X7Y0.IOI[0].PAD;
	pin 81 = D0X7Y0.IOI[1].PAD;
	pin 82 = D0X8Y0.IOI[0].PAD;
	pin 83 = D0X8Y0.IOI[1].PAD;
	pin 84 = D0X9Y0.IOI[0].PAD;
	pin 85 = D0X9Y0.IOI[1].PAD;
	pin 86 = D0X10Y0.IOI[0].PAD;
	pin 87 = D0X0Y0.POWER.GND;
	pin 88 = D0X10Y0.IOI[1].PAD;
	pin 89 = D0X11Y0.IOI[0].PAD;
	pin 90 = D0X0Y0.POWER.VCCINT;
	pin 91 = D0X11Y0.IOI[1].PAD;
	pin 92 = D0X12Y0.IOI[0].PAD;
	pin 93 = D0X12Y0.IOI[1].PAD;
	pin 94 = D0X13Y0.IOI[0].PAD;
	pin 95 = D0X13Y0.IOI[1].PAD;
	pin 96 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 97 = D0X14Y0.IOI[0].PAD;
	pin 98 = D0X14Y0.IOI[1].PAD;
	pin 99 = D0X0Y0.POWER.GND;
	pin 100 = D0X15Y0.IOI[0].PAD;
	pin 101 = D0X15Y0.IOI[1].PAD;
	pin 102 = D0X16Y0.IOI[0].PAD;
	pin 103 = D0X16Y0.IOI[1].PAD;
	pin 104 = D0X17Y0.IOI[0].PAD;
	pin 105 = D0X17Y0.IOI[1].PAD;
	pin 106 = D0X18Y0.IOI[0].PAD;
	pin 107 = D0X18Y0.IOI[1].PAD;
	pin 108 = D0X0Y0.POWER.VCCINT;
	pin 110 = D0X19Y0.IOI[0].PAD;
	pin 111 = D0X19Y0.IOI[1].PAD;
	pin 112 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 113 = D0X20Y0.IOI[0].PAD;
	pin 114 = D0X0Y0.POWER.GND;
	pin 115 = D0X20Y0.IOI[1].PAD;
	pin 116 = D0X21Y0.IOI[0].PAD;
	pin 117 = D0X21Y0.IOI[1].PAD;
	pin 118 = D0X22Y0.IOI[0].PAD;
	pin 119 = D0X22Y0.IOI[1].PAD;
	pin 120 = D0X0Y0.CONFIG.CDONE;
	pin 121 = D0X0Y0.CONFIG.CRESET_B;
	pin 122 = D0X23Y0.IOI[0].PAD;
	pin 123 = D0X23Y0.IOI[1].PAD;
	pin 124 = D0X0Y0.POWER.GND;
	pin 125 = D0X24Y0.IOI[0].PAD;
	pin 126 = D0X24Y0.IOI[1].PAD;
	pin 127 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 128 = D0X0Y0.CONFIG.TDI;
	pin 129 = D0X0Y0.CONFIG.TMS;
	pin 130 = D0X0Y0.CONFIG.TCK;
	pin 131 = D0X0Y0.CONFIG.TDO;
	pin 132 = D0X0Y0.CONFIG.TRST_B;
	pin 133 = D0X25Y1.IOI[0].PAD;
	pin 134 = D0X25Y1.IOI[1].PAD;
	pin 135 = D0X25Y2.IOI[0].PAD;
	pin 136 = D0X25Y2.IOI[1].PAD;
	pin 137 = D0X0Y0.POWER.GND;
	pin 138 = D0X0Y0.POWER.GND;
	pin 139 = D0X25Y3.IOI[0].PAD;
	pin 140 = D0X25Y3.IOI[1].PAD;
	pin 141 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 143 = D0X25Y4.IOI[0].PAD;
	pin 144 = D0X25Y4.IOI[1].PAD;
	pin 145 = D0X25Y5.IOI[0].PAD;
	pin 146 = D0X25Y5.IOI[1].PAD;
	pin 147 = D0X25Y6.IOI[0].PAD;
	pin 148 = D0X0Y0.POWER.VCCINT;
	pin 150 = D0X25Y6.IOI[1].PAD;
	pin 151 = D0X25Y7.IOI[0].PAD;
	pin 152 = D0X25Y7.IOI[1].PAD;
	pin 153 = D0X25Y8.IOI[0].PAD;
	pin 154 = D0X25Y8.IOI[1].PAD;
	pin 155 = D0X25Y9.IOI[0].PAD;
	pin 156 = D0X25Y9.IOI[1].PAD;
	pin 157 = D0X0Y0.POWER.GND;
	pin 159 = D0X25Y10.IOI[0].PAD;
	pin 160 = D0X25Y10.IOI[1].PAD;
	pin 161 = D0X25Y11.IOI[0].PAD;
	pin 162 = D0X25Y11.IOI[1].PAD;
	pin 163 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 165 = D0X25Y12.IOI[0].PAD;
	pin 166 = D0X25Y12.IOI[1].PAD;
	pin 167 = D0X25Y13.IOI[0].PAD;
	pin 168 = D0X25Y13.IOI[1].PAD;
	pin 169 = D0X25Y14.IOI[0].PAD;
	pin 170 = D0X25Y14.IOI[1].PAD;
	pin 171 = D0X0Y0.POWER.GND;
	pin 173 = D0X25Y15.IOI[0].PAD;
	pin 174 = D0X25Y15.IOI[1].PAD;
	pin 175 = D0X25Y16.IOI[0].PAD;
	pin 176 = D0X25Y16.IOI[1].PAD;
	pin 177 = D0X0Y0.POWER.VCCINT;
	pin 179 = D0X25Y17.IOI[0].PAD;
	pin 180 = D0X25Y17.IOI[1].PAD;
	pin 181 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 183 = D0X25Y18.IOI[0].PAD;
	pin 184 = D0X25Y18.IOI[1].PAD;
	pin 185 = D0X0Y0.POWER.GND;
	pin 186 = D0X25Y19.IOI[0].PAD;
	pin 187 = D0X25Y19.IOI[1].PAD;
	pin 188 = D0X25Y20.IOI[0].PAD;
	pin 189 = D0X25Y20.IOI[1].PAD;
	pin 190 = D0X0Y0.CONFIG.VPP_2V5;
	pin 191 = D0X0Y0.CONFIG.VPP_FAST;
	pin 192 = D0X0Y0.POWER.VCCINT;
	pin 193 = D0X0Y0.POWER.VCCINT;
	pin 194 = D0X24Y21.IOI[1].PAD;
	pin 195 = D0X24Y21.IOI[0].PAD;
	pin 196 = D0X23Y21.IOI[1].PAD;
	pin 197 = D0X23Y21.IOI[0].PAD;
	pin 198 = D0X22Y21.IOI[1].PAD;
	pin 199 = D0X22Y21.IOI[0].PAD;
	pin 200 = D0X21Y21.IOI[1].PAD;
	pin 201 = D0X21Y21.IOI[0].PAD;
	pin 202 = D0X0Y0.POWER.GND;
	pin 204 = D0X20Y21.IOI[1].PAD;
	pin 205 = D0X20Y21.IOI[0].PAD;
	pin 206 = D0X19Y21.IOI[1].PAD;
	pin 207 = D0X19Y21.IOI[0].PAD;
	pin 208 = D0X18Y21.IOI[1].PAD;
	pin 209 = D0X18Y21.IOI[0].PAD;
	pin 210 = D0X17Y21.IOI[1].PAD;
	pin 211 = D0X17Y21.IOI[0].PAD;
	pin 212 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 214 = D0X16Y21.IOI[1].PAD;
	pin 215 = D0X16Y21.IOI[0].PAD;
	pin 216 = D0X15Y21.IOI[1].PAD;
	pin 217 = D0X15Y21.IOI[0].PAD;
	pin 218 = D0X14Y21.IOI[1].PAD;
	pin 219 = D0X14Y21.IOI[0].PAD;
	pin 220 = D0X13Y21.IOI[1].PAD;
	pin 221 = D0X13Y21.IOI[0].PAD;
	pin 222 = D0X0Y0.POWER.GND;
	pin 224 = D0X12Y21.IOI[1].PAD;
	pin 225 = D0X12Y21.IOI[0].PAD;
	pin 226 = D0X11Y21.IOI[1].PAD;
	pin 227 = D0X11Y21.IOI[0].PAD;
	pin 228 = D0X0Y0.POWER.VCCINT;
	pin 230 = D0X10Y21.IOI[1].PAD;
	pin 231 = D0X10Y21.IOI[0].PAD;
	pin 232 = D0X9Y21.IOI[1].PAD;
	pin 233 = D0X9Y21.IOI[0].PAD;
	pin 234 = D0X0Y0.POWER.GND;
	pin 236 = D0X8Y21.IOI[1].PAD;
	pin 237 = D0X8Y21.IOI[0].PAD;
	pin 238 = D0X7Y21.IOI[1].PAD;
	pin 239 = D0X7Y21.IOI[0].PAD;
	pin 240 = D0X6Y21.IOI[1].PAD;
	pin 241 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 242 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 243 = D0X6Y21.IOI[0].PAD;
	pin 244 = D0X5Y21.IOI[1].PAD;
	pin 245 = D0X5Y21.IOI[0].PAD;
	pin 246 = D0X4Y21.IOI[1].PAD;
	pin 247 = D0X4Y21.IOI[0].PAD;
	pin 248 = D0X3Y21.IOI[1].PAD;
	pin 249 = D0X0Y0.POWER.GND;
	pin 250 = D0X3Y21.IOI[0].PAD;
	pin 251 = D0X2Y21.IOI[1].PAD;
	pin 252 = D0X2Y21.IOI[0].PAD;
	pin 253 = D0X1Y21.IOI[1].PAD;
	pin 254 = D0X1Y21.IOI[0].PAD;
}

// iCE65L04-CB284
bond BOND1 {
	pin A1 = nc;
	pin A2 = nc;
	pin A3 = nc;
	pin A4 = nc;
	pin A5 = D0X7Y21.IOI[0].PAD;
	pin A6 = D0X7Y21.IOI[1].PAD;
	pin A7 = D0X8Y21.IOI[0].PAD;
	pin A8 = nc;
	pin A9 = nc;
	pin A10 = nc;
	pin A11 = nc;
	pin A12 = nc;
	pin A13 = nc;
	pin A14 = nc;
	pin A15 = D0X17Y21.IOI[0].PAD;
	pin A16 = D0X17Y21.IOI[1].PAD;
	pin A17 = D0X18Y21.IOI[0].PAD;
	pin A18 = D0X18Y21.IOI[1].PAD;
	pin A19 = nc;
	pin A20 = nc;
	pin A21 = nc;
	pin A22 = nc;
	pin B1 = nc;
	pin B22 = nc;
	pin C1 = nc;
	pin C3 = D0X8Y21.IOI[1].PAD;
	pin C4 = D0X9Y21.IOI[0].PAD;
	pin C5 = D0X9Y21.IOI[1].PAD;
	pin C6 = D0X10Y21.IOI[0].PAD;
	pin C7 = D0X10Y21.IOI[1].PAD;
	pin C8 = D0X0Y0.POWER.VCCINT;
	pin C9 = D0X11Y21.IOI[0].PAD;
	pin C10 = D0X11Y21.IOI[1].PAD;
	pin C11 = D0X12Y21.IOI[0].PAD;
	pin C12 = D0X0Y0.POWER.GND;
	pin C13 = D0X13Y21.IOI[1].PAD;
	pin C14 = D0X14Y21.IOI[0].PAD;
	pin C15 = D0X14Y21.IOI[1].PAD;
	pin C16 = D0X15Y21.IOI[0].PAD;
	pin C17 = D0X15Y21.IOI[1].PAD;
	pin C18 = D0X16Y21.IOI[0].PAD;
	pin C19 = D0X16Y21.IOI[1].PAD;
	pin C20 = D0X25Y14.IOI[1].PAD;
	pin C22 = nc;
	pin D1 = nc;
	pin D3 = D0X0Y0.POWER.VCCINT;
	pin D20 = D0X25Y14.IOI[0].PAD;
	pin D22 = nc;
	pin E1 = nc;
	pin E3 = D0X0Y15.IOI[1].PAD;
	pin E5 = D0X1Y21.IOI[0].PAD;
	pin E6 = D0X1Y21.IOI[1].PAD;
	pin E7 = D0X2Y21.IOI[0].PAD;
	pin E8 = D0X3Y21.IOI[1].PAD;
	pin E9 = D0X5Y21.IOI[0].PAD;
	pin E10 = D0X12Y21.IOI[1].PAD;
	pin E11 = D0X13Y21.IOI[0].PAD;
	pin E12 = D0X0Y0.IO_BANK[0].VCCIO;
	pin E13 = D0X0Y0.POWER.GND;
	pin E14 = D0X22Y21.IOI[0].PAD;
	pin E15 = D0X23Y21.IOI[1].PAD;
	pin E16 = D0X24Y21.IOI[1].PAD;
	pin E17 = D0X0Y0.CONFIG.VPP_FAST;
	pin E18 = D0X0Y0.CONFIG.VPP_2V5;
	pin E20 = D0X25Y13.IOI[1].PAD;
	pin E22 = nc;
	pin F1 = nc;
	pin F3 = D0X0Y15.IOI[0].PAD;
	pin F5 = D0X0Y20.IOI[1].PAD;
	pin F18 = D0X25Y20.IOI[1].PAD;
	pin F20 = D0X25Y13.IOI[0].PAD;
	pin F22 = nc;
	pin G1 = nc;
	pin G3 = D0X0Y14.IOI[1].PAD;
	pin G5 = D0X0Y20.IOI[0].PAD;
	pin G7 = D0X0Y19.IOI[1].PAD;
	pin G8 = D0X2Y21.IOI[1].PAD;
	pin G9 = D0X4Y21.IOI[0].PAD;
	pin G10 = D0X5Y21.IOI[1].PAD;
	pin G11 = D0X6Y21.IOI[1].PAD;
	pin G12 = D0X19Y21.IOI[1].PAD;
	pin G13 = D0X20Y21.IOI[1].PAD;
	pin G14 = D0X21Y21.IOI[1].PAD;
	pin G15 = D0X23Y21.IOI[0].PAD;
	pin G16 = D0X24Y21.IOI[0].PAD;
	pin G18 = D0X25Y20.IOI[0].PAD;
	pin G20 = D0X25Y12.IOI[1].PAD;
	pin G22 = D0X25Y15.IOI[0].PAD;
	pin H1 = D0X0Y13.IOI[1].PAD;
	pin H3 = D0X0Y14.IOI[0].PAD;
	pin H5 = D0X0Y17.IOI[1].PAD;
	pin H7 = D0X0Y19.IOI[0].PAD;
	pin H8 = D0X0Y18.IOI[1].PAD;
	pin H9 = D0X3Y21.IOI[0].PAD;
	pin H10 = D0X4Y21.IOI[1].PAD;
	pin H11 = D0X6Y21.IOI[0].PAD;
	pin H12 = D0X19Y21.IOI[0].PAD;
	pin H13 = D0X20Y21.IOI[0].PAD;
	pin H14 = D0X21Y21.IOI[0].PAD;
	pin H15 = D0X22Y21.IOI[1].PAD;
	pin H16 = D0X25Y19.IOI[1].PAD;
	pin H18 = D0X25Y18.IOI[1].PAD;
	pin H20 = D0X25Y12.IOI[0].PAD;
	pin H22 = nc;
	pin J1 = D0X0Y13.IOI[0].PAD;
	pin J3 = D0X0Y0.POWER.GND;
	pin J5 = D0X0Y17.IOI[0].PAD;
	pin J7 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J8 = D0X0Y18.IOI[0].PAD;
	pin J15 = D0X25Y19.IOI[0].PAD;
	pin J16 = D0X25Y18.IOI[0].PAD;
	pin J18 = D0X25Y17.IOI[0].PAD;
	pin J20 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J22 = nc;
	pin K1 = D0X0Y12.IOI[1].PAD;
	pin K3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K5 = D0X0Y0.POWER.GND;
	pin K7 = D0X0Y16.IOI[0].PAD;
	pin K8 = D0X0Y16.IOI[1].PAD;
	pin K10 = D0X0Y0.IO_BANK[0].VCCIO;
	pin K11 = D0X0Y0.POWER.GND;
	pin K12 = D0X0Y0.POWER.VCCINT;
	pin K13 = D0X0Y0.IO_BANK[1].VCCIO;
	pin K15 = D0X25Y17.IOI[1].PAD;
	pin K16 = D0X25Y16.IOI[1].PAD;
	pin K18 = D0X25Y10.IOI[1].PAD;
	pin K20 = D0X25Y11.IOI[1].PAD;
	pin K22 = nc;
	pin L1 = D0X0Y12.IOI[0].PAD;
	pin L3 = D0X0Y11.IOI[1].PAD;
	pin L5 = D0X0Y11.IOI[0].PAD;
	pin L7 = D0X0Y6.IOI[1].PAD;
	pin L8 = D0X0Y6.IOI[0].PAD;
	pin L10 = D0X0Y0.POWER.VCCINT;
	pin L11 = D0X0Y0.POWER.GND;
	pin L12 = D0X0Y0.POWER.GND;
	pin L13 = D0X0Y0.POWER.GND;
	pin L15 = D0X25Y16.IOI[0].PAD;
	pin L16 = D0X25Y15.IOI[1].PAD;
	pin L18 = D0X25Y11.IOI[0].PAD;
	pin L20 = D0X0Y0.POWER.VCCINT;
	pin L22 = nc;
	pin M1 = D0X0Y0.IO_BANK[3].VREF;
	pin M3 = D0X0Y10.IOI[0].PAD;
	pin M5 = D0X0Y10.IOI[1].PAD;
	pin M7 = D0X0Y5.IOI[1].PAD;
	pin M8 = D0X0Y5.IOI[0].PAD;
	pin M10 = D0X0Y0.POWER.GND;
	pin M11 = D0X0Y0.POWER.GND;
	pin M12 = D0X0Y0.POWER.GND;
	pin M13 = D0X0Y0.POWER.VCCINT;
	pin M15 = D0X25Y4.IOI[1].PAD;
	pin M16 = D0X25Y4.IOI[0].PAD;
	pin M18 = D0X0Y0.IO_BANK[1].VCCIO;
	pin M20 = D0X25Y10.IOI[0].PAD;
	pin M22 = nc;
	pin N1 = D0X0Y0.POWER.GND;
	pin N3 = D0X0Y9.IOI[1].PAD;
	pin N5 = D0X0Y4.IOI[0].PAD;
	pin N7 = D0X0Y4.IOI[1].PAD;
	pin N8 = D0X0Y0.POWER.VCCINT;
	pin N10 = D0X0Y0.IO_BANK[3].VCCIO;
	pin N11 = D0X0Y0.POWER.VCCINT;
	pin N12 = D0X0Y0.POWER.GND;
	pin N13 = D0X0Y0.IO_BANK[2].VCCIO;
	pin N15 = D0X25Y3.IOI[1].PAD;
	pin N16 = D0X25Y3.IOI[0].PAD;
	pin N18 = D0X0Y0.POWER.GND;
	pin N20 = D0X0Y0.POWER.GND;
	pin N22 = D0X25Y8.IOI[0].PAD;
	pin P1 = nc;
	pin P3 = D0X0Y9.IOI[0].PAD;
	pin P5 = D0X0Y0.IO_BANK[3].VCCIO;
	pin P7 = D0X0Y3.IOI[1].PAD;
	pin P8 = D0X0Y3.IOI[0].PAD;
	pin P15 = D0X25Y2.IOI[0].PAD;
	pin P16 = D0X25Y1.IOI[1].PAD;
	pin P18 = D0X25Y2.IOI[1].PAD;
	pin P20 = D0X25Y9.IOI[1].PAD;
	pin P22 = D0X25Y7.IOI[1].PAD;
	pin R1 = nc;
	pin R3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin R5 = D0X0Y2.IOI[1].PAD;
	pin R7 = D0X0Y0.POWER.GND;
	pin R8 = D0X2Y0.IOI[1].PAD;
	pin R9 = D0X4Y0.IOI[0].PAD;
	pin R10 = D0X5Y0.IOI[0].PAD;
	pin R11 = D0X20Y0.IOI[0].PAD;
	pin R12 = D0X21Y0.IOI[0].PAD;
	pin R13 = D0X22Y0.IOI[0].PAD;
	pin R14 = D0X0Y0.CONFIG.CRESET_B;
	pin R15 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin R16 = D0X0Y0.CONFIG.TCK;
	pin R18 = D0X25Y1.IOI[0].PAD;
	pin R20 = D0X25Y9.IOI[0].PAD;
	pin R22 = D0X25Y7.IOI[0].PAD;
	pin T1 = nc;
	pin T3 = D0X0Y0.POWER.GND;
	pin T5 = D0X0Y2.IOI[0].PAD;
	pin T7 = D0X2Y0.IOI[0].PAD;
	pin T8 = D0X3Y0.IOI[1].PAD;
	pin T9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin T10 = D0X6Y0.IOI[0].PAD;
	pin T11 = D0X19Y0.IOI[1].PAD;
	pin T12 = D0X20Y0.IOI[1].PAD;
	pin T13 = D0X21Y0.IOI[1].PAD;
	pin T14 = D0X0Y0.CONFIG.CDONE;
	pin T15 = D0X23Y0.IOI[0].PAD;
	pin T16 = D0X0Y0.CONFIG.TDI;
	pin T18 = D0X0Y0.CONFIG.TRST_B;
	pin T20 = D0X25Y8.IOI[1].PAD;
	pin T22 = D0X25Y6.IOI[1].PAD;
	pin U1 = nc;
	pin U3 = D0X0Y8.IOI[1].PAD;
	pin U5 = D0X0Y1.IOI[1].PAD;
	pin U18 = D0X0Y0.CONFIG.TDO;
	pin U20 = D0X25Y6.IOI[0].PAD;
	pin U22 = nc;
	pin V1 = D0X0Y0.POWER.GND;
	pin V3 = D0X0Y8.IOI[0].PAD;
	pin V5 = D0X0Y1.IOI[0].PAD;
	pin V6 = D0X1Y0.IOI[1].PAD;
	pin V7 = D0X3Y0.IOI[0].PAD;
	pin V8 = D0X4Y0.IOI[1].PAD;
	pin V9 = D0X5Y0.IOI[1].PAD;
	pin V10 = D0X0Y0.POWER.GND;
	pin V11 = D0X12Y0.IOI[1].PAD;
	pin V12 = D0X13Y0.IOI[0].PAD;
	pin V13 = D0X19Y0.IOI[0].PAD;
	pin V14 = D0X22Y0.IOI[1].PAD;
	pin V15 = D0X23Y0.IOI[1].PAD;
	pin V16 = D0X24Y0.IOI[0].PAD;
	pin V17 = D0X24Y0.IOI[1].PAD;
	pin V18 = D0X0Y0.CONFIG.TMS;
	pin V20 = D0X25Y5.IOI[1].PAD;
	pin V22 = nc;
	pin W1 = nc;
	pin W3 = D0X0Y7.IOI[1].PAD;
	pin W20 = D0X25Y5.IOI[0].PAD;
	pin W22 = nc;
	pin Y1 = nc;
	pin Y3 = D0X0Y7.IOI[0].PAD;
	pin Y4 = D0X6Y0.IOI[1].PAD;
	pin Y5 = D0X7Y0.IOI[0].PAD;
	pin Y6 = D0X10Y0.IOI[1].PAD;
	pin Y7 = D0X11Y0.IOI[0].PAD;
	pin Y8 = D0X0Y0.POWER.VCCINT;
	pin Y9 = D0X11Y0.IOI[1].PAD;
	pin Y10 = D0X12Y0.IOI[0].PAD;
	pin Y11 = D0X0Y0.IO_BANK[2].VCCIO;
	pin Y12 = D0X0Y0.POWER.GND;
	pin Y13 = D0X15Y0.IOI[1].PAD;
	pin Y14 = D0X16Y0.IOI[0].PAD;
	pin Y15 = D0X16Y0.IOI[1].PAD;
	pin Y16 = D0X0Y0.POWER.GND;
	pin Y17 = D0X17Y0.IOI[0].PAD;
	pin Y18 = D0X17Y0.IOI[1].PAD;
	pin Y19 = D0X18Y0.IOI[0].PAD;
	pin Y20 = D0X18Y0.IOI[1].PAD;
	pin Y22 = nc;
	pin AA1 = nc;
	pin AA22 = nc;
	pin AB1 = nc;
	pin AB2 = D0X1Y0.IOI[0].PAD;
	pin AB3 = nc;
	pin AB4 = nc;
	pin AB5 = D0X0Y0.POWER.GND;
	pin AB6 = D0X7Y0.IOI[1].PAD;
	pin AB7 = D0X8Y0.IOI[0].PAD;
	pin AB8 = D0X8Y0.IOI[1].PAD;
	pin AB9 = D0X9Y0.IOI[0].PAD;
	pin AB10 = D0X9Y0.IOI[1].PAD;
	pin AB11 = D0X10Y0.IOI[0].PAD;
	pin AB12 = D0X13Y0.IOI[1].PAD;
	pin AB13 = D0X14Y0.IOI[0].PAD;
	pin AB14 = D0X14Y0.IOI[1].PAD;
	pin AB15 = D0X15Y0.IOI[0].PAD;
	pin AB16 = nc;
	pin AB17 = nc;
	pin AB18 = nc;
	pin AB19 = nc;
	pin AB20 = nc;
	pin AB21 = nc;
	pin AB22 = nc;
}

// iCE65L04-CB196
bond BOND2 {
	pin A1 = D0X1Y21.IOI[1].PAD;
	pin A2 = D0X2Y21.IOI[0].PAD;
	pin A3 = D0X3Y21.IOI[1].PAD;
	pin A4 = D0X5Y21.IOI[0].PAD;
	pin A5 = D0X9Y21.IOI[1].PAD;
	pin A6 = D0X10Y21.IOI[1].PAD;
	pin A7 = D0X12Y21.IOI[1].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X20Y21.IOI[0].PAD;
	pin A11 = D0X21Y21.IOI[1].PAD;
	pin A12 = D0X23Y21.IOI[1].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y20.IOI[0].PAD;
	pin B2 = D0X1Y21.IOI[0].PAD;
	pin B3 = D0X3Y21.IOI[0].PAD;
	pin B4 = D0X4Y21.IOI[1].PAD;
	pin B5 = D0X5Y21.IOI[1].PAD;
	pin B6 = D0X10Y21.IOI[0].PAD;
	pin B7 = D0X0Y0.POWER.VCCINT;
	pin B8 = D0X13Y21.IOI[1].PAD;
	pin B9 = D0X15Y21.IOI[1].PAD;
	pin B10 = D0X19Y21.IOI[1].PAD;
	pin B11 = D0X23Y21.IOI[0].PAD;
	pin B12 = D0X0Y0.POWER.GND;
	pin B13 = D0X25Y19.IOI[0].PAD;
	pin B14 = D0X25Y18.IOI[1].PAD;
	pin C1 = D0X0Y20.IOI[1].PAD;
	pin C2 = D0X0Y0.POWER.GND;
	pin C3 = D0X0Y19.IOI[0].PAD;
	pin C4 = D0X2Y21.IOI[1].PAD;
	pin C5 = D0X6Y21.IOI[0].PAD;
	pin C6 = D0X6Y21.IOI[1].PAD;
	pin C7 = D0X11Y21.IOI[1].PAD;
	pin C8 = D0X14Y21.IOI[1].PAD;
	pin C9 = D0X16Y21.IOI[0].PAD;
	pin C10 = D0X20Y21.IOI[1].PAD;
	pin C11 = D0X24Y21.IOI[1].PAD;
	pin C12 = D0X25Y20.IOI[0].PAD;
	pin C13 = D0X25Y17.IOI[1].PAD;
	pin C14 = D0X25Y16.IOI[1].PAD;
	pin D1 = D0X0Y18.IOI[1].PAD;
	pin D2 = D0X0Y18.IOI[0].PAD;
	pin D3 = D0X0Y19.IOI[1].PAD;
	pin D4 = D0X0Y16.IOI[1].PAD;
	pin D5 = D0X4Y21.IOI[0].PAD;
	pin D6 = D0X9Y21.IOI[0].PAD;
	pin D7 = D0X12Y21.IOI[0].PAD;
	pin D8 = D0X15Y21.IOI[0].PAD;
	pin D9 = D0X21Y21.IOI[0].PAD;
	pin D10 = D0X22Y21.IOI[0].PAD;
	pin D11 = D0X25Y20.IOI[1].PAD;
	pin D12 = D0X25Y19.IOI[1].PAD;
	pin D13 = D0X25Y12.IOI[1].PAD;
	pin D14 = D0X25Y15.IOI[1].PAD;
	pin E1 = D0X0Y17.IOI[1].PAD;
	pin E2 = D0X0Y17.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y16.IOI[0].PAD;
	pin E5 = D0X0Y14.IOI[0].PAD;
	pin E6 = D0X11Y21.IOI[0].PAD;
	pin E7 = D0X13Y21.IOI[0].PAD;
	pin E8 = D0X14Y21.IOI[0].PAD;
	pin E9 = D0X19Y21.IOI[0].PAD;
	pin E10 = D0X25Y14.IOI[0].PAD;
	pin E11 = D0X25Y17.IOI[0].PAD;
	pin E12 = D0X25Y18.IOI[0].PAD;
	pin E13 = D0X25Y16.IOI[0].PAD;
	pin E14 = D0X25Y14.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F2 = D0X0Y0.POWER.VCCINT;
	pin F3 = D0X0Y15.IOI[1].PAD;
	pin F4 = D0X0Y15.IOI[0].PAD;
	pin F5 = D0X0Y14.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F10 = D0X25Y11.IOI[0].PAD;
	pin F11 = D0X25Y13.IOI[1].PAD;
	pin F12 = D0X25Y15.IOI[0].PAD;
	pin F13 = D0X25Y12.IOI[0].PAD;
	pin F14 = D0X25Y11.IOI[1].PAD;
	pin G1 = D0X0Y11.IOI[0].PAD;
	pin G2 = D0X0Y11.IOI[1].PAD;
	pin G3 = D0X0Y9.IOI[1].PAD;
	pin G4 = D0X0Y9.IOI[0].PAD;
	pin G5 = D0X0Y5.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = D0X25Y10.IOI[0].PAD;
	pin G11 = D0X25Y13.IOI[0].PAD;
	pin G12 = D0X25Y10.IOI[1].PAD;
	pin G13 = D0X25Y8.IOI[1].PAD;
	pin G14 = D0X25Y9.IOI[1].PAD;
	pin H1 = D0X0Y10.IOI[1].PAD;
	pin H2 = D0X0Y10.IOI[0].PAD;
	pin H3 = D0X0Y7.IOI[0].PAD;
	pin H4 = D0X0Y7.IOI[1].PAD;
	pin H5 = D0X0Y5.IOI[1].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H10 = D0X25Y5.IOI[0].PAD;
	pin H11 = D0X25Y9.IOI[0].PAD;
	pin H12 = D0X25Y7.IOI[0].PAD;
	pin H13 = D0X25Y6.IOI[1].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y8.IOI[1].PAD;
	pin J2 = D0X0Y8.IOI[0].PAD;
	pin J3 = D0X0Y6.IOI[0].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J5 = D0X0Y0.POWER.GND;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J10 = D0X25Y3.IOI[0].PAD;
	pin J11 = D0X25Y4.IOI[0].PAD;
	pin J12 = D0X25Y6.IOI[0].PAD;
	pin J13 = D0X25Y5.IOI[1].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K2 = D0X0Y6.IOI[1].PAD;
	pin K3 = D0X0Y2.IOI[1].PAD;
	pin K4 = D0X0Y2.IOI[0].PAD;
	pin K5 = D0X5Y0.IOI[1].PAD;
	pin K6 = D0X10Y0.IOI[1].PAD;
	pin K7 = D0X14Y0.IOI[1].PAD;
	pin K8 = D0X16Y0.IOI[0].PAD;
	pin K9 = D0X15Y0.IOI[0].PAD;
	pin K10 = D0X0Y0.POWER.GND;
	pin K11 = D0X25Y1.IOI[0].PAD;
	pin K12 = D0X25Y2.IOI[0].PAD;
	pin K13 = D0X0Y0.POWER.VCCINT;
	pin K14 = D0X25Y4.IOI[1].PAD;
	pin L1 = D0X0Y4.IOI[1].PAD;
	pin L2 = D0X0Y4.IOI[0].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X1Y0.IOI[1].PAD;
	pin L5 = D0X4Y0.IOI[0].PAD;
	pin L6 = D0X7Y0.IOI[0].PAD;
	pin L7 = D0X13Y0.IOI[0].PAD;
	pin L8 = D0X17Y0.IOI[0].PAD;
	pin L9 = D0X22Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X0Y0.CONFIG.TCK;
	pin L13 = D0X25Y1.IOI[1].PAD;
	pin L14 = D0X25Y3.IOI[1].PAD;
	pin M1 = D0X0Y3.IOI[1].PAD;
	pin M2 = D0X0Y3.IOI[0].PAD;
	pin M3 = D0X2Y0.IOI[0].PAD;
	pin M4 = D0X4Y0.IOI[1].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X11Y0.IOI[1].PAD;
	pin M7 = D0X15Y0.IOI[1].PAD;
	pin M8 = D0X18Y0.IOI[1].PAD;
	pin M9 = D0X20Y0.IOI[0].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X23Y0.IOI[0].PAD;
	pin M12 = D0X0Y0.CONFIG.TDI;
	pin M13 = D0X25Y2.IOI[1].PAD;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y1.IOI[1].PAD;
	pin N2 = D0X0Y1.IOI[0].PAD;
	pin N3 = D0X3Y0.IOI[0].PAD;
	pin N4 = D0X6Y0.IOI[0].PAD;
	pin N5 = D0X11Y0.IOI[0].PAD;
	pin N6 = D0X12Y0.IOI[0].PAD;
	pin N7 = D0X0Y0.POWER.VCCINT;
	pin N8 = D0X18Y0.IOI[0].PAD;
	pin N9 = D0X19Y0.IOI[1].PAD;
	pin N10 = D0X0Y0.IO_BANK[2].VCCIO;
	pin N11 = D0X21Y0.IOI[0].PAD;
	pin N12 = D0X20Y0.IOI[1].PAD;
	pin N13 = D0X21Y0.IOI[1].PAD;
	pin N14 = D0X0Y0.CONFIG.TDO;
	pin P1 = D0X2Y0.IOI[1].PAD;
	pin P2 = D0X3Y0.IOI[1].PAD;
	pin P3 = D0X5Y0.IOI[0].PAD;
	pin P4 = D0X6Y0.IOI[1].PAD;
	pin P5 = D0X12Y0.IOI[1].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X16Y0.IOI[1].PAD;
	pin P8 = D0X17Y0.IOI[1].PAD;
	pin P9 = D0X19Y0.IOI[0].PAD;
	pin P10 = D0X22Y0.IOI[1].PAD;
	pin P11 = D0X23Y0.IOI[1].PAD;
	pin P12 = D0X24Y0.IOI[0].PAD;
	pin P13 = D0X24Y0.IOI[1].PAD;
	pin P14 = D0X0Y0.CONFIG.TMS;
}

// iCE65L04-CB132
bond BOND3 {
	pin A1 = D0X1Y21.IOI[0].PAD;
	pin A2 = D0X1Y21.IOI[1].PAD;
	pin A3 = D0X2Y21.IOI[0].PAD;
	pin A4 = D0X3Y21.IOI[1].PAD;
	pin A5 = D0X5Y21.IOI[0].PAD;
	pin A6 = D0X12Y21.IOI[1].PAD;
	pin A7 = D0X13Y21.IOI[0].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X22Y21.IOI[0].PAD;
	pin A11 = D0X23Y21.IOI[1].PAD;
	pin A12 = D0X24Y21.IOI[1].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y20.IOI[1].PAD;
	pin B14 = D0X25Y20.IOI[1].PAD;
	pin C1 = D0X0Y20.IOI[0].PAD;
	pin C3 = D0X0Y19.IOI[1].PAD;
	pin C4 = D0X2Y21.IOI[1].PAD;
	pin C5 = D0X4Y21.IOI[0].PAD;
	pin C6 = D0X5Y21.IOI[1].PAD;
	pin C7 = D0X6Y21.IOI[1].PAD;
	pin C8 = D0X19Y21.IOI[1].PAD;
	pin C9 = D0X20Y21.IOI[1].PAD;
	pin C10 = D0X21Y21.IOI[1].PAD;
	pin C11 = D0X23Y21.IOI[0].PAD;
	pin C12 = D0X24Y21.IOI[0].PAD;
	pin C14 = D0X25Y20.IOI[0].PAD;
	pin D1 = D0X0Y17.IOI[1].PAD;
	pin D3 = D0X0Y19.IOI[0].PAD;
	pin D4 = D0X0Y18.IOI[1].PAD;
	pin D5 = D0X3Y21.IOI[0].PAD;
	pin D6 = D0X4Y21.IOI[1].PAD;
	pin D7 = D0X6Y21.IOI[0].PAD;
	pin D8 = D0X19Y21.IOI[0].PAD;
	pin D9 = D0X20Y21.IOI[0].PAD;
	pin D10 = D0X21Y21.IOI[0].PAD;
	pin D11 = D0X22Y21.IOI[1].PAD;
	pin D12 = D0X25Y19.IOI[1].PAD;
	pin D14 = D0X25Y18.IOI[1].PAD;
	pin E1 = D0X0Y17.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y18.IOI[0].PAD;
	pin E11 = D0X25Y19.IOI[0].PAD;
	pin E12 = D0X25Y18.IOI[0].PAD;
	pin E14 = D0X25Y17.IOI[0].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F3 = D0X0Y16.IOI[0].PAD;
	pin F4 = D0X0Y16.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F11 = D0X25Y17.IOI[1].PAD;
	pin F12 = D0X25Y16.IOI[1].PAD;
	pin F14 = D0X25Y10.IOI[1].PAD;
	pin G1 = D0X0Y11.IOI[0].PAD;
	pin G3 = D0X0Y6.IOI[1].PAD;
	pin G4 = D0X0Y6.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G11 = D0X25Y16.IOI[0].PAD;
	pin G12 = D0X25Y15.IOI[1].PAD;
	pin G14 = D0X25Y11.IOI[0].PAD;
	pin H1 = D0X0Y10.IOI[1].PAD;
	pin H3 = D0X0Y5.IOI[1].PAD;
	pin H4 = D0X0Y5.IOI[0].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H11 = D0X25Y4.IOI[1].PAD;
	pin H12 = D0X25Y4.IOI[0].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y4.IOI[0].PAD;
	pin J3 = D0X0Y4.IOI[1].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J11 = D0X25Y3.IOI[1].PAD;
	pin J12 = D0X25Y3.IOI[0].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K3 = D0X0Y3.IOI[1].PAD;
	pin K4 = D0X0Y3.IOI[0].PAD;
	pin K11 = D0X25Y2.IOI[0].PAD;
	pin K12 = D0X25Y1.IOI[1].PAD;
	pin K14 = D0X25Y2.IOI[1].PAD;
	pin L1 = D0X0Y2.IOI[1].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X2Y0.IOI[1].PAD;
	pin L5 = D0X4Y0.IOI[0].PAD;
	pin L6 = D0X5Y0.IOI[0].PAD;
	pin L7 = D0X20Y0.IOI[0].PAD;
	pin L8 = D0X21Y0.IOI[0].PAD;
	pin L9 = D0X22Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X0Y0.CONFIG.TCK;
	pin L14 = D0X25Y1.IOI[0].PAD;
	pin M1 = D0X0Y2.IOI[0].PAD;
	pin M3 = D0X2Y0.IOI[0].PAD;
	pin M4 = D0X3Y0.IOI[1].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X6Y0.IOI[0].PAD;
	pin M7 = D0X19Y0.IOI[1].PAD;
	pin M8 = D0X20Y0.IOI[1].PAD;
	pin M9 = D0X21Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X23Y0.IOI[0].PAD;
	pin M12 = D0X0Y0.CONFIG.TDI;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y1.IOI[1].PAD;
	pin N14 = D0X0Y0.CONFIG.TDO;
	pin P1 = D0X0Y1.IOI[0].PAD;
	pin P2 = D0X1Y0.IOI[1].PAD;
	pin P3 = D0X3Y0.IOI[0].PAD;
	pin P4 = D0X4Y0.IOI[1].PAD;
	pin P5 = D0X5Y0.IOI[1].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X12Y0.IOI[1].PAD;
	pin P8 = D0X13Y0.IOI[0].PAD;
	pin P9 = D0X19Y0.IOI[0].PAD;
	pin P10 = D0X22Y0.IOI[1].PAD;
	pin P11 = D0X23Y0.IOI[1].PAD;
	pin P12 = D0X24Y0.IOI[0].PAD;
	pin P13 = D0X24Y0.IOI[1].PAD;
	pin P14 = D0X0Y0.CONFIG.TMS;
}

// iCE65L04-CB121
bond BOND4 {
	pin A1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin A2 = D0X2Y21.IOI[0].PAD;
	pin A3 = D0X2Y21.IOI[1].PAD;
	pin A4 = D0X4Y21.IOI[1].PAD;
	pin A5 = D0X4Y21.IOI[0].PAD;
	pin A6 = D0X5Y21.IOI[0].PAD;
	pin A7 = D0X20Y21.IOI[0].PAD;
	pin A8 = D0X22Y21.IOI[0].PAD;
	pin A9 = D0X0Y0.CONFIG.VPP_FAST;
	pin A10 = D0X24Y21.IOI[1].PAD;
	pin A11 = D0X25Y15.IOI[1].PAD;
	pin B1 = D0X0Y20.IOI[0].PAD;
	pin B2 = D0X0Y0.POWER.GND;
	pin B3 = D0X1Y21.IOI[1].PAD;
	pin B4 = D0X3Y21.IOI[0].PAD;
	pin B5 = D0X3Y21.IOI[1].PAD;
	pin B6 = D0X0Y0.POWER.VCCINT;
	pin B7 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B8 = D0X22Y21.IOI[1].PAD;
	pin B9 = D0X24Y21.IOI[0].PAD;
	pin B10 = D0X0Y0.POWER.GND;
	pin B11 = D0X25Y16.IOI[1].PAD;
	pin C1 = D0X0Y20.IOI[1].PAD;
	pin C2 = D0X0Y17.IOI[1].PAD;
	pin C3 = D0X0Y19.IOI[1].PAD;
	pin C4 = D0X0Y19.IOI[0].PAD;
	pin C5 = D0X5Y21.IOI[1].PAD;
	pin C6 = D0X13Y21.IOI[0].PAD;
	pin C7 = D0X19Y21.IOI[0].PAD;
	pin C8 = D0X23Y21.IOI[0].PAD;
	pin C9 = D0X23Y21.IOI[1].PAD;
	pin C10 = D0X0Y0.CONFIG.VPP_2V5;
	pin C11 = D0X25Y16.IOI[0].PAD;
	pin D1 = D0X0Y16.IOI[1].PAD;
	pin D2 = D0X0Y17.IOI[0].PAD;
	pin D3 = D0X0Y11.IOI[0].PAD;
	pin D4 = D0X0Y18.IOI[0].PAD;
	pin D5 = D0X6Y21.IOI[0].PAD;
	pin D6 = D0X12Y21.IOI[1].PAD;
	pin D7 = D0X18Y21.IOI[1].PAD;
	pin D8 = D0X25Y13.IOI[0].PAD;
	pin D9 = D0X25Y14.IOI[0].PAD;
	pin D10 = D0X25Y14.IOI[1].PAD;
	pin D11 = D0X25Y15.IOI[0].PAD;
	pin E1 = D0X0Y0.POWER.GND;
	pin E2 = D0X0Y16.IOI[0].PAD;
	pin E3 = D0X0Y11.IOI[1].PAD;
	pin E4 = D0X0Y18.IOI[1].PAD;
	pin E5 = D0X8Y21.IOI[0].PAD;
	pin E6 = D0X18Y21.IOI[0].PAD;
	pin E7 = D0X19Y21.IOI[1].PAD;
	pin E8 = D0X25Y12.IOI[0].PAD;
	pin E9 = D0X25Y12.IOI[1].PAD;
	pin E10 = D0X0Y0.IO_BANK[1].VCCIO;
	pin E11 = D0X25Y13.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.VCCINT;
	pin F2 = D0X0Y7.IOI[1].PAD;
	pin F3 = D0X0Y6.IOI[1].PAD;
	pin F4 = D0X0Y10.IOI[1].PAD;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X0Y0.POWER.GND;
	pin F7 = D0X21Y21.IOI[1].PAD;
	pin F8 = D0X25Y10.IOI[1].PAD;
	pin F9 = D0X25Y11.IOI[0].PAD;
	pin F10 = D0X25Y11.IOI[1].PAD;
	pin F11 = D0X0Y0.POWER.VCCINT;
	pin G1 = D0X0Y7.IOI[0].PAD;
	pin G2 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G3 = D0X0Y6.IOI[0].PAD;
	pin G4 = D0X0Y10.IOI[0].PAD;
	pin G5 = D0X0Y0.POWER.GND;
	pin G6 = D0X0Y0.POWER.GND;
	pin G7 = D0X25Y3.IOI[1].PAD;
	pin G8 = D0X25Y3.IOI[0].PAD;
	pin G9 = D0X25Y4.IOI[1].PAD;
	pin G10 = D0X25Y5.IOI[0].PAD;
	pin G11 = D0X0Y0.POWER.GND;
	pin H1 = D0X0Y3.IOI[1].PAD;
	pin H2 = D0X0Y4.IOI[1].PAD;
	pin H3 = D0X0Y4.IOI[0].PAD;
	pin H4 = D0X4Y0.IOI[1].PAD;
	pin H5 = D0X5Y0.IOI[0].PAD;
	pin H6 = D0X22Y0.IOI[0].PAD;
	pin H7 = D0X25Y2.IOI[0].PAD;
	pin H8 = D0X25Y2.IOI[1].PAD;
	pin H9 = D0X25Y1.IOI[1].PAD;
	pin H10 = D0X25Y1.IOI[0].PAD;
	pin H11 = D0X17Y0.IOI[1].PAD;
	pin J1 = D0X0Y3.IOI[0].PAD;
	pin J2 = D0X0Y2.IOI[0].PAD;
	pin J3 = D0X0Y2.IOI[1].PAD;
	pin J4 = D0X3Y0.IOI[0].PAD;
	pin J5 = D0X3Y0.IOI[1].PAD;
	pin J6 = D0X22Y0.IOI[1].PAD;
	pin J7 = D0X0Y0.CONFIG.CDONE;
	pin J8 = D0X23Y0.IOI[0].PAD;
	pin J9 = D0X24Y0.IOI[1].PAD;
	pin J10 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J11 = D0X15Y0.IOI[1].PAD;
	pin K1 = D0X0Y1.IOI[1].PAD;
	pin K2 = D0X0Y0.POWER.GND;
	pin K3 = D0X1Y0.IOI[0].PAD;
	pin K4 = D0X1Y0.IOI[1].PAD;
	pin K5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.CONFIG.CRESET_B;
	pin K8 = D0X23Y0.IOI[1].PAD;
	pin K9 = D0X24Y0.IOI[0].PAD;
	pin K10 = D0X0Y0.POWER.GND;
	pin K11 = D0X16Y0.IOI[1].PAD;
	pin L1 = D0X0Y1.IOI[0].PAD;
	pin L2 = D0X2Y0.IOI[0].PAD;
	pin L3 = D0X4Y0.IOI[0].PAD;
	pin L4 = D0X7Y0.IOI[0].PAD;
	pin L5 = D0X9Y0.IOI[0].PAD;
	pin L6 = D0X11Y0.IOI[1].PAD;
	pin L7 = D0X12Y0.IOI[0].PAD;
	pin L8 = D0X12Y0.IOI[1].PAD;
	pin L9 = D0X13Y0.IOI[0].PAD;
	pin L10 = D0X13Y0.IOI[1].PAD;
	pin L11 = D0X14Y0.IOI[1].PAD;
}

// iCE65L04-CS63 iCE65P04-CS63
bond BOND5 {
	pin A1 = D0X25Y19.IOI[1].PAD;
	pin A2 = D0X0Y0.CONFIG.VPP_FAST;
	pin A3 = D0X0Y0.POWER.GND;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X13Y21.IOI[0].PAD;
	pin A6 = D0X7Y21.IOI[1].PAD;
	pin A7 = D0X6Y21.IOI[1].PAD;
	pin A8 = D0X1Y21.IOI[1].PAD;
	pin A9 = D0X1Y21.IOI[0].PAD;
	pin B1 = D0X25Y19.IOI[0].PAD;
	pin B2 = D0X0Y0.CONFIG.VPP_2V5;
	pin B3 = D0X24Y21.IOI[1].PAD;
	pin B4 = D0X22Y21.IOI[1].PAD;
	pin B5 = D0X12Y21.IOI[1].PAD;
	pin B6 = D0X8Y21.IOI[1].PAD;
	pin B7 = D0X3Y21.IOI[1].PAD;
	pin B8 = D0X0Y0.IO_BANK[3].VCCIO;
	pin B9 = D0X0Y0.POWER.VCCINT;
	pin C1 = D0X25Y11.IOI[0].PAD;
	pin C2 = D0X25Y10.IOI[1].PAD;
	pin C3 = D0X25Y16.IOI[0].PAD;
	pin C4 = D0X25Y16.IOI[1].PAD;
	pin C5 = D0X17Y21.IOI[1].PAD;
	pin C6 = D0X4Y21.IOI[0].PAD;
	pin C7 = D0X4Y21.IOI[1].PAD;
	pin C8 = D0X0Y15.IOI[1].PAD;
	pin C9 = D0X0Y15.IOI[0].PAD;
	pin D1 = D0X25Y9.IOI[0].PAD;
	pin D2 = D0X0Y0.POWER.GND;
	pin D3 = D0X25Y8.IOI[0].PAD;
	pin D4 = D0X25Y7.IOI[1].PAD;
	pin D5 = D0X22Y0.IOI[0].PAD;
	pin D6 = D0X8Y0.IOI[0].PAD;
	pin D7 = D0X0Y0.POWER.GND;
	pin D8 = D0X0Y11.IOI[1].PAD;
	pin D9 = D0X0Y11.IOI[0].PAD;
	pin E1 = D0X0Y0.IO_BANK[1].VCCIO;
	pin E2 = D0X0Y0.POWER.VCCINT;
	pin E3 = D0X25Y7.IOI[0].PAD;
	pin E4 = D0X22Y0.IOI[1].PAD;
	pin E5 = D0X17Y0.IOI[1].PAD;
	pin E6 = D0X11Y0.IOI[0].PAD;
	pin E7 = D0X8Y0.IOI[1].PAD;
	pin E8 = D0X0Y3.IOI[0].PAD;
	pin E9 = D0X0Y10.IOI[1].PAD;
	pin F1 = D0X25Y3.IOI[1].PAD;
	pin F2 = D0X24Y0.IOI[0].PAD;
	pin F3 = D0X23Y0.IOI[1].PAD;
	pin F4 = D0X0Y0.CONFIG.CRESET_B;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X9Y0.IOI[0].PAD;
	pin F7 = D0X7Y0.IOI[0].PAD;
	pin F8 = D0X0Y3.IOI[1].PAD;
	pin F9 = D0X0Y10.IOI[0].PAD;
	pin G1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin G2 = D0X24Y0.IOI[1].PAD;
	pin G3 = D0X23Y0.IOI[0].PAD;
	pin G4 = D0X0Y0.CONFIG.CDONE;
	pin G5 = D0X13Y0.IOI[0].PAD;
	pin G6 = D0X12Y0.IOI[1].PAD;
	pin G7 = D0X0Y0.IO_BANK[2].VCCIO;
	pin G8 = D0X1Y0.IOI[1].PAD;
	pin G9 = D0X1Y0.IOI[0].PAD;
}

// iCE65L04-VQ100 iCE65P04-VQ100
bond BOND6 {
	pin 1 = D0X0Y20.IOI[1].PAD;
	pin 2 = D0X0Y20.IOI[0].PAD;
	pin 3 = D0X0Y19.IOI[1].PAD;
	pin 4 = D0X0Y19.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 7 = D0X0Y18.IOI[1].PAD;
	pin 8 = D0X0Y18.IOI[0].PAD;
	pin 9 = D0X0Y16.IOI[1].PAD;
	pin 10 = D0X0Y16.IOI[0].PAD;
	pin 11 = D0X0Y0.POWER.VCCINT;
	pin 12 = D0X0Y11.IOI[1].PAD;
	pin 13 = D0X0Y11.IOI[0].PAD;
	pin 14 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 15 = D0X0Y10.IOI[1].PAD;
	pin 16 = D0X0Y10.IOI[0].PAD;
	pin 17 = D0X0Y0.POWER.GND;
	pin 18 = D0X0Y6.IOI[1].PAD;
	pin 19 = D0X0Y6.IOI[0].PAD;
	pin 20 = D0X0Y4.IOI[1].PAD;
	pin 21 = D0X0Y4.IOI[0].PAD;
	pin 22 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 23 = D0X0Y0.POWER.GND;
	pin 24 = D0X0Y2.IOI[1].PAD;
	pin 25 = D0X0Y2.IOI[0].PAD;
	pin 26 = D0X2Y0.IOI[1].PAD;
	pin 27 = D0X3Y0.IOI[0].PAD;
	pin 28 = D0X3Y0.IOI[1].PAD;
	pin 29 = D0X4Y0.IOI[0].PAD;
	pin 30 = D0X4Y0.IOI[1].PAD;
	pin 31 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 32 = D0X0Y0.POWER.GND;
	pin 33 = D0X12Y0.IOI[1].PAD;
	pin 34 = D0X13Y0.IOI[0].PAD;
	pin 35 = D0X0Y0.POWER.VCCINT;
	pin 36 = D0X19Y0.IOI[0].PAD;
	pin 37 = D0X19Y0.IOI[1].PAD;
	pin 38 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 39 = D0X0Y0.POWER.GND;
	pin 40 = D0X21Y0.IOI[1].PAD;
	pin 41 = D0X22Y0.IOI[0].PAD;
	pin 42 = D0X22Y0.IOI[1].PAD;
	pin 43 = D0X0Y0.CONFIG.CDONE;
	pin 44 = D0X0Y0.CONFIG.CRESET_B;
	pin 45 = D0X23Y0.IOI[0].PAD;
	pin 46 = D0X23Y0.IOI[1].PAD;
	pin 47 = D0X0Y0.POWER.GND;
	pin 48 = D0X24Y0.IOI[0].PAD;
	pin 49 = D0X24Y0.IOI[1].PAD;
	pin 50 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 51 = D0X25Y1.IOI[0].PAD;
	pin 52 = D0X25Y1.IOI[1].PAD;
	pin 53 = D0X25Y2.IOI[0].PAD;
	pin 54 = D0X25Y2.IOI[1].PAD;
	pin 55 = D0X0Y0.POWER.GND;
	pin 56 = D0X25Y3.IOI[0].PAD;
	pin 57 = D0X25Y3.IOI[1].PAD;
	pin 58 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 59 = D0X25Y4.IOI[0].PAD;
	pin 60 = D0X25Y4.IOI[1].PAD;
	pin 61 = D0X0Y0.POWER.VCCINT;
	pin 62 = D0X25Y10.IOI[1].PAD;
	pin 63 = D0X25Y11.IOI[0].PAD;
	pin 64 = D0X25Y16.IOI[0].PAD;
	pin 65 = D0X25Y16.IOI[1].PAD;
	pin 66 = D0X25Y17.IOI[0].PAD;
	pin 67 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 68 = D0X25Y18.IOI[0].PAD;
	pin 69 = D0X25Y18.IOI[1].PAD;
	pin 70 = D0X0Y0.POWER.GND;
	pin 71 = D0X25Y19.IOI[0].PAD;
	pin 72 = D0X25Y19.IOI[1].PAD;
	pin 73 = D0X25Y20.IOI[0].PAD;
	pin 74 = D0X25Y20.IOI[1].PAD;
	pin 75 = D0X0Y0.CONFIG.VPP_2V5;
	pin 76 = D0X0Y0.CONFIG.VPP_FAST;
	pin 77 = D0X0Y0.POWER.VCCINT;
	pin 78 = D0X24Y21.IOI[1].PAD;
	pin 79 = D0X23Y21.IOI[1].PAD;
	pin 80 = D0X23Y21.IOI[0].PAD;
	pin 81 = D0X22Y21.IOI[0].PAD;
	pin 82 = D0X21Y21.IOI[1].PAD;
	pin 83 = D0X21Y21.IOI[0].PAD;
	pin 84 = D0X0Y0.POWER.GND;
	pin 85 = D0X20Y21.IOI[1].PAD;
	pin 86 = D0X20Y21.IOI[0].PAD;
	pin 87 = D0X19Y21.IOI[1].PAD;
	pin 88 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 89 = D0X13Y21.IOI[0].PAD;
	pin 90 = D0X12Y21.IOI[1].PAD;
	pin 91 = D0X6Y21.IOI[1].PAD;
	pin 92 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 93 = D0X6Y21.IOI[0].PAD;
	pin 94 = D0X5Y21.IOI[1].PAD;
	pin 95 = D0X5Y21.IOI[0].PAD;
	pin 96 = D0X4Y21.IOI[1].PAD;
	pin 97 = D0X4Y21.IOI[0].PAD;
	pin 98 = D0X0Y0.POWER.GND;
	pin 99 = D0X3Y21.IOI[0].PAD;
	pin 100 = D0X2Y21.IOI[0].PAD;
}

// iCE65P04-DI
bond BOND7 {
	pin 1 = D0X0Y20.IOI[1].PAD;
	pin 2 = D0X0Y20.IOI[0].PAD;
	pin 3 = D0X0Y19.IOI[1].PAD;
	pin 4 = D0X0Y19.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.POWER.GND;
	pin 7 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 8 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 9 = D0X0Y18.IOI[1].PAD;
	pin 10 = D0X0Y18.IOI[0].PAD;
	pin 11 = D0X0Y17.IOI[1].PAD;
	pin 12 = D0X0Y17.IOI[0].PAD;
	pin 13 = D0X0Y0.POWER.VCCINT;
	pin 14 = D0X0Y16.IOI[1].PAD;
	pin 15 = D0X0Y16.IOI[0].PAD;
	pin 16 = D0X0Y15.IOI[1].PAD;
	pin 17 = D0X0Y15.IOI[0].PAD;
	pin 18 = D0X0Y0.POWER.GND;
	pin 19 = D0X0Y14.IOI[1].PAD;
	pin 20 = D0X0Y14.IOI[0].PAD;
	pin 21 = D0X0Y0.POWER.GND;
	pin 22 = D0X0Y0.POWER.GND;
	pin 23 = D0X0Y13.IOI[1].PAD;
	pin 24 = D0X0Y13.IOI[0].PAD;
	pin 25 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 26 = D0X0Y0.POWER.VCCINT;
	pin 27 = D0X0Y12.IOI[1].PAD;
	pin 28 = D0X0Y12.IOI[0].PAD;
	pin 29 = D0X0Y11.IOI[1].PAD;
	pin 30 = D0X0Y11.IOI[0].PAD;
	pin 31 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 32 = D0X0Y0.IO_BANK[3].VREF;
	pin 33 = D0X0Y0.POWER.GND;
	pin 34 = D0X0Y10.IOI[1].PAD;
	pin 35 = D0X0Y10.IOI[0].PAD;
	pin 36 = D0X0Y0.POWER.GND;
	pin 37 = D0X0Y9.IOI[1].PAD;
	pin 38 = D0X0Y9.IOI[0].PAD;
	pin 39 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 40 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 41 = D0X0Y0.POWER.GND;
	pin 42 = D0X0Y0.POWER.GND;
	pin 43 = D0X0Y8.IOI[1].PAD;
	pin 44 = D0X0Y8.IOI[0].PAD;
	pin 45 = D0X0Y0.POWER.GND;
	pin 46 = D0X0Y7.IOI[1].PAD;
	pin 47 = D0X0Y7.IOI[0].PAD;
	pin 48 = D0X0Y6.IOI[1].PAD;
	pin 49 = D0X0Y6.IOI[0].PAD;
	pin 50 = D0X0Y5.IOI[1].PAD;
	pin 51 = D0X0Y5.IOI[0].PAD;
	pin 52 = D0X0Y0.POWER.VCCINT;
	pin 53 = D0X0Y4.IOI[1].PAD;
	pin 54 = D0X0Y4.IOI[0].PAD;
	pin 55 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 56 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 57 = D0X0Y0.POWER.GND;
	pin 58 = D0X0Y0.POWER.GND;
	pin 59 = D0X0Y3.IOI[1].PAD;
	pin 60 = D0X0Y3.IOI[0].PAD;
	pin 61 = D0X0Y2.IOI[1].PAD;
	pin 62 = D0X0Y2.IOI[0].PAD;
	pin 63 = D0X0Y1.IOI[1].PAD;
	pin 64 = D0X0Y1.IOI[0].PAD;
	pin 65 = D0X1Y0.IOI[0].PAD;
	pin 66 = D0X1Y0.IOI[1].PAD;
	pin 67 = D0X2Y0.IOI[0].PAD;
	pin 68 = D0X0Y0.POWER.GND;
	pin 69 = D0X2Y0.IOI[1].PAD;
	pin 70 = D0X3Y0.IOI[0].PAD;
	pin 71 = D0X3Y0.IOI[1].PAD;
	pin 72 = D0X4Y0.IOI[0].PAD;
	pin 73 = D0X4Y0.IOI[1].PAD;
	pin 74 = D0X5Y0.IOI[0].PAD;
	pin 75 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 76 = D0X5Y0.IOI[1].PAD;
	pin 77 = D0X6Y0.IOI[0].PAD;
	pin 78 = D0X0Y0.POWER.GND;
	pin 79 = D0X6Y0.IOI[1].PAD;
	pin 80 = D0X7Y0.IOI[0].PAD;
	pin 81 = D0X7Y0.IOI[1].PAD;
	pin 82 = D0X8Y0.IOI[0].PAD;
	pin 83 = D0X8Y0.IOI[1].PAD;
	pin 84 = D0X9Y0.IOI[0].PAD;
	pin 85 = D0X9Y0.IOI[1].PAD;
	pin 86 = D0X10Y0.IOI[0].PAD;
	pin 87 = D0X0Y0.POWER.GND;
	pin 88 = D0X10Y0.IOI[1].PAD;
	pin 89 = D0X11Y0.IOI[0].PAD;
	pin 90 = D0X0Y0.POWER.VCCINT;
	pin 91 = D0X11Y0.IOI[1].PAD;
	pin 92 = D0X12Y0.IOI[0].PAD;
	pin 93 = D0X12Y0.PLL65.AGND;
	pin 94 = D0X12Y0.PLL65.AVCC;
	pin 95 = D0X12Y0.IOI[1].PAD;
	pin 96 = D0X13Y0.IOI[0].PAD;
	pin 97 = D0X13Y0.IOI[1].PAD;
	pin 98 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 99 = D0X14Y0.IOI[0].PAD;
	pin 100 = D0X14Y0.IOI[1].PAD;
	pin 101 = D0X0Y0.POWER.GND;
	pin 102 = D0X15Y0.IOI[0].PAD;
	pin 103 = D0X15Y0.IOI[1].PAD;
	pin 104 = D0X16Y0.IOI[0].PAD;
	pin 105 = D0X16Y0.IOI[1].PAD;
	pin 106 = D0X17Y0.IOI[0].PAD;
	pin 107 = D0X17Y0.IOI[1].PAD;
	pin 108 = D0X18Y0.IOI[0].PAD;
	pin 109 = D0X18Y0.IOI[1].PAD;
	pin 110 = D0X0Y0.POWER.VCCINT;
	pin 111 = D0X0Y0.POWER.VCCINT;
	pin 112 = D0X19Y0.IOI[0].PAD;
	pin 113 = D0X19Y0.IOI[1].PAD;
	pin 114 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 115 = D0X20Y0.IOI[0].PAD;
	pin 116 = D0X0Y0.POWER.GND;
	pin 117 = D0X20Y0.IOI[1].PAD;
	pin 118 = D0X21Y0.IOI[0].PAD;
	pin 119 = D0X21Y0.IOI[1].PAD;
	pin 120 = D0X22Y0.IOI[0].PAD;
	pin 121 = D0X22Y0.IOI[1].PAD;
	pin 122 = D0X0Y0.CONFIG.CDONE;
	pin 123 = D0X0Y0.CONFIG.CRESET_B;
	pin 124 = D0X23Y0.IOI[0].PAD;
	pin 125 = D0X23Y0.IOI[1].PAD;
	pin 126 = D0X0Y0.POWER.GND;
	pin 127 = D0X24Y0.IOI[0].PAD;
	pin 128 = D0X24Y0.IOI[1].PAD;
	pin 129 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 130 = D0X0Y0.CONFIG.TDI;
	pin 131 = D0X0Y0.CONFIG.TMS;
	pin 132 = D0X0Y0.CONFIG.TCK;
	pin 133 = D0X0Y0.CONFIG.TDO;
	pin 134 = D0X0Y0.CONFIG.TRST_B;
	pin 135 = D0X25Y1.IOI[0].PAD;
	pin 136 = D0X25Y1.IOI[1].PAD;
	pin 137 = D0X25Y2.IOI[0].PAD;
	pin 138 = D0X25Y2.IOI[1].PAD;
	pin 139 = D0X0Y0.POWER.GND;
	pin 140 = D0X0Y0.POWER.GND;
	pin 141 = D0X25Y3.IOI[0].PAD;
	pin 142 = D0X25Y3.IOI[1].PAD;
	pin 143 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 144 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 145 = D0X25Y4.IOI[0].PAD;
	pin 146 = D0X25Y4.IOI[1].PAD;
	pin 147 = D0X25Y5.IOI[0].PAD;
	pin 148 = D0X25Y5.IOI[1].PAD;
	pin 149 = D0X25Y6.IOI[0].PAD;
	pin 150 = D0X0Y0.POWER.VCCINT;
	pin 151 = D0X0Y0.POWER.VCCINT;
	pin 152 = D0X25Y6.IOI[1].PAD;
	pin 153 = D0X25Y7.IOI[0].PAD;
	pin 154 = D0X25Y7.IOI[1].PAD;
	pin 155 = D0X25Y8.IOI[0].PAD;
	pin 156 = D0X25Y8.IOI[1].PAD;
	pin 157 = D0X25Y9.IOI[0].PAD;
	pin 158 = D0X25Y9.IOI[1].PAD;
	pin 159 = D0X0Y0.POWER.GND;
	pin 160 = D0X0Y0.POWER.GND;
	pin 161 = D0X25Y10.IOI[0].PAD;
	pin 162 = D0X25Y10.IOI[1].PAD;
	pin 163 = D0X25Y11.IOI[0].PAD;
	pin 164 = D0X25Y11.IOI[1].PAD;
	pin 165 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 166 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 167 = D0X25Y12.IOI[0].PAD;
	pin 168 = D0X25Y12.IOI[1].PAD;
	pin 169 = D0X25Y13.IOI[0].PAD;
	pin 170 = D0X25Y13.IOI[1].PAD;
	pin 171 = D0X25Y14.IOI[0].PAD;
	pin 172 = D0X25Y14.IOI[1].PAD;
	pin 173 = D0X0Y0.POWER.GND;
	pin 174 = D0X0Y0.POWER.GND;
	pin 175 = D0X25Y15.IOI[0].PAD;
	pin 176 = D0X25Y15.IOI[1].PAD;
	pin 177 = D0X25Y16.IOI[0].PAD;
	pin 178 = D0X25Y16.IOI[1].PAD;
	pin 179 = D0X0Y0.POWER.VCCINT;
	pin 180 = D0X0Y0.POWER.VCCINT;
	pin 181 = D0X25Y17.IOI[0].PAD;
	pin 182 = D0X25Y17.IOI[1].PAD;
	pin 183 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 184 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 185 = D0X25Y18.IOI[0].PAD;
	pin 186 = D0X25Y18.IOI[1].PAD;
	pin 187 = D0X0Y0.POWER.GND;
	pin 188 = D0X25Y19.IOI[0].PAD;
	pin 189 = D0X25Y19.IOI[1].PAD;
	pin 190 = D0X25Y20.IOI[0].PAD;
	pin 191 = D0X25Y20.IOI[1].PAD;
	pin 192 = D0X0Y0.CONFIG.VPP_2V5;
	pin 193 = D0X0Y0.CONFIG.VPP_FAST;
	pin 194 = D0X0Y0.POWER.VCCINT;
	pin 195 = D0X0Y0.POWER.VCCINT;
	pin 196 = D0X24Y21.IOI[1].PAD;
	pin 197 = D0X24Y21.IOI[0].PAD;
	pin 198 = D0X23Y21.IOI[1].PAD;
	pin 199 = D0X23Y21.IOI[0].PAD;
	pin 200 = D0X22Y21.IOI[1].PAD;
	pin 201 = D0X22Y21.IOI[0].PAD;
	pin 202 = D0X21Y21.IOI[1].PAD;
	pin 203 = D0X21Y21.IOI[0].PAD;
	pin 204 = D0X0Y0.POWER.GND;
	pin 205 = D0X0Y0.POWER.GND;
	pin 206 = D0X20Y21.IOI[1].PAD;
	pin 207 = D0X20Y21.IOI[0].PAD;
	pin 208 = D0X19Y21.IOI[1].PAD;
	pin 209 = D0X19Y21.IOI[0].PAD;
	pin 210 = D0X18Y21.IOI[1].PAD;
	pin 211 = D0X18Y21.IOI[0].PAD;
	pin 212 = D0X17Y21.IOI[1].PAD;
	pin 213 = D0X17Y21.IOI[0].PAD;
	pin 214 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 215 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 216 = D0X16Y21.IOI[1].PAD;
	pin 217 = D0X16Y21.IOI[0].PAD;
	pin 218 = D0X15Y21.IOI[1].PAD;
	pin 219 = D0X15Y21.IOI[0].PAD;
	pin 220 = D0X14Y21.IOI[1].PAD;
	pin 221 = D0X14Y21.IOI[0].PAD;
	pin 222 = D0X13Y21.IOI[1].PAD;
	pin 223 = D0X13Y21.IOI[0].PAD;
	pin 224 = D0X0Y0.POWER.GND;
	pin 225 = D0X0Y0.POWER.GND;
	pin 226 = D0X12Y21.IOI[1].PAD;
	pin 227 = D0X12Y21.IOI[0].PAD;
	pin 228 = D0X11Y21.IOI[1].PAD;
	pin 229 = D0X11Y21.IOI[0].PAD;
	pin 230 = D0X0Y0.POWER.VCCINT;
	pin 231 = D0X0Y0.POWER.VCCINT;
	pin 232 = D0X10Y21.IOI[1].PAD;
	pin 233 = D0X10Y21.IOI[0].PAD;
	pin 234 = D0X9Y21.IOI[1].PAD;
	pin 235 = D0X9Y21.IOI[0].PAD;
	pin 236 = D0X0Y0.POWER.GND;
	pin 237 = D0X0Y0.POWER.GND;
	pin 238 = D0X8Y21.IOI[1].PAD;
	pin 239 = D0X8Y21.IOI[0].PAD;
	pin 240 = D0X7Y21.IOI[1].PAD;
	pin 241 = D0X7Y21.IOI[0].PAD;
	pin 242 = D0X6Y21.IOI[1].PAD;
	pin 243 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 244 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 245 = D0X6Y21.IOI[0].PAD;
	pin 246 = D0X5Y21.IOI[1].PAD;
	pin 247 = D0X5Y21.IOI[0].PAD;
	pin 248 = D0X4Y21.IOI[1].PAD;
	pin 249 = D0X4Y21.IOI[0].PAD;
	pin 250 = D0X3Y21.IOI[1].PAD;
	pin 251 = D0X0Y0.POWER.GND;
	pin 252 = D0X3Y21.IOI[0].PAD;
	pin 253 = D0X2Y21.IOI[1].PAD;
	pin 254 = D0X2Y21.IOI[0].PAD;
	pin 255 = D0X1Y21.IOI[1].PAD;
	pin 256 = D0X1Y21.IOI[0].PAD;
}

// iCE65P04-CB284
bond BOND8 {
	pin A1 = nc;
	pin A2 = nc;
	pin A3 = nc;
	pin A4 = nc;
	pin A5 = D0X7Y21.IOI[0].PAD;
	pin A6 = D0X7Y21.IOI[1].PAD;
	pin A7 = D0X8Y21.IOI[0].PAD;
	pin A8 = nc;
	pin A9 = nc;
	pin A10 = nc;
	pin A11 = nc;
	pin A12 = nc;
	pin A13 = nc;
	pin A14 = nc;
	pin A15 = D0X17Y21.IOI[0].PAD;
	pin A16 = D0X17Y21.IOI[1].PAD;
	pin A17 = D0X18Y21.IOI[0].PAD;
	pin A18 = D0X18Y21.IOI[1].PAD;
	pin A19 = nc;
	pin A20 = nc;
	pin A21 = nc;
	pin A22 = nc;
	pin B1 = nc;
	pin B22 = nc;
	pin C1 = nc;
	pin C3 = D0X8Y21.IOI[1].PAD;
	pin C4 = D0X9Y21.IOI[0].PAD;
	pin C5 = D0X9Y21.IOI[1].PAD;
	pin C6 = D0X10Y21.IOI[0].PAD;
	pin C7 = D0X10Y21.IOI[1].PAD;
	pin C8 = D0X0Y0.POWER.VCCINT;
	pin C9 = D0X11Y21.IOI[0].PAD;
	pin C10 = D0X11Y21.IOI[1].PAD;
	pin C11 = D0X12Y21.IOI[0].PAD;
	pin C12 = D0X0Y0.POWER.GND;
	pin C13 = D0X13Y21.IOI[1].PAD;
	pin C14 = D0X14Y21.IOI[0].PAD;
	pin C15 = D0X14Y21.IOI[1].PAD;
	pin C16 = D0X15Y21.IOI[0].PAD;
	pin C17 = D0X15Y21.IOI[1].PAD;
	pin C18 = D0X16Y21.IOI[0].PAD;
	pin C19 = D0X16Y21.IOI[1].PAD;
	pin C20 = D0X25Y14.IOI[1].PAD;
	pin C22 = nc;
	pin D1 = nc;
	pin D3 = D0X0Y0.POWER.VCCINT;
	pin D20 = D0X25Y14.IOI[0].PAD;
	pin D22 = nc;
	pin E1 = nc;
	pin E3 = D0X0Y15.IOI[1].PAD;
	pin E5 = D0X1Y21.IOI[0].PAD;
	pin E6 = D0X1Y21.IOI[1].PAD;
	pin E7 = D0X2Y21.IOI[0].PAD;
	pin E8 = D0X3Y21.IOI[1].PAD;
	pin E9 = D0X5Y21.IOI[0].PAD;
	pin E10 = D0X12Y21.IOI[1].PAD;
	pin E11 = D0X13Y21.IOI[0].PAD;
	pin E12 = D0X0Y0.IO_BANK[0].VCCIO;
	pin E13 = D0X0Y0.POWER.GND;
	pin E14 = D0X22Y21.IOI[0].PAD;
	pin E15 = D0X23Y21.IOI[1].PAD;
	pin E16 = D0X24Y21.IOI[1].PAD;
	pin E17 = D0X0Y0.CONFIG.VPP_FAST;
	pin E18 = D0X0Y0.CONFIG.VPP_2V5;
	pin E20 = D0X25Y13.IOI[1].PAD;
	pin E22 = nc;
	pin F1 = nc;
	pin F3 = D0X0Y15.IOI[0].PAD;
	pin F5 = D0X0Y20.IOI[1].PAD;
	pin F18 = D0X25Y20.IOI[1].PAD;
	pin F20 = D0X25Y13.IOI[0].PAD;
	pin F22 = nc;
	pin G1 = nc;
	pin G3 = D0X0Y14.IOI[1].PAD;
	pin G5 = D0X0Y20.IOI[0].PAD;
	pin G7 = D0X0Y19.IOI[1].PAD;
	pin G8 = D0X2Y21.IOI[1].PAD;
	pin G9 = D0X4Y21.IOI[0].PAD;
	pin G10 = D0X5Y21.IOI[1].PAD;
	pin G11 = D0X6Y21.IOI[1].PAD;
	pin G12 = D0X19Y21.IOI[1].PAD;
	pin G13 = D0X20Y21.IOI[1].PAD;
	pin G14 = D0X21Y21.IOI[1].PAD;
	pin G15 = D0X23Y21.IOI[0].PAD;
	pin G16 = D0X24Y21.IOI[0].PAD;
	pin G18 = D0X25Y20.IOI[0].PAD;
	pin G20 = D0X25Y12.IOI[1].PAD;
	pin G22 = D0X25Y15.IOI[0].PAD;
	pin H1 = D0X0Y13.IOI[1].PAD;
	pin H3 = D0X0Y14.IOI[0].PAD;
	pin H5 = D0X0Y17.IOI[1].PAD;
	pin H7 = D0X0Y19.IOI[0].PAD;
	pin H8 = D0X0Y18.IOI[1].PAD;
	pin H9 = D0X3Y21.IOI[0].PAD;
	pin H10 = D0X4Y21.IOI[1].PAD;
	pin H11 = D0X6Y21.IOI[0].PAD;
	pin H12 = D0X19Y21.IOI[0].PAD;
	pin H13 = D0X20Y21.IOI[0].PAD;
	pin H14 = D0X21Y21.IOI[0].PAD;
	pin H15 = D0X22Y21.IOI[1].PAD;
	pin H16 = D0X25Y19.IOI[1].PAD;
	pin H18 = D0X25Y18.IOI[1].PAD;
	pin H20 = D0X25Y12.IOI[0].PAD;
	pin H22 = nc;
	pin J1 = D0X0Y13.IOI[0].PAD;
	pin J3 = D0X0Y0.POWER.GND;
	pin J5 = D0X0Y17.IOI[0].PAD;
	pin J7 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J8 = D0X0Y18.IOI[0].PAD;
	pin J15 = D0X25Y19.IOI[0].PAD;
	pin J16 = D0X25Y18.IOI[0].PAD;
	pin J18 = D0X25Y17.IOI[0].PAD;
	pin J20 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J22 = nc;
	pin K1 = D0X0Y12.IOI[1].PAD;
	pin K3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K5 = D0X0Y0.POWER.GND;
	pin K7 = D0X0Y16.IOI[0].PAD;
	pin K8 = D0X0Y16.IOI[1].PAD;
	pin K10 = D0X0Y0.IO_BANK[0].VCCIO;
	pin K11 = D0X0Y0.POWER.GND;
	pin K12 = D0X0Y0.POWER.VCCINT;
	pin K13 = D0X0Y0.IO_BANK[1].VCCIO;
	pin K15 = D0X25Y17.IOI[1].PAD;
	pin K16 = D0X25Y16.IOI[1].PAD;
	pin K18 = D0X25Y10.IOI[1].PAD;
	pin K20 = D0X25Y11.IOI[1].PAD;
	pin K22 = nc;
	pin L1 = D0X0Y12.IOI[0].PAD;
	pin L3 = D0X0Y11.IOI[1].PAD;
	pin L5 = D0X0Y11.IOI[0].PAD;
	pin L7 = D0X0Y6.IOI[1].PAD;
	pin L8 = D0X0Y6.IOI[0].PAD;
	pin L10 = D0X0Y0.POWER.VCCINT;
	pin L11 = D0X0Y0.POWER.GND;
	pin L12 = D0X0Y0.POWER.GND;
	pin L13 = D0X0Y0.POWER.GND;
	pin L15 = D0X25Y16.IOI[0].PAD;
	pin L16 = D0X25Y15.IOI[1].PAD;
	pin L18 = D0X25Y11.IOI[0].PAD;
	pin L20 = D0X0Y0.POWER.VCCINT;
	pin L22 = nc;
	pin M1 = D0X0Y0.IO_BANK[3].VREF;
	pin M3 = D0X0Y10.IOI[0].PAD;
	pin M5 = D0X0Y10.IOI[1].PAD;
	pin M7 = D0X0Y5.IOI[1].PAD;
	pin M8 = D0X0Y5.IOI[0].PAD;
	pin M10 = D0X0Y0.POWER.GND;
	pin M11 = D0X0Y0.POWER.GND;
	pin M12 = D0X0Y0.POWER.GND;
	pin M13 = D0X0Y0.POWER.VCCINT;
	pin M15 = D0X25Y4.IOI[1].PAD;
	pin M16 = D0X25Y4.IOI[0].PAD;
	pin M18 = D0X0Y0.IO_BANK[1].VCCIO;
	pin M20 = D0X25Y10.IOI[0].PAD;
	pin M22 = nc;
	pin N1 = D0X0Y0.POWER.GND;
	pin N3 = D0X0Y9.IOI[1].PAD;
	pin N5 = D0X0Y4.IOI[0].PAD;
	pin N7 = D0X0Y4.IOI[1].PAD;
	pin N8 = D0X0Y0.POWER.VCCINT;
	pin N10 = D0X0Y0.IO_BANK[3].VCCIO;
	pin N11 = D0X0Y0.POWER.VCCINT;
	pin N12 = D0X0Y0.POWER.GND;
	pin N13 = D0X0Y0.IO_BANK[2].VCCIO;
	pin N15 = D0X25Y3.IOI[1].PAD;
	pin N16 = D0X25Y3.IOI[0].PAD;
	pin N18 = D0X0Y0.POWER.GND;
	pin N20 = D0X0Y0.POWER.GND;
	pin N22 = D0X25Y8.IOI[0].PAD;
	pin P1 = nc;
	pin P3 = D0X0Y9.IOI[0].PAD;
	pin P5 = D0X0Y0.IO_BANK[3].VCCIO;
	pin P7 = D0X0Y3.IOI[1].PAD;
	pin P8 = D0X0Y3.IOI[0].PAD;
	pin P15 = D0X25Y2.IOI[0].PAD;
	pin P16 = D0X25Y1.IOI[1].PAD;
	pin P18 = D0X25Y2.IOI[1].PAD;
	pin P20 = D0X25Y9.IOI[1].PAD;
	pin P22 = D0X25Y7.IOI[1].PAD;
	pin R1 = nc;
	pin R3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin R5 = D0X0Y2.IOI[1].PAD;
	pin R7 = D0X0Y0.POWER.GND;
	pin R8 = D0X2Y0.IOI[1].PAD;
	pin R9 = D0X4Y0.IOI[0].PAD;
	pin R10 = D0X5Y0.IOI[0].PAD;
	pin R11 = D0X20Y0.IOI[0].PAD;
	pin R12 = D0X21Y0.IOI[0].PAD;
	pin R13 = D0X22Y0.IOI[0].PAD;
	pin R14 = D0X0Y0.CONFIG.CRESET_B;
	pin R15 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin R16 = D0X0Y0.CONFIG.TCK;
	pin R18 = D0X25Y1.IOI[0].PAD;
	pin R20 = D0X25Y9.IOI[0].PAD;
	pin R22 = D0X25Y7.IOI[0].PAD;
	pin T1 = nc;
	pin T3 = D0X0Y0.POWER.GND;
	pin T5 = D0X0Y2.IOI[0].PAD;
	pin T7 = D0X2Y0.IOI[0].PAD;
	pin T8 = D0X3Y0.IOI[1].PAD;
	pin T9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin T10 = D0X6Y0.IOI[0].PAD;
	pin T11 = D0X19Y0.IOI[1].PAD;
	pin T12 = D0X20Y0.IOI[1].PAD;
	pin T13 = D0X21Y0.IOI[1].PAD;
	pin T14 = D0X0Y0.CONFIG.CDONE;
	pin T15 = D0X23Y0.IOI[0].PAD;
	pin T16 = D0X0Y0.CONFIG.TDI;
	pin T18 = D0X0Y0.CONFIG.TRST_B;
	pin T20 = D0X25Y8.IOI[1].PAD;
	pin T22 = D0X25Y6.IOI[1].PAD;
	pin U1 = nc;
	pin U3 = D0X0Y8.IOI[1].PAD;
	pin U5 = D0X0Y1.IOI[1].PAD;
	pin U18 = D0X0Y0.CONFIG.TDO;
	pin U20 = D0X25Y6.IOI[0].PAD;
	pin U22 = nc;
	pin V1 = D0X0Y0.POWER.GND;
	pin V3 = D0X0Y8.IOI[0].PAD;
	pin V5 = D0X0Y1.IOI[0].PAD;
	pin V6 = D0X1Y0.IOI[1].PAD;
	pin V7 = D0X3Y0.IOI[0].PAD;
	pin V8 = D0X4Y0.IOI[1].PAD;
	pin V9 = D0X5Y0.IOI[1].PAD;
	pin V10 = D0X0Y0.POWER.GND;
	pin V11 = D0X12Y0.IOI[1].PAD;
	pin V12 = D0X13Y0.IOI[0].PAD;
	pin V13 = D0X19Y0.IOI[0].PAD;
	pin V14 = D0X22Y0.IOI[1].PAD;
	pin V15 = D0X23Y0.IOI[1].PAD;
	pin V16 = D0X24Y0.IOI[0].PAD;
	pin V17 = D0X24Y0.IOI[1].PAD;
	pin V18 = D0X0Y0.CONFIG.TMS;
	pin V20 = D0X25Y5.IOI[1].PAD;
	pin V22 = nc;
	pin W1 = nc;
	pin W3 = D0X0Y7.IOI[1].PAD;
	pin W20 = D0X25Y5.IOI[0].PAD;
	pin W22 = nc;
	pin Y1 = nc;
	pin Y3 = D0X0Y7.IOI[0].PAD;
	pin Y4 = D0X6Y0.IOI[1].PAD;
	pin Y5 = D0X7Y0.IOI[0].PAD;
	pin Y6 = D0X10Y0.IOI[1].PAD;
	pin Y7 = D0X11Y0.IOI[0].PAD;
	pin Y8 = D0X0Y0.POWER.VCCINT;
	pin Y9 = D0X12Y0.PLL65.AGND;
	pin Y10 = D0X12Y0.PLL65.AVCC;
	pin Y11 = D0X0Y0.IO_BANK[2].VCCIO;
	pin Y12 = D0X0Y0.POWER.GND;
	pin Y13 = D0X15Y0.IOI[1].PAD;
	pin Y14 = D0X16Y0.IOI[0].PAD;
	pin Y15 = D0X16Y0.IOI[1].PAD;
	pin Y16 = D0X0Y0.POWER.GND;
	pin Y17 = D0X17Y0.IOI[0].PAD;
	pin Y18 = D0X17Y0.IOI[1].PAD;
	pin Y19 = D0X18Y0.IOI[0].PAD;
	pin Y20 = D0X18Y0.IOI[1].PAD;
	pin Y22 = nc;
	pin AA1 = nc;
	pin AA22 = nc;
	pin AB1 = nc;
	pin AB2 = D0X1Y0.IOI[0].PAD;
	pin AB3 = nc;
	pin AB4 = nc;
	pin AB5 = D0X0Y0.POWER.GND;
	pin AB6 = D0X7Y0.IOI[1].PAD;
	pin AB7 = D0X8Y0.IOI[0].PAD;
	pin AB8 = D0X8Y0.IOI[1].PAD;
	pin AB9 = D0X9Y0.IOI[0].PAD;
	pin AB10 = D0X9Y0.IOI[1].PAD;
	pin AB11 = D0X10Y0.IOI[0].PAD;
	pin AB12 = D0X13Y0.IOI[1].PAD;
	pin AB13 = D0X14Y0.IOI[0].PAD;
	pin AB14 = D0X14Y0.IOI[1].PAD;
	pin AB15 = D0X15Y0.IOI[0].PAD;
	pin AB16 = nc;
	pin AB17 = nc;
	pin AB18 = nc;
	pin AB19 = nc;
	pin AB20 = nc;
	pin AB21 = nc;
	pin AB22 = nc;
}

// iCE65P04-CB196
bond BOND9 {
	pin A1 = D0X1Y21.IOI[1].PAD;
	pin A2 = D0X2Y21.IOI[0].PAD;
	pin A3 = D0X3Y21.IOI[1].PAD;
	pin A4 = D0X5Y21.IOI[0].PAD;
	pin A5 = D0X9Y21.IOI[1].PAD;
	pin A6 = D0X10Y21.IOI[1].PAD;
	pin A7 = D0X12Y21.IOI[1].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X20Y21.IOI[0].PAD;
	pin A11 = D0X21Y21.IOI[1].PAD;
	pin A12 = D0X23Y21.IOI[1].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y20.IOI[0].PAD;
	pin B2 = D0X1Y21.IOI[0].PAD;
	pin B3 = D0X3Y21.IOI[0].PAD;
	pin B4 = D0X4Y21.IOI[1].PAD;
	pin B5 = D0X5Y21.IOI[1].PAD;
	pin B6 = D0X10Y21.IOI[0].PAD;
	pin B7 = D0X0Y0.POWER.VCCINT;
	pin B8 = D0X13Y21.IOI[1].PAD;
	pin B9 = D0X15Y21.IOI[1].PAD;
	pin B10 = D0X19Y21.IOI[1].PAD;
	pin B11 = D0X23Y21.IOI[0].PAD;
	pin B12 = D0X0Y0.POWER.GND;
	pin B13 = D0X25Y19.IOI[0].PAD;
	pin B14 = D0X25Y18.IOI[1].PAD;
	pin C1 = D0X0Y20.IOI[1].PAD;
	pin C2 = D0X0Y0.POWER.GND;
	pin C3 = D0X0Y19.IOI[0].PAD;
	pin C4 = D0X2Y21.IOI[1].PAD;
	pin C5 = D0X6Y21.IOI[0].PAD;
	pin C6 = D0X6Y21.IOI[1].PAD;
	pin C7 = D0X11Y21.IOI[1].PAD;
	pin C8 = D0X14Y21.IOI[1].PAD;
	pin C9 = D0X16Y21.IOI[0].PAD;
	pin C10 = D0X20Y21.IOI[1].PAD;
	pin C11 = D0X24Y21.IOI[1].PAD;
	pin C12 = D0X25Y20.IOI[0].PAD;
	pin C13 = D0X25Y17.IOI[1].PAD;
	pin C14 = D0X25Y16.IOI[1].PAD;
	pin D1 = D0X0Y18.IOI[1].PAD;
	pin D2 = D0X0Y18.IOI[0].PAD;
	pin D3 = D0X0Y19.IOI[1].PAD;
	pin D4 = D0X0Y16.IOI[1].PAD;
	pin D5 = D0X4Y21.IOI[0].PAD;
	pin D6 = D0X9Y21.IOI[0].PAD;
	pin D7 = D0X12Y21.IOI[0].PAD;
	pin D8 = D0X15Y21.IOI[0].PAD;
	pin D9 = D0X21Y21.IOI[0].PAD;
	pin D10 = D0X22Y21.IOI[0].PAD;
	pin D11 = D0X25Y20.IOI[1].PAD;
	pin D12 = D0X25Y19.IOI[1].PAD;
	pin D13 = D0X25Y12.IOI[1].PAD;
	pin D14 = D0X25Y15.IOI[1].PAD;
	pin E1 = D0X0Y17.IOI[1].PAD;
	pin E2 = D0X0Y17.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y16.IOI[0].PAD;
	pin E5 = D0X0Y14.IOI[0].PAD;
	pin E6 = D0X11Y21.IOI[0].PAD;
	pin E7 = D0X13Y21.IOI[0].PAD;
	pin E8 = D0X14Y21.IOI[0].PAD;
	pin E9 = D0X19Y21.IOI[0].PAD;
	pin E10 = D0X25Y14.IOI[0].PAD;
	pin E11 = D0X25Y17.IOI[0].PAD;
	pin E12 = D0X25Y18.IOI[0].PAD;
	pin E13 = D0X25Y16.IOI[0].PAD;
	pin E14 = D0X25Y14.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F2 = D0X0Y0.POWER.VCCINT;
	pin F3 = D0X0Y15.IOI[1].PAD;
	pin F4 = D0X0Y15.IOI[0].PAD;
	pin F5 = D0X0Y14.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F10 = D0X25Y11.IOI[0].PAD;
	pin F11 = D0X25Y13.IOI[1].PAD;
	pin F12 = D0X25Y15.IOI[0].PAD;
	pin F13 = D0X25Y12.IOI[0].PAD;
	pin F14 = D0X25Y11.IOI[1].PAD;
	pin G1 = D0X0Y11.IOI[0].PAD;
	pin G2 = D0X0Y11.IOI[1].PAD;
	pin G3 = D0X0Y9.IOI[1].PAD;
	pin G4 = D0X0Y9.IOI[0].PAD;
	pin G5 = D0X0Y5.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = D0X25Y10.IOI[0].PAD;
	pin G11 = D0X25Y13.IOI[0].PAD;
	pin G12 = D0X25Y10.IOI[1].PAD;
	pin G13 = D0X25Y8.IOI[1].PAD;
	pin G14 = D0X25Y9.IOI[1].PAD;
	pin H1 = D0X0Y10.IOI[1].PAD;
	pin H2 = D0X0Y10.IOI[0].PAD;
	pin H3 = D0X0Y7.IOI[0].PAD;
	pin H4 = D0X0Y7.IOI[1].PAD;
	pin H5 = D0X0Y5.IOI[1].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H10 = D0X25Y5.IOI[0].PAD;
	pin H11 = D0X25Y9.IOI[0].PAD;
	pin H12 = D0X25Y7.IOI[0].PAD;
	pin H13 = D0X25Y6.IOI[1].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y8.IOI[1].PAD;
	pin J2 = D0X0Y8.IOI[0].PAD;
	pin J3 = D0X0Y6.IOI[0].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J5 = D0X0Y0.POWER.GND;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J10 = D0X25Y3.IOI[0].PAD;
	pin J11 = D0X25Y4.IOI[0].PAD;
	pin J12 = D0X25Y6.IOI[0].PAD;
	pin J13 = D0X25Y5.IOI[1].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K2 = D0X0Y6.IOI[1].PAD;
	pin K3 = D0X0Y2.IOI[1].PAD;
	pin K4 = D0X0Y2.IOI[0].PAD;
	pin K5 = D0X5Y0.IOI[1].PAD;
	pin K6 = D0X10Y0.IOI[1].PAD;
	pin K7 = D0X14Y0.IOI[1].PAD;
	pin K8 = D0X16Y0.IOI[0].PAD;
	pin K9 = D0X15Y0.IOI[0].PAD;
	pin K10 = D0X0Y0.POWER.GND;
	pin K11 = D0X25Y1.IOI[0].PAD;
	pin K12 = D0X25Y2.IOI[0].PAD;
	pin K13 = D0X0Y0.POWER.VCCINT;
	pin K14 = D0X25Y4.IOI[1].PAD;
	pin L1 = D0X0Y4.IOI[1].PAD;
	pin L2 = D0X0Y4.IOI[0].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X1Y0.IOI[1].PAD;
	pin L5 = D0X4Y0.IOI[0].PAD;
	pin L6 = D0X7Y0.IOI[0].PAD;
	pin L7 = D0X13Y0.IOI[0].PAD;
	pin L8 = D0X17Y0.IOI[0].PAD;
	pin L9 = D0X22Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X0Y0.CONFIG.TCK;
	pin L13 = D0X25Y1.IOI[1].PAD;
	pin L14 = D0X25Y3.IOI[1].PAD;
	pin M1 = D0X0Y3.IOI[1].PAD;
	pin M2 = D0X0Y3.IOI[0].PAD;
	pin M3 = D0X2Y0.IOI[0].PAD;
	pin M4 = D0X4Y0.IOI[1].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X12Y0.PLL65.AGND;
	pin M7 = D0X15Y0.IOI[1].PAD;
	pin M8 = D0X18Y0.IOI[1].PAD;
	pin M9 = D0X20Y0.IOI[0].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X23Y0.IOI[0].PAD;
	pin M12 = D0X0Y0.CONFIG.TDI;
	pin M13 = D0X25Y2.IOI[1].PAD;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y1.IOI[1].PAD;
	pin N2 = D0X0Y1.IOI[0].PAD;
	pin N3 = D0X3Y0.IOI[0].PAD;
	pin N4 = D0X6Y0.IOI[0].PAD;
	pin N5 = D0X11Y0.IOI[0].PAD;
	pin N6 = D0X12Y0.PLL65.AVCC;
	pin N7 = D0X0Y0.POWER.VCCINT;
	pin N8 = D0X18Y0.IOI[0].PAD;
	pin N9 = D0X19Y0.IOI[1].PAD;
	pin N10 = D0X0Y0.IO_BANK[2].VCCIO;
	pin N11 = D0X21Y0.IOI[0].PAD;
	pin N12 = D0X20Y0.IOI[1].PAD;
	pin N13 = D0X21Y0.IOI[1].PAD;
	pin N14 = D0X0Y0.CONFIG.TDO;
	pin P1 = D0X2Y0.IOI[1].PAD;
	pin P2 = D0X3Y0.IOI[1].PAD;
	pin P3 = D0X5Y0.IOI[0].PAD;
	pin P4 = D0X6Y0.IOI[1].PAD;
	pin P5 = D0X12Y0.IOI[1].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X16Y0.IOI[1].PAD;
	pin P8 = D0X17Y0.IOI[1].PAD;
	pin P9 = D0X19Y0.IOI[0].PAD;
	pin P10 = D0X22Y0.IOI[1].PAD;
	pin P11 = D0X23Y0.IOI[1].PAD;
	pin P12 = D0X24Y0.IOI[0].PAD;
	pin P13 = D0X24Y0.IOI[1].PAD;
	pin P14 = D0X0Y0.CONFIG.TMS;
}

// iCE65P04-CB121
bond BOND10 {
	pin A1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin A2 = D0X2Y21.IOI[0].PAD;
	pin A3 = D0X2Y21.IOI[1].PAD;
	pin A4 = D0X4Y21.IOI[1].PAD;
	pin A5 = D0X4Y21.IOI[0].PAD;
	pin A6 = D0X5Y21.IOI[0].PAD;
	pin A7 = D0X20Y21.IOI[0].PAD;
	pin A8 = D0X22Y21.IOI[0].PAD;
	pin A9 = D0X0Y0.CONFIG.VPP_FAST;
	pin A10 = D0X24Y21.IOI[1].PAD;
	pin A11 = D0X25Y15.IOI[1].PAD;
	pin B1 = D0X0Y20.IOI[0].PAD;
	pin B2 = D0X0Y0.POWER.GND;
	pin B3 = D0X1Y21.IOI[1].PAD;
	pin B4 = D0X3Y21.IOI[0].PAD;
	pin B5 = D0X3Y21.IOI[1].PAD;
	pin B6 = D0X0Y0.POWER.VCCINT;
	pin B7 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B8 = D0X22Y21.IOI[1].PAD;
	pin B9 = D0X24Y21.IOI[0].PAD;
	pin B10 = D0X0Y0.POWER.GND;
	pin B11 = D0X25Y16.IOI[1].PAD;
	pin C1 = D0X0Y20.IOI[1].PAD;
	pin C2 = D0X0Y17.IOI[1].PAD;
	pin C3 = D0X0Y19.IOI[1].PAD;
	pin C4 = D0X0Y19.IOI[0].PAD;
	pin C5 = D0X5Y21.IOI[1].PAD;
	pin C6 = D0X13Y21.IOI[0].PAD;
	pin C7 = D0X19Y21.IOI[0].PAD;
	pin C8 = D0X23Y21.IOI[0].PAD;
	pin C9 = D0X23Y21.IOI[1].PAD;
	pin C10 = D0X0Y0.CONFIG.VPP_2V5;
	pin C11 = D0X25Y16.IOI[0].PAD;
	pin D1 = D0X0Y16.IOI[1].PAD;
	pin D2 = D0X0Y17.IOI[0].PAD;
	pin D3 = D0X0Y11.IOI[0].PAD;
	pin D4 = D0X0Y18.IOI[0].PAD;
	pin D5 = D0X6Y21.IOI[0].PAD;
	pin D6 = D0X12Y21.IOI[1].PAD;
	pin D7 = D0X18Y21.IOI[1].PAD;
	pin D8 = D0X25Y13.IOI[0].PAD;
	pin D9 = D0X25Y14.IOI[0].PAD;
	pin D10 = D0X25Y14.IOI[1].PAD;
	pin D11 = D0X25Y15.IOI[0].PAD;
	pin E1 = D0X0Y0.POWER.GND;
	pin E2 = D0X0Y16.IOI[0].PAD;
	pin E3 = D0X0Y11.IOI[1].PAD;
	pin E4 = D0X0Y18.IOI[1].PAD;
	pin E5 = D0X8Y21.IOI[0].PAD;
	pin E6 = D0X18Y21.IOI[0].PAD;
	pin E7 = D0X19Y21.IOI[1].PAD;
	pin E8 = D0X25Y12.IOI[0].PAD;
	pin E9 = D0X25Y12.IOI[1].PAD;
	pin E10 = D0X0Y0.IO_BANK[1].VCCIO;
	pin E11 = D0X25Y13.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.VCCINT;
	pin F2 = D0X0Y7.IOI[1].PAD;
	pin F3 = D0X0Y6.IOI[1].PAD;
	pin F4 = D0X0Y10.IOI[1].PAD;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X0Y0.POWER.GND;
	pin F7 = D0X21Y21.IOI[1].PAD;
	pin F8 = D0X25Y10.IOI[1].PAD;
	pin F9 = D0X25Y11.IOI[0].PAD;
	pin F10 = D0X25Y11.IOI[1].PAD;
	pin F11 = D0X0Y0.POWER.VCCINT;
	pin G1 = D0X0Y7.IOI[0].PAD;
	pin G2 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G3 = D0X0Y6.IOI[0].PAD;
	pin G4 = D0X0Y10.IOI[0].PAD;
	pin G5 = D0X0Y0.POWER.GND;
	pin G6 = D0X0Y0.POWER.GND;
	pin G7 = D0X25Y3.IOI[1].PAD;
	pin G8 = D0X25Y3.IOI[0].PAD;
	pin G9 = D0X25Y4.IOI[1].PAD;
	pin G10 = D0X25Y5.IOI[0].PAD;
	pin G11 = D0X0Y0.POWER.GND;
	pin H1 = D0X0Y3.IOI[1].PAD;
	pin H2 = D0X0Y4.IOI[1].PAD;
	pin H3 = D0X0Y4.IOI[0].PAD;
	pin H4 = D0X4Y0.IOI[1].PAD;
	pin H5 = D0X5Y0.IOI[0].PAD;
	pin H6 = D0X22Y0.IOI[0].PAD;
	pin H7 = D0X25Y2.IOI[0].PAD;
	pin H8 = D0X25Y2.IOI[1].PAD;
	pin H9 = D0X25Y1.IOI[1].PAD;
	pin H10 = D0X25Y1.IOI[0].PAD;
	pin H11 = D0X17Y0.IOI[1].PAD;
	pin J1 = D0X0Y3.IOI[0].PAD;
	pin J2 = D0X0Y2.IOI[0].PAD;
	pin J3 = D0X0Y2.IOI[1].PAD;
	pin J4 = D0X3Y0.IOI[0].PAD;
	pin J5 = D0X3Y0.IOI[1].PAD;
	pin J6 = D0X22Y0.IOI[1].PAD;
	pin J7 = D0X0Y0.CONFIG.CDONE;
	pin J8 = D0X23Y0.IOI[0].PAD;
	pin J9 = D0X24Y0.IOI[1].PAD;
	pin J10 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J11 = D0X15Y0.IOI[1].PAD;
	pin K1 = D0X0Y1.IOI[1].PAD;
	pin K2 = D0X0Y0.POWER.GND;
	pin K3 = D0X1Y0.IOI[0].PAD;
	pin K4 = D0X1Y0.IOI[1].PAD;
	pin K5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.CONFIG.CRESET_B;
	pin K8 = D0X23Y0.IOI[1].PAD;
	pin K9 = D0X24Y0.IOI[0].PAD;
	pin K10 = D0X0Y0.POWER.GND;
	pin K11 = D0X16Y0.IOI[1].PAD;
	pin L1 = D0X0Y1.IOI[0].PAD;
	pin L2 = D0X2Y0.IOI[0].PAD;
	pin L3 = D0X4Y0.IOI[0].PAD;
	pin L4 = D0X7Y0.IOI[0].PAD;
	pin L5 = D0X9Y0.IOI[0].PAD;
	pin L6 = D0X12Y0.PLL65.AGND;
	pin L7 = D0X12Y0.PLL65.AVCC;
	pin L8 = D0X12Y0.IOI[1].PAD;
	pin L9 = D0X13Y0.IOI[0].PAD;
	pin L10 = D0X13Y0.IOI[1].PAD;
	pin L11 = D0X14Y0.IOI[1].PAD;
}

// iCE65P04-CB132
bond BOND11 {
	pin A1 = D0X1Y21.IOI[0].PAD;
	pin A2 = D0X1Y21.IOI[1].PAD;
	pin A3 = D0X2Y21.IOI[0].PAD;
	pin A4 = D0X3Y21.IOI[1].PAD;
	pin A5 = D0X5Y21.IOI[0].PAD;
	pin A6 = D0X12Y21.IOI[1].PAD;
	pin A7 = D0X13Y21.IOI[0].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X22Y21.IOI[0].PAD;
	pin A11 = D0X23Y21.IOI[1].PAD;
	pin A12 = D0X24Y21.IOI[1].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y20.IOI[1].PAD;
	pin B14 = D0X25Y20.IOI[1].PAD;
	pin C1 = D0X0Y20.IOI[0].PAD;
	pin C3 = D0X0Y19.IOI[1].PAD;
	pin C4 = D0X2Y21.IOI[1].PAD;
	pin C5 = D0X4Y21.IOI[0].PAD;
	pin C6 = D0X5Y21.IOI[1].PAD;
	pin C7 = D0X6Y21.IOI[1].PAD;
	pin C8 = D0X19Y21.IOI[1].PAD;
	pin C9 = D0X20Y21.IOI[1].PAD;
	pin C10 = D0X21Y21.IOI[1].PAD;
	pin C11 = D0X23Y21.IOI[0].PAD;
	pin C12 = D0X24Y21.IOI[0].PAD;
	pin C14 = D0X25Y20.IOI[0].PAD;
	pin D1 = D0X0Y17.IOI[1].PAD;
	pin D3 = D0X0Y19.IOI[0].PAD;
	pin D4 = D0X0Y18.IOI[1].PAD;
	pin D5 = D0X3Y21.IOI[0].PAD;
	pin D6 = D0X4Y21.IOI[1].PAD;
	pin D7 = D0X6Y21.IOI[0].PAD;
	pin D8 = D0X19Y21.IOI[0].PAD;
	pin D9 = D0X20Y21.IOI[0].PAD;
	pin D10 = D0X21Y21.IOI[0].PAD;
	pin D11 = D0X22Y21.IOI[1].PAD;
	pin D12 = D0X25Y19.IOI[1].PAD;
	pin D14 = D0X25Y18.IOI[1].PAD;
	pin E1 = D0X0Y17.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y18.IOI[0].PAD;
	pin E11 = D0X25Y19.IOI[0].PAD;
	pin E12 = D0X25Y18.IOI[0].PAD;
	pin E14 = D0X25Y17.IOI[0].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F3 = D0X0Y16.IOI[0].PAD;
	pin F4 = D0X0Y16.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F11 = D0X25Y17.IOI[1].PAD;
	pin F12 = D0X25Y16.IOI[1].PAD;
	pin F14 = D0X25Y10.IOI[1].PAD;
	pin G1 = D0X0Y11.IOI[0].PAD;
	pin G3 = D0X0Y6.IOI[1].PAD;
	pin G4 = D0X0Y6.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G11 = D0X25Y16.IOI[0].PAD;
	pin G12 = D0X25Y15.IOI[1].PAD;
	pin G14 = D0X25Y11.IOI[0].PAD;
	pin H1 = D0X0Y10.IOI[1].PAD;
	pin H3 = D0X0Y5.IOI[1].PAD;
	pin H4 = D0X0Y5.IOI[0].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H11 = D0X25Y4.IOI[1].PAD;
	pin H12 = D0X25Y4.IOI[0].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y4.IOI[0].PAD;
	pin J3 = D0X0Y4.IOI[1].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = nc;
	pin J8 = D0X11Y0.IOI[1].PAD;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J11 = D0X25Y3.IOI[1].PAD;
	pin J12 = D0X25Y3.IOI[0].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K3 = D0X0Y3.IOI[1].PAD;
	pin K4 = D0X0Y3.IOI[0].PAD;
	pin K11 = D0X25Y2.IOI[0].PAD;
	pin K12 = D0X25Y1.IOI[1].PAD;
	pin K14 = D0X25Y2.IOI[1].PAD;
	pin L1 = D0X0Y2.IOI[1].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X2Y0.IOI[1].PAD;
	pin L5 = D0X4Y0.IOI[0].PAD;
	pin L6 = D0X5Y0.IOI[0].PAD;
	pin L7 = D0X20Y0.IOI[0].PAD;
	pin L8 = D0X21Y0.IOI[0].PAD;
	pin L9 = D0X22Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X0Y0.CONFIG.TCK;
	pin L14 = D0X25Y1.IOI[0].PAD;
	pin M1 = D0X0Y2.IOI[0].PAD;
	pin M3 = D0X2Y0.IOI[0].PAD;
	pin M4 = D0X3Y0.IOI[1].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X6Y0.IOI[0].PAD;
	pin M7 = D0X13Y0.IOI[0].PAD;
	pin M8 = D0X20Y0.IOI[1].PAD;
	pin M9 = D0X21Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X23Y0.IOI[0].PAD;
	pin M12 = D0X0Y0.CONFIG.TDI;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y1.IOI[1].PAD;
	pin N14 = D0X0Y0.CONFIG.TDO;
	pin P1 = D0X0Y1.IOI[0].PAD;
	pin P2 = D0X1Y0.IOI[1].PAD;
	pin P3 = D0X3Y0.IOI[0].PAD;
	pin P4 = D0X4Y0.IOI[1].PAD;
	pin P5 = D0X5Y0.IOI[1].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X12Y0.IOI[1].PAD;
	pin P8 = D0X12Y0.IOI[0].PAD;
	pin P9 = D0X19Y0.IOI[0].PAD;
	pin P10 = D0X22Y0.IOI[1].PAD;
	pin P11 = D0X23Y0.IOI[1].PAD;
	pin P12 = D0X24Y0.IOI[0].PAD;
	pin P13 = D0X24Y0.IOI[1].PAD;
	pin P14 = D0X0Y0.CONFIG.TMS;
}

// iCE65L08-DI
bond BOND12 {
	pin 1 = D0X0Y31.IOI[1].PAD;
	pin 2 = D0X0Y31.IOI[0].PAD;
	pin 3 = D0X0Y30.IOI[1].PAD;
	pin 4 = D0X0Y30.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.POWER.GND;
	pin 7 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 8 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 9 = D0X0Y28.IOI[1].PAD;
	pin 10 = D0X0Y28.IOI[0].PAD;
	pin 11 = D0X0Y27.IOI[1].PAD;
	pin 12 = D0X0Y27.IOI[0].PAD;
	pin 13 = D0X0Y0.POWER.VCCINT;
	pin 14 = D0X0Y0.POWER.VCCINT;
	pin 15 = D0X0Y25.IOI[1].PAD;
	pin 16 = D0X0Y25.IOI[0].PAD;
	pin 17 = D0X0Y24.IOI[1].PAD;
	pin 18 = D0X0Y24.IOI[0].PAD;
	pin 19 = D0X0Y0.POWER.GND;
	pin 20 = D0X0Y0.POWER.GND;
	pin 21 = D0X0Y23.IOI[1].PAD;
	pin 22 = D0X0Y23.IOI[0].PAD;
	pin 23 = D0X0Y0.POWER.GND;
	pin 24 = D0X0Y0.POWER.GND;
	pin 25 = D0X0Y22.IOI[1].PAD;
	pin 26 = D0X0Y22.IOI[0].PAD;
	pin 27 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 28 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 29 = D0X0Y0.POWER.VCCINT;
	pin 30 = D0X0Y0.POWER.VCCINT;
	pin 31 = D0X0Y21.IOI[1].PAD;
	pin 32 = D0X0Y21.IOI[0].PAD;
	pin 33 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 34 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 35 = D0X0Y0.POWER.GND;
	pin 36 = D0X0Y0.POWER.GND;
	pin 37 = D0X0Y20.IOI[1].PAD;
	pin 38 = D0X0Y20.IOI[0].PAD;
	pin 39 = D0X0Y19.IOI[1].PAD;
	pin 40 = D0X0Y19.IOI[0].PAD;
	pin 41 = D0X0Y18.IOI[1].PAD;
	pin 42 = D0X0Y18.IOI[0].PAD;
	pin 43 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 44 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 45 = D0X0Y0.IO_BANK[3].VREF;
	pin 46 = D0X0Y0.IO_BANK[3].VREF;
	pin 47 = D0X0Y0.POWER.GND;
	pin 48 = D0X0Y0.POWER.GND;
	pin 49 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 50 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 51 = D0X0Y0.POWER.GND;
	pin 52 = D0X0Y0.POWER.GND;
	pin 53 = D0X0Y17.IOI[1].PAD;
	pin 54 = D0X0Y17.IOI[0].PAD;
	pin 55 = D0X0Y0.POWER.GND;
	pin 56 = D0X0Y16.IOI[1].PAD;
	pin 57 = D0X0Y16.IOI[0].PAD;
	pin 58 = D0X0Y14.IOI[1].PAD;
	pin 59 = D0X0Y14.IOI[0].PAD;
	pin 60 = D0X0Y13.IOI[1].PAD;
	pin 61 = D0X0Y13.IOI[0].PAD;
	pin 62 = D0X0Y0.POWER.GND;
	pin 63 = D0X0Y0.POWER.GND;
	pin 64 = D0X0Y12.IOI[1].PAD;
	pin 65 = D0X0Y12.IOI[0].PAD;
	pin 66 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 67 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 68 = D0X0Y0.POWER.GND;
	pin 69 = D0X0Y0.POWER.GND;
	pin 70 = D0X0Y11.IOI[1].PAD;
	pin 71 = D0X0Y11.IOI[0].PAD;
	pin 72 = D0X0Y10.IOI[1].PAD;
	pin 73 = D0X0Y10.IOI[0].PAD;
	pin 74 = D0X0Y9.IOI[1].PAD;
	pin 75 = D0X0Y9.IOI[0].PAD;
	pin 76 = D0X0Y8.IOI[1].PAD;
	pin 77 = D0X0Y8.IOI[0].PAD;
	pin 78 = D0X0Y0.POWER.VCCINT;
	pin 79 = D0X0Y0.POWER.VCCINT;
	pin 80 = D0X0Y7.IOI[1].PAD;
	pin 81 = D0X0Y7.IOI[0].PAD;
	pin 82 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 83 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 84 = D0X0Y0.POWER.GND;
	pin 85 = D0X0Y0.POWER.GND;
	pin 86 = D0X0Y6.IOI[1].PAD;
	pin 87 = D0X0Y6.IOI[0].PAD;
	pin 88 = D0X0Y4.IOI[1].PAD;
	pin 89 = D0X0Y4.IOI[0].PAD;
	pin 90 = D0X0Y3.IOI[1].PAD;
	pin 91 = D0X0Y3.IOI[0].PAD;
	pin 92 = D0X2Y0.IOI[0].PAD;
	pin 93 = D0X2Y0.IOI[1].PAD;
	pin 94 = D0X3Y0.IOI[0].PAD;
	pin 95 = D0X0Y0.POWER.GND;
	pin 96 = D0X0Y0.POWER.GND;
	pin 97 = D0X3Y0.IOI[1].PAD;
	pin 98 = D0X4Y0.IOI[0].PAD;
	pin 99 = D0X4Y0.IOI[1].PAD;
	pin 100 = D0X5Y0.IOI[0].PAD;
	pin 101 = D0X5Y0.IOI[1].PAD;
	pin 102 = D0X6Y0.IOI[0].PAD;
	pin 103 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 104 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 105 = D0X6Y0.IOI[1].PAD;
	pin 106 = D0X7Y0.IOI[0].PAD;
	pin 107 = D0X0Y0.POWER.GND;
	pin 108 = D0X0Y0.POWER.GND;
	pin 109 = D0X7Y0.IOI[1].PAD;
	pin 110 = D0X8Y0.IOI[0].PAD;
	pin 111 = D0X8Y0.IOI[1].PAD;
	pin 112 = D0X9Y0.IOI[0].PAD;
	pin 113 = D0X9Y0.IOI[1].PAD;
	pin 114 = D0X10Y0.IOI[0].PAD;
	pin 115 = D0X10Y0.IOI[1].PAD;
	pin 116 = D0X11Y0.IOI[0].PAD;
	pin 117 = D0X0Y0.POWER.GND;
	pin 118 = D0X0Y0.POWER.GND;
	pin 119 = D0X11Y0.IOI[1].PAD;
	pin 120 = D0X12Y0.IOI[0].PAD;
	pin 121 = D0X0Y0.POWER.VCCINT;
	pin 122 = D0X0Y0.POWER.VCCINT;
	pin 123 = D0X12Y0.IOI[1].PAD;
	pin 124 = D0X13Y0.IOI[0].PAD;
	pin 125 = D0X13Y0.IOI[1].PAD;
	pin 126 = D0X14Y0.IOI[0].PAD;
	pin 127 = D0X14Y0.IOI[1].PAD;
	pin 128 = D0X15Y0.IOI[0].PAD;
	pin 129 = D0X15Y0.IOI[1].PAD;
	pin 130 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 131 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 132 = D0X16Y0.IOI[0].PAD;
	pin 133 = D0X16Y0.IOI[1].PAD;
	pin 134 = D0X17Y0.IOI[0].PAD;
	pin 135 = D0X0Y0.POWER.GND;
	pin 136 = D0X0Y0.POWER.GND;
	pin 137 = D0X17Y0.IOI[1].PAD;
	pin 138 = D0X19Y0.IOI[0].PAD;
	pin 139 = D0X19Y0.IOI[1].PAD;
	pin 140 = D0X20Y0.IOI[0].PAD;
	pin 141 = D0X20Y0.IOI[1].PAD;
	pin 142 = D0X21Y0.IOI[0].PAD;
	pin 143 = D0X21Y0.IOI[1].PAD;
	pin 144 = D0X22Y0.IOI[0].PAD;
	pin 145 = D0X22Y0.IOI[1].PAD;
	pin 146 = D0X23Y0.IOI[0].PAD;
	pin 147 = D0X23Y0.IOI[1].PAD;
	pin 148 = D0X24Y0.IOI[0].PAD;
	pin 149 = D0X24Y0.IOI[1].PAD;
	pin 150 = D0X25Y0.IOI[0].PAD;
	pin 151 = D0X0Y0.POWER.VCCINT;
	pin 152 = D0X0Y0.POWER.VCCINT;
	pin 153 = D0X25Y0.IOI[1].PAD;
	pin 154 = D0X26Y0.IOI[0].PAD;
	pin 155 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 156 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 157 = D0X26Y0.IOI[1].PAD;
	pin 158 = D0X0Y0.POWER.GND;
	pin 159 = D0X0Y0.POWER.GND;
	pin 160 = D0X27Y0.IOI[0].PAD;
	pin 161 = D0X27Y0.IOI[1].PAD;
	pin 162 = D0X28Y0.IOI[0].PAD;
	pin 163 = D0X29Y0.IOI[0].PAD;
	pin 164 = D0X29Y0.IOI[1].PAD;
	pin 165 = D0X0Y0.CONFIG.CDONE;
	pin 166 = D0X0Y0.CONFIG.CRESET_B;
	pin 167 = D0X30Y0.IOI[0].PAD;
	pin 168 = D0X30Y0.IOI[1].PAD;
	pin 169 = D0X0Y0.POWER.GND;
	pin 170 = D0X0Y0.POWER.GND;
	pin 171 = D0X31Y0.IOI[0].PAD;
	pin 172 = D0X31Y0.IOI[1].PAD;
	pin 173 = D0X0Y0.POWER.VCCINT;
	pin 174 = D0X0Y0.POWER.VCCINT;
	pin 175 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 176 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 177 = D0X0Y0.CONFIG.TDI;
	pin 178 = D0X0Y0.CONFIG.TMS;
	pin 179 = D0X0Y0.CONFIG.TCK;
	pin 180 = D0X0Y0.CONFIG.TDO;
	pin 181 = D0X0Y0.CONFIG.TRST_B;
	pin 182 = D0X33Y3.IOI[0].PAD;
	pin 183 = D0X33Y3.IOI[1].PAD;
	pin 184 = D0X33Y4.IOI[0].PAD;
	pin 185 = D0X33Y4.IOI[1].PAD;
	pin 186 = D0X0Y0.POWER.GND;
	pin 187 = D0X0Y0.POWER.GND;
	pin 188 = D0X33Y5.IOI[0].PAD;
	pin 189 = D0X33Y5.IOI[1].PAD;
	pin 190 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 191 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 192 = D0X33Y6.IOI[0].PAD;
	pin 193 = D0X33Y6.IOI[1].PAD;
	pin 194 = D0X33Y7.IOI[0].PAD;
	pin 195 = D0X33Y7.IOI[1].PAD;
	pin 196 = D0X33Y8.IOI[0].PAD;
	pin 197 = D0X0Y0.POWER.VCCINT;
	pin 198 = D0X0Y0.POWER.VCCINT;
	pin 199 = D0X33Y8.IOI[1].PAD;
	pin 200 = D0X33Y9.IOI[0].PAD;
	pin 201 = D0X33Y9.IOI[1].PAD;
	pin 202 = D0X33Y10.IOI[0].PAD;
	pin 203 = D0X33Y10.IOI[1].PAD;
	pin 204 = D0X33Y11.IOI[0].PAD;
	pin 205 = D0X33Y11.IOI[1].PAD;
	pin 206 = D0X33Y12.IOI[0].PAD;
	pin 207 = D0X0Y0.POWER.GND;
	pin 208 = D0X0Y0.POWER.GND;
	pin 209 = D0X33Y12.IOI[1].PAD;
	pin 210 = D0X33Y13.IOI[0].PAD;
	pin 211 = D0X33Y13.IOI[1].PAD;
	pin 212 = D0X33Y14.IOI[0].PAD;
	pin 213 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 214 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 215 = D0X33Y14.IOI[1].PAD;
	pin 216 = D0X33Y15.IOI[0].PAD;
	pin 217 = D0X33Y15.IOI[1].PAD;
	pin 218 = D0X33Y16.IOI[0].PAD;
	pin 219 = D0X33Y16.IOI[1].PAD;
	pin 220 = D0X33Y17.IOI[0].PAD;
	pin 221 = D0X33Y17.IOI[1].PAD;
	pin 222 = D0X33Y19.IOI[0].PAD;
	pin 223 = D0X33Y19.IOI[1].PAD;
	pin 224 = D0X33Y20.IOI[0].PAD;
	pin 225 = D0X33Y20.IOI[1].PAD;
	pin 226 = D0X33Y21.IOI[0].PAD;
	pin 227 = D0X33Y21.IOI[1].PAD;
	pin 228 = D0X0Y0.POWER.GND;
	pin 229 = D0X0Y0.POWER.GND;
	pin 230 = D0X33Y22.IOI[0].PAD;
	pin 231 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 232 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 233 = D0X33Y22.IOI[1].PAD;
	pin 234 = D0X33Y23.IOI[0].PAD;
	pin 235 = D0X33Y23.IOI[1].PAD;
	pin 236 = D0X33Y24.IOI[0].PAD;
	pin 237 = D0X33Y24.IOI[1].PAD;
	pin 238 = D0X33Y25.IOI[0].PAD;
	pin 239 = D0X33Y25.IOI[1].PAD;
	pin 240 = D0X33Y26.IOI[0].PAD;
	pin 241 = D0X33Y26.IOI[1].PAD;
	pin 242 = D0X33Y27.IOI[0].PAD;
	pin 243 = D0X0Y0.POWER.VCCINT;
	pin 244 = D0X0Y0.POWER.VCCINT;
	pin 245 = D0X33Y27.IOI[1].PAD;
	pin 246 = D0X33Y28.IOI[0].PAD;
	pin 247 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 248 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 249 = D0X33Y28.IOI[1].PAD;
	pin 250 = D0X33Y29.IOI[0].PAD;
	pin 251 = D0X0Y0.POWER.GND;
	pin 252 = D0X0Y0.POWER.GND;
	pin 253 = D0X33Y29.IOI[1].PAD;
	pin 254 = D0X33Y30.IOI[0].PAD;
	pin 255 = D0X33Y30.IOI[1].PAD;
	pin 256 = D0X33Y31.IOI[0].PAD;
	pin 257 = D0X0Y0.CONFIG.VPP_2V5;
	pin 258 = D0X0Y0.CONFIG.VPP_FAST;
	pin 259 = D0X0Y0.POWER.VCCINT;
	pin 260 = D0X0Y0.POWER.VCCINT;
	pin 261 = D0X31Y33.IOI[1].PAD;
	pin 262 = D0X31Y33.IOI[0].PAD;
	pin 263 = D0X30Y33.IOI[1].PAD;
	pin 264 = D0X30Y33.IOI[0].PAD;
	pin 265 = D0X29Y33.IOI[1].PAD;
	pin 266 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 267 = D0X29Y33.IOI[0].PAD;
	pin 268 = D0X28Y33.IOI[1].PAD;
	pin 269 = D0X28Y33.IOI[0].PAD;
	pin 270 = D0X0Y0.POWER.GND;
	pin 271 = D0X0Y0.POWER.GND;
	pin 272 = D0X27Y33.IOI[1].PAD;
	pin 273 = D0X27Y33.IOI[0].PAD;
	pin 274 = D0X26Y33.IOI[1].PAD;
	pin 275 = D0X26Y33.IOI[0].PAD;
	pin 276 = D0X25Y33.IOI[1].PAD;
	pin 277 = D0X25Y33.IOI[0].PAD;
	pin 278 = D0X24Y33.IOI[1].PAD;
	pin 279 = D0X24Y33.IOI[0].PAD;
	pin 280 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 281 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 282 = D0X23Y33.IOI[1].PAD;
	pin 283 = D0X23Y33.IOI[0].PAD;
	pin 284 = D0X22Y33.IOI[1].PAD;
	pin 285 = D0X22Y33.IOI[0].PAD;
	pin 286 = D0X21Y33.IOI[1].PAD;
	pin 287 = D0X21Y33.IOI[0].PAD;
	pin 288 = D0X20Y33.IOI[1].PAD;
	pin 289 = D0X20Y33.IOI[0].PAD;
	pin 290 = D0X19Y33.IOI[1].PAD;
	pin 291 = D0X19Y33.IOI[0].PAD;
	pin 292 = D0X0Y0.POWER.GND;
	pin 293 = D0X0Y0.POWER.GND;
	pin 294 = D0X18Y33.IOI[1].PAD;
	pin 295 = D0X18Y33.IOI[0].PAD;
	pin 296 = D0X17Y33.IOI[1].PAD;
	pin 297 = D0X17Y33.IOI[0].PAD;
	pin 298 = D0X16Y33.IOI[1].PAD;
	pin 299 = D0X16Y33.IOI[0].PAD;
	pin 300 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 301 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 302 = D0X14Y33.IOI[1].PAD;
	pin 303 = D0X14Y33.IOI[0].PAD;
	pin 304 = D0X13Y33.IOI[1].PAD;
	pin 305 = D0X13Y33.IOI[0].PAD;
	pin 306 = D0X0Y0.POWER.VCCINT;
	pin 307 = D0X0Y0.POWER.VCCINT;
	pin 308 = D0X12Y33.IOI[1].PAD;
	pin 309 = D0X12Y33.IOI[0].PAD;
	pin 310 = D0X11Y33.IOI[1].PAD;
	pin 311 = D0X11Y33.IOI[0].PAD;
	pin 312 = D0X0Y0.POWER.GND;
	pin 313 = D0X0Y0.POWER.GND;
	pin 314 = D0X10Y33.IOI[1].PAD;
	pin 315 = D0X10Y33.IOI[0].PAD;
	pin 316 = D0X9Y33.IOI[1].PAD;
	pin 317 = D0X9Y33.IOI[0].PAD;
	pin 318 = D0X8Y33.IOI[1].PAD;
	pin 319 = D0X8Y33.IOI[0].PAD;
	pin 320 = D0X7Y33.IOI[1].PAD;
	pin 321 = D0X7Y33.IOI[0].PAD;
	pin 322 = D0X6Y33.IOI[1].PAD;
	pin 323 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 324 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 325 = D0X6Y33.IOI[0].PAD;
	pin 326 = D0X5Y33.IOI[1].PAD;
	pin 327 = D0X5Y33.IOI[0].PAD;
	pin 328 = D0X4Y33.IOI[1].PAD;
	pin 329 = D0X4Y33.IOI[0].PAD;
	pin 330 = D0X3Y33.IOI[1].PAD;
	pin 331 = D0X0Y0.POWER.GND;
	pin 332 = D0X0Y0.POWER.GND;
	pin 333 = D0X3Y33.IOI[0].PAD;
	pin 334 = D0X2Y33.IOI[1].PAD;
	pin 335 = D0X2Y33.IOI[0].PAD;
	pin 336 = D0X1Y33.IOI[1].PAD;
	pin 337 = D0X1Y33.IOI[0].PAD;
}

// iCE65L08-CB284
bond BOND13 {
	pin A1 = D0X5Y33.IOI[1].PAD;
	pin A2 = D0X7Y33.IOI[1].PAD;
	pin A3 = D0X8Y33.IOI[1].PAD;
	pin A4 = D0X8Y33.IOI[0].PAD;
	pin A5 = D0X9Y33.IOI[1].PAD;
	pin A6 = D0X11Y33.IOI[0].PAD;
	pin A7 = D0X12Y33.IOI[0].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X12Y33.IOI[1].PAD;
	pin A10 = D0X13Y33.IOI[1].PAD;
	pin A11 = D0X14Y33.IOI[1].PAD;
	pin A12 = D0X18Y33.IOI[0].PAD;
	pin A13 = D0X18Y33.IOI[1].PAD;
	pin A14 = D0X19Y33.IOI[0].PAD;
	pin A15 = D0X20Y33.IOI[1].PAD;
	pin A16 = D0X22Y33.IOI[0].PAD;
	pin A17 = D0X23Y33.IOI[0].PAD;
	pin A18 = D0X23Y33.IOI[1].PAD;
	pin A19 = D0X25Y33.IOI[1].PAD;
	pin A20 = D0X26Y33.IOI[1].PAD;
	pin A21 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A22 = D0X33Y26.IOI[1].PAD;
	pin B1 = D0X0Y31.IOI[1].PAD;
	pin B22 = D0X33Y24.IOI[1].PAD;
	pin C1 = D0X0Y31.IOI[0].PAD;
	pin C3 = D0X3Y33.IOI[1].PAD;
	pin C4 = D0X2Y33.IOI[1].PAD;
	pin C5 = D0X4Y33.IOI[1].PAD;
	pin C6 = D0X6Y33.IOI[1].PAD;
	pin C7 = D0X7Y33.IOI[0].PAD;
	pin C8 = D0X0Y0.POWER.VCCINT;
	pin C9 = D0X11Y33.IOI[1].PAD;
	pin C10 = D0X13Y33.IOI[0].PAD;
	pin C11 = D0X17Y33.IOI[1].PAD;
	pin C12 = D0X0Y0.POWER.GND;
	pin C13 = D0X19Y33.IOI[1].PAD;
	pin C14 = D0X21Y33.IOI[1].PAD;
	pin C15 = D0X22Y33.IOI[1].PAD;
	pin C16 = D0X24Y33.IOI[1].PAD;
	pin C17 = D0X29Y33.IOI[0].PAD;
	pin C18 = D0X30Y33.IOI[0].PAD;
	pin C19 = D0X31Y33.IOI[0].PAD;
	pin C20 = D0X33Y30.IOI[1].PAD;
	pin C22 = D0X33Y23.IOI[1].PAD;
	pin D1 = D0X0Y25.IOI[1].PAD;
	pin D3 = D0X0Y0.POWER.VCCINT;
	pin D20 = D0X33Y29.IOI[1].PAD;
	pin D22 = D0X33Y21.IOI[1].PAD;
	pin E1 = D0X0Y25.IOI[0].PAD;
	pin E3 = D0X0Y28.IOI[1].PAD;
	pin E5 = D0X1Y33.IOI[1].PAD;
	pin E6 = D0X4Y33.IOI[0].PAD;
	pin E7 = D0X5Y33.IOI[0].PAD;
	pin E8 = D0X6Y33.IOI[0].PAD;
	pin E9 = D0X10Y33.IOI[1].PAD;
	pin E10 = D0X16Y33.IOI[1].PAD;
	pin E11 = D0X17Y33.IOI[0].PAD;
	pin E12 = D0X0Y0.IO_BANK[0].VCCIO;
	pin E13 = D0X0Y0.POWER.GND;
	pin E14 = D0X24Y33.IOI[0].PAD;
	pin E15 = D0X27Y33.IOI[1].PAD;
	pin E16 = D0X28Y33.IOI[1].PAD;
	pin E17 = D0X0Y0.CONFIG.VPP_FAST;
	pin E18 = D0X0Y0.CONFIG.VPP_2V5;
	pin E20 = D0X33Y28.IOI[1].PAD;
	pin E22 = D0X33Y20.IOI[1].PAD;
	pin F1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin F3 = D0X0Y28.IOI[0].PAD;
	pin F5 = D0X0Y30.IOI[1].PAD;
	pin F18 = D0X33Y31.IOI[0].PAD;
	pin F20 = D0X33Y27.IOI[1].PAD;
	pin F22 = D0X33Y19.IOI[1].PAD;
	pin G1 = D0X0Y0.POWER.GND;
	pin G3 = D0X0Y27.IOI[1].PAD;
	pin G5 = D0X0Y30.IOI[0].PAD;
	pin G7 = D0X0Y21.IOI[1].PAD;
	pin G8 = D0X3Y33.IOI[0].PAD;
	pin G9 = D0X9Y33.IOI[0].PAD;
	pin G10 = D0X10Y33.IOI[0].PAD;
	pin G11 = D0X14Y33.IOI[0].PAD;
	pin G12 = D0X16Y33.IOI[0].PAD;
	pin G13 = D0X25Y33.IOI[0].PAD;
	pin G14 = D0X27Y33.IOI[0].PAD;
	pin G15 = D0X28Y33.IOI[0].PAD;
	pin G16 = D0X31Y33.IOI[1].PAD;
	pin G18 = D0X33Y30.IOI[0].PAD;
	pin G20 = D0X33Y25.IOI[1].PAD;
	pin G22 = D0X33Y20.IOI[0].PAD;
	pin H1 = D0X0Y24.IOI[1].PAD;
	pin H3 = D0X0Y27.IOI[0].PAD;
	pin H5 = D0X0Y23.IOI[1].PAD;
	pin H7 = D0X0Y21.IOI[0].PAD;
	pin H8 = D0X0Y19.IOI[1].PAD;
	pin H9 = D0X1Y33.IOI[0].PAD;
	pin H10 = D0X2Y33.IOI[0].PAD;
	pin H11 = D0X20Y33.IOI[0].PAD;
	pin H12 = D0X21Y33.IOI[0].PAD;
	pin H13 = D0X26Y33.IOI[0].PAD;
	pin H14 = D0X29Y33.IOI[1].PAD;
	pin H15 = D0X30Y33.IOI[1].PAD;
	pin H16 = D0X33Y27.IOI[0].PAD;
	pin H18 = D0X33Y25.IOI[0].PAD;
	pin H20 = D0X33Y22.IOI[1].PAD;
	pin H22 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y24.IOI[0].PAD;
	pin J3 = D0X0Y0.POWER.GND;
	pin J5 = D0X0Y23.IOI[0].PAD;
	pin J7 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J8 = D0X0Y19.IOI[0].PAD;
	pin J15 = D0X33Y29.IOI[0].PAD;
	pin J16 = D0X33Y24.IOI[0].PAD;
	pin J18 = D0X33Y23.IOI[0].PAD;
	pin J20 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J22 = D0X33Y17.IOI[1].PAD;
	pin K1 = D0X0Y22.IOI[1].PAD;
	pin K3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K5 = D0X0Y0.POWER.GND;
	pin K7 = D0X0Y20.IOI[0].PAD;
	pin K8 = D0X0Y20.IOI[1].PAD;
	pin K10 = D0X0Y0.IO_BANK[0].VCCIO;
	pin K11 = D0X0Y0.POWER.GND;
	pin K12 = D0X0Y0.POWER.VCCINT;
	pin K13 = D0X0Y0.IO_BANK[1].VCCIO;
	pin K15 = D0X33Y28.IOI[0].PAD;
	pin K16 = D0X33Y22.IOI[0].PAD;
	pin K18 = D0X33Y16.IOI[1].PAD;
	pin K20 = D0X33Y19.IOI[0].PAD;
	pin K22 = D0X33Y15.IOI[1].PAD;
	pin L1 = D0X0Y22.IOI[0].PAD;
	pin L3 = D0X0Y17.IOI[1].PAD;
	pin L5 = D0X0Y17.IOI[0].PAD;
	pin L7 = D0X0Y10.IOI[1].PAD;
	pin L8 = D0X0Y10.IOI[0].PAD;
	pin L10 = D0X0Y0.POWER.VCCINT;
	pin L11 = D0X0Y0.POWER.GND;
	pin L12 = D0X0Y0.POWER.GND;
	pin L13 = D0X0Y0.POWER.GND;
	pin L15 = D0X33Y26.IOI[0].PAD;
	pin L16 = D0X33Y21.IOI[0].PAD;
	pin L18 = D0X33Y17.IOI[0].PAD;
	pin L20 = D0X0Y0.POWER.VCCINT;
	pin L22 = D0X33Y16.IOI[0].PAD;
	pin M1 = D0X0Y0.IO_BANK[3].VREF;
	pin M3 = D0X0Y16.IOI[0].PAD;
	pin M5 = D0X0Y16.IOI[1].PAD;
	pin M7 = D0X0Y9.IOI[1].PAD;
	pin M8 = D0X0Y9.IOI[0].PAD;
	pin M10 = D0X0Y0.POWER.GND;
	pin M11 = D0X0Y0.POWER.GND;
	pin M12 = D0X0Y0.POWER.GND;
	pin M13 = D0X0Y0.POWER.VCCINT;
	pin M15 = D0X33Y6.IOI[0].PAD;
	pin M16 = D0X33Y6.IOI[1].PAD;
	pin M18 = D0X0Y0.IO_BANK[1].VCCIO;
	pin M20 = D0X33Y13.IOI[0].PAD;
	pin M22 = D0X33Y14.IOI[1].PAD;
	pin N1 = D0X0Y0.POWER.GND;
	pin N3 = D0X0Y13.IOI[1].PAD;
	pin N5 = D0X0Y14.IOI[0].PAD;
	pin N7 = D0X0Y14.IOI[1].PAD;
	pin N8 = D0X0Y0.POWER.VCCINT;
	pin N10 = D0X0Y0.IO_BANK[3].VCCIO;
	pin N11 = D0X0Y0.POWER.VCCINT;
	pin N12 = D0X0Y0.POWER.GND;
	pin N13 = D0X0Y0.IO_BANK[2].VCCIO;
	pin N15 = D0X33Y5.IOI[1].PAD;
	pin N16 = D0X33Y5.IOI[0].PAD;
	pin N18 = D0X0Y0.POWER.GND;
	pin N20 = D0X0Y0.POWER.GND;
	pin N22 = D0X33Y15.IOI[0].PAD;
	pin P1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin P3 = D0X0Y13.IOI[0].PAD;
	pin P5 = D0X0Y0.IO_BANK[3].VCCIO;
	pin P7 = D0X0Y8.IOI[1].PAD;
	pin P8 = D0X0Y8.IOI[0].PAD;
	pin P15 = D0X33Y4.IOI[0].PAD;
	pin P16 = D0X33Y3.IOI[1].PAD;
	pin P18 = D0X33Y4.IOI[1].PAD;
	pin P20 = D0X33Y11.IOI[0].PAD;
	pin P22 = D0X33Y14.IOI[0].PAD;
	pin R1 = D0X0Y0.POWER.GND;
	pin R3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin R5 = D0X0Y7.IOI[1].PAD;
	pin R7 = D0X0Y0.POWER.GND;
	pin R8 = D0X2Y0.IOI[1].PAD;
	pin R9 = D0X4Y0.IOI[1].PAD;
	pin R10 = D0X6Y0.IOI[1].PAD;
	pin R11 = D0X26Y0.IOI[1].PAD;
	pin R12 = D0X27Y0.IOI[1].PAD;
	pin R13 = D0X29Y0.IOI[0].PAD;
	pin R14 = D0X0Y0.CONFIG.CRESET_B;
	pin R15 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin R16 = D0X0Y0.CONFIG.TCK;
	pin R18 = D0X33Y3.IOI[0].PAD;
	pin R20 = D0X33Y8.IOI[1].PAD;
	pin R22 = D0X33Y13.IOI[1].PAD;
	pin T1 = D0X0Y18.IOI[1].PAD;
	pin T3 = D0X0Y0.POWER.GND;
	pin T5 = D0X0Y7.IOI[0].PAD;
	pin T7 = D0X3Y0.IOI[1].PAD;
	pin T8 = D0X5Y0.IOI[1].PAD;
	pin T9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin T10 = D0X12Y0.IOI[1].PAD;
	pin T11 = D0X26Y0.IOI[0].PAD;
	pin T12 = D0X27Y0.IOI[0].PAD;
	pin T13 = D0X28Y0.IOI[0].PAD;
	pin T14 = D0X0Y0.CONFIG.CDONE;
	pin T15 = D0X30Y0.IOI[0].PAD;
	pin T16 = D0X0Y0.CONFIG.TDI;
	pin T18 = D0X0Y0.CONFIG.TRST_B;
	pin T20 = D0X33Y7.IOI[0].PAD;
	pin T22 = D0X33Y12.IOI[1].PAD;
	pin U1 = D0X0Y18.IOI[0].PAD;
	pin U3 = D0X0Y6.IOI[1].PAD;
	pin U5 = D0X0Y4.IOI[1].PAD;
	pin U18 = D0X0Y0.CONFIG.TDO;
	pin U20 = D0X33Y10.IOI[0].PAD;
	pin U22 = D0X33Y12.IOI[0].PAD;
	pin V1 = D0X0Y0.POWER.GND;
	pin V3 = D0X0Y6.IOI[0].PAD;
	pin V5 = D0X0Y4.IOI[0].PAD;
	pin V6 = D0X6Y0.IOI[0].PAD;
	pin V7 = D0X7Y0.IOI[1].PAD;
	pin V8 = D0X11Y0.IOI[0].PAD;
	pin V9 = D0X8Y0.IOI[1].PAD;
	pin V10 = D0X0Y0.POWER.GND;
	pin V11 = D0X16Y0.IOI[1].PAD;
	pin V12 = D0X17Y0.IOI[0].PAD;
	pin V13 = D0X19Y0.IOI[1].PAD;
	pin V14 = D0X29Y0.IOI[1].PAD;
	pin V15 = D0X30Y0.IOI[1].PAD;
	pin V16 = D0X31Y0.IOI[0].PAD;
	pin V17 = D0X31Y0.IOI[1].PAD;
	pin V18 = D0X0Y0.CONFIG.TMS;
	pin V20 = D0X33Y8.IOI[0].PAD;
	pin V22 = D0X33Y11.IOI[1].PAD;
	pin W1 = D0X0Y12.IOI[1].PAD;
	pin W3 = D0X0Y3.IOI[1].PAD;
	pin W20 = D0X33Y7.IOI[1].PAD;
	pin W22 = D0X33Y10.IOI[1].PAD;
	pin Y1 = D0X0Y12.IOI[0].PAD;
	pin Y3 = D0X0Y3.IOI[0].PAD;
	pin Y4 = D0X3Y0.IOI[0].PAD;
	pin Y5 = D0X5Y0.IOI[0].PAD;
	pin Y6 = D0X9Y0.IOI[0].PAD;
	pin Y7 = D0X8Y0.IOI[0].PAD;
	pin Y8 = D0X0Y0.POWER.VCCINT;
	pin Y9 = D0X10Y0.IOI[1].PAD;
	pin Y10 = D0X14Y0.IOI[1].PAD;
	pin Y11 = D0X0Y0.IO_BANK[2].VCCIO;
	pin Y12 = D0X0Y0.POWER.GND;
	pin Y13 = D0X16Y0.IOI[0].PAD;
	pin Y14 = D0X17Y0.IOI[1].PAD;
	pin Y15 = D0X20Y0.IOI[1].PAD;
	pin Y16 = D0X0Y0.POWER.GND;
	pin Y17 = D0X23Y0.IOI[1].PAD;
	pin Y18 = D0X24Y0.IOI[1].PAD;
	pin Y19 = D0X25Y0.IOI[0].PAD;
	pin Y20 = D0X25Y0.IOI[1].PAD;
	pin Y22 = D0X33Y9.IOI[0].PAD;
	pin AA1 = D0X0Y11.IOI[1].PAD;
	pin AA22 = D0X33Y9.IOI[1].PAD;
	pin AB1 = D0X0Y11.IOI[0].PAD;
	pin AB2 = D0X2Y0.IOI[0].PAD;
	pin AB3 = D0X4Y0.IOI[0].PAD;
	pin AB4 = D0X7Y0.IOI[0].PAD;
	pin AB5 = D0X0Y0.POWER.GND;
	pin AB6 = D0X10Y0.IOI[0].PAD;
	pin AB7 = D0X9Y0.IOI[1].PAD;
	pin AB8 = D0X11Y0.IOI[1].PAD;
	pin AB9 = D0X12Y0.IOI[0].PAD;
	pin AB10 = D0X13Y0.IOI[0].PAD;
	pin AB11 = D0X13Y0.IOI[1].PAD;
	pin AB12 = D0X14Y0.IOI[0].PAD;
	pin AB13 = D0X15Y0.IOI[0].PAD;
	pin AB14 = D0X15Y0.IOI[1].PAD;
	pin AB15 = D0X19Y0.IOI[0].PAD;
	pin AB16 = D0X20Y0.IOI[0].PAD;
	pin AB17 = D0X21Y0.IOI[0].PAD;
	pin AB18 = D0X21Y0.IOI[1].PAD;
	pin AB19 = D0X22Y0.IOI[0].PAD;
	pin AB20 = D0X22Y0.IOI[1].PAD;
	pin AB21 = D0X23Y0.IOI[0].PAD;
	pin AB22 = D0X24Y0.IOI[0].PAD;
}

// iCE65L08-CB196
bond BOND14 {
	pin A1 = D0X2Y33.IOI[0].PAD;
	pin A2 = D0X2Y33.IOI[1].PAD;
	pin A3 = D0X4Y33.IOI[1].PAD;
	pin A4 = D0X8Y33.IOI[1].PAD;
	pin A5 = D0X11Y33.IOI[0].PAD;
	pin A6 = D0X12Y33.IOI[0].PAD;
	pin A7 = D0X16Y33.IOI[1].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X26Y33.IOI[1].PAD;
	pin A11 = D0X28Y33.IOI[0].PAD;
	pin A12 = D0X29Y33.IOI[1].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y30.IOI[0].PAD;
	pin B2 = D0X3Y33.IOI[0].PAD;
	pin B3 = D0X4Y33.IOI[0].PAD;
	pin B4 = D0X5Y33.IOI[1].PAD;
	pin B5 = D0X9Y33.IOI[0].PAD;
	pin B6 = D0X11Y33.IOI[1].PAD;
	pin B7 = D0X0Y0.POWER.VCCINT;
	pin B8 = D0X18Y33.IOI[1].PAD;
	pin B9 = D0X21Y33.IOI[1].PAD;
	pin B10 = D0X26Y33.IOI[0].PAD;
	pin B11 = D0X29Y33.IOI[0].PAD;
	pin B12 = D0X0Y0.POWER.GND;
	pin B13 = D0X33Y30.IOI[1].PAD;
	pin B14 = D0X33Y29.IOI[1].PAD;
	pin C1 = D0X0Y30.IOI[1].PAD;
	pin C2 = D0X0Y0.POWER.GND;
	pin C3 = D0X0Y28.IOI[0].PAD;
	pin C4 = D0X5Y33.IOI[0].PAD;
	pin C5 = D0X9Y33.IOI[1].PAD;
	pin C6 = D0X10Y33.IOI[0].PAD;
	pin C7 = D0X14Y33.IOI[1].PAD;
	pin C8 = D0X20Y33.IOI[0].PAD;
	pin C9 = D0X22Y33.IOI[1].PAD;
	pin C10 = D0X27Y33.IOI[0].PAD;
	pin C11 = D0X30Y33.IOI[1].PAD;
	pin C12 = D0X33Y31.IOI[0].PAD;
	pin C13 = D0X33Y30.IOI[0].PAD;
	pin C14 = D0X33Y28.IOI[1].PAD;
	pin D1 = D0X0Y27.IOI[1].PAD;
	pin D2 = D0X0Y27.IOI[0].PAD;
	pin D3 = D0X0Y28.IOI[1].PAD;
	pin D4 = D0X0Y25.IOI[1].PAD;
	pin D5 = D0X3Y33.IOI[1].PAD;
	pin D6 = D0X10Y33.IOI[1].PAD;
	pin D7 = D0X18Y33.IOI[0].PAD;
	pin D8 = D0X20Y33.IOI[1].PAD;
	pin D9 = D0X27Y33.IOI[1].PAD;
	pin D10 = D0X28Y33.IOI[1].PAD;
	pin D11 = D0X33Y28.IOI[0].PAD;
	pin D12 = D0X33Y23.IOI[1].PAD;
	pin D13 = D0X33Y29.IOI[0].PAD;
	pin D14 = D0X33Y27.IOI[1].PAD;
	pin E1 = D0X0Y23.IOI[0].PAD;
	pin E2 = D0X0Y23.IOI[1].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y25.IOI[0].PAD;
	pin E5 = D0X0Y22.IOI[0].PAD;
	pin E6 = D0X13Y33.IOI[1].PAD;
	pin E7 = D0X17Y33.IOI[0].PAD;
	pin E8 = D0X19Y33.IOI[1].PAD;
	pin E9 = D0X25Y33.IOI[0].PAD;
	pin E10 = D0X33Y22.IOI[0].PAD;
	pin E11 = D0X33Y23.IOI[0].PAD;
	pin E12 = D0X33Y25.IOI[0].PAD;
	pin E13 = D0X33Y24.IOI[1].PAD;
	pin E14 = D0X33Y25.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F2 = D0X0Y0.POWER.VCCINT;
	pin F3 = D0X0Y21.IOI[0].PAD;
	pin F4 = D0X0Y21.IOI[1].PAD;
	pin F5 = D0X0Y22.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F10 = D0X33Y17.IOI[0].PAD;
	pin F11 = D0X33Y20.IOI[1].PAD;
	pin F12 = D0X33Y21.IOI[0].PAD;
	pin F13 = D0X33Y24.IOI[0].PAD;
	pin F14 = D0X33Y22.IOI[1].PAD;
	pin G1 = D0X0Y18.IOI[1].PAD;
	pin G2 = D0X0Y18.IOI[0].PAD;
	pin G3 = D0X0Y20.IOI[1].PAD;
	pin G4 = D0X0Y20.IOI[0].PAD;
	pin G5 = D0X0Y12.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = D0X33Y14.IOI[1].PAD;
	pin G11 = D0X33Y15.IOI[0].PAD;
	pin G12 = D0X33Y16.IOI[1].PAD;
	pin G13 = D0X33Y21.IOI[1].PAD;
	pin G14 = D0X33Y19.IOI[1].PAD;
	pin H1 = D0X0Y16.IOI[1].PAD;
	pin H2 = D0X0Y16.IOI[0].PAD;
	pin H3 = D0X0Y17.IOI[0].PAD;
	pin H4 = D0X0Y17.IOI[1].PAD;
	pin H5 = D0X0Y12.IOI[1].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H10 = D0X33Y13.IOI[1].PAD;
	pin H11 = D0X33Y11.IOI[0].PAD;
	pin H12 = D0X33Y12.IOI[0].PAD;
	pin H13 = D0X33Y12.IOI[1].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y13.IOI[1].PAD;
	pin J2 = D0X0Y13.IOI[0].PAD;
	pin J3 = D0X0Y11.IOI[0].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J5 = D0X0Y0.POWER.GND;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J10 = D0X33Y11.IOI[1].PAD;
	pin J11 = D0X33Y5.IOI[0].PAD;
	pin J12 = D0X33Y6.IOI[0].PAD;
	pin J13 = D0X33Y10.IOI[1].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K2 = D0X0Y11.IOI[1].PAD;
	pin K3 = D0X0Y7.IOI[0].PAD;
	pin K4 = D0X0Y7.IOI[1].PAD;
	pin K5 = D0X7Y0.IOI[1].PAD;
	pin K6 = D0X12Y0.IOI[0].PAD;
	pin K7 = D0X15Y0.IOI[1].PAD;
	pin K8 = D0X26Y0.IOI[0].PAD;
	pin K9 = D0X27Y0.IOI[1].PAD;
	pin K10 = D0X0Y0.POWER.GND;
	pin K11 = D0X33Y3.IOI[1].PAD;
	pin K12 = D0X33Y5.IOI[1].PAD;
	pin K13 = D0X0Y0.POWER.VCCINT;
	pin K14 = D0X33Y6.IOI[1].PAD;
	pin L1 = D0X0Y8.IOI[1].PAD;
	pin L2 = D0X0Y8.IOI[0].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X5Y0.IOI[1].PAD;
	pin L5 = D0X10Y0.IOI[1].PAD;
	pin L6 = D0X12Y0.IOI[1].PAD;
	pin L7 = D0X14Y0.IOI[1].PAD;
	pin L8 = D0X20Y0.IOI[1].PAD;
	pin L9 = D0X29Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X0Y0.CONFIG.TCK;
	pin L13 = D0X33Y4.IOI[0].PAD;
	pin L14 = D0X33Y4.IOI[1].PAD;
	pin M1 = D0X0Y6.IOI[1].PAD;
	pin M2 = D0X0Y6.IOI[0].PAD;
	pin M3 = D0X2Y0.IOI[1].PAD;
	pin M4 = D0X3Y0.IOI[1].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X13Y0.IOI[0].PAD;
	pin M7 = D0X16Y0.IOI[1].PAD;
	pin M8 = D0X19Y0.IOI[1].PAD;
	pin M9 = D0X25Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X30Y0.IOI[0].PAD;
	pin M12 = D0X0Y0.CONFIG.TDI;
	pin M13 = D0X33Y3.IOI[0].PAD;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y4.IOI[1].PAD;
	pin N2 = D0X0Y4.IOI[0].PAD;
	pin N3 = D0X4Y0.IOI[0].PAD;
	pin N4 = D0X7Y0.IOI[0].PAD;
	pin N5 = D0X11Y0.IOI[0].PAD;
	pin N6 = D0X11Y0.IOI[1].PAD;
	pin N7 = D0X0Y0.POWER.VCCINT;
	pin N8 = D0X17Y0.IOI[0].PAD;
	pin N9 = D0X21Y0.IOI[1].PAD;
	pin N10 = D0X0Y0.IO_BANK[2].VCCIO;
	pin N11 = D0X26Y0.IOI[1].PAD;
	pin N12 = D0X27Y0.IOI[0].PAD;
	pin N13 = D0X28Y0.IOI[0].PAD;
	pin N14 = D0X0Y0.CONFIG.TDO;
	pin P1 = D0X2Y0.IOI[0].PAD;
	pin P2 = D0X3Y0.IOI[0].PAD;
	pin P3 = D0X6Y0.IOI[0].PAD;
	pin P4 = D0X6Y0.IOI[1].PAD;
	pin P5 = D0X8Y0.IOI[0].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X15Y0.IOI[0].PAD;
	pin P8 = D0X17Y0.IOI[1].PAD;
	pin P9 = D0X25Y0.IOI[0].PAD;
	pin P10 = D0X29Y0.IOI[1].PAD;
	pin P11 = D0X30Y0.IOI[1].PAD;
	pin P12 = D0X31Y0.IOI[0].PAD;
	pin P13 = D0X31Y0.IOI[1].PAD;
	pin P14 = D0X0Y0.CONFIG.TMS;
}

// iCE65L08-CB132
bond BOND15 {
	pin A1 = D0X2Y33.IOI[0].PAD;
	pin A2 = D0X3Y33.IOI[0].PAD;
	pin A3 = D0X3Y33.IOI[1].PAD;
	pin A4 = D0X5Y33.IOI[0].PAD;
	pin A5 = D0X10Y33.IOI[1].PAD;
	pin A6 = D0X16Y33.IOI[1].PAD;
	pin A7 = D0X17Y33.IOI[0].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X25Y33.IOI[0].PAD;
	pin A11 = D0X26Y33.IOI[0].PAD;
	pin A12 = D0X30Y33.IOI[1].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y30.IOI[1].PAD;
	pin B14 = D0X33Y28.IOI[0].PAD;
	pin C1 = D0X0Y30.IOI[0].PAD;
	pin C3 = D0X0Y27.IOI[1].PAD;
	pin C4 = D0X4Y33.IOI[0].PAD;
	pin C5 = D0X8Y33.IOI[1].PAD;
	pin C6 = D0X11Y33.IOI[1].PAD;
	pin C7 = D0X14Y33.IOI[1].PAD;
	pin C8 = D0X20Y33.IOI[0].PAD;
	pin C9 = D0X20Y33.IOI[1].PAD;
	pin C10 = D0X22Y33.IOI[1].PAD;
	pin C11 = D0X28Y33.IOI[1].PAD;
	pin C12 = D0X29Y33.IOI[1].PAD;
	pin C14 = D0X33Y24.IOI[1].PAD;
	pin D1 = D0X0Y25.IOI[1].PAD;
	pin D3 = D0X0Y27.IOI[0].PAD;
	pin D4 = D0X0Y22.IOI[1].PAD;
	pin D5 = D0X9Y33.IOI[0].PAD;
	pin D6 = D0X11Y33.IOI[0].PAD;
	pin D7 = D0X13Y33.IOI[1].PAD;
	pin D8 = D0X19Y33.IOI[1].PAD;
	pin D9 = D0X21Y33.IOI[1].PAD;
	pin D10 = D0X27Y33.IOI[0].PAD;
	pin D11 = D0X26Y33.IOI[1].PAD;
	pin D12 = D0X33Y27.IOI[1].PAD;
	pin D14 = D0X33Y23.IOI[1].PAD;
	pin E1 = D0X0Y25.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y22.IOI[0].PAD;
	pin E11 = D0X33Y20.IOI[1].PAD;
	pin E12 = D0X33Y21.IOI[0].PAD;
	pin E14 = D0X33Y21.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F3 = D0X0Y21.IOI[0].PAD;
	pin F4 = D0X0Y21.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F11 = D0X33Y19.IOI[1].PAD;
	pin F12 = D0X33Y15.IOI[0].PAD;
	pin F14 = D0X33Y16.IOI[1].PAD;
	pin G1 = D0X0Y17.IOI[0].PAD;
	pin G3 = D0X0Y17.IOI[1].PAD;
	pin G4 = D0X0Y20.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G11 = D0X33Y14.IOI[1].PAD;
	pin G12 = D0X33Y11.IOI[0].PAD;
	pin G14 = D0X33Y17.IOI[0].PAD;
	pin H1 = D0X0Y16.IOI[1].PAD;
	pin H3 = D0X0Y16.IOI[0].PAD;
	pin H4 = D0X0Y20.IOI[1].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H11 = D0X33Y10.IOI[1].PAD;
	pin H12 = D0X33Y6.IOI[1].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y18.IOI[0].PAD;
	pin J3 = D0X0Y18.IOI[1].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J11 = D0X33Y6.IOI[0].PAD;
	pin J12 = D0X33Y5.IOI[1].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K3 = D0X0Y11.IOI[1].PAD;
	pin K4 = D0X0Y11.IOI[0].PAD;
	pin K11 = D0X33Y4.IOI[1].PAD;
	pin K12 = D0X33Y4.IOI[0].PAD;
	pin K14 = D0X33Y5.IOI[0].PAD;
	pin L1 = D0X0Y6.IOI[1].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X12Y0.IOI[0].PAD;
	pin L5 = D0X11Y0.IOI[1].PAD;
	pin L6 = D0X15Y0.IOI[0].PAD;
	pin L7 = D0X19Y0.IOI[0].PAD;
	pin L8 = D0X20Y0.IOI[1].PAD;
	pin L9 = D0X29Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X0Y0.CONFIG.TCK;
	pin L14 = D0X33Y3.IOI[1].PAD;
	pin M1 = D0X0Y6.IOI[0].PAD;
	pin M3 = D0X8Y0.IOI[0].PAD;
	pin M4 = D0X7Y0.IOI[1].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X14Y0.IOI[1].PAD;
	pin M7 = D0X15Y0.IOI[1].PAD;
	pin M8 = D0X19Y0.IOI[1].PAD;
	pin M9 = D0X22Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X30Y0.IOI[0].PAD;
	pin M12 = D0X0Y0.CONFIG.TDI;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y4.IOI[1].PAD;
	pin N14 = D0X0Y0.CONFIG.TDO;
	pin P1 = D0X0Y4.IOI[0].PAD;
	pin P2 = D0X4Y0.IOI[0].PAD;
	pin P3 = D0X5Y0.IOI[1].PAD;
	pin P4 = D0X12Y0.IOI[1].PAD;
	pin P5 = D0X13Y0.IOI[0].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X16Y0.IOI[1].PAD;
	pin P8 = D0X17Y0.IOI[0].PAD;
	pin P9 = D0X21Y0.IOI[1].PAD;
	pin P10 = D0X29Y0.IOI[1].PAD;
	pin P11 = D0X30Y0.IOI[1].PAD;
	pin P12 = D0X31Y0.IOI[0].PAD;
	pin P13 = D0X31Y0.IOI[1].PAD;
	pin P14 = D0X0Y0.CONFIG.TMS;
}

// iCE65L08-CS110
bond BOND16 {
	pin A1 = D0X0Y0.CONFIG.VPP_2V5;
	pin A2 = D0X0Y0.CONFIG.VPP_FAST;
	pin A3 = D0X29Y33.IOI[1].PAD;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A6 = D0X17Y33.IOI[0].PAD;
	pin A7 = D0X0Y0.POWER.VCCINT;
	pin A8 = D0X10Y33.IOI[1].PAD;
	pin A9 = D0X4Y33.IOI[0].PAD;
	pin A10 = D0X0Y30.IOI[0].PAD;
	pin A11 = D0X0Y30.IOI[1].PAD;
	pin B1 = D0X33Y29.IOI[1].PAD;
	pin B2 = D0X33Y30.IOI[1].PAD;
	pin B3 = D0X30Y33.IOI[1].PAD;
	pin B4 = D0X28Y33.IOI[1].PAD;
	pin B5 = D0X25Y33.IOI[0].PAD;
	pin B6 = D0X16Y33.IOI[1].PAD;
	pin B7 = D0X11Y33.IOI[1].PAD;
	pin B8 = D0X9Y33.IOI[0].PAD;
	pin B9 = D0X3Y33.IOI[1].PAD;
	pin B10 = D0X0Y27.IOI[0].PAD;
	pin B11 = D0X0Y27.IOI[1].PAD;
	pin C1 = D0X33Y27.IOI[1].PAD;
	pin C2 = D0X33Y28.IOI[0].PAD;
	pin C3 = D0X33Y24.IOI[1].PAD;
	pin C4 = D0X33Y23.IOI[1].PAD;
	pin C5 = D0X26Y33.IOI[0].PAD;
	pin C6 = D0X19Y33.IOI[1].PAD;
	pin C7 = D0X11Y33.IOI[0].PAD;
	pin C8 = D0X8Y33.IOI[1].PAD;
	pin C9 = D0X0Y25.IOI[1].PAD;
	pin C10 = D0X0Y25.IOI[0].PAD;
	pin C11 = D0X0Y0.POWER.GND;
	pin D1 = D0X33Y21.IOI[1].PAD;
	pin D2 = D0X33Y21.IOI[0].PAD;
	pin D3 = D0X33Y20.IOI[1].PAD;
	pin D4 = D0X33Y19.IOI[1].PAD;
	pin D5 = D0X26Y33.IOI[1].PAD;
	pin D6 = D0X20Y33.IOI[0].PAD;
	pin D7 = D0X13Y33.IOI[1].PAD;
	pin D8 = D0X0Y21.IOI[1].PAD;
	pin D9 = D0X0Y22.IOI[1].PAD;
	pin D10 = D0X0Y22.IOI[0].PAD;
	pin D11 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E1 = D0X33Y16.IOI[1].PAD;
	pin E2 = D0X33Y17.IOI[0].PAD;
	pin E3 = D0X33Y15.IOI[0].PAD;
	pin E4 = D0X33Y14.IOI[1].PAD;
	pin E5 = D0X27Y33.IOI[0].PAD;
	pin E6 = D0X20Y33.IOI[1].PAD;
	pin E7 = D0X14Y33.IOI[1].PAD;
	pin E8 = D0X0Y21.IOI[0].PAD;
	pin E9 = D0X0Y20.IOI[1].PAD;
	pin E10 = D0X0Y20.IOI[0].PAD;
	pin E11 = D0X0Y0.POWER.GND;
	pin F1 = D0X0Y0.POWER.GND;
	pin F2 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F3 = D0X33Y11.IOI[0].PAD;
	pin F4 = D0X33Y10.IOI[1].PAD;
	pin F5 = D0X20Y0.IOI[1].PAD;
	pin F6 = D0X15Y0.IOI[1].PAD;
	pin F7 = D0X12Y0.IOI[1].PAD;
	pin F8 = D0X0Y18.IOI[1].PAD;
	pin F9 = D0X0Y18.IOI[0].PAD;
	pin F10 = D0X0Y17.IOI[0].PAD;
	pin F11 = D0X0Y17.IOI[1].PAD;
	pin G1 = D0X0Y0.POWER.VCCINT;
	pin G2 = D0X33Y6.IOI[1].PAD;
	pin G3 = D0X33Y6.IOI[0].PAD;
	pin G4 = D0X33Y5.IOI[1].PAD;
	pin G5 = D0X21Y0.IOI[1].PAD;
	pin G6 = D0X19Y0.IOI[1].PAD;
	pin G7 = D0X13Y0.IOI[0].PAD;
	pin G8 = D0X12Y0.IOI[0].PAD;
	pin G9 = D0X0Y16.IOI[1].PAD;
	pin G10 = D0X0Y16.IOI[0].PAD;
	pin G11 = D0X0Y0.POWER.GND;
	pin H1 = D0X33Y5.IOI[0].PAD;
	pin H2 = D0X33Y4.IOI[1].PAD;
	pin H3 = D0X33Y4.IOI[0].PAD;
	pin H4 = D0X33Y3.IOI[1].PAD;
	pin H5 = D0X22Y0.IOI[1].PAD;
	pin H6 = D0X19Y0.IOI[0].PAD;
	pin H7 = D0X14Y0.IOI[1].PAD;
	pin H8 = D0X11Y0.IOI[1].PAD;
	pin H9 = D0X0Y11.IOI[1].PAD;
	pin H10 = D0X0Y11.IOI[0].PAD;
	pin H11 = D0X0Y0.POWER.VCCINT;
	pin J1 = D0X33Y3.IOI[0].PAD;
	pin J2 = D0X31Y0.IOI[0].PAD;
	pin J3 = D0X30Y0.IOI[1].PAD;
	pin J4 = D0X0Y0.CONFIG.CRESET_B;
	pin J5 = D0X29Y0.IOI[1].PAD;
	pin J6 = D0X16Y0.IOI[1].PAD;
	pin J7 = D0X15Y0.IOI[0].PAD;
	pin J8 = D0X8Y0.IOI[0].PAD;
	pin J9 = D0X7Y0.IOI[1].PAD;
	pin J10 = D0X0Y6.IOI[1].PAD;
	pin J11 = D0X0Y6.IOI[0].PAD;
	pin K1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin K2 = D0X31Y0.IOI[1].PAD;
	pin K3 = D0X30Y0.IOI[0].PAD;
	pin K4 = D0X0Y0.CONFIG.CDONE;
	pin K5 = D0X29Y0.IOI[0].PAD;
	pin K6 = D0X17Y0.IOI[0].PAD;
	pin K7 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K8 = D0X0Y0.POWER.GND;
	pin K9 = D0X5Y0.IOI[1].PAD;
	pin K10 = D0X0Y4.IOI[1].PAD;
	pin K11 = D0X0Y4.IOI[0].PAD;
}

// iCE65L08-CC72
bond BOND17 {
	pin A1 = D0X0Y0.CONFIG.VPP_2V5;
	pin A2 = D0X0Y0.CONFIG.VPP_FAST;
	pin A3 = D0X25Y33.IOI[0].PAD;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = D0X17Y33.IOI[0].PAD;
	pin A6 = D0X0Y0.POWER.VCCINT;
	pin A7 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A8 = D0X8Y33.IOI[1].PAD;
	pin A9 = D0X9Y33.IOI[0].PAD;
	pin B1 = D0X33Y28.IOI[0].PAD;
	pin B2 = D0X33Y27.IOI[1].PAD;
	pin B3 = D0X20Y33.IOI[0].PAD;
	pin B4 = D0X20Y33.IOI[1].PAD;
	pin B5 = D0X16Y33.IOI[1].PAD;
	pin B6 = D0X10Y33.IOI[1].PAD;
	pin B7 = D0X11Y33.IOI[0].PAD;
	pin B8 = D0X0Y25.IOI[0].PAD;
	pin B9 = D0X0Y25.IOI[1].PAD;
	pin C1 = D0X33Y24.IOI[1].PAD;
	pin C2 = D0X33Y23.IOI[1].PAD;
	pin C3 = D0X33Y21.IOI[1].PAD;
	pin C4 = D0X33Y21.IOI[0].PAD;
	pin C5 = D0X19Y33.IOI[1].PAD;
	pin C6 = D0X11Y33.IOI[1].PAD;
	pin C7 = D0X0Y22.IOI[1].PAD;
	pin C8 = D0X0Y22.IOI[0].PAD;
	pin C9 = D0X0Y0.IO_BANK[3].VCCIO;
	pin D1 = D0X33Y16.IOI[1].PAD;
	pin D2 = D0X33Y17.IOI[0].PAD;
	pin D3 = D0X33Y19.IOI[1].PAD;
	pin D4 = D0X33Y20.IOI[1].PAD;
	pin D5 = D0X33Y15.IOI[0].PAD;
	pin D6 = D0X0Y20.IOI[0].PAD;
	pin D7 = D0X0Y21.IOI[1].PAD;
	pin D8 = D0X0Y21.IOI[0].PAD;
	pin D9 = D0X0Y0.POWER.GND;
	pin E1 = D0X0Y0.POWER.GND;
	pin E2 = D0X0Y0.IO_BANK[1].VCCIO;
	pin E3 = D0X33Y14.IOI[1].PAD;
	pin E4 = D0X33Y11.IOI[0].PAD;
	pin E5 = D0X13Y0.IOI[0].PAD;
	pin E6 = D0X0Y20.IOI[1].PAD;
	pin E7 = D0X0Y17.IOI[0].PAD;
	pin E8 = D0X0Y17.IOI[1].PAD;
	pin E9 = D0X0Y0.POWER.VCCINT;
	pin F1 = D0X0Y0.POWER.VCCINT;
	pin F2 = D0X33Y6.IOI[1].PAD;
	pin F3 = D0X33Y10.IOI[1].PAD;
	pin F4 = D0X29Y0.IOI[1].PAD;
	pin F5 = D0X29Y0.IOI[0].PAD;
	pin F6 = D0X12Y0.IOI[1].PAD;
	pin F7 = D0X0Y16.IOI[0].PAD;
	pin F8 = D0X0Y16.IOI[1].PAD;
	pin F9 = D0X0Y0.POWER.GND;
	pin G1 = D0X33Y6.IOI[0].PAD;
	pin G2 = D0X31Y0.IOI[0].PAD;
	pin G3 = D0X30Y0.IOI[1].PAD;
	pin G4 = D0X0Y0.CONFIG.CRESET_B;
	pin G5 = D0X16Y0.IOI[1].PAD;
	pin G6 = D0X12Y0.IOI[0].PAD;
	pin G7 = D0X0Y11.IOI[0].PAD;
	pin G8 = D0X0Y11.IOI[1].PAD;
	pin G9 = D0X0Y6.IOI[1].PAD;
	pin H1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin H2 = D0X31Y0.IOI[1].PAD;
	pin H3 = D0X30Y0.IOI[0].PAD;
	pin H4 = D0X0Y0.CONFIG.CDONE;
	pin H5 = D0X17Y0.IOI[0].PAD;
	pin H6 = D0X0Y0.IO_BANK[2].VCCIO;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X11Y0.IOI[1].PAD;
	pin H9 = D0X0Y6.IOI[0].PAD;
}

// iCE65L01-DI
bond BOND18 {
	pin 1 = D0X0Y14.IOI[1].PAD;
	pin 2 = D0X0Y14.IOI[0].PAD;
	pin 3 = D0X0Y13.IOI[1].PAD;
	pin 4 = D0X0Y13.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.POWER.GND;
	pin 7 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 8 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 9 = D0X0Y12.IOI[1].PAD;
	pin 10 = D0X0Y12.IOI[0].PAD;
	pin 11 = D0X0Y11.IOI[1].PAD;
	pin 12 = D0X0Y11.IOI[0].PAD;
	pin 13 = D0X0Y10.IOI[1].PAD;
	pin 14 = D0X0Y10.IOI[0].PAD;
	pin 15 = D0X0Y0.POWER.GND;
	pin 16 = D0X0Y0.POWER.GND;
	pin 17 = D0X0Y0.POWER.VCCINT;
	pin 18 = D0X0Y0.POWER.VCCINT;
	pin 19 = D0X0Y9.IOI[1].PAD;
	pin 20 = D0X0Y9.IOI[0].PAD;
	pin 21 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 22 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 23 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 24 = D0X0Y8.IOI[1].PAD;
	pin 25 = D0X0Y8.IOI[0].PAD;
	pin 26 = D0X0Y0.POWER.GND;
	pin 27 = D0X0Y0.POWER.GND;
	pin 28 = D0X0Y6.IOI[1].PAD;
	pin 29 = D0X0Y6.IOI[0].PAD;
	pin 30 = D0X0Y5.IOI[1].PAD;
	pin 31 = D0X0Y5.IOI[0].PAD;
	pin 32 = D0X0Y0.POWER.VCCINT;
	pin 33 = D0X0Y4.IOI[1].PAD;
	pin 34 = D0X0Y4.IOI[0].PAD;
	pin 35 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 36 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 37 = D0X0Y0.POWER.GND;
	pin 38 = D0X0Y0.POWER.GND;
	pin 39 = D0X0Y3.IOI[1].PAD;
	pin 40 = D0X0Y3.IOI[0].PAD;
	pin 41 = D0X0Y2.IOI[1].PAD;
	pin 42 = D0X0Y2.IOI[0].PAD;
	pin 43 = D0X0Y1.IOI[1].PAD;
	pin 44 = D0X0Y1.IOI[0].PAD;
	pin 45 = D0X1Y0.IOI[0].PAD;
	pin 46 = D0X1Y0.IOI[1].PAD;
	pin 47 = D0X2Y0.IOI[0].PAD;
	pin 48 = D0X2Y0.IOI[1].PAD;
	pin 49 = D0X3Y0.IOI[0].PAD;
	pin 50 = D0X3Y0.IOI[1].PAD;
	pin 51 = D0X4Y0.IOI[0].PAD;
	pin 52 = D0X4Y0.IOI[1].PAD;
	pin 53 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 54 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 55 = D0X5Y0.IOI[0].PAD;
	pin 56 = D0X5Y0.IOI[1].PAD;
	pin 57 = D0X0Y0.POWER.GND;
	pin 58 = D0X0Y0.POWER.GND;
	pin 59 = D0X7Y0.IOI[0].PAD;
	pin 60 = D0X6Y0.IOI[0].PAD;
	pin 61 = D0X0Y0.POWER.VCCINT;
	pin 62 = D0X0Y0.POWER.VCCINT;
	pin 63 = D0X6Y0.IOI[1].PAD;
	pin 64 = D0X7Y0.IOI[1].PAD;
	pin 65 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 66 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 67 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 68 = D0X8Y0.IOI[0].PAD;
	pin 69 = D0X0Y0.POWER.GND;
	pin 70 = D0X0Y0.POWER.GND;
	pin 71 = D0X0Y0.POWER.GND;
	pin 72 = nc;
	pin 73 = D0X8Y0.IOI[1].PAD;
	pin 74 = D0X9Y0.IOI[0].PAD;
	pin 75 = D0X9Y0.IOI[1].PAD;
	pin 76 = D0X10Y0.IOI[0].PAD;
	pin 77 = D0X10Y0.IOI[1].PAD;
	pin 78 = D0X0Y0.CONFIG.CDONE;
	pin 79 = D0X0Y0.CONFIG.CRESET_B;
	pin 80 = D0X11Y0.IOI[0].PAD;
	pin 81 = D0X11Y0.IOI[1].PAD;
	pin 82 = D0X0Y0.POWER.GND;
	pin 83 = D0X12Y0.IOI[0].PAD;
	pin 84 = D0X12Y0.IOI[1].PAD;
	pin 85 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 86 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 87 = D0X0Y0.CONFIG.TDI;
	pin 88 = D0X0Y0.CONFIG.TMS;
	pin 89 = D0X0Y0.CONFIG.TCK;
	pin 90 = D0X0Y0.CONFIG.TDO;
	pin 91 = D0X0Y0.CONFIG.TRST_B;
	pin 92 = D0X13Y3.IOI[1].PAD;
	pin 93 = D0X13Y4.IOI[0].PAD;
	pin 94 = D0X13Y4.IOI[1].PAD;
	pin 95 = D0X13Y6.IOI[0].PAD;
	pin 96 = D0X0Y0.POWER.GND;
	pin 97 = D0X0Y0.POWER.GND;
	pin 98 = D0X13Y6.IOI[1].PAD;
	pin 99 = D0X13Y7.IOI[0].PAD;
	pin 100 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 101 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 102 = D0X13Y7.IOI[1].PAD;
	pin 103 = D0X13Y8.IOI[0].PAD;
	pin 104 = D0X0Y0.POWER.VCCINT;
	pin 105 = D0X0Y0.POWER.VCCINT;
	pin 106 = D0X13Y8.IOI[1].PAD;
	pin 107 = D0X13Y9.IOI[0].PAD;
	pin 108 = D0X0Y0.POWER.GND;
	pin 109 = D0X0Y0.POWER.GND;
	pin 110 = D0X13Y9.IOI[1].PAD;
	pin 111 = D0X13Y11.IOI[0].PAD;
	pin 112 = D0X13Y11.IOI[1].PAD;
	pin 113 = D0X13Y12.IOI[0].PAD;
	pin 114 = D0X13Y12.IOI[1].PAD;
	pin 115 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 116 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 117 = D0X13Y13.IOI[0].PAD;
	pin 118 = D0X13Y13.IOI[1].PAD;
	pin 119 = D0X0Y0.POWER.GND;
	pin 120 = D0X0Y0.POWER.GND;
	pin 121 = D0X0Y0.POWER.GND;
	pin 122 = D0X13Y14.IOI[0].PAD;
	pin 123 = D0X13Y14.IOI[1].PAD;
	pin 124 = D0X13Y15.IOI[0].PAD;
	pin 125 = D0X13Y15.IOI[1].PAD;
	pin 126 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 127 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 128 = D0X0Y0.POWER.GND;
	pin 129 = D0X0Y0.POWER.GND;
	pin 130 = D0X0Y0.CONFIG.VPP_2V5;
	pin 131 = D0X0Y0.CONFIG.VPP_FAST;
	pin 132 = D0X0Y0.POWER.VCCINT;
	pin 133 = D0X0Y0.POWER.VCCINT;
	pin 134 = D0X12Y17.IOI[1].PAD;
	pin 135 = D0X12Y17.IOI[0].PAD;
	pin 136 = D0X11Y17.IOI[1].PAD;
	pin 137 = D0X11Y17.IOI[0].PAD;
	pin 138 = D0X10Y17.IOI[1].PAD;
	pin 139 = D0X10Y17.IOI[0].PAD;
	pin 140 = D0X9Y17.IOI[1].PAD;
	pin 141 = D0X0Y0.POWER.GND;
	pin 142 = D0X0Y0.POWER.GND;
	pin 143 = D0X9Y17.IOI[0].PAD;
	pin 144 = D0X8Y17.IOI[1].PAD;
	pin 145 = D0X8Y17.IOI[0].PAD;
	pin 146 = D0X7Y17.IOI[1].PAD;
	pin 147 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 148 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 149 = D0X7Y17.IOI[0].PAD;
	pin 150 = D0X6Y17.IOI[1].PAD;
	pin 151 = D0X0Y0.POWER.GND;
	pin 152 = D0X0Y0.POWER.GND;
	pin 153 = D0X6Y17.IOI[0].PAD;
	pin 154 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 155 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 156 = D0X5Y17.IOI[1].PAD;
	pin 157 = D0X5Y17.IOI[0].PAD;
	pin 158 = D0X4Y17.IOI[1].PAD;
	pin 159 = D0X4Y17.IOI[0].PAD;
	pin 160 = D0X3Y17.IOI[1].PAD;
	pin 161 = D0X3Y17.IOI[0].PAD;
	pin 162 = D0X0Y0.POWER.GND;
	pin 163 = D0X2Y17.IOI[1].PAD;
	pin 164 = D0X2Y17.IOI[0].PAD;
	pin 165 = D0X1Y17.IOI[1].PAD;
	pin 166 = D0X1Y17.IOI[0].PAD;
}

// iCE65L01-CB81
bond BOND19 {
	pin A1 = D0X0Y0.POWER.GND;
	pin A2 = D0X2Y17.IOI[1].PAD;
	pin A3 = D0X3Y17.IOI[1].PAD;
	pin A4 = D0X6Y17.IOI[1].PAD;
	pin A5 = D0X0Y0.POWER.VCCINT;
	pin A6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A7 = D0X11Y17.IOI[0].PAD;
	pin A8 = D0X12Y17.IOI[1].PAD;
	pin A9 = D0X0Y0.POWER.GND;
	pin B1 = D0X0Y13.IOI[1].PAD;
	pin B2 = D0X0Y14.IOI[0].PAD;
	pin B3 = D0X0Y13.IOI[0].PAD;
	pin B4 = D0X5Y17.IOI[1].PAD;
	pin B5 = D0X8Y17.IOI[1].PAD;
	pin B6 = D0X9Y17.IOI[1].PAD;
	pin B7 = D0X11Y17.IOI[1].PAD;
	pin B8 = D0X12Y17.IOI[0].PAD;
	pin B9 = D0X0Y0.CONFIG.VPP_2V5;
	pin C1 = D0X0Y12.IOI[0].PAD;
	pin C2 = D0X0Y10.IOI[0].PAD;
	pin C3 = D0X0Y14.IOI[1].PAD;
	pin C4 = D0X1Y17.IOI[1].PAD;
	pin C5 = D0X8Y17.IOI[0].PAD;
	pin C6 = D0X10Y17.IOI[0].PAD;
	pin C7 = D0X13Y15.IOI[0].PAD;
	pin C8 = D0X13Y15.IOI[1].PAD;
	pin C9 = D0X13Y14.IOI[1].PAD;
	pin D1 = D0X0Y9.IOI[0].PAD;
	pin D2 = D0X0Y10.IOI[1].PAD;
	pin D3 = D0X0Y12.IOI[1].PAD;
	pin D4 = D0X5Y17.IOI[0].PAD;
	pin D5 = D0X4Y17.IOI[0].PAD;
	pin D6 = D0X7Y17.IOI[0].PAD;
	pin D7 = D0X13Y13.IOI[0].PAD;
	pin D8 = D0X13Y13.IOI[1].PAD;
	pin D9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin E1 = D0X0Y8.IOI[1].PAD;
	pin E2 = D0X0Y8.IOI[0].PAD;
	pin E3 = D0X0Y9.IOI[1].PAD;
	pin E4 = D0X0Y0.POWER.GND;
	pin E5 = D0X0Y0.POWER.GND;
	pin E6 = D0X10Y17.IOI[1].PAD;
	pin E7 = D0X13Y12.IOI[0].PAD;
	pin E8 = D0X13Y11.IOI[0].PAD;
	pin E9 = D0X13Y11.IOI[1].PAD;
	pin F1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin F2 = D0X0Y6.IOI[1].PAD;
	pin F3 = D0X0Y6.IOI[0].PAD;
	pin F4 = D0X0Y0.POWER.GND;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X13Y8.IOI[0].PAD;
	pin F7 = D0X13Y9.IOI[0].PAD;
	pin F8 = D0X13Y8.IOI[1].PAD;
	pin F9 = D0X13Y7.IOI[1].PAD;
	pin G1 = D0X0Y4.IOI[1].PAD;
	pin G2 = D0X0Y2.IOI[1].PAD;
	pin G3 = D0X3Y0.IOI[1].PAD;
	pin G4 = D0X4Y0.IOI[0].PAD;
	pin G5 = D0X10Y0.IOI[0].PAD;
	pin G6 = D0X13Y4.IOI[0].PAD;
	pin G7 = D0X13Y4.IOI[1].PAD;
	pin G8 = D0X13Y6.IOI[1].PAD;
	pin G9 = D0X13Y7.IOI[0].PAD;
	pin H1 = D0X0Y2.IOI[0].PAD;
	pin H2 = D0X0Y4.IOI[0].PAD;
	pin H3 = D0X2Y0.IOI[1].PAD;
	pin H4 = D0X6Y0.IOI[1].PAD;
	pin H5 = D0X10Y0.IOI[1].PAD;
	pin H6 = D0X0Y0.CONFIG.CDONE;
	pin H7 = D0X11Y0.IOI[0].PAD;
	pin H8 = D0X12Y0.IOI[1].PAD;
	pin H9 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J1 = D0X0Y0.POWER.GND;
	pin J2 = D0X2Y0.IOI[0].PAD;
	pin J3 = D0X7Y0.IOI[0].PAD;
	pin J4 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J5 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.CONFIG.CRESET_B;
	pin J7 = D0X11Y0.IOI[1].PAD;
	pin J8 = D0X12Y0.IOI[0].PAD;
	pin J9 = D0X0Y0.POWER.GND;
}

// iCE65L01-CB121
bond BOND20 {
	pin A1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin A2 = D0X1Y17.IOI[1].PAD;
	pin A3 = D0X2Y17.IOI[0].PAD;
	pin A4 = D0X4Y17.IOI[0].PAD;
	pin A5 = D0X3Y17.IOI[1].PAD;
	pin A6 = D0X4Y17.IOI[1].PAD;
	pin A7 = nc;
	pin A8 = D0X10Y17.IOI[0].PAD;
	pin A9 = D0X0Y0.CONFIG.VPP_FAST;
	pin A10 = D0X12Y17.IOI[1].PAD;
	pin A11 = D0X13Y15.IOI[0].PAD;
	pin B1 = D0X0Y14.IOI[0].PAD;
	pin B2 = D0X0Y0.POWER.GND;
	pin B3 = D0X1Y17.IOI[0].PAD;
	pin B4 = D0X2Y17.IOI[1].PAD;
	pin B5 = D0X3Y17.IOI[0].PAD;
	pin B6 = D0X0Y0.POWER.VCCINT;
	pin B7 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B8 = D0X10Y17.IOI[1].PAD;
	pin B9 = D0X12Y17.IOI[0].PAD;
	pin B10 = D0X0Y0.POWER.GND;
	pin B11 = D0X13Y15.IOI[1].PAD;
	pin C1 = D0X0Y14.IOI[1].PAD;
	pin C2 = D0X0Y11.IOI[1].PAD;
	pin C3 = D0X0Y13.IOI[1].PAD;
	pin C4 = D0X0Y13.IOI[0].PAD;
	pin C5 = D0X5Y17.IOI[0].PAD;
	pin C6 = D0X7Y17.IOI[0].PAD;
	pin C7 = D0X8Y17.IOI[1].PAD;
	pin C8 = D0X11Y17.IOI[0].PAD;
	pin C9 = D0X11Y17.IOI[1].PAD;
	pin C10 = D0X0Y0.CONFIG.VPP_2V5;
	pin C11 = D0X13Y14.IOI[1].PAD;
	pin D1 = D0X0Y10.IOI[1].PAD;
	pin D2 = D0X0Y11.IOI[0].PAD;
	pin D3 = D0X0Y9.IOI[0].PAD;
	pin D4 = D0X0Y12.IOI[0].PAD;
	pin D5 = D0X5Y17.IOI[1].PAD;
	pin D6 = D0X6Y17.IOI[1].PAD;
	pin D7 = D0X8Y17.IOI[0].PAD;
	pin D8 = D0X13Y12.IOI[0].PAD;
	pin D9 = D0X13Y13.IOI[0].PAD;
	pin D10 = D0X13Y13.IOI[1].PAD;
	pin D11 = D0X13Y14.IOI[0].PAD;
	pin E1 = D0X0Y0.POWER.GND;
	pin E2 = D0X0Y10.IOI[0].PAD;
	pin E3 = D0X0Y9.IOI[1].PAD;
	pin E4 = D0X0Y12.IOI[1].PAD;
	pin E5 = D0X6Y17.IOI[0].PAD;
	pin E6 = D0X7Y17.IOI[1].PAD;
	pin E7 = D0X9Y17.IOI[0].PAD;
	pin E8 = D0X13Y11.IOI[0].PAD;
	pin E9 = D0X13Y11.IOI[1].PAD;
	pin E10 = D0X0Y0.IO_BANK[1].VCCIO;
	pin E11 = D0X13Y12.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.VCCINT;
	pin F2 = D0X0Y6.IOI[1].PAD;
	pin F3 = D0X0Y5.IOI[1].PAD;
	pin F4 = D0X0Y8.IOI[1].PAD;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X0Y0.POWER.GND;
	pin F7 = D0X9Y17.IOI[1].PAD;
	pin F8 = D0X13Y8.IOI[1].PAD;
	pin F9 = D0X13Y9.IOI[0].PAD;
	pin F10 = D0X13Y9.IOI[1].PAD;
	pin F11 = D0X0Y0.POWER.VCCINT;
	pin G1 = D0X0Y6.IOI[0].PAD;
	pin G2 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G3 = D0X0Y5.IOI[0].PAD;
	pin G4 = D0X0Y8.IOI[0].PAD;
	pin G5 = D0X0Y0.POWER.GND;
	pin G6 = D0X0Y0.POWER.GND;
	pin G7 = D0X13Y6.IOI[1].PAD;
	pin G8 = D0X13Y7.IOI[0].PAD;
	pin G9 = D0X13Y7.IOI[1].PAD;
	pin G10 = D0X13Y8.IOI[0].PAD;
	pin G11 = D0X0Y0.POWER.GND;
	pin H1 = D0X0Y3.IOI[1].PAD;
	pin H2 = D0X0Y4.IOI[1].PAD;
	pin H3 = D0X0Y4.IOI[0].PAD;
	pin H4 = D0X4Y0.IOI[0].PAD;
	pin H5 = D0X4Y0.IOI[1].PAD;
	pin H6 = D0X10Y0.IOI[0].PAD;
	pin H7 = D0X13Y4.IOI[1].PAD;
	pin H8 = D0X13Y6.IOI[0].PAD;
	pin H9 = D0X13Y4.IOI[0].PAD;
	pin H10 = D0X13Y3.IOI[1].PAD;
	pin H11 = D0X9Y0.IOI[1].PAD;
	pin J1 = D0X0Y3.IOI[0].PAD;
	pin J2 = D0X0Y2.IOI[0].PAD;
	pin J3 = D0X0Y2.IOI[1].PAD;
	pin J4 = D0X2Y0.IOI[1].PAD;
	pin J5 = D0X3Y0.IOI[0].PAD;
	pin J6 = D0X10Y0.IOI[1].PAD;
	pin J7 = D0X0Y0.CONFIG.CDONE;
	pin J8 = D0X11Y0.IOI[0].PAD;
	pin J9 = D0X12Y0.IOI[1].PAD;
	pin J10 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J11 = D0X8Y0.IOI[1].PAD;
	pin K1 = nc;
	pin K2 = D0X0Y0.POWER.GND;
	pin K3 = D0X1Y0.IOI[0].PAD;
	pin K4 = D0X1Y0.IOI[1].PAD;
	pin K5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.CONFIG.CRESET_B;
	pin K8 = D0X11Y0.IOI[1].PAD;
	pin K9 = D0X12Y0.IOI[0].PAD;
	pin K10 = D0X0Y0.POWER.GND;
	pin K11 = D0X9Y0.IOI[0].PAD;
	pin L1 = nc;
	pin L2 = D0X2Y0.IOI[0].PAD;
	pin L3 = D0X3Y0.IOI[1].PAD;
	pin L4 = D0X5Y0.IOI[0].PAD;
	pin L5 = D0X5Y0.IOI[1].PAD;
	pin L6 = nc;
	pin L7 = nc;
	pin L8 = D0X7Y0.IOI[0].PAD;
	pin L9 = D0X6Y0.IOI[1].PAD;
	pin L10 = D0X7Y0.IOI[1].PAD;
	pin L11 = D0X8Y0.IOI[0].PAD;
}

// iCE65L01-CB132
bond BOND21 {
	pin A1 = D0X1Y17.IOI[1].PAD;
	pin A2 = D0X1Y17.IOI[0].PAD;
	pin A3 = nc;
	pin A4 = D0X4Y17.IOI[0].PAD;
	pin A5 = D0X4Y17.IOI[1].PAD;
	pin A6 = D0X7Y17.IOI[0].PAD;
	pin A7 = D0X6Y17.IOI[1].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X10Y17.IOI[1].PAD;
	pin A11 = nc;
	pin A12 = D0X12Y17.IOI[0].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y14.IOI[1].PAD;
	pin B14 = D0X13Y15.IOI[1].PAD;
	pin C1 = D0X0Y14.IOI[0].PAD;
	pin C3 = D0X0Y13.IOI[1].PAD;
	pin C4 = D0X2Y17.IOI[1].PAD;
	pin C5 = D0X3Y17.IOI[0].PAD;
	pin C6 = D0X5Y17.IOI[0].PAD;
	pin C7 = D0X6Y17.IOI[0].PAD;
	pin C8 = D0X8Y17.IOI[0].PAD;
	pin C9 = D0X9Y17.IOI[0].PAD;
	pin C10 = D0X10Y17.IOI[0].PAD;
	pin C11 = D0X11Y17.IOI[0].PAD;
	pin C12 = D0X12Y17.IOI[1].PAD;
	pin C14 = D0X13Y15.IOI[0].PAD;
	pin D1 = D0X0Y11.IOI[1].PAD;
	pin D3 = D0X0Y13.IOI[0].PAD;
	pin D4 = D0X0Y12.IOI[1].PAD;
	pin D5 = D0X2Y17.IOI[0].PAD;
	pin D6 = D0X3Y17.IOI[1].PAD;
	pin D7 = D0X5Y17.IOI[1].PAD;
	pin D8 = D0X7Y17.IOI[1].PAD;
	pin D9 = D0X8Y17.IOI[1].PAD;
	pin D10 = D0X9Y17.IOI[1].PAD;
	pin D11 = D0X11Y17.IOI[1].PAD;
	pin D12 = D0X13Y14.IOI[1].PAD;
	pin D14 = D0X13Y13.IOI[1].PAD;
	pin E1 = D0X0Y11.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y12.IOI[0].PAD;
	pin E11 = D0X13Y14.IOI[0].PAD;
	pin E12 = D0X13Y13.IOI[0].PAD;
	pin E14 = D0X13Y12.IOI[0].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F3 = D0X0Y10.IOI[0].PAD;
	pin F4 = D0X0Y10.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F11 = D0X13Y12.IOI[1].PAD;
	pin F12 = D0X13Y11.IOI[1].PAD;
	pin F14 = D0X13Y8.IOI[1].PAD;
	pin G1 = D0X0Y9.IOI[0].PAD;
	pin G3 = D0X0Y6.IOI[1].PAD;
	pin G4 = D0X0Y6.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G11 = D0X13Y11.IOI[0].PAD;
	pin G12 = D0X13Y9.IOI[1].PAD;
	pin G14 = D0X13Y9.IOI[0].PAD;
	pin H1 = D0X0Y8.IOI[1].PAD;
	pin H3 = D0X0Y5.IOI[1].PAD;
	pin H4 = D0X0Y5.IOI[0].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H11 = D0X13Y8.IOI[0].PAD;
	pin H12 = D0X13Y7.IOI[1].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y4.IOI[0].PAD;
	pin J3 = D0X0Y4.IOI[1].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J11 = D0X13Y7.IOI[0].PAD;
	pin J12 = D0X13Y6.IOI[1].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K3 = D0X0Y3.IOI[1].PAD;
	pin K4 = D0X0Y2.IOI[1].PAD;
	pin K11 = D0X13Y4.IOI[1].PAD;
	pin K12 = D0X13Y4.IOI[0].PAD;
	pin K14 = D0X13Y6.IOI[0].PAD;
	pin L1 = D0X0Y3.IOI[0].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X1Y0.IOI[1].PAD;
	pin L5 = D0X3Y0.IOI[1].PAD;
	pin L6 = D0X4Y0.IOI[1].PAD;
	pin L7 = D0X8Y0.IOI[0].PAD;
	pin L8 = D0X9Y0.IOI[0].PAD;
	pin L9 = D0X10Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X0Y0.CONFIG.TCK;
	pin L14 = D0X13Y3.IOI[1].PAD;
	pin M1 = D0X0Y2.IOI[0].PAD;
	pin M3 = D0X1Y0.IOI[0].PAD;
	pin M4 = D0X3Y0.IOI[0].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X5Y0.IOI[1].PAD;
	pin M7 = D0X7Y0.IOI[1].PAD;
	pin M8 = D0X8Y0.IOI[1].PAD;
	pin M9 = D0X9Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X11Y0.IOI[0].PAD;
	pin M12 = D0X0Y0.CONFIG.TDI;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y1.IOI[1].PAD;
	pin N14 = D0X0Y0.CONFIG.TDO;
	pin P1 = D0X0Y1.IOI[0].PAD;
	pin P2 = D0X2Y0.IOI[0].PAD;
	pin P3 = D0X2Y0.IOI[1].PAD;
	pin P4 = D0X4Y0.IOI[0].PAD;
	pin P5 = D0X5Y0.IOI[0].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X7Y0.IOI[0].PAD;
	pin P8 = D0X6Y0.IOI[0].PAD;
	pin P9 = D0X6Y0.IOI[1].PAD;
	pin P10 = D0X10Y0.IOI[1].PAD;
	pin P11 = D0X11Y0.IOI[1].PAD;
	pin P12 = D0X12Y0.IOI[0].PAD;
	pin P13 = D0X12Y0.IOI[1].PAD;
	pin P14 = D0X0Y0.CONFIG.TMS;
}

// iCE65L01-CS36
bond BOND22 {
	pin A1 = D0X0Y0.CONFIG.VPP_2V5;
	pin A2 = D0X9Y17.IOI[1].PAD;
	pin A3 = D0X6Y17.IOI[1].PAD;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X0Y0.POWER.VCCINT;
	pin A6 = D0X3Y17.IOI[1].PAD;
	pin B1 = D0X13Y8.IOI[1].PAD;
	pin B2 = D0X13Y9.IOI[0].PAD;
	pin B3 = D0X7Y17.IOI[0].PAD;
	pin B4 = D0X5Y17.IOI[0].PAD;
	pin B5 = D0X4Y17.IOI[0].PAD;
	pin B6 = D0X0Y12.IOI[1].PAD;
	pin C1 = D0X0Y0.IO_BANK[1].VCCIO;
	pin C2 = D0X13Y14.IOI[1].PAD;
	pin C3 = D0X0Y0.POWER.GND;
	pin C4 = D0X8Y17.IOI[1].PAD;
	pin C5 = D0X0Y11.IOI[1].PAD;
	pin C6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin D1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin D2 = D0X13Y12.IOI[0].PAD;
	pin D3 = D0X13Y11.IOI[0].PAD;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X0Y8.IOI[1].PAD;
	pin D6 = D0X0Y9.IOI[0].PAD;
	pin E1 = D0X12Y0.IOI[0].PAD;
	pin E2 = D0X11Y0.IOI[1].PAD;
	pin E3 = D0X0Y0.CONFIG.CRESET_B;
	pin E4 = D0X7Y0.IOI[0].PAD;
	pin E5 = D0X0Y5.IOI[0].PAD;
	pin E6 = D0X0Y10.IOI[1].PAD;
	pin F1 = D0X12Y0.IOI[1].PAD;
	pin F2 = D0X11Y0.IOI[0].PAD;
	pin F3 = D0X0Y0.CONFIG.CDONE;
	pin F4 = D0X6Y0.IOI[1].PAD;
	pin F5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin F6 = D0X0Y4.IOI[0].PAD;
}

// iCE65L01-QFN84
bond BOND23 {
	pin A1 = D0X0Y14.IOI[0].PAD;
	pin A2 = D0X0Y13.IOI[0].PAD;
	pin A3 = D0X0Y12.IOI[0].PAD;
	pin A4 = D0X0Y11.IOI[0].PAD;
	pin A5 = D0X0Y10.IOI[0].PAD;
	pin A6 = D0X0Y0.POWER.GND;
	pin A7 = D0X0Y0.POWER.VCCINT;
	pin A8 = D0X0Y9.IOI[0].PAD;
	pin A9 = D0X0Y8.IOI[1].PAD;
	pin A10 = D0X0Y5.IOI[1].PAD;
	pin A11 = D0X0Y4.IOI[0].PAD;
	pin A12 = D0X0Y2.IOI[0].PAD;
	pin A13 = D0X4Y0.IOI[0].PAD;
	pin A14 = D0X7Y0.IOI[0].PAD;
	pin A15 = D0X0Y0.POWER.VCCINT;
	pin A16 = D0X6Y0.IOI[1].PAD;
	pin A17 = D0X0Y0.IO_BANK[2].VCCIO;
	pin A18 = D0X0Y0.POWER.GND;
	pin A19 = D0X9Y0.IOI[1].PAD;
	pin A20 = D0X10Y0.IOI[1].PAD;
	pin A21 = D0X0Y0.CONFIG.CRESET_B;
	pin A22 = D0X11Y0.IOI[1].PAD;
	pin A23 = D0X12Y0.IOI[0].PAD;
	pin A24 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin A25 = D0X13Y4.IOI[0].PAD;
	pin A26 = D0X13Y6.IOI[0].PAD;
	pin A27 = D0X13Y7.IOI[1].PAD;
	pin A28 = D0X0Y0.POWER.VCCINT;
	pin A29 = D0X13Y8.IOI[1].PAD;
	pin A30 = D0X0Y0.POWER.GND;
	pin A31 = D0X13Y11.IOI[1].PAD;
	pin A32 = D0X13Y12.IOI[1].PAD;
	pin A33 = D0X13Y13.IOI[1].PAD;
	pin A34 = D0X13Y14.IOI[0].PAD;
	pin A35 = D0X13Y15.IOI[0].PAD;
	pin A36 = D0X0Y0.CONFIG.VPP_2V5;
	pin A37 = D0X0Y0.CONFIG.VPP_FAST;
	pin A38 = D0X11Y17.IOI[0].PAD;
	pin A39 = D0X10Y17.IOI[0].PAD;
	pin A40 = D0X9Y17.IOI[0].PAD;
	pin A41 = D0X8Y17.IOI[0].PAD;
	pin A42 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A43 = D0X7Y17.IOI[0].PAD;
	pin A44 = D0X6Y17.IOI[0].PAD;
	pin A45 = D0X5Y17.IOI[0].PAD;
	pin A46 = D0X4Y17.IOI[0].PAD;
	pin A47 = D0X3Y17.IOI[0].PAD;
	pin A48 = D0X1Y17.IOI[1].PAD;
	pin B1 = D0X0Y13.IOI[1].PAD;
	pin B2 = D0X0Y12.IOI[1].PAD;
	pin B3 = D0X0Y11.IOI[1].PAD;
	pin B4 = D0X0Y10.IOI[1].PAD;
	pin B5 = D0X0Y9.IOI[1].PAD;
	pin B6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin B7 = D0X0Y8.IOI[0].PAD;
	pin B8 = D0X0Y5.IOI[0].PAD;
	pin B9 = D0X0Y3.IOI[0].PAD;
	pin B10 = D0X5Y0.IOI[0].PAD;
	pin B11 = D0X5Y0.IOI[1].PAD;
	pin B12 = D0X6Y0.IOI[0].PAD;
	pin B13 = D0X8Y0.IOI[0].PAD;
	pin B14 = D0X9Y0.IOI[0].PAD;
	pin B15 = D0X10Y0.IOI[0].PAD;
	pin B16 = D0X0Y0.CONFIG.CDONE;
	pin B17 = D0X11Y0.IOI[0].PAD;
	pin B18 = D0X12Y0.IOI[1].PAD;
	pin B19 = D0X13Y3.IOI[1].PAD;
	pin B20 = D0X13Y6.IOI[1].PAD;
	pin B21 = D0X13Y7.IOI[0].PAD;
	pin B22 = D0X13Y9.IOI[0].PAD;
	pin B23 = D0X13Y11.IOI[0].PAD;
	pin B24 = D0X13Y12.IOI[0].PAD;
	pin B25 = D0X0Y0.IO_BANK[1].VCCIO;
	pin B26 = D0X13Y14.IOI[1].PAD;
	pin B27 = D0X13Y15.IOI[1].PAD;
	pin B28 = D0X0Y0.POWER.VCCINT;
	pin B29 = D0X10Y17.IOI[1].PAD;
	pin B30 = D0X9Y17.IOI[1].PAD;
	pin B31 = D0X8Y17.IOI[1].PAD;
	pin B32 = D0X6Y17.IOI[1].PAD;
	pin B33 = D0X0Y0.POWER.GND;
	pin B34 = D0X4Y17.IOI[1].PAD;
	pin B35 = D0X3Y17.IOI[1].PAD;
	pin B36 = D0X2Y17.IOI[1].PAD;
}

// iCE65L01-VQ100
bond BOND24 {
	pin 1 = D0X0Y14.IOI[1].PAD;
	pin 2 = D0X0Y14.IOI[0].PAD;
	pin 3 = D0X0Y13.IOI[1].PAD;
	pin 4 = D0X0Y13.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 7 = D0X0Y12.IOI[1].PAD;
	pin 8 = D0X0Y12.IOI[0].PAD;
	pin 9 = D0X0Y10.IOI[1].PAD;
	pin 10 = D0X0Y10.IOI[0].PAD;
	pin 11 = D0X0Y0.POWER.VCCINT;
	pin 12 = D0X0Y9.IOI[1].PAD;
	pin 13 = D0X0Y9.IOI[0].PAD;
	pin 14 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 15 = D0X0Y8.IOI[1].PAD;
	pin 16 = D0X0Y8.IOI[0].PAD;
	pin 17 = D0X0Y0.POWER.GND;
	pin 18 = D0X0Y6.IOI[1].PAD;
	pin 19 = D0X0Y6.IOI[0].PAD;
	pin 20 = D0X0Y4.IOI[1].PAD;
	pin 21 = D0X0Y4.IOI[0].PAD;
	pin 22 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 23 = D0X0Y0.POWER.GND;
	pin 24 = D0X0Y2.IOI[1].PAD;
	pin 25 = D0X0Y2.IOI[0].PAD;
	pin 26 = D0X2Y0.IOI[0].PAD;
	pin 27 = D0X2Y0.IOI[1].PAD;
	pin 28 = D0X3Y0.IOI[0].PAD;
	pin 29 = D0X3Y0.IOI[1].PAD;
	pin 30 = D0X4Y0.IOI[0].PAD;
	pin 31 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 32 = D0X0Y0.POWER.GND;
	pin 33 = D0X7Y0.IOI[0].PAD;
	pin 34 = D0X6Y0.IOI[0].PAD;
	pin 35 = D0X0Y0.POWER.VCCINT;
	pin 36 = D0X6Y0.IOI[1].PAD;
	pin 37 = D0X7Y0.IOI[1].PAD;
	pin 38 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 39 = D0X0Y0.POWER.GND;
	pin 40 = D0X9Y0.IOI[1].PAD;
	pin 41 = D0X10Y0.IOI[0].PAD;
	pin 42 = D0X10Y0.IOI[1].PAD;
	pin 43 = D0X0Y0.CONFIG.CDONE;
	pin 44 = D0X0Y0.CONFIG.CRESET_B;
	pin 45 = D0X11Y0.IOI[0].PAD;
	pin 46 = D0X11Y0.IOI[1].PAD;
	pin 47 = D0X0Y0.POWER.GND;
	pin 48 = D0X12Y0.IOI[0].PAD;
	pin 49 = D0X12Y0.IOI[1].PAD;
	pin 50 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 51 = D0X13Y3.IOI[1].PAD;
	pin 52 = D0X13Y4.IOI[0].PAD;
	pin 53 = D0X13Y4.IOI[1].PAD;
	pin 54 = D0X13Y6.IOI[0].PAD;
	pin 55 = D0X0Y0.POWER.GND;
	pin 56 = D0X13Y6.IOI[1].PAD;
	pin 57 = D0X13Y7.IOI[0].PAD;
	pin 58 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 59 = D0X13Y7.IOI[1].PAD;
	pin 60 = D0X13Y8.IOI[0].PAD;
	pin 61 = D0X0Y0.POWER.VCCINT;
	pin 62 = D0X13Y8.IOI[1].PAD;
	pin 63 = D0X13Y9.IOI[0].PAD;
	pin 64 = D0X13Y11.IOI[0].PAD;
	pin 65 = D0X13Y11.IOI[1].PAD;
	pin 66 = D0X13Y12.IOI[0].PAD;
	pin 67 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 68 = D0X13Y13.IOI[0].PAD;
	pin 69 = D0X13Y13.IOI[1].PAD;
	pin 70 = D0X0Y0.POWER.GND;
	pin 71 = D0X13Y14.IOI[0].PAD;
	pin 72 = D0X13Y14.IOI[1].PAD;
	pin 73 = D0X13Y15.IOI[0].PAD;
	pin 74 = D0X13Y15.IOI[1].PAD;
	pin 75 = D0X0Y0.CONFIG.VPP_2V5;
	pin 76 = D0X0Y0.CONFIG.VPP_FAST;
	pin 77 = D0X0Y0.POWER.VCCINT;
	pin 78 = D0X12Y17.IOI[1].PAD;
	pin 79 = D0X12Y17.IOI[0].PAD;
	pin 80 = D0X11Y17.IOI[1].PAD;
	pin 81 = D0X10Y17.IOI[1].PAD;
	pin 82 = D0X10Y17.IOI[0].PAD;
	pin 83 = D0X9Y17.IOI[1].PAD;
	pin 84 = D0X0Y0.POWER.GND;
	pin 85 = D0X9Y17.IOI[0].PAD;
	pin 86 = D0X8Y17.IOI[1].PAD;
	pin 87 = D0X8Y17.IOI[0].PAD;
	pin 88 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 89 = D0X7Y17.IOI[0].PAD;
	pin 90 = D0X6Y17.IOI[1].PAD;
	pin 91 = D0X6Y17.IOI[0].PAD;
	pin 92 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 93 = D0X5Y17.IOI[1].PAD;
	pin 94 = D0X5Y17.IOI[0].PAD;
	pin 95 = D0X4Y17.IOI[1].PAD;
	pin 96 = D0X4Y17.IOI[0].PAD;
	pin 97 = D0X3Y17.IOI[1].PAD;
	pin 98 = D0X0Y0.POWER.GND;
	pin 99 = D0X2Y17.IOI[1].PAD;
	pin 100 = D0X1Y17.IOI[1].PAD;
}

// iCE40LP1K-DI iCE40HX1K-DI
bond BOND25 {
	pin 0 = D0X0Y14.IOI[1].PAD;
	pin 1 = D0X0Y14.IOI[0].PAD;
	pin 2 = D0X0Y13.IOI[1].PAD;
	pin 3 = D0X0Y13.IOI[0].PAD;
	pin 4 = D0X0Y0.POWER.GND;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 7 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 8 = D0X0Y12.IOI[1].PAD;
	pin 9 = D0X0Y12.IOI[0].PAD;
	pin 10 = D0X0Y11.IOI[1].PAD;
	pin 11 = D0X0Y11.IOI[0].PAD;
	pin 12 = D0X0Y10.IOI[1].PAD;
	pin 13 = D0X0Y10.IOI[0].PAD;
	pin 14 = D0X0Y0.POWER.GND;
	pin 15 = D0X0Y0.POWER.GND;
	pin 16 = D0X0Y0.POWER.VCCINT;
	pin 17 = D0X0Y0.POWER.VCCINT;
	pin 18 = D0X0Y9.IOI[1].PAD;
	pin 19 = D0X0Y9.IOI[0].PAD;
	pin 20 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 21 = D0X0Y8.IOI[1].PAD;
	pin 22 = D0X0Y8.IOI[0].PAD;
	pin 23 = D0X0Y6.IOI[1].PAD;
	pin 24 = D0X0Y6.IOI[0].PAD;
	pin 25 = D0X0Y5.IOI[1].PAD;
	pin 26 = D0X0Y5.IOI[0].PAD;
	pin 27 = D0X0Y0.POWER.VCCINT;
	pin 28 = D0X0Y4.IOI[1].PAD;
	pin 29 = D0X0Y4.IOI[0].PAD;
	pin 30 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 31 = D0X0Y3.IOI[1].PAD;
	pin 32 = D0X0Y3.IOI[0].PAD;
	pin 33 = D0X0Y2.IOI[1].PAD;
	pin 34 = D0X0Y2.IOI[0].PAD;
	pin 35 = D0X6Y0.PLL40.AGND;
	pin 36 = D0X6Y0.PLL40.AVCC;
	pin 37 = D0X1Y0.IOI[0].PAD;
	pin 38 = D0X1Y0.IOI[1].PAD;
	pin 39 = D0X2Y0.IOI[0].PAD;
	pin 40 = D0X2Y0.IOI[1].PAD;
	pin 41 = D0X3Y0.IOI[0].PAD;
	pin 42 = D0X3Y0.IOI[1].PAD;
	pin 43 = D0X4Y0.IOI[0].PAD;
	pin 44 = D0X4Y0.IOI[1].PAD;
	pin 45 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 46 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 47 = D0X5Y0.IOI[0].PAD;
	pin 48 = D0X5Y0.IOI[1].PAD;
	pin 49 = D0X0Y0.POWER.GND;
	pin 50 = D0X0Y0.POWER.GND;
	pin 51 = D0X6Y0.IOI[1].PAD;
	pin 52 = D0X7Y0.IOI[0].PAD;
	pin 53 = D0X0Y0.POWER.VCCINT;
	pin 54 = D0X0Y0.POWER.VCCINT;
	pin 55 = D0X6Y0.IOI[0].PAD;
	pin 56 = D0X7Y0.IOI[1].PAD;
	pin 57 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 58 = D0X8Y0.IOI[0].PAD;
	pin 59 = D0X0Y0.POWER.GND;
	pin 61 = D0X8Y0.IOI[1].PAD;
	pin 62 = D0X9Y0.IOI[0].PAD;
	pin 63 = D0X9Y0.IOI[1].PAD;
	pin 64 = D0X10Y0.IOI[0].PAD;
	pin 65 = D0X10Y0.IOI[1].PAD;
	pin 66 = D0X0Y0.CONFIG.CDONE;
	pin 67 = D0X0Y0.CONFIG.CRESET_B;
	pin 68 = D0X11Y0.IOI[0].PAD;
	pin 69 = D0X11Y0.IOI[1].PAD;
	pin 70 = D0X0Y0.POWER.GND;
	pin 71 = D0X12Y0.IOI[0].PAD;
	pin 72 = D0X12Y0.IOI[1].PAD;
	pin 73 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 74 = D0X0Y0.CONFIG.VPP_2V5;
	pin 75 = D0X13Y15.IOI[1].PAD;
	pin 76 = D0X13Y15.IOI[0].PAD;
	pin 77 = D0X13Y14.IOI[1].PAD;
	pin 78 = D0X13Y14.IOI[0].PAD;
	pin 79 = D0X0Y0.POWER.GND;
	pin 80 = D0X13Y13.IOI[1].PAD;
	pin 81 = D0X13Y13.IOI[0].PAD;
	pin 82 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 83 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 84 = D0X13Y12.IOI[1].PAD;
	pin 85 = D0X13Y12.IOI[0].PAD;
	pin 86 = D0X13Y11.IOI[1].PAD;
	pin 87 = D0X13Y11.IOI[0].PAD;
	pin 88 = D0X13Y9.IOI[1].PAD;
	pin 89 = D0X0Y0.POWER.GND;
	pin 90 = D0X0Y0.POWER.GND;
	pin 91 = D0X13Y9.IOI[0].PAD;
	pin 92 = D0X13Y8.IOI[1].PAD;
	pin 93 = D0X0Y0.POWER.VCCINT;
	pin 94 = D0X0Y0.POWER.VCCINT;
	pin 95 = D0X13Y8.IOI[0].PAD;
	pin 96 = D0X13Y7.IOI[1].PAD;
	pin 97 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 98 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 99 = D0X13Y7.IOI[0].PAD;
	pin 100 = D0X13Y6.IOI[1].PAD;
	pin 101 = D0X0Y0.POWER.GND;
	pin 102 = D0X13Y6.IOI[0].PAD;
	pin 103 = D0X13Y4.IOI[1].PAD;
	pin 104 = D0X13Y4.IOI[0].PAD;
	pin 105 = D0X13Y3.IOI[1].PAD;
	pin 106 = D0X0Y0.CONFIG.TRST_B;
	pin 107 = D0X13Y2.IOI[1].PAD;
	pin 108 = D0X13Y2.IOI[0].PAD;
	pin 109 = D0X13Y1.IOI[1].PAD;
	pin 110 = D0X13Y1.IOI[0].PAD;
	pin 111 = D0X1Y17.IOI[0].PAD;
	pin 112 = D0X1Y17.IOI[1].PAD;
	pin 113 = D0X2Y17.IOI[0].PAD;
	pin 114 = D0X2Y17.IOI[1].PAD;
	pin 115 = D0X0Y0.POWER.GND;
	pin 116 = D0X3Y17.IOI[0].PAD;
	pin 117 = D0X3Y17.IOI[1].PAD;
	pin 118 = D0X4Y17.IOI[0].PAD;
	pin 119 = D0X4Y17.IOI[1].PAD;
	pin 120 = D0X5Y17.IOI[0].PAD;
	pin 121 = D0X5Y17.IOI[1].PAD;
	pin 122 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 123 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 124 = D0X6Y17.IOI[0].PAD;
	pin 125 = D0X0Y0.POWER.GND;
	pin 126 = D0X0Y0.POWER.GND;
	pin 127 = D0X6Y17.IOI[1].PAD;
	pin 128 = D0X7Y17.IOI[0].PAD;
	pin 129 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 130 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 131 = D0X7Y17.IOI[1].PAD;
	pin 132 = D0X8Y17.IOI[0].PAD;
	pin 133 = D0X8Y17.IOI[1].PAD;
	pin 134 = D0X9Y17.IOI[0].PAD;
	pin 135 = D0X9Y17.IOI[1].PAD;
	pin 136 = D0X10Y17.IOI[0].PAD;
	pin 137 = D0X10Y17.IOI[1].PAD;
	pin 138 = D0X11Y17.IOI[0].PAD;
	pin 139 = D0X11Y17.IOI[1].PAD;
	pin 140 = D0X12Y17.IOI[0].PAD;
	pin 141 = D0X12Y17.IOI[1].PAD;
	pin 142 = D0X0Y0.POWER.VCCINT;
	pin 143 = D0X0Y0.POWER.VCCINT;
	pin 144 = D0X0Y0.CONFIG.VPP_FAST;
}

// iCE40LP1K-CM121
bond BOND26 {
	pin A1 = D0X0Y14.IOI[0].PAD;
	pin A2 = D0X2Y17.IOI[1].PAD;
	pin A3 = D0X3Y17.IOI[0].PAD;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X5Y17.IOI[1].PAD;
	pin A6 = D0X0Y0.POWER.GND;
	pin A7 = D0X8Y17.IOI[0].PAD;
	pin A8 = D0X10Y17.IOI[1].PAD;
	pin A9 = D0X11Y17.IOI[0].PAD;
	pin A10 = D0X12Y17.IOI[0].PAD;
	pin A11 = D0X13Y15.IOI[0].PAD;
	pin B1 = D0X0Y13.IOI[0].PAD;
	pin B2 = D0X1Y17.IOI[1].PAD;
	pin B3 = D0X2Y17.IOI[0].PAD;
	pin B4 = D0X3Y17.IOI[1].PAD;
	pin B5 = D0X4Y17.IOI[1].PAD;
	pin B6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B7 = D0X9Y17.IOI[0].PAD;
	pin B8 = D0X11Y17.IOI[1].PAD;
	pin B9 = D0X12Y17.IOI[1].PAD;
	pin B10 = D0X13Y15.IOI[1].PAD;
	pin B11 = D0X13Y14.IOI[1].PAD;
	pin C1 = D0X0Y12.IOI[0].PAD;
	pin C2 = D0X0Y13.IOI[1].PAD;
	pin C3 = D0X0Y14.IOI[1].PAD;
	pin C4 = D0X1Y17.IOI[0].PAD;
	pin C5 = D0X4Y17.IOI[0].PAD;
	pin C6 = D0X7Y17.IOI[1].PAD;
	pin C7 = D0X8Y17.IOI[1].PAD;
	pin C8 = D0X9Y17.IOI[1].PAD;
	pin C9 = D0X10Y17.IOI[0].PAD;
	pin C10 = D0X13Y14.IOI[0].PAD;
	pin C11 = D0X13Y13.IOI[1].PAD;
	pin D1 = D0X0Y11.IOI[0].PAD;
	pin D2 = D0X0Y12.IOI[1].PAD;
	pin D3 = D0X0Y11.IOI[1].PAD;
	pin D4 = D0X0Y10.IOI[1].PAD;
	pin D5 = D0X6Y17.IOI[1].PAD;
	pin D6 = D0X7Y17.IOI[0].PAD;
	pin D7 = D0X0Y0.IO_BANK[1].VCCIO;
	pin D8 = D0X0Y0.CONFIG.VPP_FAST;
	pin D9 = D0X0Y0.CONFIG.VPP_2V5;
	pin D10 = D0X13Y12.IOI[1].PAD;
	pin D11 = D0X13Y11.IOI[1].PAD;
	pin E1 = D0X0Y0.POWER.GND;
	pin E2 = D0X0Y10.IOI[0].PAD;
	pin E3 = D0X0Y9.IOI[1].PAD;
	pin E4 = D0X0Y9.IOI[0].PAD;
	pin E5 = D0X0Y0.POWER.VCCINT;
	pin E6 = D0X5Y17.IOI[0].PAD;
	pin E7 = D0X13Y12.IOI[0].PAD;
	pin E8 = D0X13Y13.IOI[0].PAD;
	pin E9 = D0X13Y9.IOI[0].PAD;
	pin E10 = D0X13Y9.IOI[1].PAD;
	pin E11 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F1 = D0X0Y0.POWER.VCCINT;
	pin F2 = D0X0Y6.IOI[0].PAD;
	pin F3 = D0X0Y5.IOI[0].PAD;
	pin F4 = D0X0Y8.IOI[1].PAD;
	pin F5 = D0X0Y8.IOI[0].PAD;
	pin F6 = D0X6Y17.IOI[0].PAD;
	pin F7 = D0X0Y0.CONFIG.CDONE;
	pin F8 = D0X13Y11.IOI[0].PAD;
	pin F9 = D0X13Y8.IOI[1].PAD;
	pin F10 = D0X0Y0.POWER.VCCINT;
	pin F11 = D0X13Y7.IOI[1].PAD;
	pin G1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G2 = D0X0Y5.IOI[1].PAD;
	pin G3 = D0X0Y0.POWER.VCCINT;
	pin G4 = D0X0Y3.IOI[0].PAD;
	pin G5 = D0X0Y0.POWER.GND;
	pin G6 = D0X0Y0.POWER.GND;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X12Y0.IOI[1].PAD;
	pin G9 = D0X13Y8.IOI[0].PAD;
	pin G10 = D0X0Y0.POWER.GND;
	pin G11 = D0X13Y7.IOI[0].PAD;
	pin H1 = D0X0Y6.IOI[1].PAD;
	pin H2 = D0X0Y4.IOI[1].PAD;
	pin H3 = D0X6Y0.PLL40.AVCC;
	pin H4 = D0X0Y2.IOI[0].PAD;
	pin H5 = D0X6Y0.IOI[0].PAD;
	pin H6 = D0X10Y0.IOI[0].PAD;
	pin H7 = D0X11Y0.IOI[0].PAD;
	pin H8 = D0X12Y0.IOI[0].PAD;
	pin H9 = D0X13Y6.IOI[1].PAD;
	pin H10 = D0X13Y2.IOI[1].PAD;
	pin H11 = D0X13Y4.IOI[1].PAD;
	pin J1 = D0X0Y4.IOI[0].PAD;
	pin J2 = D0X1Y0.IOI[1].PAD;
	pin J3 = D0X6Y0.PLL40.AGND;
	pin J4 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J5 = D0X6Y0.IOI[1].PAD;
	pin J6 = D0X10Y0.IOI[1].PAD;
	pin J7 = D0X0Y0.CONFIG.CRESET_B;
	pin J8 = D0X11Y0.IOI[1].PAD;
	pin J9 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J10 = D0X13Y2.IOI[0].PAD;
	pin J11 = D0X13Y6.IOI[0].PAD;
	pin K1 = D0X0Y3.IOI[1].PAD;
	pin K2 = D0X2Y0.IOI[0].PAD;
	pin K3 = D0X2Y0.IOI[1].PAD;
	pin K4 = D0X4Y0.IOI[0].PAD;
	pin K5 = D0X5Y0.IOI[0].PAD;
	pin K6 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K7 = D0X7Y0.IOI[1].PAD;
	pin K8 = D0X9Y0.IOI[0].PAD;
	pin K9 = D0X13Y1.IOI[0].PAD;
	pin K10 = D0X13Y1.IOI[1].PAD;
	pin K11 = D0X13Y3.IOI[1].PAD;
	pin L1 = D0X0Y2.IOI[1].PAD;
	pin L2 = D0X3Y0.IOI[0].PAD;
	pin L3 = D0X3Y0.IOI[1].PAD;
	pin L4 = D0X4Y0.IOI[1].PAD;
	pin L5 = D0X7Y0.IOI[0].PAD;
	pin L6 = D0X0Y0.POWER.GND;
	pin L7 = D0X8Y0.IOI[0].PAD;
	pin L8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin L9 = D0X8Y0.IOI[1].PAD;
	pin L10 = D0X9Y0.IOI[1].PAD;
	pin L11 = D0X13Y4.IOI[0].PAD;
}

// iCE40LP1K-CM81 iCE40LP640-CM81
bond BOND27 {
	pin A1 = D0X1Y17.IOI[1].PAD;
	pin A2 = D0X4Y17.IOI[0].PAD;
	pin A3 = D0X5Y17.IOI[0].PAD;
	pin A4 = D0X6Y17.IOI[0].PAD;
	pin A5 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A6 = D0X8Y17.IOI[1].PAD;
	pin A7 = D0X9Y17.IOI[0].PAD;
	pin A8 = D0X10Y17.IOI[0].PAD;
	pin A9 = D0X13Y14.IOI[1].PAD;
	pin B1 = D0X0Y13.IOI[0].PAD;
	pin B2 = D0X0Y14.IOI[0].PAD;
	pin B3 = D0X2Y17.IOI[1].PAD;
	pin B4 = D0X4Y17.IOI[1].PAD;
	pin B5 = D0X8Y17.IOI[0].PAD;
	pin B6 = D0X9Y17.IOI[1].PAD;
	pin B7 = D0X10Y17.IOI[1].PAD;
	pin B8 = D0X11Y17.IOI[0].PAD;
	pin B9 = D0X13Y11.IOI[1].PAD;
	pin C1 = D0X0Y13.IOI[1].PAD;
	pin C2 = D0X0Y14.IOI[1].PAD;
	pin C3 = D0X0Y12.IOI[1].PAD;
	pin C4 = D0X6Y17.IOI[1].PAD;
	pin C5 = D0X7Y17.IOI[0].PAD;
	pin C6 = D0X0Y0.IO_BANK[1].VCCIO;
	pin C7 = D0X0Y0.CONFIG.VPP_FAST;
	pin C8 = D0X0Y0.CONFIG.VPP_2V5;
	pin C9 = D0X13Y12.IOI[0].PAD;
	pin D1 = D0X0Y11.IOI[1].PAD;
	pin D2 = D0X0Y12.IOI[0].PAD;
	pin D3 = D0X0Y9.IOI[0].PAD;
	pin D4 = D0X0Y0.POWER.VCCINT;
	pin D5 = D0X3Y17.IOI[1].PAD;
	pin D6 = D0X13Y6.IOI[0].PAD;
	pin D7 = D0X13Y7.IOI[0].PAD;
	pin D8 = D0X13Y9.IOI[0].PAD;
	pin D9 = D0X13Y11.IOI[0].PAD;
	pin E1 = D0X0Y10.IOI[1].PAD;
	pin E2 = D0X0Y10.IOI[0].PAD;
	pin E3 = D0X0Y8.IOI[1].PAD;
	pin E4 = D0X0Y11.IOI[0].PAD;
	pin E5 = D0X5Y17.IOI[1].PAD;
	pin E6 = D0X0Y0.CONFIG.CDONE;
	pin E7 = D0X13Y6.IOI[1].PAD;
	pin E8 = D0X13Y8.IOI[1].PAD;
	pin E9 = D0X0Y0.POWER.VCCINT;
	pin F1 = D0X0Y8.IOI[0].PAD;
	pin F2 = D0X0Y0.POWER.VCCINT;
	pin F3 = D0X0Y9.IOI[1].PAD;
	pin F4 = D0X0Y0.POWER.GND;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X0Y0.POWER.GND;
	pin F7 = D0X12Y0.IOI[1].PAD;
	pin F8 = D0X13Y4.IOI[0].PAD;
	pin F9 = D0X0Y0.POWER.GND;
	pin G1 = D0X0Y5.IOI[1].PAD;
	pin G2 = D0X6Y0.PLL40.AVCC;
	pin G3 = D0X0Y5.IOI[0].PAD;
	pin G4 = D0X6Y0.IOI[0].PAD;
	pin G5 = D0X10Y0.IOI[0].PAD;
	pin G6 = D0X11Y0.IOI[0].PAD;
	pin G7 = D0X12Y0.IOI[0].PAD;
	pin G8 = D0X13Y4.IOI[1].PAD;
	pin G9 = D0X13Y2.IOI[1].PAD;
	pin H1 = D0X2Y0.IOI[0].PAD;
	pin H2 = D0X6Y0.PLL40.AGND;
	pin H3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin H4 = D0X6Y0.IOI[1].PAD;
	pin H5 = D0X10Y0.IOI[1].PAD;
	pin H6 = D0X0Y0.CONFIG.CRESET_B;
	pin H7 = D0X11Y0.IOI[1].PAD;
	pin H8 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin H9 = D0X13Y2.IOI[0].PAD;
	pin J1 = D0X3Y0.IOI[0].PAD;
	pin J2 = D0X2Y0.IOI[1].PAD;
	pin J3 = D0X3Y0.IOI[1].PAD;
	pin J4 = D0X5Y0.IOI[0].PAD;
	pin J5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J6 = D0X7Y0.IOI[0].PAD;
	pin J7 = D0X9Y0.IOI[1].PAD;
	pin J8 = D0X13Y1.IOI[0].PAD;
	pin J9 = D0X13Y1.IOI[1].PAD;
}

// iCE40LP1K-CM49 iCE40LP640-CM49
bond BOND28 {
	pin A1 = D0X0Y11.IOI[1].PAD;
	pin A2 = D0X3Y17.IOI[1].PAD;
	pin A3 = D0X8Y17.IOI[1].PAD;
	pin A4 = D0X8Y17.IOI[0].PAD;
	pin A5 = D0X9Y17.IOI[1].PAD;
	pin A6 = D0X10Y17.IOI[0].PAD;
	pin A7 = D0X9Y17.IOI[0].PAD;
	pin B1 = D0X0Y11.IOI[0].PAD;
	pin B2 = D0X0Y13.IOI[0].PAD;
	pin B3 = D0X4Y17.IOI[0].PAD;
	pin B4 = D0X6Y17.IOI[1].PAD;
	pin B5 = D0X0Y0.IO_BANK[0].VCCIO + D0X0Y0.IO_BANK[1].VCCIO;
	pin B6 = D0X0Y0.CONFIG.VPP_FAST;
	pin B7 = D0X0Y0.CONFIG.VPP_2V5;
	pin C1 = D0X0Y5.IOI[0].PAD;
	pin C2 = D0X0Y13.IOI[1].PAD;
	pin C3 = D0X0Y0.POWER.VCCINT;
	pin C4 = D0X7Y17.IOI[0].PAD;
	pin C5 = D0X13Y12.IOI[0].PAD;
	pin C6 = D0X13Y11.IOI[1].PAD;
	pin C7 = D0X13Y11.IOI[0].PAD;
	pin D1 = D0X0Y5.IOI[1].PAD;
	pin D2 = D0X0Y9.IOI[0].PAD;
	pin D3 = D0X0Y9.IOI[1].PAD;
	pin D4 = D0X4Y17.IOI[1].PAD;
	pin D5 = D0X0Y0.CONFIG.CDONE;
	pin D6 = D0X13Y8.IOI[1].PAD;
	pin D7 = D0X13Y9.IOI[0].PAD;
	pin E1 = D0X0Y0.POWER.VCCINT;
	pin E2 = D0X0Y8.IOI[1].PAD;
	pin E3 = D0X0Y0.POWER.GND;
	pin E4 = D0X0Y0.POWER.GND;
	pin E5 = D0X0Y0.POWER.GND;
	pin E6 = D0X12Y0.IOI[1].PAD;
	pin E7 = D0X13Y4.IOI[1].PAD;
	pin F1 = D0X6Y0.PLL40.AVCC;
	pin F2 = D0X0Y8.IOI[0].PAD;
	pin F3 = D0X6Y0.IOI[0].PAD;
	pin F4 = D0X10Y0.IOI[0].PAD;
	pin F5 = D0X11Y0.IOI[0].PAD;
	pin F6 = D0X12Y0.IOI[0].PAD;
	pin F7 = D0X13Y6.IOI[0].PAD;
	pin G1 = D0X6Y0.PLL40.AGND;
	pin G2 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK[3].VCCIO;
	pin G3 = D0X6Y0.IOI[1].PAD;
	pin G4 = D0X10Y0.IOI[1].PAD;
	pin G5 = D0X0Y0.CONFIG.CRESET_B;
	pin G6 = D0X11Y0.IOI[1].PAD;
	pin G7 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40LP1K-CM49A
bond BOND29 {
	pin A1 = D0X0Y11.IOI[1].PAD;
	pin A2 = D0X3Y17.IOI[1].PAD;
	pin A3 = D0X8Y17.IOI[1].PAD;
	pin A4 = D0X8Y17.IOI[0].PAD;
	pin A5 = D0X9Y17.IOI[1].PAD;
	pin A6 = D0X10Y17.IOI[0].PAD;
	pin A7 = D0X9Y17.IOI[0].PAD;
	pin B1 = D0X0Y11.IOI[0].PAD;
	pin B2 = D0X0Y13.IOI[0].PAD;
	pin B3 = D0X4Y17.IOI[0].PAD;
	pin B4 = D0X6Y17.IOI[1].PAD;
	pin B5 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B6 = D0X0Y0.IO_BANK[1].VCCIO;
	pin B7 = D0X0Y0.CONFIG.VPP_2V5;
	pin C1 = D0X0Y5.IOI[0].PAD;
	pin C2 = D0X0Y13.IOI[1].PAD;
	pin C3 = D0X0Y0.POWER.VCCINT;
	pin C4 = D0X7Y17.IOI[0].PAD;
	pin C5 = D0X13Y12.IOI[0].PAD;
	pin C6 = D0X13Y11.IOI[1].PAD;
	pin C7 = D0X13Y11.IOI[0].PAD;
	pin D1 = D0X0Y5.IOI[1].PAD;
	pin D2 = D0X0Y9.IOI[0].PAD;
	pin D3 = D0X0Y9.IOI[1].PAD;
	pin D4 = D0X4Y17.IOI[1].PAD;
	pin D5 = D0X0Y0.CONFIG.CDONE;
	pin D6 = D0X13Y8.IOI[1].PAD;
	pin D7 = D0X13Y9.IOI[0].PAD;
	pin E1 = D0X0Y0.POWER.VCCINT;
	pin E2 = D0X0Y8.IOI[1].PAD;
	pin E3 = D0X0Y0.POWER.GND;
	pin E4 = D0X0Y0.POWER.GND;
	pin E5 = D0X0Y0.POWER.GND;
	pin E6 = D0X12Y0.IOI[1].PAD;
	pin E7 = D0X13Y4.IOI[1].PAD;
	pin F1 = D0X6Y0.PLL40.AVCC;
	pin F2 = D0X0Y8.IOI[0].PAD;
	pin F3 = D0X6Y0.IOI[0].PAD;
	pin F4 = D0X10Y0.IOI[0].PAD;
	pin F5 = D0X11Y0.IOI[0].PAD;
	pin F6 = D0X12Y0.IOI[0].PAD;
	pin F7 = D0X13Y6.IOI[0].PAD;
	pin G1 = D0X6Y0.PLL40.AGND;
	pin G2 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK[3].VCCIO;
	pin G3 = D0X6Y0.IOI[1].PAD;
	pin G4 = D0X10Y0.IOI[1].PAD;
	pin G5 = D0X0Y0.CONFIG.CRESET_B;
	pin G6 = D0X11Y0.IOI[1].PAD;
	pin G7 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40LP1K-CY36
bond BOND30 {
	pin A1 = D0X0Y0.IO_BANK[1].VCCIO;
	pin A2 = D0X9Y17.IOI[1].PAD;
	pin A3 = D0X6Y17.IOI[1].PAD;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X0Y0.POWER.VCCINT;
	pin A6 = D0X3Y17.IOI[1].PAD;
	pin B1 = nc;
	pin B2 = D0X0Y0.POWER.GND;
	pin B3 = nc;
	pin B4 = D0X5Y17.IOI[0].PAD;
	pin B5 = D0X4Y17.IOI[0].PAD;
	pin B6 = D0X0Y12.IOI[1].PAD;
	pin C1 = nc;
	pin C2 = D0X13Y14.IOI[1].PAD;
	pin C3 = D0X0Y0.POWER.GND;
	pin C4 = D0X8Y17.IOI[1].PAD;
	pin C5 = D0X0Y11.IOI[1].PAD;
	pin C6 = nc;
	pin D1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin D2 = D0X13Y12.IOI[0].PAD;
	pin D3 = D0X13Y11.IOI[0].PAD;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = nc;
	pin D6 = nc;
	pin E1 = D0X12Y0.IOI[0].PAD;
	pin E2 = D0X11Y0.IOI[1].PAD;
	pin E3 = D0X0Y0.CONFIG.CRESET_B;
	pin E4 = nc;
	pin E5 = D0X0Y5.IOI[0].PAD;
	pin E6 = D0X0Y10.IOI[1].PAD;
	pin F1 = D0X12Y0.IOI[1].PAD;
	pin F2 = D0X11Y0.IOI[0].PAD;
	pin F3 = D0X0Y0.CONFIG.CDONE;
	pin F4 = nc;
	pin F5 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK[3].VCCIO;
	pin F6 = D0X0Y4.IOI[0].PAD;
}

// iCE40LP1K-CM36 iCE40LP640-CM36
bond BOND31 {
	pin A1 = D0X0Y13.IOI[0].PAD;
	pin A2 = D0X4Y17.IOI[1].PAD;
	pin A3 = D0X7Y17.IOI[0].PAD;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO + D0X0Y0.IO_BANK[1].VCCIO;
	pin A5 = D0X0Y0.CONFIG.VPP_FAST;
	pin A6 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y13.IOI[1].PAD;
	pin B2 = D0X0Y0.POWER.VCCINT;
	pin B3 = D0X6Y17.IOI[1].PAD;
	pin B4 = D0X13Y9.IOI[0].PAD;
	pin B5 = D0X13Y11.IOI[0].PAD;
	pin B6 = D0X13Y11.IOI[1].PAD;
	pin C1 = D0X0Y9.IOI[0].PAD;
	pin C2 = D0X0Y9.IOI[1].PAD;
	pin C3 = D0X4Y17.IOI[0].PAD;
	pin C4 = D0X0Y0.CONFIG.CDONE;
	pin C5 = D0X13Y8.IOI[1].PAD;
	pin C6 = D0X13Y12.IOI[0].PAD;
	pin D1 = D0X0Y8.IOI[1].PAD;
	pin D2 = D0X0Y0.POWER.GND;
	pin D3 = D0X0Y0.POWER.GND;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X12Y0.IOI[1].PAD;
	pin D6 = D0X13Y6.IOI[0].PAD;
	pin E1 = D0X0Y8.IOI[0].PAD;
	pin E2 = D0X6Y0.IOI[0].PAD;
	pin E3 = D0X10Y0.IOI[0].PAD;
	pin E4 = D0X11Y0.IOI[0].PAD;
	pin E5 = D0X12Y0.IOI[0].PAD;
	pin E6 = D0X13Y4.IOI[1].PAD;
	pin F1 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK[3].VCCIO;
	pin F2 = D0X6Y0.IOI[1].PAD;
	pin F3 = D0X10Y0.IOI[1].PAD;
	pin F4 = D0X0Y0.CONFIG.CRESET_B;
	pin F5 = D0X11Y0.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40LP1K-QN84
bond BOND32 {
	pin A1 = D0X0Y14.IOI[0].PAD;
	pin A2 = D0X0Y13.IOI[0].PAD;
	pin A3 = D0X0Y12.IOI[0].PAD;
	pin A4 = D0X0Y11.IOI[0].PAD;
	pin A5 = D0X0Y10.IOI[0].PAD;
	pin A6 = D0X0Y0.POWER.GND;
	pin A7 = D0X0Y0.POWER.VCCINT;
	pin A8 = D0X0Y9.IOI[0].PAD;
	pin A9 = D0X0Y8.IOI[1].PAD;
	pin A10 = D0X0Y5.IOI[1].PAD;
	pin A11 = D0X0Y4.IOI[0].PAD;
	pin A12 = D0X0Y2.IOI[0].PAD;
	pin A13 = D0X4Y0.IOI[0].PAD;
	pin A14 = D0X6Y0.IOI[1].PAD;
	pin A15 = D0X0Y0.POWER.VCCINT;
	pin A16 = D0X6Y0.IOI[0].PAD;
	pin A17 = D0X0Y0.IO_BANK[2].VCCIO;
	pin A18 = D0X0Y0.POWER.GND;
	pin A19 = D0X9Y0.IOI[1].PAD;
	pin A20 = D0X10Y0.IOI[1].PAD;
	pin A21 = D0X0Y0.CONFIG.CRESET_B;
	pin A22 = D0X11Y0.IOI[1].PAD;
	pin A23 = D0X12Y0.IOI[0].PAD;
	pin A24 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin A25 = D0X13Y4.IOI[0].PAD;
	pin A26 = D0X13Y6.IOI[0].PAD;
	pin A27 = D0X13Y7.IOI[1].PAD;
	pin A28 = D0X0Y0.POWER.VCCINT;
	pin A29 = D0X13Y8.IOI[1].PAD;
	pin A30 = D0X0Y0.POWER.GND;
	pin A31 = D0X13Y11.IOI[1].PAD;
	pin A32 = D0X13Y12.IOI[1].PAD;
	pin A33 = D0X13Y13.IOI[1].PAD;
	pin A34 = D0X13Y14.IOI[0].PAD;
	pin A35 = D0X13Y15.IOI[0].PAD;
	pin A36 = D0X0Y0.CONFIG.VPP_2V5;
	pin A37 = D0X0Y0.CONFIG.VPP_FAST;
	pin A38 = D0X11Y17.IOI[0].PAD;
	pin A39 = D0X10Y17.IOI[0].PAD;
	pin A40 = D0X9Y17.IOI[0].PAD;
	pin A41 = D0X8Y17.IOI[0].PAD;
	pin A42 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A43 = D0X7Y17.IOI[0].PAD;
	pin A44 = D0X6Y17.IOI[0].PAD;
	pin A45 = D0X5Y17.IOI[0].PAD;
	pin A46 = D0X4Y17.IOI[0].PAD;
	pin A47 = D0X3Y17.IOI[0].PAD;
	pin A48 = D0X1Y17.IOI[1].PAD;
	pin B1 = D0X0Y13.IOI[1].PAD;
	pin B2 = D0X0Y12.IOI[1].PAD;
	pin B3 = D0X0Y11.IOI[1].PAD;
	pin B4 = D0X0Y10.IOI[1].PAD;
	pin B5 = D0X0Y9.IOI[1].PAD;
	pin B6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin B7 = D0X0Y8.IOI[0].PAD;
	pin B8 = D0X0Y5.IOI[0].PAD;
	pin B9 = D0X0Y3.IOI[0].PAD;
	pin B10 = D0X5Y0.IOI[0].PAD;
	pin B11 = D0X5Y0.IOI[1].PAD;
	pin B12 = D0X7Y0.IOI[0].PAD;
	pin B13 = D0X8Y0.IOI[0].PAD;
	pin B14 = D0X9Y0.IOI[0].PAD;
	pin B15 = D0X10Y0.IOI[0].PAD;
	pin B16 = D0X0Y0.CONFIG.CDONE;
	pin B17 = D0X11Y0.IOI[0].PAD;
	pin B18 = D0X12Y0.IOI[1].PAD;
	pin B19 = D0X13Y3.IOI[1].PAD;
	pin B20 = D0X13Y6.IOI[1].PAD;
	pin B21 = D0X13Y7.IOI[0].PAD;
	pin B22 = D0X13Y9.IOI[0].PAD;
	pin B23 = D0X13Y11.IOI[0].PAD;
	pin B24 = D0X13Y12.IOI[0].PAD;
	pin B25 = D0X0Y0.IO_BANK[1].VCCIO;
	pin B26 = D0X13Y14.IOI[1].PAD;
	pin B27 = D0X13Y15.IOI[1].PAD;
	pin B28 = D0X0Y0.POWER.VCCINT;
	pin B29 = D0X10Y17.IOI[1].PAD;
	pin B30 = D0X9Y17.IOI[1].PAD;
	pin B31 = D0X8Y17.IOI[1].PAD;
	pin B32 = D0X6Y17.IOI[1].PAD;
	pin B33 = D0X0Y0.POWER.GND;
	pin B34 = D0X4Y17.IOI[1].PAD;
	pin B35 = D0X3Y17.IOI[1].PAD;
	pin B36 = D0X2Y17.IOI[1].PAD;
}

// iCE40LP1K-CB81
bond BOND33 {
	pin A1 = D0X0Y0.POWER.GND;
	pin A2 = D0X2Y17.IOI[1].PAD;
	pin A3 = D0X3Y17.IOI[1].PAD;
	pin A4 = D0X6Y17.IOI[1].PAD;
	pin A5 = D0X0Y0.POWER.VCCINT;
	pin A6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A7 = D0X11Y17.IOI[0].PAD;
	pin A8 = D0X12Y17.IOI[1].PAD;
	pin A9 = D0X0Y0.POWER.GND;
	pin B1 = D0X0Y13.IOI[1].PAD;
	pin B2 = D0X0Y14.IOI[0].PAD;
	pin B3 = D0X0Y13.IOI[0].PAD;
	pin B4 = D0X5Y17.IOI[1].PAD;
	pin B5 = D0X8Y17.IOI[1].PAD;
	pin B6 = D0X9Y17.IOI[1].PAD;
	pin B7 = D0X11Y17.IOI[1].PAD;
	pin B8 = D0X12Y17.IOI[0].PAD;
	pin B9 = D0X0Y0.CONFIG.VPP_2V5;
	pin C1 = D0X0Y12.IOI[0].PAD;
	pin C2 = D0X0Y10.IOI[0].PAD;
	pin C3 = D0X0Y14.IOI[1].PAD;
	pin C4 = D0X1Y17.IOI[1].PAD;
	pin C5 = D0X8Y17.IOI[0].PAD;
	pin C6 = D0X10Y17.IOI[0].PAD;
	pin C7 = D0X13Y15.IOI[0].PAD;
	pin C8 = D0X13Y15.IOI[1].PAD;
	pin C9 = D0X13Y14.IOI[1].PAD;
	pin D1 = D0X0Y9.IOI[0].PAD;
	pin D2 = D0X0Y10.IOI[1].PAD;
	pin D3 = D0X0Y12.IOI[1].PAD;
	pin D4 = D0X5Y17.IOI[0].PAD;
	pin D5 = D0X4Y17.IOI[0].PAD;
	pin D6 = D0X7Y17.IOI[0].PAD;
	pin D7 = D0X13Y13.IOI[0].PAD;
	pin D8 = D0X13Y13.IOI[1].PAD;
	pin D9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin E1 = D0X0Y8.IOI[1].PAD;
	pin E2 = D0X0Y8.IOI[0].PAD;
	pin E3 = D0X0Y9.IOI[1].PAD;
	pin E4 = D0X0Y0.POWER.GND;
	pin E5 = D0X0Y0.POWER.GND;
	pin E6 = D0X10Y17.IOI[1].PAD;
	pin E7 = D0X13Y12.IOI[0].PAD;
	pin E8 = D0X13Y11.IOI[0].PAD;
	pin E9 = D0X13Y11.IOI[1].PAD;
	pin F1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin F2 = D0X0Y6.IOI[1].PAD;
	pin F3 = D0X0Y6.IOI[0].PAD;
	pin F4 = D0X0Y0.POWER.GND;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X13Y8.IOI[0].PAD;
	pin F7 = D0X13Y9.IOI[0].PAD;
	pin F8 = D0X13Y8.IOI[1].PAD;
	pin F9 = D0X13Y7.IOI[1].PAD;
	pin G1 = D0X0Y4.IOI[1].PAD;
	pin G2 = D0X0Y2.IOI[1].PAD;
	pin G3 = D0X3Y0.IOI[1].PAD;
	pin G4 = D0X4Y0.IOI[0].PAD;
	pin G5 = D0X10Y0.IOI[0].PAD;
	pin G6 = D0X13Y4.IOI[0].PAD;
	pin G7 = D0X13Y4.IOI[1].PAD;
	pin G8 = D0X13Y6.IOI[1].PAD;
	pin G9 = D0X13Y7.IOI[0].PAD;
	pin H1 = D0X0Y0.POWER.VCCINT;
	pin H2 = D0X0Y4.IOI[0].PAD;
	pin H3 = D0X2Y0.IOI[1].PAD;
	pin H4 = D0X6Y0.IOI[0].PAD;
	pin H5 = D0X10Y0.IOI[1].PAD;
	pin H6 = D0X0Y0.CONFIG.CDONE;
	pin H7 = D0X11Y0.IOI[0].PAD;
	pin H8 = D0X12Y0.IOI[1].PAD;
	pin H9 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J1 = D0X0Y0.POWER.GND;
	pin J2 = D0X2Y0.IOI[0].PAD;
	pin J3 = D0X6Y0.IOI[1].PAD;
	pin J4 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J5 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.CONFIG.CRESET_B;
	pin J7 = D0X11Y0.IOI[1].PAD;
	pin J8 = D0X12Y0.IOI[0].PAD;
	pin J9 = D0X0Y0.POWER.GND;
}

// iCE40LP1K-CB121
bond BOND34 {
	pin A1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin A2 = D0X1Y17.IOI[1].PAD;
	pin A3 = D0X2Y17.IOI[0].PAD;
	pin A4 = D0X4Y17.IOI[0].PAD;
	pin A5 = D0X3Y17.IOI[1].PAD;
	pin A6 = D0X4Y17.IOI[1].PAD;
	pin A7 = nc;
	pin A8 = D0X10Y17.IOI[0].PAD;
	pin A9 = D0X0Y0.CONFIG.VPP_FAST;
	pin A10 = D0X12Y17.IOI[1].PAD;
	pin A11 = D0X13Y15.IOI[0].PAD;
	pin B1 = D0X0Y14.IOI[0].PAD;
	pin B2 = D0X0Y0.POWER.GND;
	pin B3 = D0X1Y17.IOI[0].PAD;
	pin B4 = D0X2Y17.IOI[1].PAD;
	pin B5 = D0X3Y17.IOI[0].PAD;
	pin B6 = D0X0Y0.POWER.VCCINT;
	pin B7 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B8 = D0X10Y17.IOI[1].PAD;
	pin B9 = D0X12Y17.IOI[0].PAD;
	pin B10 = D0X0Y0.POWER.GND;
	pin B11 = D0X13Y15.IOI[1].PAD;
	pin C1 = D0X0Y14.IOI[1].PAD;
	pin C2 = D0X0Y11.IOI[1].PAD;
	pin C3 = D0X0Y13.IOI[1].PAD;
	pin C4 = D0X0Y13.IOI[0].PAD;
	pin C5 = D0X5Y17.IOI[0].PAD;
	pin C6 = D0X7Y17.IOI[0].PAD;
	pin C7 = D0X8Y17.IOI[1].PAD;
	pin C8 = D0X11Y17.IOI[0].PAD;
	pin C9 = D0X11Y17.IOI[1].PAD;
	pin C10 = D0X0Y0.CONFIG.VPP_2V5;
	pin C11 = D0X13Y14.IOI[1].PAD;
	pin D1 = D0X0Y10.IOI[1].PAD;
	pin D2 = D0X0Y11.IOI[0].PAD;
	pin D3 = D0X0Y9.IOI[0].PAD;
	pin D4 = D0X0Y12.IOI[0].PAD;
	pin D5 = D0X5Y17.IOI[1].PAD;
	pin D6 = D0X6Y17.IOI[1].PAD;
	pin D7 = D0X8Y17.IOI[0].PAD;
	pin D8 = D0X13Y12.IOI[0].PAD;
	pin D9 = D0X13Y13.IOI[0].PAD;
	pin D10 = D0X13Y13.IOI[1].PAD;
	pin D11 = D0X13Y14.IOI[0].PAD;
	pin E1 = D0X0Y0.POWER.GND;
	pin E2 = D0X0Y10.IOI[0].PAD;
	pin E3 = D0X0Y9.IOI[1].PAD;
	pin E4 = D0X0Y12.IOI[1].PAD;
	pin E5 = D0X6Y17.IOI[0].PAD;
	pin E6 = D0X7Y17.IOI[1].PAD;
	pin E7 = D0X9Y17.IOI[0].PAD;
	pin E8 = D0X13Y11.IOI[0].PAD;
	pin E9 = D0X13Y11.IOI[1].PAD;
	pin E10 = D0X0Y0.IO_BANK[1].VCCIO;
	pin E11 = D0X13Y12.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.VCCINT;
	pin F2 = D0X0Y6.IOI[1].PAD;
	pin F3 = D0X0Y5.IOI[1].PAD;
	pin F4 = D0X0Y8.IOI[1].PAD;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X0Y0.POWER.GND;
	pin F7 = D0X9Y17.IOI[1].PAD;
	pin F8 = D0X13Y8.IOI[1].PAD;
	pin F9 = D0X13Y9.IOI[0].PAD;
	pin F10 = D0X13Y9.IOI[1].PAD;
	pin F11 = D0X0Y0.POWER.VCCINT;
	pin G1 = D0X0Y6.IOI[0].PAD;
	pin G2 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G3 = D0X0Y5.IOI[0].PAD;
	pin G4 = D0X0Y8.IOI[0].PAD;
	pin G5 = D0X0Y0.POWER.GND;
	pin G6 = D0X0Y0.POWER.GND;
	pin G7 = D0X13Y6.IOI[1].PAD;
	pin G8 = D0X13Y7.IOI[0].PAD;
	pin G9 = D0X13Y7.IOI[1].PAD;
	pin G10 = D0X13Y8.IOI[0].PAD;
	pin G11 = D0X0Y0.POWER.GND;
	pin H1 = D0X0Y3.IOI[1].PAD;
	pin H2 = D0X0Y4.IOI[1].PAD;
	pin H3 = D0X0Y4.IOI[0].PAD;
	pin H4 = D0X4Y0.IOI[0].PAD;
	pin H5 = D0X4Y0.IOI[1].PAD;
	pin H6 = D0X10Y0.IOI[0].PAD;
	pin H7 = D0X13Y4.IOI[1].PAD;
	pin H8 = D0X13Y6.IOI[0].PAD;
	pin H9 = D0X13Y4.IOI[0].PAD;
	pin H10 = D0X13Y3.IOI[1].PAD;
	pin H11 = D0X9Y0.IOI[1].PAD;
	pin J1 = D0X0Y3.IOI[0].PAD;
	pin J2 = D0X0Y2.IOI[0].PAD;
	pin J3 = D0X0Y2.IOI[1].PAD;
	pin J4 = D0X2Y0.IOI[1].PAD;
	pin J5 = D0X3Y0.IOI[0].PAD;
	pin J6 = D0X10Y0.IOI[1].PAD;
	pin J7 = D0X0Y0.CONFIG.CDONE;
	pin J8 = D0X11Y0.IOI[0].PAD;
	pin J9 = D0X12Y0.IOI[1].PAD;
	pin J10 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J11 = D0X8Y0.IOI[1].PAD;
	pin K1 = D0X6Y0.PLL40.AVCC;
	pin K2 = D0X0Y0.POWER.GND;
	pin K3 = D0X1Y0.IOI[0].PAD;
	pin K4 = D0X1Y0.IOI[1].PAD;
	pin K5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.CONFIG.CRESET_B;
	pin K8 = D0X11Y0.IOI[1].PAD;
	pin K9 = D0X12Y0.IOI[0].PAD;
	pin K10 = D0X0Y0.POWER.GND;
	pin K11 = D0X9Y0.IOI[0].PAD;
	pin L1 = D0X6Y0.PLL40.AGND;
	pin L2 = D0X2Y0.IOI[0].PAD;
	pin L3 = D0X3Y0.IOI[1].PAD;
	pin L4 = D0X5Y0.IOI[0].PAD;
	pin L5 = D0X5Y0.IOI[1].PAD;
	pin L6 = nc;
	pin L7 = nc;
	pin L8 = D0X7Y0.IOI[0].PAD;
	pin L9 = D0X6Y0.IOI[1].PAD;
	pin L10 = D0X7Y0.IOI[1].PAD;
	pin L11 = D0X8Y0.IOI[0].PAD;
}

// iCE40LP1K-CM36A iCE40LP640-CM36A
bond BOND35 {
	pin A1 = D0X0Y13.IOI[0].PAD;
	pin A2 = D0X4Y17.IOI[1].PAD;
	pin A3 = D0X7Y17.IOI[0].PAD;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X0Y0.IO_BANK[1].VCCIO;
	pin A6 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y13.IOI[1].PAD;
	pin B2 = D0X0Y0.POWER.VCCINT;
	pin B3 = D0X6Y17.IOI[1].PAD;
	pin B4 = D0X13Y9.IOI[0].PAD;
	pin B5 = D0X13Y11.IOI[0].PAD;
	pin B6 = D0X13Y11.IOI[1].PAD;
	pin C1 = D0X0Y9.IOI[0].PAD;
	pin C2 = D0X0Y9.IOI[1].PAD;
	pin C3 = D0X4Y17.IOI[0].PAD;
	pin C4 = D0X0Y0.CONFIG.CDONE;
	pin C5 = D0X13Y8.IOI[1].PAD;
	pin C6 = D0X13Y12.IOI[0].PAD;
	pin D1 = D0X0Y8.IOI[1].PAD;
	pin D2 = D0X0Y0.POWER.GND;
	pin D3 = D0X0Y0.POWER.GND;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X12Y0.IOI[1].PAD;
	pin D6 = D0X13Y6.IOI[0].PAD;
	pin E1 = D0X0Y8.IOI[0].PAD;
	pin E2 = D0X6Y0.IOI[0].PAD;
	pin E3 = D0X10Y0.IOI[0].PAD;
	pin E4 = D0X11Y0.IOI[0].PAD;
	pin E5 = D0X12Y0.IOI[0].PAD;
	pin E6 = D0X13Y4.IOI[1].PAD;
	pin F1 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK[3].VCCIO;
	pin F2 = D0X6Y0.IOI[1].PAD;
	pin F3 = D0X10Y0.IOI[1].PAD;
	pin F4 = D0X0Y0.CONFIG.CRESET_B;
	pin F5 = D0X11Y0.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40LP1K-SWG16TR iCE40LP640-SWG16TR
bond BOND36 {
	pin A1 = D0X0Y0.IO_BANK[1].VCCIO + D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK[3].VCCIO + D0X0Y0.IO_BANK_SPI.VCCIO + D0X0Y0.CONFIG.VPP_2V5;
	pin A2 = D0X6Y17.IOI[1].PAD + D0X7Y17.IOI[0].PAD + D0X7Y17.IOI[1].PAD;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X2Y17.IOI[0].PAD + D0X2Y17.IOI[1].PAD + D0X3Y17.IOI[0].PAD;
	pin B1 = D0X11Y17.IOI[1].PAD + D0X12Y17.IOI[0].PAD + D0X12Y17.IOI[1].PAD;
	pin B2 = D0X0Y8.IOI[1].PAD;
	pin B3 = D0X0Y9.IOI[0].PAD;
	pin B4 = D0X0Y0.POWER.GND;
	pin C1 = D0X12Y0.IOI[0].PAD;
	pin C2 = D0X11Y0.IOI[1].PAD;
	pin C3 = D0X11Y0.IOI[0].PAD;
	pin C4 = D0X0Y0.POWER.VCCINT;
	pin D1 = D0X12Y0.IOI[1].PAD;
	pin D2 = D0X0Y0.CONFIG.CRESET_B;
	pin D3 = D0X6Y0.IOI[1].PAD + D0X0Y0.CONFIG.CDONE;
	pin D4 = D0X0Y0.POWER.GND;
}

// iCE40LP1K-CX36
bond BOND37 {
	pin A1 = D0X0Y0.CONFIG.VPP_2V5;
	pin A2 = D0X3Y17.IOI[0].PAD;
	pin A3 = D0X6Y17.IOI[1].PAD;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X0Y0.POWER.VCCINT;
	pin A6 = D0X8Y17.IOI[0].PAD;
	pin B1 = D0X0Y9.IOI[0].PAD;
	pin B2 = D0X0Y8.IOI[1].PAD;
	pin B3 = D0X7Y17.IOI[0].PAD;
	pin B4 = nc;
	pin B5 = D0X7Y17.IOI[1].PAD;
	pin B6 = nc;
	pin C1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin C2 = D0X0Y9.IOI[1].PAD;
	pin C3 = D0X0Y0.POWER.GND;
	pin C4 = D0X4Y17.IOI[0].PAD;
	pin C5 = D0X13Y12.IOI[0].PAD;
	pin C6 = D0X0Y0.IO_BANK[1].VCCIO;
	pin D1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin D2 = nc;
	pin D3 = nc;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X13Y8.IOI[1].PAD;
	pin D6 = D0X13Y9.IOI[0].PAD;
	pin E1 = D0X12Y0.IOI[0].PAD;
	pin E2 = D0X11Y0.IOI[1].PAD;
	pin E3 = D0X0Y0.CONFIG.CRESET_B;
	pin E4 = D0X6Y0.IOI[1].PAD;
	pin E5 = D0X13Y6.IOI[0].PAD;
	pin E6 = D0X13Y11.IOI[0].PAD;
	pin F1 = D0X12Y0.IOI[1].PAD;
	pin F2 = D0X11Y0.IOI[0].PAD;
	pin F3 = D0X0Y0.CONFIG.CDONE;
	pin F4 = nc;
	pin F5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin F6 = nc;
}

// iCE40HX1K-CB132
bond BOND38 {
	pin A1 = D0X1Y17.IOI[1].PAD;
	pin A2 = D0X2Y17.IOI[1].PAD;
	pin A3 = nc;
	pin A4 = D0X4Y17.IOI[0].PAD;
	pin A5 = D0X4Y17.IOI[1].PAD;
	pin A6 = D0X6Y17.IOI[1].PAD;
	pin A7 = D0X7Y17.IOI[0].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X10Y17.IOI[0].PAD;
	pin A11 = nc;
	pin A12 = D0X12Y17.IOI[0].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y14.IOI[1].PAD;
	pin B14 = D0X13Y15.IOI[0].PAD;
	pin C1 = D0X0Y14.IOI[0].PAD;
	pin C3 = D0X0Y13.IOI[1].PAD;
	pin C4 = D0X1Y17.IOI[0].PAD;
	pin C5 = D0X3Y17.IOI[0].PAD;
	pin C6 = D0X5Y17.IOI[0].PAD;
	pin C7 = D0X6Y17.IOI[0].PAD;
	pin C8 = D0X8Y17.IOI[0].PAD;
	pin C9 = D0X9Y17.IOI[0].PAD;
	pin C10 = D0X11Y17.IOI[0].PAD;
	pin C11 = D0X11Y17.IOI[1].PAD;
	pin C12 = D0X12Y17.IOI[1].PAD;
	pin C14 = D0X13Y14.IOI[0].PAD;
	pin D1 = D0X0Y11.IOI[1].PAD;
	pin D3 = D0X0Y13.IOI[0].PAD;
	pin D4 = D0X0Y12.IOI[1].PAD;
	pin D5 = D0X2Y17.IOI[0].PAD;
	pin D6 = D0X3Y17.IOI[1].PAD;
	pin D7 = D0X5Y17.IOI[1].PAD;
	pin D8 = D0X7Y17.IOI[1].PAD;
	pin D9 = D0X8Y17.IOI[1].PAD;
	pin D10 = D0X9Y17.IOI[1].PAD;
	pin D11 = D0X10Y17.IOI[1].PAD;
	pin D12 = D0X13Y15.IOI[1].PAD;
	pin D14 = D0X13Y13.IOI[1].PAD;
	pin E1 = D0X0Y11.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y12.IOI[0].PAD;
	pin E11 = D0X13Y14.IOI[1].PAD;
	pin E12 = D0X13Y13.IOI[0].PAD;
	pin E14 = D0X13Y12.IOI[0].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F3 = D0X0Y10.IOI[0].PAD;
	pin F4 = D0X0Y10.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F11 = D0X13Y12.IOI[1].PAD;
	pin F12 = D0X13Y11.IOI[1].PAD;
	pin F14 = D0X13Y8.IOI[1].PAD;
	pin G1 = D0X0Y8.IOI[1].PAD;
	pin G3 = D0X0Y8.IOI[0].PAD;
	pin G4 = D0X0Y6.IOI[1].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G11 = D0X13Y11.IOI[0].PAD;
	pin G12 = D0X13Y9.IOI[1].PAD;
	pin G14 = D0X13Y9.IOI[0].PAD;
	pin H1 = D0X0Y9.IOI[0].PAD;
	pin H3 = D0X0Y9.IOI[1].PAD;
	pin H4 = D0X0Y6.IOI[0].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H11 = D0X13Y8.IOI[0].PAD;
	pin H12 = D0X13Y7.IOI[1].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y5.IOI[1].PAD;
	pin J3 = D0X0Y5.IOI[0].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J11 = D0X13Y7.IOI[0].PAD;
	pin J12 = D0X13Y6.IOI[1].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K3 = D0X0Y3.IOI[0].PAD;
	pin K4 = D0X0Y3.IOI[1].PAD;
	pin K11 = D0X13Y4.IOI[1].PAD;
	pin K12 = D0X13Y4.IOI[0].PAD;
	pin K14 = D0X13Y6.IOI[0].PAD;
	pin L1 = D0X0Y2.IOI[0].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X1Y0.IOI[1].PAD;
	pin L5 = D0X3Y0.IOI[1].PAD;
	pin L6 = D0X4Y0.IOI[1].PAD;
	pin L7 = D0X8Y0.IOI[0].PAD;
	pin L8 = D0X9Y0.IOI[0].PAD;
	pin L9 = D0X10Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X13Y2.IOI[0].PAD;
	pin L14 = D0X13Y3.IOI[1].PAD;
	pin M1 = D0X0Y2.IOI[1].PAD;
	pin M3 = D0X1Y0.IOI[0].PAD;
	pin M4 = D0X3Y0.IOI[0].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X5Y0.IOI[1].PAD;
	pin M7 = D0X6Y0.IOI[0].PAD;
	pin M8 = D0X8Y0.IOI[1].PAD;
	pin M9 = D0X9Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X11Y0.IOI[0].PAD;
	pin M12 = D0X13Y1.IOI[0].PAD;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X6Y0.PLL40.AVCC;
	pin N14 = D0X13Y2.IOI[1].PAD;
	pin P1 = D0X6Y0.PLL40.AGND;
	pin P2 = D0X2Y0.IOI[0].PAD;
	pin P3 = D0X2Y0.IOI[1].PAD;
	pin P4 = D0X4Y0.IOI[0].PAD;
	pin P5 = D0X5Y0.IOI[0].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X6Y0.IOI[1].PAD;
	pin P8 = D0X7Y0.IOI[0].PAD;
	pin P9 = D0X7Y0.IOI[1].PAD;
	pin P10 = D0X10Y0.IOI[1].PAD;
	pin P11 = D0X11Y0.IOI[1].PAD;
	pin P12 = D0X12Y0.IOI[0].PAD;
	pin P13 = D0X12Y0.IOI[1].PAD;
	pin P14 = D0X13Y1.IOI[1].PAD;
}

// iCE40HX1K-VQ100
bond BOND39 {
	pin 1 = D0X0Y14.IOI[1].PAD;
	pin 2 = D0X0Y14.IOI[0].PAD;
	pin 3 = D0X0Y13.IOI[1].PAD;
	pin 4 = D0X0Y13.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 7 = D0X0Y12.IOI[1].PAD;
	pin 8 = D0X0Y12.IOI[0].PAD;
	pin 9 = D0X0Y10.IOI[1].PAD;
	pin 10 = D0X0Y10.IOI[0].PAD;
	pin 11 = D0X0Y0.POWER.VCCINT;
	pin 12 = D0X0Y9.IOI[1].PAD;
	pin 13 = D0X0Y9.IOI[0].PAD;
	pin 14 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 15 = D0X0Y8.IOI[1].PAD;
	pin 16 = D0X0Y8.IOI[0].PAD;
	pin 17 = D0X0Y0.POWER.GND;
	pin 18 = D0X0Y6.IOI[1].PAD;
	pin 19 = D0X0Y6.IOI[0].PAD;
	pin 20 = D0X0Y4.IOI[1].PAD;
	pin 21 = D0X0Y4.IOI[0].PAD;
	pin 22 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 23 = D0X0Y0.POWER.GND;
	pin 24 = D0X0Y2.IOI[1].PAD;
	pin 25 = D0X0Y2.IOI[0].PAD;
	pin 26 = D0X2Y0.IOI[0].PAD;
	pin 27 = D0X2Y0.IOI[1].PAD;
	pin 28 = D0X3Y0.IOI[0].PAD;
	pin 29 = D0X3Y0.IOI[1].PAD;
	pin 30 = D0X4Y0.IOI[0].PAD;
	pin 31 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 32 = D0X0Y0.POWER.GND;
	pin 33 = D0X6Y0.IOI[1].PAD;
	pin 34 = D0X7Y0.IOI[0].PAD;
	pin 35 = D0X0Y0.POWER.VCCINT;
	pin 36 = D0X6Y0.IOI[0].PAD;
	pin 37 = D0X7Y0.IOI[1].PAD;
	pin 38 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 39 = D0X0Y0.POWER.GND;
	pin 40 = D0X9Y0.IOI[1].PAD;
	pin 41 = D0X10Y0.IOI[0].PAD;
	pin 42 = D0X10Y0.IOI[1].PAD;
	pin 43 = D0X0Y0.CONFIG.CDONE;
	pin 44 = D0X0Y0.CONFIG.CRESET_B;
	pin 45 = D0X11Y0.IOI[0].PAD;
	pin 46 = D0X11Y0.IOI[1].PAD;
	pin 47 = D0X0Y0.POWER.GND;
	pin 48 = D0X12Y0.IOI[0].PAD;
	pin 49 = D0X12Y0.IOI[1].PAD;
	pin 50 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 51 = D0X13Y3.IOI[1].PAD;
	pin 52 = D0X13Y4.IOI[0].PAD;
	pin 53 = D0X13Y4.IOI[1].PAD;
	pin 54 = D0X13Y6.IOI[0].PAD;
	pin 55 = D0X0Y0.POWER.GND;
	pin 56 = D0X13Y6.IOI[1].PAD;
	pin 57 = D0X13Y7.IOI[0].PAD;
	pin 58 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 59 = D0X13Y7.IOI[1].PAD;
	pin 60 = D0X13Y8.IOI[0].PAD;
	pin 61 = D0X0Y0.POWER.VCCINT;
	pin 62 = D0X13Y8.IOI[1].PAD;
	pin 63 = D0X13Y9.IOI[0].PAD;
	pin 64 = D0X13Y11.IOI[0].PAD;
	pin 65 = D0X13Y11.IOI[1].PAD;
	pin 66 = D0X13Y12.IOI[0].PAD;
	pin 67 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 68 = D0X13Y13.IOI[0].PAD;
	pin 69 = D0X13Y13.IOI[1].PAD;
	pin 70 = D0X0Y0.POWER.GND;
	pin 71 = D0X13Y14.IOI[0].PAD;
	pin 72 = D0X13Y14.IOI[1].PAD;
	pin 73 = D0X13Y15.IOI[0].PAD;
	pin 74 = D0X13Y15.IOI[1].PAD;
	pin 75 = D0X0Y0.CONFIG.VPP_2V5;
	pin 76 = D0X0Y0.CONFIG.VPP_FAST;
	pin 77 = D0X0Y0.POWER.VCCINT;
	pin 78 = D0X12Y17.IOI[1].PAD;
	pin 79 = D0X12Y17.IOI[0].PAD;
	pin 80 = D0X11Y17.IOI[1].PAD;
	pin 81 = D0X10Y17.IOI[1].PAD;
	pin 82 = D0X10Y17.IOI[0].PAD;
	pin 83 = D0X9Y17.IOI[1].PAD;
	pin 84 = D0X0Y0.POWER.GND;
	pin 85 = D0X9Y17.IOI[0].PAD;
	pin 86 = D0X8Y17.IOI[1].PAD;
	pin 87 = D0X8Y17.IOI[0].PAD;
	pin 88 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 89 = D0X7Y17.IOI[0].PAD;
	pin 90 = D0X6Y17.IOI[1].PAD;
	pin 91 = D0X6Y17.IOI[0].PAD;
	pin 92 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 93 = D0X5Y17.IOI[1].PAD;
	pin 94 = D0X5Y17.IOI[0].PAD;
	pin 95 = D0X4Y17.IOI[1].PAD;
	pin 96 = D0X4Y17.IOI[0].PAD;
	pin 97 = D0X3Y17.IOI[1].PAD;
	pin 98 = D0X0Y0.POWER.GND;
	pin 99 = D0X2Y17.IOI[1].PAD;
	pin 100 = D0X1Y17.IOI[1].PAD;
}

// iCE40HX1K-TQ144
bond BOND40 {
	pin 1 = D0X0Y14.IOI[1].PAD;
	pin 2 = D0X0Y14.IOI[0].PAD;
	pin 3 = D0X0Y13.IOI[1].PAD;
	pin 4 = D0X0Y13.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 7 = D0X0Y12.IOI[1].PAD;
	pin 8 = D0X0Y12.IOI[0].PAD;
	pin 9 = D0X0Y11.IOI[1].PAD;
	pin 10 = D0X0Y11.IOI[0].PAD;
	pin 11 = D0X0Y10.IOI[1].PAD;
	pin 12 = D0X0Y10.IOI[0].PAD;
	pin 13 = D0X0Y0.POWER.GND;
	pin 14 = D0X0Y0.POWER.GND;
	pin 15 = nc;
	pin 16 = nc;
	pin 17 = nc;
	pin 18 = nc;
	pin 19 = D0X0Y9.IOI[1].PAD;
	pin 20 = D0X0Y9.IOI[0].PAD;
	pin 21 = D0X0Y8.IOI[1].PAD;
	pin 22 = D0X0Y8.IOI[0].PAD;
	pin 23 = D0X0Y6.IOI[1].PAD;
	pin 24 = D0X0Y6.IOI[0].PAD;
	pin 25 = D0X0Y5.IOI[1].PAD;
	pin 26 = D0X0Y5.IOI[0].PAD;
	pin 27 = D0X0Y0.POWER.VCCINT;
	pin 28 = D0X0Y4.IOI[1].PAD;
	pin 29 = D0X0Y4.IOI[0].PAD;
	pin 30 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 31 = D0X0Y3.IOI[1].PAD;
	pin 32 = D0X0Y3.IOI[0].PAD;
	pin 33 = D0X0Y2.IOI[1].PAD;
	pin 34 = D0X0Y2.IOI[0].PAD;
	pin 35 = D0X6Y0.PLL40.AGND;
	pin 36 = D0X6Y0.PLL40.AVCC;
	pin 37 = D0X1Y0.IOI[0].PAD;
	pin 38 = D0X1Y0.IOI[1].PAD;
	pin 39 = D0X2Y0.IOI[0].PAD;
	pin 40 = nc;
	pin 41 = D0X2Y0.IOI[1].PAD;
	pin 42 = D0X3Y0.IOI[0].PAD;
	pin 43 = D0X3Y0.IOI[1].PAD;
	pin 44 = D0X4Y0.IOI[0].PAD;
	pin 45 = D0X4Y0.IOI[1].PAD;
	pin 46 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 47 = D0X5Y0.IOI[0].PAD;
	pin 48 = D0X5Y0.IOI[1].PAD;
	pin 49 = D0X6Y0.IOI[1].PAD;
	pin 50 = D0X7Y0.IOI[0].PAD;
	pin 51 = D0X0Y0.POWER.VCCINT;
	pin 52 = D0X6Y0.IOI[0].PAD;
	pin 53 = nc;
	pin 54 = nc;
	pin 55 = nc;
	pin 56 = D0X7Y0.IOI[1].PAD;
	pin 57 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 58 = D0X8Y0.IOI[0].PAD;
	pin 59 = D0X0Y0.POWER.GND;
	pin 60 = D0X8Y0.IOI[1].PAD;
	pin 61 = D0X9Y0.IOI[0].PAD;
	pin 62 = D0X9Y0.IOI[1].PAD;
	pin 63 = D0X10Y0.IOI[0].PAD;
	pin 64 = D0X10Y0.IOI[1].PAD;
	pin 65 = D0X0Y0.CONFIG.CDONE;
	pin 66 = D0X0Y0.CONFIG.CRESET_B;
	pin 67 = D0X11Y0.IOI[0].PAD;
	pin 68 = D0X11Y0.IOI[1].PAD;
	pin 69 = D0X0Y0.POWER.GND;
	pin 70 = D0X12Y0.IOI[0].PAD;
	pin 71 = D0X12Y0.IOI[1].PAD;
	pin 72 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 73 = D0X13Y1.IOI[0].PAD;
	pin 74 = D0X13Y1.IOI[1].PAD;
	pin 75 = D0X13Y2.IOI[0].PAD;
	pin 76 = D0X13Y2.IOI[1].PAD;
	pin 77 = D0X0Y0.CONFIG.TRST_B;
	pin 78 = D0X13Y3.IOI[1].PAD;
	pin 79 = D0X13Y4.IOI[0].PAD;
	pin 80 = D0X13Y4.IOI[1].PAD;
	pin 81 = D0X13Y6.IOI[0].PAD;
	pin 82 = nc;
	pin 83 = nc;
	pin 84 = nc;
	pin 85 = nc;
	pin 86 = D0X0Y0.POWER.GND;
	pin 87 = D0X13Y6.IOI[1].PAD;
	pin 88 = D0X13Y7.IOI[0].PAD;
	pin 89 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 90 = D0X13Y7.IOI[1].PAD;
	pin 91 = D0X13Y8.IOI[0].PAD;
	pin 92 = D0X0Y0.POWER.VCCINT;
	pin 93 = D0X13Y8.IOI[1].PAD;
	pin 94 = D0X13Y9.IOI[0].PAD;
	pin 95 = D0X13Y9.IOI[1].PAD;
	pin 96 = D0X13Y11.IOI[0].PAD;
	pin 97 = D0X13Y11.IOI[1].PAD;
	pin 98 = D0X13Y12.IOI[0].PAD;
	pin 99 = D0X13Y12.IOI[1].PAD;
	pin 100 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 101 = D0X13Y13.IOI[0].PAD;
	pin 102 = D0X13Y13.IOI[1].PAD;
	pin 103 = D0X0Y0.POWER.GND;
	pin 104 = D0X13Y14.IOI[0].PAD;
	pin 105 = D0X13Y14.IOI[1].PAD;
	pin 106 = D0X13Y15.IOI[0].PAD;
	pin 107 = D0X13Y15.IOI[1].PAD;
	pin 108 = D0X0Y0.CONFIG.VPP_2V5;
	pin 109 = D0X0Y0.CONFIG.VPP_FAST;
	pin 110 = nc;
	pin 111 = D0X0Y0.POWER.VCCINT;
	pin 112 = D0X12Y17.IOI[1].PAD;
	pin 113 = D0X12Y17.IOI[0].PAD;
	pin 114 = D0X11Y17.IOI[1].PAD;
	pin 115 = D0X11Y17.IOI[0].PAD;
	pin 116 = D0X10Y17.IOI[1].PAD;
	pin 117 = D0X10Y17.IOI[0].PAD;
	pin 118 = D0X9Y17.IOI[1].PAD;
	pin 119 = D0X9Y17.IOI[0].PAD;
	pin 120 = D0X8Y17.IOI[1].PAD;
	pin 121 = D0X8Y17.IOI[0].PAD;
	pin 122 = D0X7Y17.IOI[1].PAD;
	pin 123 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 124 = nc;
	pin 125 = nc;
	pin 126 = nc;
	pin 127 = nc;
	pin 128 = D0X7Y17.IOI[0].PAD;
	pin 129 = D0X6Y17.IOI[1].PAD;
	pin 130 = nc;
	pin 131 = nc;
	pin 132 = D0X0Y0.POWER.GND;
	pin 133 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 134 = D0X5Y17.IOI[1].PAD;
	pin 135 = D0X5Y17.IOI[0].PAD;
	pin 136 = D0X4Y17.IOI[1].PAD;
	pin 137 = D0X4Y17.IOI[0].PAD;
	pin 138 = D0X3Y17.IOI[1].PAD;
	pin 139 = D0X3Y17.IOI[0].PAD;
	pin 140 = D0X0Y0.POWER.GND;
	pin 141 = D0X2Y17.IOI[1].PAD;
	pin 142 = D0X2Y17.IOI[0].PAD;
	pin 143 = D0X1Y17.IOI[1].PAD;
	pin 144 = D0X1Y17.IOI[0].PAD;
}

// iCE40HX640-VQ100
bond BOND41 {
	pin 1 = nc;
	pin 2 = nc;
	pin 3 = D0X0Y13.IOI[1].PAD;
	pin 4 = D0X0Y13.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 7 = D0X0Y12.IOI[1].PAD;
	pin 8 = D0X0Y12.IOI[0].PAD;
	pin 9 = D0X0Y10.IOI[1].PAD;
	pin 10 = D0X0Y10.IOI[0].PAD;
	pin 11 = D0X0Y0.POWER.VCCINT;
	pin 12 = D0X0Y9.IOI[1].PAD;
	pin 13 = D0X0Y9.IOI[0].PAD;
	pin 14 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 15 = D0X0Y8.IOI[1].PAD;
	pin 16 = D0X0Y8.IOI[0].PAD;
	pin 17 = nc;
	pin 18 = D0X0Y6.IOI[1].PAD;
	pin 19 = D0X0Y6.IOI[0].PAD;
	pin 20 = D0X0Y4.IOI[1].PAD;
	pin 21 = D0X0Y4.IOI[0].PAD;
	pin 22 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 23 = nc;
	pin 24 = D0X0Y2.IOI[1].PAD;
	pin 25 = D0X0Y2.IOI[0].PAD;
	pin 26 = D0X2Y0.IOI[0].PAD;
	pin 27 = D0X2Y0.IOI[1].PAD;
	pin 28 = D0X3Y0.IOI[0].PAD;
	pin 29 = D0X3Y0.IOI[1].PAD;
	pin 30 = D0X4Y0.IOI[0].PAD;
	pin 31 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 32 = D0X0Y0.POWER.GND;
	pin 33 = D0X6Y0.IOI[1].PAD;
	pin 34 = D0X7Y0.IOI[0].PAD;
	pin 35 = D0X0Y0.POWER.VCCINT;
	pin 36 = D0X6Y0.IOI[0].PAD;
	pin 37 = D0X7Y0.IOI[1].PAD;
	pin 38 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 39 = D0X0Y0.POWER.GND;
	pin 40 = D0X9Y0.IOI[1].PAD;
	pin 41 = D0X10Y0.IOI[0].PAD;
	pin 42 = D0X10Y0.IOI[1].PAD;
	pin 43 = D0X0Y0.CONFIG.CDONE;
	pin 44 = D0X0Y0.CONFIG.CRESET_B;
	pin 45 = D0X11Y0.IOI[0].PAD;
	pin 46 = D0X11Y0.IOI[1].PAD;
	pin 47 = D0X0Y0.POWER.GND;
	pin 48 = D0X12Y0.IOI[0].PAD;
	pin 49 = D0X12Y0.IOI[1].PAD;
	pin 50 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 51 = nc;
	pin 52 = D0X13Y4.IOI[0].PAD;
	pin 53 = D0X13Y4.IOI[1].PAD;
	pin 54 = D0X13Y6.IOI[0].PAD;
	pin 55 = D0X0Y0.POWER.GND;
	pin 56 = D0X13Y6.IOI[1].PAD;
	pin 57 = D0X13Y7.IOI[0].PAD;
	pin 58 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 59 = D0X13Y7.IOI[1].PAD;
	pin 60 = D0X13Y8.IOI[0].PAD;
	pin 61 = D0X0Y0.POWER.VCCINT;
	pin 62 = D0X13Y8.IOI[1].PAD;
	pin 63 = D0X13Y9.IOI[0].PAD;
	pin 64 = D0X13Y11.IOI[0].PAD;
	pin 65 = D0X13Y11.IOI[1].PAD;
	pin 66 = D0X13Y12.IOI[0].PAD;
	pin 67 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 68 = D0X13Y13.IOI[0].PAD;
	pin 69 = D0X13Y13.IOI[1].PAD;
	pin 70 = D0X0Y0.POWER.GND;
	pin 71 = D0X13Y14.IOI[0].PAD;
	pin 72 = D0X13Y14.IOI[1].PAD;
	pin 73 = nc;
	pin 74 = nc;
	pin 75 = D0X0Y0.CONFIG.VPP_2V5;
	pin 76 = D0X0Y0.CONFIG.VPP_FAST;
	pin 77 = D0X0Y0.POWER.VCCINT;
	pin 78 = D0X12Y17.IOI[1].PAD;
	pin 79 = D0X12Y17.IOI[0].PAD;
	pin 80 = D0X11Y17.IOI[1].PAD;
	pin 81 = D0X10Y17.IOI[1].PAD;
	pin 82 = D0X10Y17.IOI[0].PAD;
	pin 83 = D0X9Y17.IOI[1].PAD;
	pin 84 = nc;
	pin 85 = D0X9Y17.IOI[0].PAD;
	pin 86 = D0X8Y17.IOI[1].PAD;
	pin 87 = D0X8Y17.IOI[0].PAD;
	pin 88 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 89 = D0X7Y17.IOI[0].PAD;
	pin 90 = D0X6Y17.IOI[1].PAD;
	pin 91 = D0X6Y17.IOI[0].PAD;
	pin 92 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 93 = D0X5Y17.IOI[1].PAD;
	pin 94 = D0X5Y17.IOI[0].PAD;
	pin 95 = D0X4Y17.IOI[1].PAD;
	pin 96 = D0X4Y17.IOI[0].PAD;
	pin 97 = D0X3Y17.IOI[1].PAD;
	pin 98 = D0X0Y0.POWER.GND;
	pin 99 = D0X2Y17.IOI[1].PAD;
	pin 100 = D0X1Y17.IOI[1].PAD;
}

// iCE40LP8K-DI iCE40HX8K-DI
bond BOND42 {
	pin 1 = D0X0Y31.IOI[1].PAD;
	pin 2 = D0X0Y31.IOI[0].PAD;
	pin 3 = D0X0Y30.IOI[1].PAD;
	pin 4 = D0X0Y30.IOI[0].PAD;
	pin 5 = D0X0Y28.IOI[1].PAD;
	pin 6 = D0X0Y28.IOI[0].PAD;
	pin 7 = D0X0Y0.POWER.GND;
	pin 8 = D0X0Y0.POWER.GND;
	pin 9 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 10 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 11 = D0X0Y27.IOI[1].PAD;
	pin 12 = D0X0Y27.IOI[0].PAD;
	pin 13 = D0X0Y25.IOI[1].PAD;
	pin 14 = D0X0Y25.IOI[0].PAD;
	pin 15 = D0X0Y24.IOI[1].PAD;
	pin 16 = D0X0Y24.IOI[0].PAD;
	pin 17 = D0X0Y23.IOI[1].PAD;
	pin 18 = D0X0Y23.IOI[0].PAD;
	pin 19 = D0X0Y0.POWER.VCCINT;
	pin 20 = D0X0Y0.POWER.VCCINT;
	pin 21 = D0X0Y22.IOI[1].PAD;
	pin 22 = D0X0Y22.IOI[0].PAD;
	pin 23 = D0X0Y21.IOI[1].PAD;
	pin 24 = D0X0Y21.IOI[0].PAD;
	pin 25 = D0X0Y0.POWER.GND;
	pin 26 = D0X0Y0.POWER.GND;
	pin 27 = D0X0Y20.IOI[1].PAD;
	pin 28 = D0X0Y20.IOI[0].PAD;
	pin 29 = D0X0Y19.IOI[1].PAD;
	pin 30 = D0X0Y19.IOI[0].PAD;
	pin 31 = D0X0Y18.IOI[1].PAD;
	pin 32 = D0X0Y18.IOI[0].PAD;
	pin 33 = D0X0Y17.IOI[1].PAD;
	pin 34 = D0X0Y17.IOI[0].PAD;
	pin 35 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 36 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 37 = D0X0Y16.IOI[1].PAD;
	pin 38 = D0X0Y16.IOI[0].PAD;
	pin 39 = D0X0Y14.IOI[1].PAD;
	pin 40 = D0X0Y14.IOI[0].PAD;
	pin 41 = D0X0Y0.POWER.GND;
	pin 42 = D0X0Y0.POWER.GND;
	pin 43 = D0X0Y13.IOI[1].PAD;
	pin 44 = D0X0Y13.IOI[0].PAD;
	pin 45 = D0X0Y12.IOI[1].PAD;
	pin 46 = D0X0Y12.IOI[0].PAD;
	pin 47 = D0X0Y11.IOI[1].PAD;
	pin 48 = D0X0Y11.IOI[0].PAD;
	pin 49 = D0X0Y0.POWER.VCCINT;
	pin 50 = D0X0Y0.POWER.VCCINT;
	pin 51 = D0X0Y10.IOI[1].PAD;
	pin 52 = D0X0Y10.IOI[0].PAD;
	pin 53 = D0X0Y9.IOI[1].PAD;
	pin 54 = D0X0Y9.IOI[0].PAD;
	pin 55 = D0X0Y8.IOI[1].PAD;
	pin 56 = D0X0Y8.IOI[0].PAD;
	pin 57 = D0X0Y7.IOI[1].PAD;
	pin 58 = D0X0Y7.IOI[0].PAD;
	pin 59 = D0X0Y6.IOI[1].PAD;
	pin 60 = D0X0Y6.IOI[0].PAD;
	pin 61 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 62 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 63 = D0X0Y0.POWER.GND;
	pin 64 = D0X0Y5.IOI[1].PAD;
	pin 65 = D0X0Y5.IOI[0].PAD;
	pin 66 = D0X0Y4.IOI[1].PAD;
	pin 67 = D0X0Y4.IOI[0].PAD;
	pin 68 = D0X0Y3.IOI[1].PAD;
	pin 69 = D0X0Y3.IOI[0].PAD;
	pin 70 = D0X2Y0.IOI[0].PAD;
	pin 71 = D0X2Y0.IOI[1].PAD;
	pin 72 = D0X3Y0.IOI[0].PAD;
	pin 73 = D0X3Y0.IOI[1].PAD;
	pin 74 = D0X4Y0.IOI[0].PAD;
	pin 75 = D0X4Y0.IOI[1].PAD;
	pin 76 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 77 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 78 = D0X0Y0.POWER.GND;
	pin 79 = D0X0Y0.POWER.GND;
	pin 80 = D0X5Y0.IOI[0].PAD;
	pin 81 = D0X5Y0.IOI[1].PAD;
	pin 82 = D0X6Y0.IOI[0].PAD;
	pin 83 = D0X6Y0.IOI[1].PAD;
	pin 84 = D0X7Y0.IOI[0].PAD;
	pin 85 = D0X0Y0.POWER.VCCINT;
	pin 86 = D0X0Y0.POWER.VCCINT;
	pin 87 = D0X7Y0.IOI[1].PAD;
	pin 88 = D0X8Y0.IOI[0].PAD;
	pin 89 = D0X8Y0.IOI[1].PAD;
	pin 90 = D0X9Y0.IOI[0].PAD;
	pin 91 = D0X9Y0.IOI[1].PAD;
	pin 92 = D0X10Y0.IOI[0].PAD;
	pin 93 = D0X10Y0.IOI[1].PAD;
	pin 94 = D0X11Y0.IOI[0].PAD;
	pin 95 = D0X11Y0.IOI[1].PAD;
	pin 96 = D0X12Y0.IOI[0].PAD;
	pin 97 = D0X12Y0.IOI[1].PAD;
	pin 98 = D0X13Y0.IOI[0].PAD;
	pin 99 = D0X13Y0.IOI[1].PAD;
	pin 100 = D0X14Y0.IOI[0].PAD;
	pin 101 = D0X14Y0.IOI[1].PAD;
	pin 102 = D0X0Y0.POWER.GND;
	pin 103 = D0X0Y0.POWER.GND;
	pin 104 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 105 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 106 = D0X15Y0.IOI[0].PAD;
	pin 107 = D0X15Y0.IOI[1].PAD;
	pin 108 = D0X16Y0.IOI[0].PAD;
	pin 109 = D0X16Y0.IOI[1].PAD;
	pin 110 = D0X17Y0.IOI[0].PAD;
	pin 111 = D0X17Y0.IOI[1].PAD;
	pin 112 = D0X0Y0.POWER.VCCINT;
	pin 113 = D0X0Y0.POWER.VCCINT;
	pin 114 = D0X16Y0.PLL40.AGND;
	pin 115 = D0X16Y0.PLL40.AGND;
	pin 116 = D0X16Y0.PLL40.AVCC;
	pin 117 = D0X16Y0.PLL40.AVCC;
	pin 118 = D0X19Y0.IOI[0].PAD;
	pin 119 = D0X19Y0.IOI[1].PAD;
	pin 120 = D0X20Y0.IOI[0].PAD;
	pin 121 = D0X20Y0.IOI[1].PAD;
	pin 122 = D0X21Y0.IOI[0].PAD;
	pin 123 = D0X21Y0.IOI[1].PAD;
	pin 124 = D0X22Y0.IOI[0].PAD;
	pin 125 = D0X22Y0.IOI[1].PAD;
	pin 126 = D0X23Y0.IOI[0].PAD;
	pin 127 = D0X23Y0.IOI[1].PAD;
	pin 128 = D0X24Y0.IOI[0].PAD;
	pin 129 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 130 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 131 = D0X0Y0.POWER.GND;
	pin 132 = D0X0Y0.POWER.GND;
	pin 133 = D0X24Y0.IOI[1].PAD;
	pin 134 = D0X25Y0.IOI[0].PAD;
	pin 135 = D0X25Y0.IOI[1].PAD;
	pin 136 = D0X26Y0.IOI[0].PAD;
	pin 137 = D0X26Y0.IOI[1].PAD;
	pin 138 = D0X27Y0.IOI[0].PAD;
	pin 139 = D0X27Y0.IOI[1].PAD;
	pin 140 = D0X28Y0.IOI[0].PAD;
	pin 141 = D0X29Y0.IOI[0].PAD;
	pin 142 = D0X29Y0.IOI[1].PAD;
	pin 143 = D0X0Y0.CONFIG.CDONE;
	pin 144 = D0X0Y0.CONFIG.CRESET_B;
	pin 145 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 146 = D0X0Y0.POWER.VCCINT;
	pin 147 = D0X0Y0.POWER.GND;
	pin 148 = D0X30Y0.IOI[0].PAD;
	pin 149 = D0X30Y0.IOI[1].PAD;
	pin 150 = D0X0Y0.POWER.GND;
	pin 151 = D0X31Y0.IOI[0].PAD;
	pin 152 = D0X31Y0.IOI[1].PAD;
	pin 153 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 154 = D0X33Y1.IOI[0].PAD;
	pin 155 = D0X33Y1.IOI[1].PAD;
	pin 156 = D0X33Y2.IOI[0].PAD;
	pin 157 = D0X33Y2.IOI[1].PAD;
	pin 158 = D0X0Y0.CONFIG.TRST_B;
	pin 159 = D0X33Y3.IOI[0].PAD;
	pin 160 = D0X33Y3.IOI[1].PAD;
	pin 161 = D0X33Y4.IOI[0].PAD;
	pin 162 = D0X33Y4.IOI[1].PAD;
	pin 163 = D0X33Y5.IOI[0].PAD;
	pin 164 = D0X33Y5.IOI[1].PAD;
	pin 165 = D0X33Y6.IOI[0].PAD;
	pin 166 = D0X33Y6.IOI[1].PAD;
	pin 167 = D0X33Y7.IOI[0].PAD;
	pin 168 = D0X33Y7.IOI[1].PAD;
	pin 169 = D0X33Y8.IOI[0].PAD;
	pin 170 = D0X33Y8.IOI[1].PAD;
	pin 171 = D0X33Y9.IOI[0].PAD;
	pin 172 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 173 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 174 = D0X33Y9.IOI[1].PAD;
	pin 175 = D0X33Y10.IOI[0].PAD;
	pin 176 = D0X33Y10.IOI[1].PAD;
	pin 177 = D0X33Y11.IOI[0].PAD;
	pin 178 = D0X33Y11.IOI[1].PAD;
	pin 179 = D0X33Y12.IOI[0].PAD;
	pin 180 = D0X33Y12.IOI[1].PAD;
	pin 181 = D0X0Y0.POWER.GND;
	pin 182 = D0X0Y0.POWER.GND;
	pin 183 = D0X33Y13.IOI[0].PAD;
	pin 184 = D0X33Y13.IOI[1].PAD;
	pin 185 = D0X33Y14.IOI[0].PAD;
	pin 186 = D0X33Y14.IOI[1].PAD;
	pin 187 = D0X33Y15.IOI[0].PAD;
	pin 188 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 189 = D0X33Y15.IOI[1].PAD;
	pin 190 = D0X33Y16.IOI[0].PAD;
	pin 191 = D0X0Y0.POWER.VCCINT;
	pin 192 = D0X33Y16.IOI[1].PAD;
	pin 193 = D0X33Y17.IOI[0].PAD;
	pin 194 = D0X33Y17.IOI[1].PAD;
	pin 195 = D0X33Y19.IOI[0].PAD;
	pin 196 = D0X33Y19.IOI[1].PAD;
	pin 197 = D0X33Y20.IOI[0].PAD;
	pin 198 = D0X33Y20.IOI[1].PAD;
	pin 199 = D0X33Y21.IOI[0].PAD;
	pin 200 = D0X33Y21.IOI[1].PAD;
	pin 201 = D0X33Y22.IOI[0].PAD;
	pin 202 = D0X33Y22.IOI[1].PAD;
	pin 203 = D0X33Y23.IOI[0].PAD;
	pin 204 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 205 = D0X0Y0.POWER.VCCINT;
	pin 206 = D0X33Y23.IOI[1].PAD;
	pin 207 = D0X33Y24.IOI[0].PAD;
	pin 208 = D0X33Y24.IOI[1].PAD;
	pin 209 = D0X33Y25.IOI[0].PAD;
	pin 210 = D0X33Y25.IOI[1].PAD;
	pin 211 = D0X33Y26.IOI[0].PAD;
	pin 212 = D0X33Y26.IOI[1].PAD;
	pin 213 = D0X33Y27.IOI[0].PAD;
	pin 214 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 215 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 216 = D0X33Y27.IOI[1].PAD;
	pin 217 = D0X33Y28.IOI[0].PAD;
	pin 218 = D0X33Y28.IOI[1].PAD;
	pin 219 = D0X0Y0.POWER.GND;
	pin 220 = D0X0Y0.POWER.GND;
	pin 221 = D0X33Y29.IOI[0].PAD;
	pin 222 = D0X33Y29.IOI[1].PAD;
	pin 223 = D0X33Y30.IOI[0].PAD;
	pin 224 = D0X33Y30.IOI[1].PAD;
	pin 225 = D0X33Y31.IOI[0].PAD;
	pin 226 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 227 = D0X0Y0.CONFIG.VPP_2V5;
	pin 228 = D0X0Y0.CONFIG.VPP_FAST;
	pin 229 = D0X0Y0.POWER.GND;
	pin 230 = D0X31Y33.IOI[1].PAD;
	pin 231 = D0X0Y0.POWER.VCCINT;
	pin 232 = D0X0Y0.POWER.VCCINT;
	pin 233 = D0X31Y33.IOI[0].PAD;
	pin 234 = D0X30Y33.IOI[1].PAD;
	pin 235 = D0X30Y33.IOI[0].PAD;
	pin 236 = D0X29Y33.IOI[1].PAD;
	pin 237 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 238 = D0X29Y33.IOI[0].PAD;
	pin 239 = D0X28Y33.IOI[1].PAD;
	pin 240 = D0X28Y33.IOI[0].PAD;
	pin 241 = D0X27Y33.IOI[1].PAD;
	pin 242 = D0X27Y33.IOI[0].PAD;
	pin 243 = D0X26Y33.IOI[1].PAD;
	pin 244 = D0X26Y33.IOI[0].PAD;
	pin 245 = D0X25Y33.IOI[1].PAD;
	pin 246 = D0X25Y33.IOI[0].PAD;
	pin 247 = D0X24Y33.IOI[1].PAD;
	pin 248 = D0X24Y33.IOI[0].PAD;
	pin 249 = D0X23Y33.IOI[1].PAD;
	pin 250 = D0X0Y0.POWER.GND;
	pin 251 = D0X23Y33.IOI[0].PAD;
	pin 252 = D0X22Y33.IOI[1].PAD;
	pin 253 = D0X22Y33.IOI[0].PAD;
	pin 254 = D0X21Y33.IOI[1].PAD;
	pin 255 = D0X21Y33.IOI[0].PAD;
	pin 256 = D0X20Y33.IOI[1].PAD;
	pin 257 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 258 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 259 = D0X20Y33.IOI[0].PAD;
	pin 260 = D0X19Y33.IOI[1].PAD;
	pin 261 = D0X0Y0.POWER.VCCINT;
	pin 262 = D0X19Y33.IOI[0].PAD;
	pin 263 = D0X18Y33.IOI[1].PAD;
	pin 264 = D0X18Y33.IOI[0].PAD;
	pin 265 = D0X16Y33.PLL40.AVCC;
	pin 266 = D0X16Y33.PLL40.AVCC;
	pin 267 = D0X16Y33.PLL40.AGND;
	pin 268 = D0X16Y33.PLL40.AGND;
	pin 269 = D0X17Y33.IOI[1].PAD;
	pin 270 = D0X17Y33.IOI[0].PAD;
	pin 271 = D0X0Y0.POWER.GND;
	pin 272 = D0X0Y0.POWER.GND;
	pin 273 = D0X16Y33.IOI[1].PAD;
	pin 274 = D0X16Y33.IOI[0].PAD;
	pin 275 = D0X14Y33.IOI[1].PAD;
	pin 276 = D0X14Y33.IOI[0].PAD;
	pin 277 = D0X13Y33.IOI[1].PAD;
	pin 278 = D0X13Y33.IOI[0].PAD;
	pin 279 = D0X12Y33.IOI[1].PAD;
	pin 280 = D0X12Y33.IOI[0].PAD;
	pin 281 = D0X11Y33.IOI[1].PAD;
	pin 282 = D0X11Y33.IOI[0].PAD;
	pin 283 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 284 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 285 = D0X0Y0.POWER.GND;
	pin 286 = D0X0Y0.POWER.GND;
	pin 287 = D0X10Y33.IOI[1].PAD;
	pin 288 = D0X10Y33.IOI[0].PAD;
	pin 289 = D0X9Y33.IOI[1].PAD;
	pin 290 = D0X9Y33.IOI[0].PAD;
	pin 291 = D0X8Y33.IOI[1].PAD;
	pin 292 = D0X8Y33.IOI[0].PAD;
	pin 293 = D0X0Y0.POWER.VCCINT;
	pin 294 = D0X7Y33.IOI[1].PAD;
	pin 295 = D0X7Y33.IOI[0].PAD;
	pin 296 = D0X6Y33.IOI[1].PAD;
	pin 297 = D0X6Y33.IOI[0].PAD;
	pin 298 = D0X0Y0.POWER.GND;
	pin 299 = D0X0Y0.POWER.GND;
	pin 300 = D0X5Y33.IOI[1].PAD;
	pin 301 = D0X5Y33.IOI[0].PAD;
	pin 302 = D0X4Y33.IOI[1].PAD;
	pin 303 = D0X4Y33.IOI[0].PAD;
	pin 304 = D0X3Y33.IOI[1].PAD;
	pin 305 = D0X3Y33.IOI[0].PAD;
	pin 306 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 307 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 308 = D0X2Y33.IOI[1].PAD;
	pin 309 = D0X2Y33.IOI[0].PAD;
	pin 310 = D0X1Y33.IOI[1].PAD;
	pin 311 = D0X1Y33.IOI[0].PAD;
	pin 312 = D0X0Y0.POWER.GND;
}

// iCE40LP8K-CM121 iCE40HX8K-BG121 iCE40LP4K-CM121 iCE40HX4K-BG121
bond BOND43 {
	pin A1 = D0X2Y33.IOI[0].PAD;
	pin A2 = D0X3Y33.IOI[1].PAD;
	pin A3 = D0X3Y33.IOI[0].PAD;
	pin A4 = D0X9Y33.IOI[0].PAD;
	pin A5 = D0X11Y33.IOI[0].PAD;
	pin A6 = D0X11Y33.IOI[1].PAD;
	pin A7 = D0X19Y33.IOI[1].PAD;
	pin A8 = D0X20Y33.IOI[1].PAD;
	pin A9 = D0X26Y33.IOI[1].PAD;
	pin A10 = D0X30Y33.IOI[1].PAD;
	pin A11 = D0X31Y33.IOI[1].PAD;
	pin B1 = D0X0Y30.IOI[1].PAD;
	pin B2 = D0X0Y30.IOI[0].PAD;
	pin B3 = D0X4Y33.IOI[0].PAD;
	pin B4 = D0X5Y33.IOI[0].PAD;
	pin B5 = D0X10Y33.IOI[1].PAD;
	pin B6 = D0X16Y33.IOI[1].PAD;
	pin B7 = D0X17Y33.IOI[0].PAD;
	pin B8 = D0X27Y33.IOI[0].PAD;
	pin B9 = D0X28Y33.IOI[1].PAD;
	pin B10 = D0X0Y0.CONFIG.VPP_FAST;
	pin B11 = D0X33Y28.IOI[0].PAD;
	pin C1 = D0X0Y25.IOI[0].PAD;
	pin C2 = D0X0Y25.IOI[1].PAD;
	pin C3 = D0X0Y27.IOI[0].PAD;
	pin C4 = D0X0Y27.IOI[1].PAD;
	pin C5 = D0X16Y33.PLL40.AGND;
	pin C6 = D0X16Y33.PLL40.AVCC;
	pin C7 = D0X20Y33.IOI[0].PAD;
	pin C8 = D0X26Y33.IOI[0].PAD;
	pin C9 = D0X29Y33.IOI[1].PAD;
	pin C10 = D0X0Y0.CONFIG.VPP_2V5;
	pin C11 = D0X33Y27.IOI[1].PAD;
	pin D1 = D0X0Y22.IOI[0].PAD;
	pin D2 = D0X0Y21.IOI[1].PAD;
	pin D3 = D0X0Y21.IOI[0].PAD;
	pin D4 = D0X0Y0.POWER.VCCINT;
	pin D5 = D0X8Y33.IOI[1].PAD;
	pin D6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin D7 = D0X25Y33.IOI[0].PAD;
	pin D8 = D0X0Y0.POWER.VCCINT;
	pin D9 = D0X33Y21.IOI[0].PAD;
	pin D10 = D0X33Y24.IOI[1].PAD;
	pin D11 = D0X33Y23.IOI[1].PAD;
	pin E1 = D0X0Y22.IOI[1].PAD;
	pin E2 = D0X0Y20.IOI[1].PAD;
	pin E3 = D0X0Y20.IOI[0].PAD;
	pin E4 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E5 = D0X0Y0.POWER.GND;
	pin E6 = D0X0Y0.POWER.GND;
	pin E7 = D0X0Y0.POWER.GND;
	pin E8 = D0X33Y20.IOI[1].PAD;
	pin E9 = D0X33Y19.IOI[1].PAD;
	pin E10 = D0X33Y17.IOI[0].PAD;
	pin E11 = D0X33Y21.IOI[1].PAD;
	pin F1 = D0X0Y18.IOI[1].PAD;
	pin F2 = D0X0Y18.IOI[0].PAD;
	pin F3 = D0X0Y17.IOI[0].PAD;
	pin F4 = D0X0Y17.IOI[1].PAD;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X0Y0.POWER.GND;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F9 = D0X33Y15.IOI[0].PAD;
	pin F10 = D0X33Y14.IOI[1].PAD;
	pin F11 = D0X33Y16.IOI[1].PAD;
	pin G1 = D0X0Y16.IOI[1].PAD;
	pin G2 = D0X0Y16.IOI[0].PAD;
	pin G3 = D0X0Y12.IOI[1].PAD;
	pin G4 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G5 = D0X0Y0.POWER.GND;
	pin G6 = D0X0Y0.POWER.GND;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X33Y5.IOI[1].PAD;
	pin G9 = D0X33Y10.IOI[1].PAD;
	pin G10 = D0X33Y6.IOI[1].PAD;
	pin G11 = D0X33Y11.IOI[0].PAD;
	pin H1 = D0X0Y11.IOI[1].PAD;
	pin H2 = D0X0Y11.IOI[0].PAD;
	pin H3 = D0X0Y12.IOI[0].PAD;
	pin H4 = D0X0Y0.POWER.VCCINT;
	pin H5 = D0X0Y0.POWER.GND;
	pin H6 = D0X0Y0.IO_BANK[2].VCCIO;
	pin H7 = D0X20Y0.IOI[1].PAD;
	pin H8 = D0X0Y0.POWER.VCCINT;
	pin H9 = D0X29Y0.IOI[1].PAD;
	pin H10 = D0X33Y4.IOI[1].PAD;
	pin H11 = D0X33Y6.IOI[0].PAD;
	pin J1 = D0X0Y6.IOI[1].PAD;
	pin J2 = D0X0Y4.IOI[0].PAD;
	pin J3 = D0X4Y0.IOI[1].PAD;
	pin J4 = D0X8Y0.IOI[0].PAD;
	pin J5 = D0X15Y0.IOI[0].PAD;
	pin J6 = D0X16Y0.PLL40.AVCC;
	pin J7 = D0X20Y0.IOI[0].PAD;
	pin J8 = D0X22Y0.IOI[1].PAD;
	pin J9 = D0X30Y0.IOI[1].PAD;
	pin J10 = D0X33Y5.IOI[0].PAD;
	pin J11 = D0X33Y3.IOI[1].PAD;
	pin K1 = D0X0Y6.IOI[0].PAD;
	pin K2 = D0X0Y4.IOI[1].PAD;
	pin K3 = D0X7Y0.IOI[1].PAD;
	pin K4 = D0X12Y0.IOI[1].PAD;
	pin K5 = D0X15Y0.IOI[1].PAD;
	pin K6 = D0X17Y0.IOI[0].PAD;
	pin K7 = D0X21Y0.IOI[1].PAD;
	pin K8 = D0X0Y0.CONFIG.CDONE;
	pin K9 = D0X30Y0.IOI[0].PAD;
	pin K10 = D0X31Y0.IOI[1].PAD;
	pin K11 = D0X33Y4.IOI[0].PAD;
	pin L1 = D0X4Y0.IOI[0].PAD;
	pin L2 = D0X6Y0.IOI[1].PAD;
	pin L3 = D0X11Y0.IOI[1].PAD;
	pin L4 = D0X12Y0.IOI[0].PAD;
	pin L5 = D0X16Y0.IOI[1].PAD;
	pin L6 = D0X16Y0.PLL40.AGND;
	pin L7 = D0X24Y0.IOI[0].PAD;
	pin L8 = D0X29Y0.IOI[0].PAD;
	pin L9 = D0X0Y0.CONFIG.CRESET_B;
	pin L10 = D0X31Y0.IOI[0].PAD;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40LP8K-CM225 iCE40HX8K-CM225
bond BOND44 {
	pin A1 = D0X1Y33.IOI[1].PAD;
	pin A2 = D0X3Y33.IOI[1].PAD;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = D0X6Y33.IOI[1].PAD;
	pin A6 = D0X11Y33.IOI[0].PAD;
	pin A7 = D0X12Y33.IOI[0].PAD;
	pin A8 = D0X17Y33.IOI[1].PAD;
	pin A9 = D0X18Y33.IOI[1].PAD;
	pin A10 = D0X21Y33.IOI[0].PAD;
	pin A11 = D0X23Y33.IOI[1].PAD;
	pin A12 = D0X0Y0.POWER.GND;
	pin A13 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A14 = D0X0Y0.POWER.VCCINT;
	pin A15 = D0X31Y33.IOI[0].PAD;
	pin B1 = D0X0Y31.IOI[0].PAD;
	pin B2 = D0X2Y33.IOI[1].PAD;
	pin B3 = D0X4Y33.IOI[1].PAD;
	pin B4 = D0X5Y33.IOI[1].PAD;
	pin B5 = D0X7Y33.IOI[1].PAD;
	pin B6 = D0X10Y33.IOI[0].PAD;
	pin B7 = D0X14Y33.IOI[0].PAD;
	pin B8 = D0X19Y33.IOI[1].PAD;
	pin B9 = D0X18Y33.IOI[0].PAD;
	pin B10 = D0X22Y33.IOI[0].PAD;
	pin B11 = D0X23Y33.IOI[0].PAD;
	pin B12 = D0X25Y33.IOI[1].PAD;
	pin B13 = D0X27Y33.IOI[1].PAD;
	pin B14 = D0X31Y33.IOI[1].PAD;
	pin B15 = D0X33Y31.IOI[0].PAD;
	pin C1 = D0X0Y28.IOI[0].PAD;
	pin C2 = D0X0Y31.IOI[1].PAD;
	pin C3 = D0X2Y33.IOI[0].PAD;
	pin C4 = D0X3Y33.IOI[0].PAD;
	pin C5 = D0X5Y33.IOI[0].PAD;
	pin C6 = D0X13Y33.IOI[0].PAD;
	pin C7 = D0X11Y33.IOI[1].PAD;
	pin C8 = D0X19Y33.IOI[0].PAD;
	pin C9 = D0X17Y33.IOI[0].PAD;
	pin C10 = D0X20Y33.IOI[0].PAD;
	pin C11 = D0X24Y33.IOI[1].PAD;
	pin C12 = D0X30Y33.IOI[1].PAD;
	pin C13 = D0X30Y33.IOI[0].PAD;
	pin C14 = D0X33Y30.IOI[0].PAD;
	pin C15 = D0X0Y0.IO_BANK[1].VCCIO;
	pin D1 = D0X0Y25.IOI[0].PAD;
	pin D2 = D0X0Y24.IOI[1].PAD;
	pin D3 = D0X0Y27.IOI[0].PAD;
	pin D4 = D0X0Y30.IOI[0].PAD;
	pin D5 = D0X4Y33.IOI[0].PAD;
	pin D6 = D0X9Y33.IOI[0].PAD;
	pin D7 = D0X10Y33.IOI[1].PAD;
	pin D8 = D0X16Y33.IOI[1].PAD;
	pin D9 = D0X26Y33.IOI[1].PAD;
	pin D10 = D0X25Y33.IOI[0].PAD;
	pin D11 = D0X28Y33.IOI[1].PAD;
	pin D12 = D0X0Y0.CONFIG.VPP_FAST;
	pin D13 = D0X33Y27.IOI[1].PAD;
	pin D14 = D0X33Y25.IOI[0].PAD;
	pin D15 = D0X33Y27.IOI[0].PAD;
	pin E1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E2 = D0X0Y24.IOI[0].PAD;
	pin E3 = D0X0Y28.IOI[1].PAD;
	pin E4 = D0X0Y30.IOI[1].PAD;
	pin E5 = D0X0Y27.IOI[1].PAD;
	pin E6 = D0X0Y25.IOI[1].PAD;
	pin E7 = D0X16Y33.PLL40.AGND;
	pin E8 = D0X16Y33.PLL40.AVCC;
	pin E9 = D0X26Y33.IOI[0].PAD;
	pin E10 = D0X27Y33.IOI[0].PAD;
	pin E11 = D0X29Y33.IOI[1].PAD;
	pin E12 = D0X0Y0.CONFIG.VPP_2V5;
	pin E13 = D0X33Y28.IOI[0].PAD;
	pin E14 = D0X33Y24.IOI[0].PAD;
	pin E15 = D0X0Y0.POWER.GND;
	pin F1 = D0X0Y20.IOI[0].PAD;
	pin F2 = D0X0Y21.IOI[0].PAD;
	pin F3 = D0X0Y21.IOI[1].PAD;
	pin F4 = D0X0Y22.IOI[0].PAD;
	pin F5 = D0X0Y22.IOI[1].PAD;
	pin F6 = D0X0Y0.POWER.VCCINT;
	pin F7 = D0X8Y33.IOI[1].PAD;
	pin F8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F9 = D0X20Y33.IOI[1].PAD;
	pin F10 = D0X0Y0.POWER.VCCINT;
	pin F11 = D0X33Y24.IOI[1].PAD;
	pin F12 = D0X33Y23.IOI[1].PAD;
	pin F13 = D0X33Y23.IOI[0].PAD;
	pin F14 = D0X33Y21.IOI[0].PAD;
	pin F15 = D0X33Y22.IOI[0].PAD;
	pin G1 = D0X0Y19.IOI[0].PAD;
	pin G2 = D0X0Y20.IOI[1].PAD;
	pin G3 = D0X0Y19.IOI[1].PAD;
	pin G4 = D0X0Y17.IOI[0].PAD;
	pin G5 = D0X0Y18.IOI[1].PAD;
	pin G6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = D0X33Y20.IOI[1].PAD;
	pin G11 = D0X33Y19.IOI[1].PAD;
	pin G12 = D0X33Y21.IOI[1].PAD;
	pin G13 = D0X33Y17.IOI[0].PAD;
	pin G14 = D0X33Y20.IOI[0].PAD;
	pin G15 = D0X33Y19.IOI[0].PAD;
	pin H1 = D0X0Y16.IOI[0].PAD;
	pin H2 = D0X0Y18.IOI[0].PAD;
	pin H3 = D0X0Y14.IOI[1].PAD;
	pin H4 = D0X0Y13.IOI[1].PAD;
	pin H5 = D0X0Y16.IOI[1].PAD;
	pin H6 = D0X0Y17.IOI[1].PAD;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.GND;
	pin H10 = D0X0Y0.IO_BANK[1].VCCIO;
	pin H11 = D0X33Y14.IOI[1].PAD;
	pin H12 = D0X33Y16.IOI[1].PAD;
	pin H13 = D0X33Y15.IOI[1].PAD;
	pin H14 = D0X33Y15.IOI[0].PAD;
	pin H15 = D0X0Y0.POWER.VCCINT;
	pin J1 = D0X0Y13.IOI[0].PAD;
	pin J2 = D0X0Y12.IOI[0].PAD;
	pin J3 = D0X0Y14.IOI[0].PAD;
	pin J4 = D0X0Y11.IOI[1].PAD;
	pin J5 = D0X0Y12.IOI[1].PAD;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.GND;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.POWER.GND;
	pin J10 = D0X33Y5.IOI[1].PAD;
	pin J11 = D0X33Y10.IOI[1].PAD;
	pin J12 = D0X33Y6.IOI[1].PAD;
	pin J13 = D0X33Y11.IOI[0].PAD;
	pin J14 = D0X33Y14.IOI[0].PAD;
	pin J15 = D0X33Y13.IOI[0].PAD;
	pin K1 = D0X0Y11.IOI[0].PAD;
	pin K2 = D0X0Y0.POWER.GND;
	pin K3 = D0X0Y9.IOI[1].PAD;
	pin K4 = D0X0Y4.IOI[0].PAD;
	pin K5 = D0X0Y6.IOI[1].PAD;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.POWER.GND;
	pin K8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K9 = D0X20Y0.IOI[1].PAD;
	pin K10 = D0X0Y0.POWER.VCCINT;
	pin K11 = D0X29Y0.IOI[0].PAD;
	pin K12 = D0X33Y4.IOI[1].PAD;
	pin K13 = D0X33Y5.IOI[0].PAD;
	pin K14 = D0X33Y12.IOI[0].PAD;
	pin K15 = D0X33Y9.IOI[0].PAD;
	pin L1 = D0X0Y9.IOI[0].PAD;
	pin L2 = D0X0Y0.POWER.VCCINT;
	pin L3 = D0X0Y7.IOI[1].PAD;
	pin L4 = D0X0Y3.IOI[0].PAD;
	pin L5 = D0X4Y0.IOI[0].PAD;
	pin L6 = D0X7Y0.IOI[0].PAD;
	pin L7 = D0X12Y0.IOI[0].PAD;
	pin L8 = D0X16Y0.PLL40.AVCC;
	pin L9 = D0X17Y0.IOI[0].PAD;
	pin L10 = D0X21Y0.IOI[1].PAD;
	pin L11 = D0X30Y0.IOI[1].PAD;
	pin L12 = D0X33Y3.IOI[1].PAD;
	pin L13 = D0X33Y6.IOI[0].PAD;
	pin L14 = D0X33Y7.IOI[0].PAD;
	pin L15 = D0X0Y0.POWER.GND;
	pin M1 = D0X0Y7.IOI[0].PAD;
	pin M2 = D0X0Y6.IOI[0].PAD;
	pin M3 = D0X0Y5.IOI[0].PAD;
	pin M4 = D0X0Y3.IOI[1].PAD;
	pin M5 = D0X6Y0.IOI[0].PAD;
	pin M6 = D0X8Y0.IOI[0].PAD;
	pin M7 = D0X13Y0.IOI[1].PAD;
	pin M8 = D0X15Y0.IOI[0].PAD;
	pin M9 = D0X19Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X30Y0.IOI[0].PAD;
	pin M12 = D0X31Y0.IOI[1].PAD;
	pin M13 = D0X33Y4.IOI[0].PAD;
	pin M14 = D0X33Y8.IOI[0].PAD;
	pin M15 = D0X33Y3.IOI[0].PAD;
	pin N1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin N2 = D0X0Y5.IOI[1].PAD;
	pin N3 = D0X2Y0.IOI[0].PAD;
	pin N4 = D0X3Y0.IOI[0].PAD;
	pin N5 = D0X9Y0.IOI[1].PAD;
	pin N6 = D0X12Y0.IOI[1].PAD;
	pin N7 = D0X16Y0.IOI[1].PAD;
	pin N8 = D0X16Y0.PLL40.AGND;
	pin N9 = D0X20Y0.IOI[0].PAD;
	pin N10 = D0X22Y0.IOI[1].PAD;
	pin N11 = D0X0Y0.CONFIG.CRESET_B;
	pin N12 = D0X31Y0.IOI[0].PAD;
	pin N13 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin N14 = D0X0Y0.CONFIG.TRST_B;
	pin N15 = D0X0Y0.IO_BANK[1].VCCIO;
	pin P1 = D0X0Y4.IOI[1].PAD;
	pin P2 = D0X2Y0.IOI[1].PAD;
	pin P3 = D0X0Y0.IO_BANK[2].VCCIO;
	pin P4 = D0X7Y0.IOI[1].PAD;
	pin P5 = D0X10Y0.IOI[1].PAD;
	pin P6 = D0X14Y0.IOI[1].PAD;
	pin P7 = D0X17Y0.IOI[1].PAD;
	pin P8 = D0X19Y0.IOI[0].PAD;
	pin P9 = D0X22Y0.IOI[0].PAD;
	pin P10 = D0X23Y0.IOI[0].PAD;
	pin P11 = D0X25Y0.IOI[0].PAD;
	pin P12 = D0X29Y0.IOI[1].PAD;
	pin P13 = D0X27Y0.IOI[0].PAD;
	pin P14 = D0X33Y2.IOI[1].PAD;
	pin P15 = D0X33Y1.IOI[1].PAD;
	pin R1 = D0X3Y0.IOI[1].PAD;
	pin R2 = D0X4Y0.IOI[1].PAD;
	pin R3 = D0X6Y0.IOI[1].PAD;
	pin R4 = D0X8Y0.IOI[1].PAD;
	pin R5 = D0X11Y0.IOI[1].PAD;
	pin R6 = D0X15Y0.IOI[1].PAD;
	pin R7 = D0X0Y0.POWER.GND;
	pin R8 = D0X0Y0.POWER.VCCINT;
	pin R9 = D0X21Y0.IOI[0].PAD;
	pin R10 = D0X24Y0.IOI[0].PAD;
	pin R11 = D0X26Y0.IOI[0].PAD;
	pin R12 = D0X28Y0.IOI[0].PAD;
	pin R13 = D0X0Y0.IO_BANK[2].VCCIO;
	pin R14 = D0X33Y2.IOI[0].PAD;
	pin R15 = D0X33Y1.IOI[0].PAD;
}

// iCE40LP8K-CM81 iCE40LP4K-CM81
bond BOND45 {
	pin A1 = D0X2Y33.IOI[1].PAD;
	pin A2 = D0X4Y33.IOI[0].PAD;
	pin A3 = D0X6Y33.IOI[0].PAD;
	pin A4 = D0X10Y33.IOI[1].PAD;
	pin A5 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A6 = D0X23Y33.IOI[0].PAD;
	pin A7 = D0X27Y33.IOI[0].PAD;
	pin A8 = D0X28Y33.IOI[1].PAD;
	pin A9 = D0X33Y4.IOI[1].PAD;
	pin B1 = D0X0Y28.IOI[1].PAD;
	pin B2 = D0X0Y30.IOI[0].PAD;
	pin B3 = D0X5Y33.IOI[1].PAD;
	pin B4 = D0X9Y33.IOI[0].PAD;
	pin B5 = D0X21Y33.IOI[1].PAD;
	pin B6 = D0X24Y33.IOI[0].PAD;
	pin B7 = D0X25Y33.IOI[1].PAD;
	pin B8 = D0X30Y33.IOI[1].PAD;
	pin B9 = D0X33Y6.IOI[1].PAD;
	pin C1 = D0X0Y28.IOI[0].PAD;
	pin C2 = D0X0Y30.IOI[1].PAD;
	pin C3 = D0X0Y23.IOI[0].PAD;
	pin C4 = D0X16Y33.IOI[1].PAD;
	pin C5 = D0X17Y33.IOI[0].PAD;
	pin C6 = D0X0Y0.IO_BANK[1].VCCIO;
	pin C7 = D0X0Y0.CONFIG.VPP_FAST;
	pin C8 = D0X0Y0.CONFIG.VPP_2V5;
	pin C9 = D0X33Y21.IOI[1].PAD;
	pin D1 = D0X0Y20.IOI[1].PAD;
	pin D2 = D0X0Y23.IOI[1].PAD;
	pin D3 = D0X0Y17.IOI[0].PAD;
	pin D4 = D0X0Y0.POWER.VCCINT;
	pin D5 = D0X8Y33.IOI[1].PAD;
	pin D6 = D0X33Y4.IOI[0].PAD;
	pin D7 = D0X33Y5.IOI[0].PAD;
	pin D8 = D0X33Y17.IOI[0].PAD;
	pin D9 = D0X33Y6.IOI[0].PAD;
	pin E1 = D0X0Y20.IOI[0].PAD;
	pin E2 = D0X0Y17.IOI[1].PAD;
	pin E3 = D0X0Y16.IOI[1].PAD;
	pin E4 = D0X0Y16.IOI[0].PAD;
	pin E5 = D0X7Y33.IOI[1].PAD;
	pin E6 = D0X0Y0.CONFIG.CDONE;
	pin E7 = D0X33Y5.IOI[1].PAD;
	pin E8 = D0X33Y16.IOI[1].PAD;
	pin E9 = D0X0Y0.POWER.VCCINT;
	pin F1 = D0X0Y7.IOI[1].PAD;
	pin F2 = D0X0Y0.POWER.VCCINT;
	pin F3 = D0X0Y7.IOI[0].PAD;
	pin F4 = D0X0Y0.POWER.GND;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X0Y0.POWER.GND;
	pin F7 = D0X31Y0.IOI[1].PAD;
	pin F8 = D0X33Y3.IOI[0].PAD;
	pin F9 = D0X0Y0.POWER.GND;
	pin G1 = D0X0Y5.IOI[0].PAD;
	pin G2 = D0X0Y3.IOI[1].PAD;
	pin G3 = D0X0Y5.IOI[1].PAD;
	pin G4 = D0X16Y0.IOI[1].PAD;
	pin G5 = D0X29Y0.IOI[0].PAD;
	pin G6 = D0X30Y0.IOI[0].PAD;
	pin G7 = D0X31Y0.IOI[0].PAD;
	pin G8 = D0X33Y3.IOI[1].PAD;
	pin G9 = D0X33Y2.IOI[1].PAD;
	pin H1 = D0X3Y0.IOI[0].PAD;
	pin H2 = D0X0Y3.IOI[0].PAD;
	pin H3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin H4 = D0X17Y0.IOI[0].PAD;
	pin H5 = D0X29Y0.IOI[1].PAD;
	pin H6 = D0X0Y0.CONFIG.CRESET_B;
	pin H7 = D0X30Y0.IOI[1].PAD;
	pin H8 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin H9 = D0X33Y2.IOI[0].PAD;
	pin J1 = D0X3Y0.IOI[1].PAD;
	pin J2 = D0X4Y0.IOI[0].PAD;
	pin J3 = D0X4Y0.IOI[1].PAD;
	pin J4 = D0X11Y0.IOI[0].PAD;
	pin J5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J6 = D0X16Y0.PLL40.AGND;
	pin J7 = D0X16Y0.PLL40.AVCC;
	pin J8 = D0X33Y1.IOI[0].PAD;
	pin J9 = D0X33Y1.IOI[1].PAD;
}

// iCE40HX8K-CT256
bond BOND46 {
	pin A1 = D0X4Y33.IOI[1].PAD;
	pin A2 = D0X5Y33.IOI[1].PAD;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = D0X8Y33.IOI[0].PAD;
	pin A6 = D0X9Y33.IOI[0].PAD;
	pin A7 = D0X12Y33.IOI[0].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X18Y33.IOI[1].PAD;
	pin A10 = D0X22Y33.IOI[1].PAD;
	pin A11 = D0X22Y33.IOI[0].PAD;
	pin A12 = D0X0Y0.POWER.GND;
	pin A13 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A14 = D0X0Y0.POWER.VCCINT;
	pin A15 = D0X27Y33.IOI[0].PAD;
	pin A16 = D0X27Y33.IOI[1].PAD;
	pin B1 = D0X0Y30.IOI[0].PAD;
	pin B2 = D0X0Y31.IOI[0].PAD;
	pin B3 = D0X3Y33.IOI[0].PAD;
	pin B4 = D0X6Y33.IOI[1].PAD;
	pin B5 = D0X7Y33.IOI[1].PAD;
	pin B6 = D0X10Y33.IOI[1].PAD;
	pin B7 = D0X11Y33.IOI[0].PAD;
	pin B8 = D0X13Y33.IOI[0].PAD;
	pin B9 = D0X16Y33.IOI[0].PAD;
	pin B10 = D0X24Y33.IOI[0].PAD;
	pin B11 = D0X23Y33.IOI[1].PAD;
	pin B12 = D0X24Y33.IOI[1].PAD;
	pin B13 = D0X26Y33.IOI[1].PAD;
	pin B14 = D0X30Y33.IOI[0].PAD;
	pin B15 = D0X31Y33.IOI[0].PAD;
	pin B16 = D0X33Y30.IOI[0].PAD;
	pin C1 = D0X0Y28.IOI[1].PAD;
	pin C2 = D0X0Y28.IOI[0].PAD;
	pin C3 = D0X1Y33.IOI[0].PAD;
	pin C4 = D0X3Y33.IOI[1].PAD;
	pin C5 = D0X4Y33.IOI[0].PAD;
	pin C6 = D0X10Y33.IOI[0].PAD;
	pin C7 = D0X11Y33.IOI[1].PAD;
	pin C8 = D0X17Y33.IOI[0].PAD;
	pin C9 = D0X20Y33.IOI[0].PAD;
	pin C10 = D0X23Y33.IOI[0].PAD;
	pin C11 = D0X25Y33.IOI[1].PAD;
	pin C12 = D0X29Y33.IOI[1].PAD;
	pin C13 = D0X28Y33.IOI[1].PAD;
	pin C14 = D0X31Y33.IOI[1].PAD;
	pin C15 = D0X0Y0.IO_BANK[1].VCCIO;
	pin C16 = D0X33Y28.IOI[0].PAD;
	pin D1 = D0X0Y25.IOI[0].PAD;
	pin D2 = D0X0Y27.IOI[0].PAD;
	pin D3 = D0X1Y33.IOI[1].PAD;
	pin D4 = D0X2Y33.IOI[1].PAD;
	pin D5 = D0X5Y33.IOI[0].PAD;
	pin D6 = D0X8Y33.IOI[1].PAD;
	pin D7 = D0X9Y33.IOI[1].PAD;
	pin D8 = D0X14Y33.IOI[1].PAD;
	pin D9 = D0X19Y33.IOI[0].PAD;
	pin D10 = D0X20Y33.IOI[1].PAD;
	pin D11 = D0X25Y33.IOI[0].PAD;
	pin D12 = D0X0Y0.CONFIG.VPP_FAST;
	pin D13 = D0X30Y33.IOI[1].PAD;
	pin D14 = D0X33Y31.IOI[0].PAD;
	pin D15 = D0X33Y26.IOI[0].PAD;
	pin D16 = D0X33Y24.IOI[0].PAD;
	pin E1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E2 = D0X0Y23.IOI[0].PAD;
	pin E3 = D0X0Y24.IOI[0].PAD;
	pin E4 = D0X0Y31.IOI[1].PAD;
	pin E5 = D0X2Y33.IOI[0].PAD;
	pin E6 = D0X7Y33.IOI[0].PAD;
	pin E7 = D0X16Y33.PLL40.AGND;
	pin E8 = D0X16Y33.PLL40.AVCC;
	pin E9 = D0X19Y33.IOI[1].PAD;
	pin E10 = D0X26Y33.IOI[0].PAD;
	pin E11 = D0X29Y33.IOI[0].PAD;
	pin E12 = D0X0Y0.CONFIG.VPP_2V5;
	pin E13 = D0X33Y30.IOI[1].PAD;
	pin E14 = D0X33Y27.IOI[1].PAD;
	pin E15 = D0X0Y0.POWER.GND;
	pin E16 = D0X33Y23.IOI[0].PAD;
	pin F1 = D0X0Y20.IOI[0].PAD;
	pin F2 = D0X0Y21.IOI[0].PAD;
	pin F3 = D0X0Y22.IOI[0].PAD;
	pin F4 = D0X0Y27.IOI[1].PAD;
	pin F5 = D0X0Y30.IOI[1].PAD;
	pin F6 = D0X0Y0.POWER.VCCINT;
	pin F7 = D0X16Y33.IOI[1].PAD;
	pin F8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F9 = D0X17Y33.IOI[1].PAD;
	pin F10 = D0X0Y0.POWER.VCCINT;
	pin F11 = D0X33Y26.IOI[1].PAD;
	pin F12 = D0X33Y25.IOI[1].PAD;
	pin F13 = D0X33Y28.IOI[1].PAD;
	pin F14 = D0X33Y25.IOI[0].PAD;
	pin F15 = D0X33Y22.IOI[0].PAD;
	pin F16 = D0X33Y21.IOI[0].PAD;
	pin G1 = D0X0Y17.IOI[0].PAD;
	pin G2 = D0X0Y19.IOI[0].PAD;
	pin G3 = D0X0Y22.IOI[1].PAD;
	pin G4 = D0X0Y24.IOI[1].PAD;
	pin G5 = D0X0Y25.IOI[1].PAD;
	pin G6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = D0X33Y20.IOI[1].PAD;
	pin G11 = D0X33Y21.IOI[1].PAD;
	pin G12 = D0X33Y24.IOI[1].PAD;
	pin G13 = D0X33Y23.IOI[1].PAD;
	pin G14 = D0X33Y22.IOI[1].PAD;
	pin G15 = D0X33Y20.IOI[0].PAD;
	pin G16 = D0X33Y19.IOI[0].PAD;
	pin H1 = D0X0Y16.IOI[0].PAD;
	pin H2 = D0X0Y18.IOI[0].PAD;
	pin H3 = D0X0Y21.IOI[1].PAD;
	pin H4 = D0X0Y19.IOI[1].PAD;
	pin H5 = D0X0Y23.IOI[1].PAD;
	pin H6 = D0X0Y20.IOI[1].PAD;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.GND;
	pin H10 = D0X0Y0.IO_BANK[1].VCCIO;
	pin H11 = D0X33Y16.IOI[1].PAD;
	pin H12 = D0X33Y19.IOI[1].PAD;
	pin H13 = D0X33Y16.IOI[0].PAD;
	pin H14 = D0X33Y17.IOI[1].PAD;
	pin H15 = D0X0Y0.IO_BANK[1].VCCIO;
	pin H16 = D0X33Y17.IOI[0].PAD;
	pin J1 = D0X0Y14.IOI[0].PAD;
	pin J2 = D0X0Y14.IOI[1].PAD;
	pin J3 = D0X0Y16.IOI[1].PAD;
	pin J4 = D0X0Y18.IOI[1].PAD;
	pin J5 = D0X0Y17.IOI[1].PAD;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.GND;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.POWER.GND;
	pin J10 = D0X33Y7.IOI[1].PAD;
	pin J11 = D0X33Y9.IOI[1].PAD;
	pin J12 = D0X33Y14.IOI[1].PAD;
	pin J13 = D0X33Y15.IOI[0].PAD;
	pin J14 = D0X33Y13.IOI[1].PAD;
	pin J15 = D0X33Y11.IOI[1].PAD;
	pin J16 = D0X33Y15.IOI[1].PAD;
	pin K1 = D0X0Y13.IOI[1].PAD;
	pin K2 = D0X0Y0.POWER.GND;
	pin K3 = D0X0Y13.IOI[0].PAD;
	pin K4 = D0X0Y11.IOI[1].PAD;
	pin K5 = D0X0Y9.IOI[1].PAD;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.POWER.GND;
	pin K8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K9 = D0X17Y0.IOI[0].PAD;
	pin K10 = D0X0Y0.POWER.VCCINT;
	pin K11 = D0X29Y0.IOI[0].PAD;
	pin K12 = D0X33Y6.IOI[1].PAD;
	pin K13 = D0X33Y10.IOI[1].PAD;
	pin K14 = D0X33Y11.IOI[0].PAD;
	pin K15 = D0X33Y12.IOI[0].PAD;
	pin K16 = D0X33Y13.IOI[0].PAD;
	pin L1 = D0X0Y12.IOI[0].PAD;
	pin L2 = D0X0Y0.POWER.VCCINT;
	pin L3 = D0X0Y10.IOI[0].PAD;
	pin L4 = D0X0Y12.IOI[1].PAD;
	pin L5 = D0X0Y6.IOI[1].PAD;
	pin L6 = D0X0Y10.IOI[1].PAD;
	pin L7 = D0X0Y8.IOI[1].PAD;
	pin L8 = D0X16Y0.PLL40.AVCC;
	pin L9 = D0X13Y0.IOI[0].PAD;
	pin L10 = D0X19Y0.IOI[1].PAD;
	pin L11 = D0X26Y0.IOI[1].PAD;
	pin L12 = D0X33Y4.IOI[1].PAD;
	pin L13 = D0X33Y5.IOI[1].PAD;
	pin L14 = D0X33Y6.IOI[0].PAD;
	pin L15 = D0X0Y0.POWER.GND;
	pin L16 = D0X33Y10.IOI[0].PAD;
	pin M1 = D0X0Y11.IOI[0].PAD;
	pin M2 = D0X0Y9.IOI[0].PAD;
	pin M3 = D0X0Y7.IOI[0].PAD;
	pin M4 = D0X0Y5.IOI[0].PAD;
	pin M5 = D0X0Y4.IOI[0].PAD;
	pin M6 = D0X0Y7.IOI[1].PAD;
	pin M7 = D0X8Y0.IOI[0].PAD;
	pin M8 = D0X10Y0.IOI[0].PAD;
	pin M9 = D0X16Y0.IOI[0].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X23Y0.IOI[1].PAD;
	pin M12 = D0X27Y0.IOI[1].PAD;
	pin M13 = D0X33Y3.IOI[1].PAD;
	pin M14 = D0X33Y4.IOI[0].PAD;
	pin M15 = D0X33Y8.IOI[0].PAD;
	pin M16 = D0X33Y7.IOI[0].PAD;
	pin N1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin N2 = D0X0Y8.IOI[0].PAD;
	pin N3 = D0X0Y6.IOI[0].PAD;
	pin N4 = D0X0Y3.IOI[0].PAD;
	pin N5 = D0X4Y0.IOI[0].PAD;
	pin N6 = D0X2Y0.IOI[0].PAD;
	pin N7 = D0X9Y0.IOI[0].PAD;
	pin N8 = D0X16Y0.PLL40.AGND;
	pin N9 = D0X15Y0.IOI[0].PAD;
	pin N10 = D0X20Y0.IOI[1].PAD;
	pin N11 = D0X0Y0.CONFIG.CRESET_B;
	pin N12 = D0X26Y0.IOI[0].PAD;
	pin N13 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin N14 = D0X0Y0.CONFIG.TRST_B;
	pin N15 = D0X0Y0.IO_BANK[1].VCCIO;
	pin N16 = D0X33Y5.IOI[0].PAD;
	pin P1 = D0X0Y5.IOI[1].PAD;
	pin P2 = D0X0Y4.IOI[1].PAD;
	pin P3 = D0X0Y0.IO_BANK[2].VCCIO;
	pin P4 = D0X3Y0.IOI[0].PAD;
	pin P5 = D0X5Y0.IOI[0].PAD;
	pin P6 = D0X9Y0.IOI[1].PAD;
	pin P7 = D0X14Y0.IOI[1].PAD;
	pin P8 = D0X12Y0.IOI[0].PAD;
	pin P9 = D0X17Y0.IOI[1].PAD;
	pin P10 = D0X20Y0.IOI[0].PAD;
	pin P11 = D0X30Y0.IOI[1].PAD;
	pin P12 = D0X30Y0.IOI[0].PAD;
	pin P13 = D0X29Y0.IOI[1].PAD;
	pin P14 = D0X33Y2.IOI[0].PAD;
	pin P15 = D0X33Y2.IOI[1].PAD;
	pin P16 = D0X33Y3.IOI[0].PAD;
	pin R1 = D0X0Y3.IOI[1].PAD;
	pin R2 = D0X3Y0.IOI[1].PAD;
	pin R3 = D0X5Y0.IOI[1].PAD;
	pin R4 = D0X7Y0.IOI[1].PAD;
	pin R5 = D0X6Y0.IOI[0].PAD;
	pin R6 = D0X11Y0.IOI[1].PAD;
	pin R7 = D0X0Y0.POWER.GND;
	pin R8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin R9 = D0X16Y0.IOI[1].PAD;
	pin R10 = D0X19Y0.IOI[0].PAD;
	pin R11 = D0X31Y0.IOI[0].PAD;
	pin R12 = D0X31Y0.IOI[1].PAD;
	pin R13 = D0X0Y0.IO_BANK[2].VCCIO;
	pin R14 = D0X33Y1.IOI[0].PAD;
	pin R15 = D0X33Y1.IOI[1].PAD;
	pin R16 = D0X28Y0.IOI[0].PAD;
	pin T1 = D0X2Y0.IOI[1].PAD;
	pin T2 = D0X4Y0.IOI[1].PAD;
	pin T3 = D0X6Y0.IOI[1].PAD;
	pin T4 = D0X0Y0.POWER.GND;
	pin T5 = D0X10Y0.IOI[1].PAD;
	pin T6 = D0X12Y0.IOI[1].PAD;
	pin T7 = D0X13Y0.IOI[1].PAD;
	pin T8 = D0X14Y0.IOI[0].PAD;
	pin T9 = D0X15Y0.IOI[1].PAD;
	pin T10 = D0X21Y0.IOI[0].PAD;
	pin T11 = D0X21Y0.IOI[1].PAD;
	pin T12 = D0X0Y0.POWER.GND;
	pin T13 = D0X24Y0.IOI[0].PAD;
	pin T14 = D0X23Y0.IOI[0].PAD;
	pin T15 = D0X22Y0.IOI[1].PAD;
	pin T16 = D0X27Y0.IOI[0].PAD;
}

// iCE40HX8K-CB132 iCE40HX4K-CB132
bond BOND47 {
	pin A1 = D0X2Y33.IOI[0].PAD;
	pin A2 = D0X3Y33.IOI[0].PAD;
	pin A3 = D0X3Y33.IOI[1].PAD;
	pin A4 = D0X5Y33.IOI[0].PAD;
	pin A5 = D0X10Y33.IOI[1].PAD;
	pin A6 = D0X16Y33.IOI[1].PAD;
	pin A7 = D0X17Y33.IOI[0].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X25Y33.IOI[0].PAD;
	pin A11 = D0X26Y33.IOI[0].PAD;
	pin A12 = D0X30Y33.IOI[1].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y30.IOI[1].PAD;
	pin B14 = D0X33Y28.IOI[0].PAD;
	pin C1 = D0X0Y30.IOI[0].PAD;
	pin C3 = D0X0Y27.IOI[1].PAD;
	pin C4 = D0X4Y33.IOI[0].PAD;
	pin C5 = D0X8Y33.IOI[1].PAD;
	pin C6 = D0X11Y33.IOI[1].PAD;
	pin C7 = D0X14Y33.IOI[1].PAD;
	pin C8 = D0X16Y33.PLL40.AVCC;
	pin C9 = D0X20Y33.IOI[1].PAD;
	pin C10 = D0X22Y33.IOI[1].PAD;
	pin C11 = D0X28Y33.IOI[1].PAD;
	pin C12 = D0X29Y33.IOI[1].PAD;
	pin C14 = D0X33Y24.IOI[1].PAD;
	pin D1 = D0X0Y25.IOI[1].PAD;
	pin D3 = D0X0Y27.IOI[0].PAD;
	pin D4 = D0X0Y22.IOI[1].PAD;
	pin D5 = D0X9Y33.IOI[0].PAD;
	pin D6 = D0X11Y33.IOI[0].PAD;
	pin D7 = D0X13Y33.IOI[1].PAD;
	pin D8 = D0X16Y33.PLL40.AGND;
	pin D9 = D0X21Y33.IOI[1].PAD;
	pin D10 = D0X27Y33.IOI[0].PAD;
	pin D11 = D0X26Y33.IOI[1].PAD;
	pin D12 = D0X33Y27.IOI[1].PAD;
	pin D14 = D0X33Y23.IOI[1].PAD;
	pin E1 = D0X0Y25.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y22.IOI[0].PAD;
	pin E11 = D0X33Y20.IOI[1].PAD;
	pin E12 = D0X33Y21.IOI[0].PAD;
	pin E14 = D0X33Y21.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F3 = D0X0Y21.IOI[0].PAD;
	pin F4 = D0X0Y21.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F11 = D0X33Y19.IOI[1].PAD;
	pin F12 = D0X33Y15.IOI[0].PAD;
	pin F14 = D0X33Y16.IOI[1].PAD;
	pin G1 = D0X0Y17.IOI[0].PAD;
	pin G3 = D0X0Y17.IOI[1].PAD;
	pin G4 = D0X0Y20.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G11 = D0X33Y14.IOI[1].PAD;
	pin G12 = D0X33Y11.IOI[0].PAD;
	pin G14 = D0X33Y17.IOI[0].PAD;
	pin H1 = D0X0Y16.IOI[1].PAD;
	pin H3 = D0X0Y16.IOI[0].PAD;
	pin H4 = D0X0Y20.IOI[1].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H11 = D0X33Y10.IOI[1].PAD;
	pin H12 = D0X33Y6.IOI[1].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y18.IOI[0].PAD;
	pin J3 = D0X0Y18.IOI[1].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J11 = D0X33Y6.IOI[0].PAD;
	pin J12 = D0X33Y5.IOI[1].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K3 = D0X0Y11.IOI[1].PAD;
	pin K4 = D0X0Y11.IOI[0].PAD;
	pin K11 = D0X33Y4.IOI[1].PAD;
	pin K12 = D0X33Y4.IOI[0].PAD;
	pin K14 = D0X33Y5.IOI[0].PAD;
	pin L1 = D0X0Y6.IOI[1].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X12Y0.IOI[0].PAD;
	pin L5 = D0X11Y0.IOI[1].PAD;
	pin L6 = D0X15Y0.IOI[0].PAD;
	pin L7 = D0X16Y0.PLL40.AGND;
	pin L8 = D0X20Y0.IOI[1].PAD;
	pin L9 = D0X29Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X33Y2.IOI[0].PAD;
	pin L14 = D0X33Y3.IOI[1].PAD;
	pin M1 = D0X0Y6.IOI[0].PAD;
	pin M3 = D0X8Y0.IOI[0].PAD;
	pin M4 = D0X7Y0.IOI[1].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X14Y0.IOI[1].PAD;
	pin M7 = D0X15Y0.IOI[1].PAD;
	pin M8 = D0X16Y0.PLL40.AVCC;
	pin M9 = D0X22Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X30Y0.IOI[0].PAD;
	pin M12 = D0X33Y1.IOI[0].PAD;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y4.IOI[1].PAD;
	pin N14 = D0X33Y2.IOI[1].PAD;
	pin P1 = D0X0Y4.IOI[0].PAD;
	pin P2 = D0X4Y0.IOI[0].PAD;
	pin P3 = D0X5Y0.IOI[1].PAD;
	pin P4 = D0X12Y0.IOI[1].PAD;
	pin P5 = D0X13Y0.IOI[0].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X16Y0.IOI[1].PAD;
	pin P8 = D0X17Y0.IOI[0].PAD;
	pin P9 = D0X21Y0.IOI[1].PAD;
	pin P10 = D0X29Y0.IOI[1].PAD;
	pin P11 = D0X30Y0.IOI[1].PAD;
	pin P12 = D0X31Y0.IOI[0].PAD;
	pin P13 = D0X31Y0.IOI[1].PAD;
	pin P14 = D0X33Y1.IOI[1].PAD;
}

// iCE40HX8K-TQ144 iCE40HX4K-TQ144
bond BOND48 {
	pin 1 = D0X0Y30.IOI[1].PAD;
	pin 2 = D0X0Y30.IOI[0].PAD;
	pin 3 = D0X0Y28.IOI[1].PAD;
	pin 4 = D0X0Y28.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.GND;
	pin 6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 7 = D0X0Y27.IOI[1].PAD;
	pin 8 = D0X0Y27.IOI[0].PAD;
	pin 9 = D0X0Y25.IOI[1].PAD;
	pin 10 = D0X0Y25.IOI[0].PAD;
	pin 11 = D0X0Y22.IOI[1].PAD;
	pin 12 = D0X0Y22.IOI[0].PAD;
	pin 13 = D0X0Y0.POWER.GND;
	pin 14 = D0X0Y0.POWER.GND;
	pin 15 = D0X0Y20.IOI[1].PAD;
	pin 16 = D0X0Y20.IOI[0].PAD;
	pin 17 = D0X0Y18.IOI[1].PAD;
	pin 18 = D0X0Y18.IOI[0].PAD;
	pin 19 = D0X0Y17.IOI[1].PAD;
	pin 20 = D0X0Y17.IOI[0].PAD;
	pin 21 = D0X0Y16.IOI[1].PAD;
	pin 22 = D0X0Y16.IOI[0].PAD;
	pin 23 = D0X0Y12.IOI[1].PAD;
	pin 24 = D0X0Y12.IOI[0].PAD;
	pin 25 = D0X0Y11.IOI[1].PAD;
	pin 26 = D0X0Y11.IOI[0].PAD;
	pin 27 = D0X0Y0.POWER.VCCINT;
	pin 28 = D0X0Y6.IOI[1].PAD;
	pin 29 = D0X0Y6.IOI[0].PAD;
	pin 30 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 31 = D0X0Y5.IOI[1].PAD;
	pin 32 = D0X0Y5.IOI[0].PAD;
	pin 33 = D0X0Y4.IOI[1].PAD;
	pin 34 = D0X0Y4.IOI[0].PAD;
	pin 35 = nc;
	pin 36 = nc;
	pin 37 = D0X4Y0.IOI[0].PAD;
	pin 38 = D0X4Y0.IOI[1].PAD;
	pin 39 = D0X6Y0.IOI[1].PAD;
	pin 40 = D0X0Y0.POWER.VCCINT;
	pin 41 = D0X7Y0.IOI[1].PAD;
	pin 42 = D0X8Y0.IOI[0].PAD;
	pin 43 = D0X11Y0.IOI[1].PAD;
	pin 44 = D0X12Y0.IOI[0].PAD;
	pin 45 = D0X12Y0.IOI[1].PAD;
	pin 46 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 47 = D0X15Y0.IOI[1].PAD;
	pin 48 = D0X16Y0.IOI[0].PAD;
	pin 49 = D0X16Y0.IOI[1].PAD;
	pin 50 = nc;
	pin 51 = nc;
	pin 52 = D0X17Y0.IOI[0].PAD;
	pin 53 = D0X16Y0.PLL40.AGND;
	pin 54 = D0X16Y0.PLL40.AVCC;
	pin 55 = D0X22Y0.IOI[1].PAD;
	pin 56 = D0X24Y0.IOI[0].PAD;
	pin 57 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 58 = nc;
	pin 59 = D0X0Y0.POWER.GND;
	pin 60 = D0X24Y0.IOI[1].PAD;
	pin 61 = D0X25Y0.IOI[0].PAD;
	pin 62 = D0X28Y0.IOI[0].PAD;
	pin 63 = D0X29Y0.IOI[0].PAD;
	pin 64 = D0X29Y0.IOI[1].PAD;
	pin 65 = D0X0Y0.CONFIG.CDONE;
	pin 66 = D0X0Y0.CONFIG.CRESET_B;
	pin 67 = D0X30Y0.IOI[0].PAD;
	pin 68 = D0X30Y0.IOI[1].PAD;
	pin 69 = D0X0Y0.POWER.GND;
	pin 70 = D0X31Y0.IOI[0].PAD;
	pin 71 = D0X31Y0.IOI[1].PAD;
	pin 72 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 73 = D0X33Y1.IOI[0].PAD;
	pin 74 = D0X33Y1.IOI[1].PAD;
	pin 75 = D0X33Y2.IOI[0].PAD;
	pin 76 = D0X33Y2.IOI[1].PAD;
	pin 77 = D0X0Y0.CONFIG.TRST_B;
	pin 78 = D0X33Y3.IOI[1].PAD;
	pin 79 = D0X33Y4.IOI[0].PAD;
	pin 80 = D0X33Y4.IOI[1].PAD;
	pin 81 = D0X33Y5.IOI[0].PAD;
	pin 82 = D0X33Y5.IOI[1].PAD;
	pin 83 = D0X33Y6.IOI[0].PAD;
	pin 84 = D0X33Y6.IOI[1].PAD;
	pin 85 = D0X33Y10.IOI[1].PAD;
	pin 86 = D0X0Y0.POWER.GND;
	pin 87 = D0X33Y14.IOI[1].PAD;
	pin 88 = D0X33Y15.IOI[0].PAD;
	pin 89 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 90 = D0X33Y15.IOI[1].PAD;
	pin 91 = D0X33Y16.IOI[0].PAD;
	pin 92 = D0X0Y0.POWER.VCCINT;
	pin 93 = D0X33Y16.IOI[1].PAD;
	pin 94 = D0X33Y17.IOI[0].PAD;
	pin 95 = D0X33Y19.IOI[1].PAD;
	pin 96 = D0X33Y20.IOI[1].PAD;
	pin 97 = D0X33Y21.IOI[0].PAD;
	pin 98 = D0X33Y21.IOI[1].PAD;
	pin 99 = D0X33Y23.IOI[1].PAD;
	pin 100 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 101 = D0X33Y27.IOI[1].PAD;
	pin 102 = D0X33Y28.IOI[0].PAD;
	pin 103 = D0X0Y0.POWER.GND;
	pin 104 = D0X33Y29.IOI[1].PAD;
	pin 105 = D0X33Y30.IOI[0].PAD;
	pin 106 = D0X33Y30.IOI[1].PAD;
	pin 107 = D0X33Y31.IOI[0].PAD;
	pin 108 = D0X0Y0.CONFIG.VPP_2V5;
	pin 109 = D0X0Y0.CONFIG.VPP_FAST;
	pin 110 = D0X31Y33.IOI[1].PAD;
	pin 111 = D0X0Y0.POWER.VCCINT;
	pin 112 = D0X31Y33.IOI[0].PAD;
	pin 113 = D0X30Y33.IOI[1].PAD;
	pin 114 = D0X30Y33.IOI[0].PAD;
	pin 115 = D0X29Y33.IOI[1].PAD;
	pin 116 = D0X29Y33.IOI[0].PAD;
	pin 117 = D0X28Y33.IOI[1].PAD;
	pin 118 = D0X27Y33.IOI[0].PAD;
	pin 119 = D0X26Y33.IOI[1].PAD;
	pin 120 = D0X26Y33.IOI[0].PAD;
	pin 121 = D0X25Y33.IOI[0].PAD;
	pin 122 = D0X20Y33.IOI[1].PAD;
	pin 123 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 124 = D0X20Y33.IOI[0].PAD;
	pin 125 = D0X19Y33.IOI[1].PAD;
	pin 126 = D0X16Y33.PLL40.AVCC;
	pin 127 = D0X16Y33.PLL40.AGND;
	pin 128 = D0X17Y33.IOI[0].PAD;
	pin 129 = D0X16Y33.IOI[1].PAD;
	pin 130 = D0X11Y33.IOI[1].PAD;
	pin 131 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 132 = D0X0Y0.POWER.GND;
	pin 133 = nc;
	pin 134 = D0X8Y33.IOI[1].PAD;
	pin 135 = D0X8Y33.IOI[0].PAD;
	pin 136 = D0X7Y33.IOI[1].PAD;
	pin 137 = D0X7Y33.IOI[0].PAD;
	pin 138 = D0X6Y33.IOI[1].PAD;
	pin 139 = D0X6Y33.IOI[0].PAD;
	pin 140 = D0X0Y0.POWER.GND;
	pin 141 = D0X5Y33.IOI[0].PAD;
	pin 142 = D0X4Y33.IOI[1].PAD;
	pin 143 = D0X4Y33.IOI[0].PAD;
	pin 144 = D0X3Y33.IOI[1].PAD;
}

// iCE40HX8K-CB132R iCE40HX4K-CB132R
bond BOND49 {
	pin A1 = D0X2Y33.IOI[0].PAD;
	pin A2 = D0X3Y33.IOI[0].PAD;
	pin A3 = D0X3Y33.IOI[1].PAD;
	pin A4 = D0X5Y33.IOI[0].PAD;
	pin A5 = D0X10Y33.IOI[1].PAD;
	pin A6 = D0X16Y33.IOI[1].PAD;
	pin A7 = D0X17Y33.IOI[0].PAD;
	pin A8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A9 = D0X0Y0.POWER.GND;
	pin A10 = D0X25Y33.IOI[0].PAD;
	pin A11 = D0X26Y33.IOI[0].PAD;
	pin A12 = D0X30Y33.IOI[1].PAD;
	pin A13 = D0X0Y0.CONFIG.VPP_FAST;
	pin A14 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y30.IOI[1].PAD;
	pin B14 = D0X33Y28.IOI[0].PAD;
	pin C1 = D0X0Y30.IOI[0].PAD;
	pin C3 = D0X0Y27.IOI[1].PAD;
	pin C4 = D0X4Y33.IOI[0].PAD;
	pin C5 = D0X8Y33.IOI[1].PAD;
	pin C6 = D0X11Y33.IOI[1].PAD;
	pin C7 = D0X14Y33.IOI[1].PAD;
	pin C8 = D0X20Y33.IOI[0].PAD;
	pin C9 = D0X20Y33.IOI[1].PAD;
	pin C10 = D0X22Y33.IOI[1].PAD;
	pin C11 = D0X28Y33.IOI[1].PAD;
	pin C12 = D0X29Y33.IOI[1].PAD;
	pin C14 = D0X33Y24.IOI[1].PAD;
	pin D1 = D0X0Y25.IOI[1].PAD;
	pin D3 = D0X0Y27.IOI[0].PAD;
	pin D4 = D0X0Y22.IOI[1].PAD;
	pin D5 = D0X9Y33.IOI[0].PAD;
	pin D6 = D0X11Y33.IOI[0].PAD;
	pin D7 = D0X13Y33.IOI[1].PAD;
	pin D8 = D0X19Y33.IOI[1].PAD;
	pin D9 = D0X21Y33.IOI[1].PAD;
	pin D10 = D0X27Y33.IOI[0].PAD;
	pin D11 = D0X26Y33.IOI[1].PAD;
	pin D12 = D0X33Y27.IOI[1].PAD;
	pin D14 = D0X33Y23.IOI[1].PAD;
	pin E1 = D0X0Y25.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E4 = D0X0Y22.IOI[0].PAD;
	pin E11 = D0X33Y20.IOI[1].PAD;
	pin E12 = D0X33Y21.IOI[0].PAD;
	pin E14 = D0X33Y21.IOI[1].PAD;
	pin F1 = D0X0Y0.POWER.GND;
	pin F3 = D0X0Y21.IOI[0].PAD;
	pin F4 = D0X0Y21.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F7 = D0X0Y0.POWER.GND;
	pin F8 = D0X0Y0.POWER.VCCINT;
	pin F9 = D0X0Y0.IO_BANK[1].VCCIO;
	pin F11 = D0X33Y19.IOI[1].PAD;
	pin F12 = D0X33Y15.IOI[0].PAD;
	pin F14 = D0X33Y16.IOI[1].PAD;
	pin G1 = D0X0Y17.IOI[0].PAD;
	pin G3 = D0X0Y17.IOI[1].PAD;
	pin G4 = D0X0Y20.IOI[0].PAD;
	pin G6 = D0X0Y0.POWER.VCCINT;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G11 = D0X33Y14.IOI[1].PAD;
	pin G12 = D0X33Y11.IOI[0].PAD;
	pin G14 = D0X33Y17.IOI[0].PAD;
	pin H1 = D0X0Y16.IOI[1].PAD;
	pin H3 = D0X0Y16.IOI[0].PAD;
	pin H4 = D0X0Y20.IOI[1].PAD;
	pin H6 = D0X0Y0.POWER.GND;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.VCCINT;
	pin H11 = D0X33Y10.IOI[1].PAD;
	pin H12 = D0X33Y6.IOI[1].PAD;
	pin H14 = D0X0Y0.IO_BANK[1].VCCIO;
	pin J1 = D0X0Y18.IOI[0].PAD;
	pin J3 = D0X0Y18.IOI[1].PAD;
	pin J4 = D0X0Y0.POWER.VCCINT;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.VCCINT;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J11 = D0X33Y6.IOI[0].PAD;
	pin J12 = D0X33Y5.IOI[1].PAD;
	pin J14 = D0X0Y0.POWER.GND;
	pin K1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin K3 = D0X0Y11.IOI[1].PAD;
	pin K4 = D0X0Y11.IOI[0].PAD;
	pin K11 = D0X33Y4.IOI[1].PAD;
	pin K12 = D0X33Y4.IOI[0].PAD;
	pin K14 = D0X33Y5.IOI[0].PAD;
	pin L1 = D0X0Y6.IOI[1].PAD;
	pin L3 = D0X0Y0.POWER.GND;
	pin L4 = D0X12Y0.IOI[0].PAD;
	pin L5 = D0X11Y0.IOI[1].PAD;
	pin L6 = D0X15Y0.IOI[0].PAD;
	pin L7 = D0X19Y0.IOI[0].PAD;
	pin L8 = D0X20Y0.IOI[1].PAD;
	pin L9 = D0X29Y0.IOI[0].PAD;
	pin L10 = D0X0Y0.CONFIG.CRESET_B;
	pin L11 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin L12 = D0X33Y2.IOI[0].PAD;
	pin L14 = D0X33Y3.IOI[1].PAD;
	pin M1 = D0X0Y6.IOI[0].PAD;
	pin M3 = D0X8Y0.IOI[0].PAD;
	pin M4 = D0X7Y0.IOI[1].PAD;
	pin M5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin M6 = D0X14Y0.IOI[1].PAD;
	pin M7 = D0X15Y0.IOI[1].PAD;
	pin M8 = D0X19Y0.IOI[1].PAD;
	pin M9 = D0X22Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X30Y0.IOI[0].PAD;
	pin M12 = D0X33Y1.IOI[0].PAD;
	pin M14 = D0X0Y0.CONFIG.TRST_B;
	pin N1 = D0X0Y4.IOI[1].PAD;
	pin N14 = D0X33Y2.IOI[1].PAD;
	pin P1 = D0X0Y4.IOI[0].PAD;
	pin P2 = D0X4Y0.IOI[0].PAD;
	pin P3 = D0X5Y0.IOI[1].PAD;
	pin P4 = D0X12Y0.IOI[1].PAD;
	pin P5 = D0X13Y0.IOI[0].PAD;
	pin P6 = D0X0Y0.POWER.GND;
	pin P7 = D0X16Y0.IOI[1].PAD;
	pin P8 = D0X17Y0.IOI[0].PAD;
	pin P9 = D0X21Y0.IOI[1].PAD;
	pin P10 = D0X29Y0.IOI[1].PAD;
	pin P11 = D0X30Y0.IOI[1].PAD;
	pin P12 = D0X31Y0.IOI[0].PAD;
	pin P13 = D0X31Y0.IOI[1].PAD;
	pin P14 = D0X33Y1.IOI[1].PAD;
}

// iCE40LP4K-CM225
bond BOND50 {
	pin A1 = D0X1Y33.IOI[1].PAD;
	pin A2 = D0X3Y33.IOI[1].PAD;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = D0X6Y33.IOI[1].PAD;
	pin A6 = D0X11Y33.IOI[0].PAD;
	pin A7 = D0X12Y33.IOI[0].PAD;
	pin A8 = D0X17Y33.IOI[1].PAD;
	pin A9 = D0X18Y33.IOI[1].PAD;
	pin A10 = nc;
	pin A11 = D0X23Y33.IOI[1].PAD;
	pin A12 = D0X0Y0.POWER.GND;
	pin A13 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A14 = D0X0Y0.POWER.VCCINT;
	pin A15 = D0X31Y33.IOI[0].PAD;
	pin B1 = nc;
	pin B2 = D0X2Y33.IOI[1].PAD;
	pin B3 = D0X4Y33.IOI[1].PAD;
	pin B4 = D0X5Y33.IOI[1].PAD;
	pin B5 = D0X7Y33.IOI[1].PAD;
	pin B6 = D0X10Y33.IOI[0].PAD;
	pin B7 = D0X14Y33.IOI[0].PAD;
	pin B8 = D0X19Y33.IOI[1].PAD;
	pin B9 = D0X18Y33.IOI[0].PAD;
	pin B10 = D0X22Y33.IOI[0].PAD;
	pin B11 = D0X23Y33.IOI[0].PAD;
	pin B12 = D0X25Y33.IOI[1].PAD;
	pin B13 = D0X27Y33.IOI[1].PAD;
	pin B14 = D0X31Y33.IOI[1].PAD;
	pin B15 = D0X33Y31.IOI[0].PAD;
	pin C1 = D0X0Y28.IOI[0].PAD;
	pin C2 = nc;
	pin C3 = D0X2Y33.IOI[0].PAD;
	pin C4 = D0X3Y33.IOI[0].PAD;
	pin C5 = D0X5Y33.IOI[0].PAD;
	pin C6 = D0X13Y33.IOI[0].PAD;
	pin C7 = D0X11Y33.IOI[1].PAD;
	pin C8 = D0X19Y33.IOI[0].PAD;
	pin C9 = D0X17Y33.IOI[0].PAD;
	pin C10 = D0X20Y33.IOI[0].PAD;
	pin C11 = D0X24Y33.IOI[1].PAD;
	pin C12 = D0X30Y33.IOI[1].PAD;
	pin C13 = D0X30Y33.IOI[0].PAD;
	pin C14 = D0X33Y30.IOI[0].PAD;
	pin C15 = D0X0Y0.IO_BANK[1].VCCIO;
	pin D1 = D0X0Y25.IOI[0].PAD;
	pin D2 = D0X0Y24.IOI[1].PAD;
	pin D3 = D0X0Y27.IOI[0].PAD;
	pin D4 = D0X0Y30.IOI[0].PAD;
	pin D5 = D0X4Y33.IOI[0].PAD;
	pin D6 = D0X9Y33.IOI[0].PAD;
	pin D7 = D0X10Y33.IOI[1].PAD;
	pin D8 = D0X16Y33.IOI[1].PAD;
	pin D9 = D0X26Y33.IOI[1].PAD;
	pin D10 = D0X25Y33.IOI[0].PAD;
	pin D11 = D0X28Y33.IOI[1].PAD;
	pin D12 = D0X0Y0.CONFIG.VPP_FAST;
	pin D13 = D0X33Y27.IOI[1].PAD;
	pin D14 = D0X33Y25.IOI[0].PAD;
	pin D15 = D0X33Y27.IOI[0].PAD;
	pin E1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin E2 = D0X0Y24.IOI[0].PAD;
	pin E3 = D0X0Y28.IOI[1].PAD;
	pin E4 = D0X0Y30.IOI[1].PAD;
	pin E5 = D0X0Y27.IOI[1].PAD;
	pin E6 = D0X0Y25.IOI[1].PAD;
	pin E7 = D0X16Y33.PLL40.AGND;
	pin E8 = D0X16Y33.PLL40.AVCC;
	pin E9 = D0X26Y33.IOI[0].PAD;
	pin E10 = D0X27Y33.IOI[0].PAD;
	pin E11 = D0X29Y33.IOI[1].PAD;
	pin E12 = D0X0Y0.CONFIG.VPP_2V5;
	pin E13 = D0X33Y28.IOI[0].PAD;
	pin E14 = D0X33Y24.IOI[0].PAD;
	pin E15 = D0X0Y0.POWER.GND;
	pin F1 = D0X0Y20.IOI[0].PAD;
	pin F2 = D0X0Y21.IOI[0].PAD;
	pin F3 = D0X0Y21.IOI[1].PAD;
	pin F4 = D0X0Y22.IOI[0].PAD;
	pin F5 = D0X0Y22.IOI[1].PAD;
	pin F6 = D0X0Y0.POWER.VCCINT;
	pin F7 = D0X8Y33.IOI[1].PAD;
	pin F8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F9 = D0X20Y33.IOI[1].PAD;
	pin F10 = D0X0Y0.POWER.VCCINT;
	pin F11 = D0X33Y24.IOI[1].PAD;
	pin F12 = D0X33Y23.IOI[1].PAD;
	pin F13 = D0X33Y23.IOI[0].PAD;
	pin F14 = D0X33Y21.IOI[0].PAD;
	pin F15 = D0X33Y22.IOI[0].PAD;
	pin G1 = nc;
	pin G2 = D0X0Y20.IOI[1].PAD;
	pin G3 = nc;
	pin G4 = D0X0Y17.IOI[0].PAD;
	pin G5 = D0X0Y18.IOI[1].PAD;
	pin G6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = D0X33Y20.IOI[1].PAD;
	pin G11 = D0X33Y19.IOI[1].PAD;
	pin G12 = D0X33Y21.IOI[1].PAD;
	pin G13 = D0X33Y17.IOI[0].PAD;
	pin G14 = D0X33Y20.IOI[0].PAD;
	pin G15 = D0X33Y19.IOI[0].PAD;
	pin H1 = D0X0Y16.IOI[0].PAD;
	pin H2 = D0X0Y18.IOI[0].PAD;
	pin H3 = D0X0Y14.IOI[1].PAD;
	pin H4 = D0X0Y13.IOI[1].PAD;
	pin H5 = D0X0Y16.IOI[1].PAD;
	pin H6 = D0X0Y17.IOI[1].PAD;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.GND;
	pin H10 = D0X0Y0.IO_BANK[1].VCCIO;
	pin H11 = D0X33Y14.IOI[1].PAD;
	pin H12 = D0X33Y16.IOI[1].PAD;
	pin H13 = D0X33Y15.IOI[1].PAD;
	pin H14 = D0X33Y15.IOI[0].PAD;
	pin H15 = D0X0Y0.POWER.VCCINT;
	pin J1 = D0X0Y13.IOI[0].PAD;
	pin J2 = D0X0Y12.IOI[0].PAD;
	pin J3 = D0X0Y14.IOI[0].PAD;
	pin J4 = D0X0Y11.IOI[1].PAD;
	pin J5 = D0X0Y12.IOI[1].PAD;
	pin J6 = D0X0Y0.IO_BANK[3].VCCIO;
	pin J7 = D0X0Y0.POWER.GND;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.POWER.GND;
	pin J10 = D0X33Y5.IOI[1].PAD;
	pin J11 = D0X33Y10.IOI[1].PAD;
	pin J12 = D0X33Y6.IOI[1].PAD;
	pin J13 = nc;
	pin J14 = D0X33Y14.IOI[0].PAD;
	pin J15 = D0X33Y13.IOI[0].PAD;
	pin K1 = D0X0Y11.IOI[0].PAD;
	pin K2 = D0X0Y0.POWER.GND;
	pin K3 = nc;
	pin K4 = D0X0Y4.IOI[0].PAD;
	pin K5 = D0X0Y6.IOI[1].PAD;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.POWER.GND;
	pin K8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K9 = D0X20Y0.IOI[1].PAD;
	pin K10 = D0X0Y0.POWER.VCCINT;
	pin K11 = D0X29Y0.IOI[0].PAD;
	pin K12 = D0X33Y4.IOI[1].PAD;
	pin K13 = D0X33Y5.IOI[0].PAD;
	pin K14 = nc;
	pin K15 = D0X33Y9.IOI[0].PAD;
	pin L1 = nc;
	pin L2 = D0X0Y0.POWER.VCCINT;
	pin L3 = D0X0Y7.IOI[1].PAD;
	pin L4 = D0X0Y3.IOI[0].PAD;
	pin L5 = D0X4Y0.IOI[0].PAD;
	pin L6 = D0X7Y0.IOI[0].PAD;
	pin L7 = D0X12Y0.IOI[0].PAD;
	pin L8 = D0X16Y0.PLL40.AVCC;
	pin L9 = D0X17Y0.IOI[0].PAD;
	pin L10 = D0X21Y0.IOI[1].PAD;
	pin L11 = D0X30Y0.IOI[1].PAD;
	pin L12 = D0X33Y3.IOI[1].PAD;
	pin L13 = D0X33Y6.IOI[0].PAD;
	pin L14 = nc;
	pin L15 = D0X0Y0.POWER.GND;
	pin M1 = D0X0Y7.IOI[0].PAD;
	pin M2 = D0X0Y6.IOI[0].PAD;
	pin M3 = D0X0Y5.IOI[0].PAD;
	pin M4 = D0X0Y3.IOI[1].PAD;
	pin M5 = D0X6Y0.IOI[0].PAD;
	pin M6 = D0X8Y0.IOI[0].PAD;
	pin M7 = D0X13Y0.IOI[1].PAD;
	pin M8 = D0X15Y0.IOI[0].PAD;
	pin M9 = D0X19Y0.IOI[1].PAD;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X30Y0.IOI[0].PAD;
	pin M12 = D0X31Y0.IOI[1].PAD;
	pin M13 = D0X33Y4.IOI[0].PAD;
	pin M14 = nc;
	pin M15 = D0X33Y3.IOI[0].PAD;
	pin N1 = D0X0Y0.IO_BANK[3].VCCIO;
	pin N2 = D0X0Y5.IOI[1].PAD;
	pin N3 = D0X2Y0.IOI[0].PAD;
	pin N4 = D0X3Y0.IOI[0].PAD;
	pin N5 = D0X9Y0.IOI[1].PAD;
	pin N6 = D0X12Y0.IOI[1].PAD;
	pin N7 = D0X16Y0.IOI[1].PAD;
	pin N8 = D0X16Y0.PLL40.AGND;
	pin N9 = D0X20Y0.IOI[0].PAD;
	pin N10 = D0X22Y0.IOI[1].PAD;
	pin N11 = D0X0Y0.CONFIG.CRESET_B;
	pin N12 = D0X31Y0.IOI[0].PAD;
	pin N13 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin N14 = D0X0Y0.CONFIG.TRST_B;
	pin N15 = D0X0Y0.IO_BANK[1].VCCIO;
	pin P1 = D0X0Y4.IOI[1].PAD;
	pin P2 = D0X2Y0.IOI[1].PAD;
	pin P3 = D0X0Y0.IO_BANK[2].VCCIO;
	pin P4 = D0X7Y0.IOI[1].PAD;
	pin P5 = D0X10Y0.IOI[1].PAD;
	pin P6 = D0X14Y0.IOI[1].PAD;
	pin P7 = D0X17Y0.IOI[1].PAD;
	pin P8 = D0X19Y0.IOI[0].PAD;
	pin P9 = D0X22Y0.IOI[0].PAD;
	pin P10 = D0X23Y0.IOI[0].PAD;
	pin P11 = D0X25Y0.IOI[0].PAD;
	pin P12 = D0X29Y0.IOI[1].PAD;
	pin P13 = D0X27Y0.IOI[0].PAD;
	pin P14 = D0X33Y2.IOI[1].PAD;
	pin P15 = D0X33Y1.IOI[1].PAD;
	pin R1 = D0X3Y0.IOI[1].PAD;
	pin R2 = D0X4Y0.IOI[1].PAD;
	pin R3 = D0X6Y0.IOI[1].PAD;
	pin R4 = D0X8Y0.IOI[1].PAD;
	pin R5 = D0X11Y0.IOI[1].PAD;
	pin R6 = D0X15Y0.IOI[1].PAD;
	pin R7 = D0X0Y0.POWER.GND;
	pin R8 = D0X0Y0.POWER.VCCINT;
	pin R9 = D0X21Y0.IOI[0].PAD;
	pin R10 = D0X24Y0.IOI[0].PAD;
	pin R11 = D0X26Y0.IOI[0].PAD;
	pin R12 = D0X28Y0.IOI[0].PAD;
	pin R13 = D0X0Y0.IO_BANK[2].VCCIO;
	pin R14 = D0X33Y2.IOI[0].PAD;
	pin R15 = D0X33Y1.IOI[0].PAD;
}

// iCE40LP384-CM81
bond BOND51 {
	pin A1 = D0X1Y9.IOI[1].PAD;
	pin A2 = D0X2Y9.IOI[1].PAD;
	pin A3 = D0X3Y9.IOI[0].PAD;
	pin A4 = nc;
	pin A5 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A6 = D0X5Y9.IOI[0].PAD;
	pin A7 = D0X6Y9.IOI[0].PAD;
	pin A8 = nc;
	pin A9 = D0X7Y8.IOI[1].PAD;
	pin B1 = D0X0Y7.IOI[0].PAD;
	pin B2 = D0X0Y8.IOI[0].PAD;
	pin B3 = D0X1Y9.IOI[0].PAD;
	pin B4 = nc;
	pin B5 = D0X4Y9.IOI[1].PAD;
	pin B6 = D0X5Y9.IOI[1].PAD;
	pin B7 = D0X6Y9.IOI[1].PAD;
	pin B8 = nc;
	pin B9 = D0X7Y8.IOI[0].PAD;
	pin C1 = D0X0Y7.IOI[1].PAD;
	pin C2 = D0X0Y8.IOI[1].PAD;
	pin C3 = nc;
	pin C4 = D0X4Y9.IOI[0].PAD;
	pin C5 = D0X3Y9.IOI[1].PAD;
	pin C6 = D0X0Y0.IO_BANK[1].VCCIO;
	pin C7 = D0X0Y0.CONFIG.VPP_FAST;
	pin C8 = D0X0Y0.CONFIG.VPP_2V5;
	pin C9 = D0X7Y7.IOI[1].PAD;
	pin D1 = D0X0Y6.IOI[0].PAD;
	pin D2 = nc;
	pin D3 = D0X0Y5.IOI[0].PAD;
	pin D4 = D0X0Y0.POWER.VCCINT;
	pin D5 = D0X2Y9.IOI[0].PAD;
	pin D6 = D0X7Y6.IOI[0].PAD;
	pin D7 = D0X7Y5.IOI[1].PAD;
	pin D8 = D0X7Y5.IOI[0].PAD;
	pin D9 = D0X7Y7.IOI[0].PAD;
	pin E1 = D0X0Y5.IOI[1].PAD;
	pin E2 = D0X0Y3.IOI[1].PAD;
	pin E3 = D0X0Y4.IOI[1].PAD;
	pin E4 = D0X0Y6.IOI[1].PAD;
	pin E5 = nc;
	pin E6 = D0X0Y0.CONFIG.CDONE;
	pin E7 = D0X7Y6.IOI[1].PAD;
	pin E8 = D0X7Y4.IOI[1].PAD;
	pin E9 = D0X0Y0.POWER.VCCINT;
	pin F1 = D0X0Y3.IOI[0].PAD;
	pin F2 = D0X0Y0.POWER.VCCINT;
	pin F3 = D0X0Y4.IOI[0].PAD;
	pin F4 = D0X0Y0.POWER.GND;
	pin F5 = D0X0Y0.POWER.GND;
	pin F6 = D0X0Y0.POWER.GND;
	pin F7 = D0X6Y0.IOI[1].PAD;
	pin F8 = D0X7Y3.IOI[1].PAD;
	pin F9 = D0X0Y0.POWER.GND;
	pin G1 = D0X0Y2.IOI[1].PAD;
	pin G2 = D0X0Y1.IOI[0].PAD;
	pin G3 = D0X0Y2.IOI[0].PAD;
	pin G4 = nc;
	pin G5 = D0X4Y0.IOI[0].PAD;
	pin G6 = D0X5Y0.IOI[0].PAD;
	pin G7 = D0X6Y0.IOI[0].PAD;
	pin G8 = D0X7Y4.IOI[0].PAD;
	pin G9 = D0X7Y2.IOI[1].PAD;
	pin H1 = D0X1Y0.IOI[0].PAD;
	pin H2 = D0X0Y1.IOI[1].PAD;
	pin H3 = D0X0Y0.IO_BANK[3].VCCIO;
	pin H4 = D0X3Y0.IOI[0].PAD;
	pin H5 = D0X4Y0.IOI[1].PAD;
	pin H6 = D0X0Y0.CONFIG.CRESET_B;
	pin H7 = D0X5Y0.IOI[1].PAD;
	pin H8 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin H9 = D0X7Y2.IOI[0].PAD;
	pin J1 = D0X1Y0.IOI[1].PAD;
	pin J2 = D0X2Y0.IOI[0].PAD;
	pin J3 = D0X2Y0.IOI[1].PAD;
	pin J4 = nc;
	pin J5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin J6 = D0X3Y0.IOI[1].PAD;
	pin J7 = nc;
	pin J8 = D0X7Y1.IOI[0].PAD;
	pin J9 = D0X7Y1.IOI[1].PAD;
}

// iCE40LP384-CM49
bond BOND52 {
	pin A1 = D0X0Y7.IOI[1].PAD;
	pin A2 = D0X2Y9.IOI[1].PAD;
	pin A3 = D0X3Y9.IOI[0].PAD;
	pin A4 = D0X4Y9.IOI[1].PAD;
	pin A5 = D0X5Y9.IOI[0].PAD;
	pin A6 = D0X6Y9.IOI[0].PAD;
	pin A7 = D0X6Y9.IOI[1].PAD;
	pin B1 = D0X0Y7.IOI[0].PAD;
	pin B2 = D0X0Y6.IOI[0].PAD;
	pin B3 = D0X2Y9.IOI[0].PAD;
	pin B4 = D0X4Y9.IOI[0].PAD;
	pin B5 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B6 = D0X0Y0.IO_BANK[1].VCCIO;
	pin B7 = D0X0Y0.CONFIG.VPP_2V5;
	pin C1 = D0X0Y5.IOI[1].PAD;
	pin C2 = D0X0Y6.IOI[1].PAD;
	pin C3 = D0X0Y0.POWER.VCCINT;
	pin C4 = D0X3Y9.IOI[1].PAD;
	pin C5 = D0X7Y6.IOI[1].PAD;
	pin C6 = D0X7Y5.IOI[1].PAD;
	pin C7 = D0X7Y6.IOI[0].PAD;
	pin D1 = D0X0Y4.IOI[0].PAD;
	pin D2 = D0X0Y5.IOI[0].PAD;
	pin D3 = D0X0Y2.IOI[0].PAD;
	pin D4 = D0X5Y9.IOI[1].PAD;
	pin D5 = D0X0Y0.CONFIG.CDONE;
	pin D6 = D0X7Y4.IOI[1].PAD;
	pin D7 = D0X7Y5.IOI[0].PAD;
	pin E1 = D0X0Y0.POWER.VCCINT;
	pin E2 = D0X0Y4.IOI[1].PAD;
	pin E3 = D0X0Y0.POWER.GND;
	pin E4 = D0X0Y0.POWER.GND;
	pin E5 = D0X0Y0.POWER.GND;
	pin E6 = D0X6Y0.IOI[1].PAD;
	pin E7 = D0X7Y4.IOI[0].PAD;
	pin F1 = D0X0Y2.IOI[1].PAD;
	pin F2 = D0X0Y1.IOI[0].PAD;
	pin F3 = D0X3Y0.IOI[1].PAD;
	pin F4 = D0X4Y0.IOI[0].PAD;
	pin F5 = D0X5Y0.IOI[0].PAD;
	pin F6 = D0X6Y0.IOI[0].PAD;
	pin F7 = D0X7Y3.IOI[1].PAD;
	pin G1 = D0X0Y1.IOI[1].PAD;
	pin G2 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK[3].VCCIO;
	pin G3 = D0X3Y0.IOI[0].PAD;
	pin G4 = D0X4Y0.IOI[1].PAD;
	pin G5 = D0X0Y0.CONFIG.CRESET_B;
	pin G6 = D0X5Y0.IOI[1].PAD;
	pin G7 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40LP384-CM36
bond BOND53 {
	pin A1 = D0X0Y7.IOI[0].PAD;
	pin A2 = D0X2Y9.IOI[1].PAD;
	pin A3 = D0X3Y9.IOI[1].PAD;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X0Y0.IO_BANK[1].VCCIO;
	pin A6 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X0Y7.IOI[1].PAD;
	pin B2 = D0X0Y0.POWER.VCCINT;
	pin B3 = D0X4Y9.IOI[0].PAD;
	pin B4 = D0X7Y5.IOI[0].PAD;
	pin B5 = D0X7Y5.IOI[1].PAD;
	pin B6 = D0X7Y6.IOI[0].PAD;
	pin C1 = D0X0Y5.IOI[0].PAD;
	pin C2 = D0X0Y5.IOI[1].PAD;
	pin C3 = D0X2Y9.IOI[0].PAD;
	pin C4 = D0X0Y0.CONFIG.CDONE;
	pin C5 = D0X7Y4.IOI[1].PAD;
	pin C6 = D0X7Y6.IOI[1].PAD;
	pin D1 = D0X0Y4.IOI[1].PAD;
	pin D2 = D0X0Y0.POWER.GND;
	pin D3 = D0X0Y0.POWER.GND;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X6Y0.IOI[1].PAD;
	pin D6 = D0X7Y4.IOI[0].PAD;
	pin E1 = D0X0Y4.IOI[0].PAD;
	pin E2 = D0X3Y0.IOI[1].PAD;
	pin E3 = D0X4Y0.IOI[0].PAD;
	pin E4 = D0X5Y0.IOI[0].PAD;
	pin E5 = D0X6Y0.IOI[0].PAD;
	pin E6 = D0X7Y3.IOI[1].PAD;
	pin F1 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK[3].VCCIO;
	pin F2 = D0X3Y0.IOI[0].PAD;
	pin F3 = D0X4Y0.IOI[1].PAD;
	pin F4 = D0X0Y0.CONFIG.CRESET_B;
	pin F5 = D0X5Y0.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40LP384-QN32
bond BOND54 {
	pin 1 = D0X0Y7.IOI[0].PAD;
	pin 2 = D0X0Y7.IOI[1].PAD;
	pin 3 = D0X0Y0.POWER.GND;
	pin 4 = D0X0Y0.IO_BANK[3].VCCIO;
	pin 5 = D0X0Y5.IOI[1].PAD;
	pin 6 = D0X0Y5.IOI[0].PAD;
	pin 7 = D0X0Y4.IOI[0].PAD;
	pin 8 = D0X0Y4.IOI[1].PAD;
	pin 9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 10 = D0X0Y0.CONFIG.CRESET_B;
	pin 11 = D0X0Y0.CONFIG.CDONE;
	pin 12 = D0X5Y0.IOI[0].PAD;
	pin 13 = D0X5Y0.IOI[1].PAD;
	pin 14 = D0X6Y0.IOI[1].PAD;
	pin 15 = D0X6Y0.IOI[0].PAD;
	pin 16 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 17 = D0X0Y0.IO_BANK[1].VCCIO;
	pin 18 = D0X7Y4.IOI[0].PAD;
	pin 19 = D0X7Y4.IOI[1].PAD;
	pin 20 = D0X7Y5.IOI[0].PAD;
	pin 21 = D0X0Y0.POWER.GND;
	pin 22 = D0X7Y6.IOI[0].PAD;
	pin 23 = D0X7Y6.IOI[1].PAD;
	pin 24 = D0X0Y0.CONFIG.VPP_2V5;
	pin 25 = D0X0Y0.POWER.VCCINT;
	pin 26 = D0X6Y9.IOI[0].PAD;
	pin 27 = D0X5Y9.IOI[0].PAD;
	pin 28 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 29 = D0X4Y9.IOI[0].PAD;
	pin 30 = D0X3Y9.IOI[1].PAD;
	pin 31 = D0X2Y9.IOI[0].PAD;
	pin 32 = D0X2Y9.IOI[1].PAD;
}

// iCE40LM4K-UMG225
bond BOND55 {
	pin A1 = D0X4Y21.IOI[0].PAD;
	pin A2 = D0X17Y21.IOI[0].PAD;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = D0X21Y21.IOI[0].PAD;
	pin A6 = D0X5Y21.IOI[0].PAD;
	pin A7 = D0X5Y21.IOI[1].PAD;
	pin A8 = D0X13Y21.IOI[1].PAD;
	pin A9 = D0X9Y21.IOI[0].PAD;
	pin A10 = nc;
	pin A11 = nc;
	pin A12 = D0X0Y0.POWER.GND;
	pin A13 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A14 = D0X0Y0.POWER.VCCINT;
	pin A15 = D0X19Y21.IOI[0].PAD;
	pin B1 = D0X23Y21.IOI[0].PAD;
	pin B2 = D0X18Y21.IOI[0].PAD;
	pin B3 = D0X22Y21.IOI[1].PAD;
	pin B4 = D0X21Y21.IOI[1].PAD;
	pin B5 = D0X14Y21.IOI[0].PAD;
	pin B6 = D0X7Y21.IOI[0].PAD;
	pin B7 = nc;
	pin B8 = D0X8Y21.IOI[0].PAD;
	pin B9 = D0X9Y21.IOI[1].PAD;
	pin B10 = nc;
	pin B11 = nc;
	pin B12 = nc;
	pin B13 = nc;
	pin B14 = nc;
	pin B15 = nc;
	pin C1 = nc;
	pin C2 = D0X23Y21.IOI[1].PAD;
	pin C3 = D0X4Y21.IOI[1].PAD;
	pin C4 = D0X18Y21.IOI[1].PAD;
	pin C5 = D0X22Y21.IOI[0].PAD;
	pin C6 = D0X12Y21.IOI[0].PAD;
	pin C7 = D0X6Y21.IOI[0].PAD;
	pin C8 = D0X8Y21.IOI[1].PAD;
	pin C9 = D0X13Y21.IOI[0].PAD;
	pin C10 = nc;
	pin C11 = nc;
	pin C12 = nc;
	pin C13 = nc;
	pin C14 = nc;
	pin C15 = nc;
	pin D1 = nc;
	pin D2 = nc;
	pin D3 = D0X16Y21.IOI[0].PAD;
	pin D4 = nc;
	pin D5 = D0X17Y21.IOI[1].PAD;
	pin D6 = D0X7Y21.IOI[1].PAD;
	pin D7 = D0X6Y21.IOI[1].PAD;
	pin D8 = D0X12Y21.IOI[1].PAD;
	pin D9 = nc;
	pin D10 = nc;
	pin D11 = nc;
	pin D12 = nc;
	pin D13 = nc;
	pin D14 = nc;
	pin D15 = nc;
	pin E1 = nc;
	pin E2 = nc;
	pin E3 = nc;
	pin E4 = nc;
	pin E5 = D0X16Y21.IOI[1].PAD;
	pin E6 = nc;
	pin E7 = D0X12Y21.PLL40.AGND;
	pin E8 = D0X12Y21.PLL40.AVCC;
	pin E9 = nc;
	pin E10 = nc;
	pin E11 = nc;
	pin E12 = nc;
	pin E13 = nc;
	pin E14 = nc;
	pin E15 = D0X0Y0.POWER.GND;
	pin F1 = nc;
	pin F2 = D0X15Y21.IOI[1].PAD;
	pin F3 = D0X15Y21.IOI[0].PAD;
	pin F4 = nc;
	pin F5 = nc;
	pin F6 = D0X0Y0.POWER.VCCINT;
	pin F7 = D0X14Y21.IOI[1].PAD;
	pin F8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F9 = D0X19Y21.IOI[1].PAD;
	pin F10 = D0X0Y0.POWER.VCCINT;
	pin F11 = nc;
	pin F12 = nc;
	pin F13 = nc;
	pin F14 = nc;
	pin F15 = nc;
	pin G1 = nc;
	pin G2 = nc;
	pin G3 = nc;
	pin G4 = nc;
	pin G5 = nc;
	pin G6 = nc;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = nc;
	pin G11 = nc;
	pin G12 = nc;
	pin G13 = nc;
	pin G14 = nc;
	pin G15 = nc;
	pin H1 = nc;
	pin H2 = nc;
	pin H3 = nc;
	pin H4 = nc;
	pin H5 = nc;
	pin H6 = nc;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.GND;
	pin H10 = nc;
	pin H11 = nc;
	pin H12 = D0X19Y0.IOI[0].PAD;
	pin H13 = nc;
	pin H14 = nc;
	pin H15 = D0X0Y0.POWER.VCCINT;
	pin J1 = nc;
	pin J2 = nc;
	pin J3 = nc;
	pin J4 = nc;
	pin J5 = nc;
	pin J6 = nc;
	pin J7 = D0X0Y0.POWER.GND;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.POWER.GND;
	pin J10 = nc;
	pin J11 = nc;
	pin J12 = nc;
	pin J13 = nc;
	pin J14 = nc;
	pin J15 = nc;
	pin K1 = nc;
	pin K2 = D0X0Y0.POWER.GND;
	pin K3 = nc;
	pin K4 = nc;
	pin K5 = nc;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.POWER.GND;
	pin K8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K9 = nc;
	pin K10 = D0X0Y0.POWER.VCCINT;
	pin K11 = D0X22Y0.IOI[0].PAD;
	pin K12 = nc;
	pin K13 = nc;
	pin K14 = nc;
	pin K15 = nc;
	pin L1 = nc;
	pin L2 = D0X0Y0.POWER.VCCINT;
	pin L3 = nc;
	pin L4 = nc;
	pin L5 = nc;
	pin L6 = D0X6Y0.IOI[0].PAD;
	pin L7 = D0X10Y0.IOI[1].PAD;
	pin L8 = D0X12Y0.PLL40.AVCC;
	pin L9 = D0X13Y0.IOI[0].PAD;
	pin L10 = nc;
	pin L11 = D0X23Y0.IOI[1].PAD;
	pin L12 = nc;
	pin L13 = nc;
	pin L14 = nc;
	pin L15 = D0X0Y0.POWER.GND;
	pin M1 = nc;
	pin M2 = nc;
	pin M3 = nc;
	pin M4 = nc;
	pin M5 = D0X5Y0.IOI[0].PAD;
	pin M6 = D0X7Y0.IOI[0].PAD;
	pin M7 = D0X19Y0.IOI[1].PAD;
	pin M8 = D0X14Y0.IOI[0].PAD;
	pin M9 = nc;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X23Y0.IOI[0].PAD;
	pin M12 = D0X24Y0.IOI[1].PAD;
	pin M13 = nc;
	pin M14 = nc;
	pin M15 = nc;
	pin N1 = nc;
	pin N2 = nc;
	pin N3 = nc;
	pin N4 = nc;
	pin N5 = D0X8Y0.IOI[0].PAD;
	pin N6 = D0X12Y0.IOI[0].PAD;
	pin N7 = D0X12Y0.IOI[1].PAD;
	pin N8 = D0X12Y0.PLL40.AGND;
	pin N9 = nc;
	pin N10 = nc;
	pin N11 = D0X0Y0.CONFIG.CRESET_B;
	pin N12 = D0X24Y0.IOI[0].PAD;
	pin N13 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin N14 = nc;
	pin N15 = nc;
	pin P1 = nc;
	pin P2 = nc;
	pin P3 = D0X0Y0.IO_BANK[2].VCCIO;
	pin P4 = D0X6Y0.IOI[1].PAD;
	pin P5 = D0X8Y0.IOI[1].PAD;
	pin P6 = D0X13Y0.IOI[1].PAD;
	pin P7 = nc;
	pin P8 = D0X21Y0.IOI[0].PAD;
	pin P9 = nc;
	pin P10 = nc;
	pin P11 = nc;
	pin P12 = D0X22Y0.IOI[1].PAD;
	pin P13 = nc;
	pin P14 = nc;
	pin P15 = nc;
	pin R1 = nc;
	pin R2 = nc;
	pin R3 = D0X5Y0.IOI[1].PAD;
	pin R4 = D0X7Y0.IOI[1].PAD;
	pin R5 = D0X10Y0.IOI[0].PAD;
	pin R6 = D0X21Y0.IOI[1].PAD;
	pin R7 = D0X0Y0.POWER.GND;
	pin R8 = D0X0Y0.POWER.VCCINT;
	pin R9 = nc;
	pin R10 = nc;
	pin R11 = D0X14Y0.IOI[1].PAD;
	pin R12 = nc;
	pin R13 = D0X0Y0.IO_BANK[2].VCCIO;
	pin R14 = nc;
	pin R15 = nc;
}

// iCE40LM4K-SWG25TR iCE40LM2K-SWG25TR iCE40LM1K-SWG25TR
bond BOND56 {
	pin A1 = D0X22Y21.IOI[1].PAD;
	pin A2 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A3 = D0X13Y21.IOI[0].PAD + D0X13Y21.IOI[1].PAD + D0X15Y21.IOI[1].PAD;
	pin A4 = D0X12Y21.IOI[1].PAD + D0X9Y21.IOI[1].PAD + D0X12Y21.IOI[0].PAD;
	pin A5 = D0X5Y21.IOI[1].PAD;
	pin B1 = D0X21Y21.IOI[1].PAD;
	pin B2 = D0X0Y0.POWER.GND;
	pin B3 = D0X0Y0.CONFIG.CRESET_B;
	pin B4 = D0X0Y0.POWER.VCCINT;
	pin B5 = D0X6Y21.IOI[0].PAD + D0X6Y21.IOI[1].PAD + D0X7Y21.IOI[0].PAD;
	pin C1 = D0X23Y0.IOI[1].PAD;
	pin C2 = D0X19Y21.IOI[1].PAD;
	pin C3 = D0X0Y0.CONFIG.CDONE;
	pin C4 = D0X13Y0.IOI[0].PAD;
	pin C5 = D0X7Y0.IOI[1].PAD;
	pin D1 = D0X24Y0.IOI[0].PAD;
	pin D2 = D0X23Y0.IOI[0].PAD;
	pin D3 = D0X19Y0.IOI[0].PAD;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X6Y0.IOI[1].PAD;
	pin E1 = D0X24Y0.IOI[1].PAD;
	pin E2 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK_SPI.VCCIO;
	pin E3 = D0X12Y0.IOI[1].PAD;
	pin E4 = D0X7Y0.IOI[0].PAD;
	pin E5 = D0X6Y0.IOI[0].PAD;
}

// iCE40LM4K-CM36 iCE40LM2K-CM36 iCE40LM1K-CM36
bond BOND57 {
	pin A1 = D0X5Y21.IOI[1].PAD;
	pin A2 = D0X7Y21.IOI[1].PAD;
	pin A3 = D0X9Y21.IOI[1].PAD + D0X8Y21.IOI[1].PAD + D0X9Y21.IOI[0].PAD;
	pin A4 = D0X16Y21.IOI[1].PAD + D0X14Y21.IOI[1].PAD + D0X15Y21.IOI[1].PAD;
	pin A5 = D0X19Y21.IOI[1].PAD + D0X17Y21.IOI[1].PAD + D0X18Y21.IOI[1].PAD;
	pin A6 = D0X22Y21.IOI[1].PAD;
	pin B1 = D0X4Y21.IOI[1].PAD;
	pin B2 = D0X6Y21.IOI[0].PAD;
	pin B3 = D0X12Y21.IOI[1].PAD;
	pin B4 = D0X13Y21.IOI[0].PAD;
	pin B5 = D0X21Y21.IOI[1].PAD;
	pin B6 = D0X23Y21.IOI[1].PAD;
	pin C1 = D0X7Y0.IOI[1].PAD;
	pin C2 = D0X0Y0.IO_BANK[0].VCCIO;
	pin C3 = D0X0Y0.POWER.GND;
	pin C4 = D0X0Y0.POWER.VCCINT;
	pin C5 = D0X23Y21.IOI[0].PAD;
	pin C6 = D0X23Y0.IOI[0].PAD;
	pin D1 = D0X6Y0.IOI[1].PAD;
	pin D2 = D0X12Y0.PLL40.AVCC;
	pin D3 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK_SPI.VCCIO;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X0Y0.CONFIG.CRESET_B;
	pin D6 = D0X24Y0.IOI[0].PAD;
	pin E1 = D0X7Y0.IOI[0].PAD;
	pin E2 = D0X13Y0.IOI[0].PAD;
	pin E3 = D0X14Y0.IOI[1].PAD;
	pin E4 = D0X0Y0.CONFIG.CDONE;
	pin E5 = D0X22Y0.IOI[1].PAD;
	pin E6 = D0X24Y0.IOI[1].PAD;
	pin F1 = D0X6Y0.IOI[0].PAD;
	pin F2 = D0X10Y0.IOI[0].PAD;
	pin F3 = D0X12Y0.IOI[1].PAD;
	pin F4 = D0X19Y0.IOI[0].PAD;
	pin F5 = D0X22Y0.IOI[0].PAD;
	pin F6 = D0X23Y0.IOI[1].PAD;
}

// iCE40LM4K-CM49 iCE40LM2K-CM49 iCE40LM1K-CM49
bond BOND58 {
	pin A1 = D0X5Y21.IOI[1].PAD;
	pin A2 = D0X6Y21.IOI[0].PAD + D0X6Y21.IOI[1].PAD + D0X7Y21.IOI[0].PAD;
	pin A3 = D0X12Y21.IOI[1].PAD + D0X9Y21.IOI[1].PAD + D0X12Y21.IOI[0].PAD;
	pin A4 = D0X13Y21.IOI[0].PAD + D0X13Y21.IOI[1].PAD + D0X15Y21.IOI[1].PAD;
	pin A5 = D0X17Y21.IOI[1].PAD;
	pin A6 = D0X19Y21.IOI[1].PAD;
	pin A7 = D0X22Y21.IOI[1].PAD;
	pin B1 = D0X4Y21.IOI[1].PAD;
	pin B2 = D0X7Y21.IOI[1].PAD;
	pin B3 = D0X0Y0.POWER.VCCINT;
	pin B4 = D0X15Y21.IOI[0].PAD;
	pin B5 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B6 = D0X18Y21.IOI[0].PAD;
	pin B7 = D0X23Y21.IOI[1].PAD;
	pin C1 = D0X4Y21.IOI[0].PAD;
	pin C2 = D0X0Y0.POWER.GND;
	pin C3 = D0X9Y21.IOI[0].PAD;
	pin C4 = D0X19Y21.IOI[0].PAD;
	pin C5 = D0X0Y0.POWER.GND;
	pin C6 = D0X21Y21.IOI[1].PAD;
	pin C7 = D0X23Y21.IOI[0].PAD;
	pin D1 = D0X7Y0.IOI[1].PAD;
	pin D2 = D0X6Y0.IOI[1].PAD;
	pin D3 = D0X10Y0.IOI[0].PAD;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X0Y0.POWER.VCCINT;
	pin D6 = D0X19Y0.IOI[1].PAD;
	pin D7 = D0X21Y0.IOI[0].PAD;
	pin E1 = D0X6Y0.IOI[0].PAD;
	pin E2 = D0X12Y0.IOI[1].PAD;
	pin E3 = D0X7Y0.IOI[0].PAD;
	pin E4 = D0X12Y0.IOI[0].PAD;
	pin E5 = D0X19Y0.IOI[0].PAD;
	pin E6 = D0X24Y0.IOI[1].PAD;
	pin E7 = D0X22Y0.IOI[0].PAD;
	pin F1 = D0X12Y0.PLL40.AVCC;
	pin F2 = D0X8Y0.IOI[1].PAD;
	pin F3 = D0X8Y0.IOI[0].PAD;
	pin F4 = D0X13Y0.IOI[1].PAD;
	pin F5 = D0X23Y0.IOI[0].PAD;
	pin F6 = D0X24Y0.IOI[0].PAD;
	pin F7 = D0X21Y0.IOI[1].PAD;
	pin G1 = D0X12Y0.PLL40.AGND;
	pin G2 = D0X0Y0.IO_BANK[2].VCCIO;
	pin G3 = D0X13Y0.IOI[0].PAD;
	pin G4 = D0X0Y0.CONFIG.CDONE;
	pin G5 = D0X0Y0.CONFIG.CRESET_B;
	pin G6 = D0X23Y0.IOI[1].PAD;
	pin G7 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40LM4K-FC36
bond BOND59 {
	pin A1 = D0X22Y21.IOI[1].PAD;
	pin A2 = D0X19Y21.IOI[1].PAD;
	pin A3 = D0X16Y21.IOI[1].PAD;
	pin A4 = D0X9Y21.IOI[1].PAD;
	pin A5 = D0X7Y21.IOI[1].PAD;
	pin A6 = D0X5Y21.IOI[1].PAD;
	pin B1 = D0X23Y21.IOI[1].PAD;
	pin B2 = D0X21Y21.IOI[1].PAD;
	pin B3 = D0X13Y21.IOI[0].PAD;
	pin B4 = D0X12Y21.IOI[1].PAD;
	pin B5 = D0X6Y21.IOI[0].PAD;
	pin B6 = D0X4Y21.IOI[1].PAD;
	pin C1 = D0X23Y0.IOI[0].PAD;
	pin C2 = D0X23Y21.IOI[0].PAD;
	pin C3 = D0X0Y0.POWER.VCCINT;
	pin C4 = D0X0Y0.POWER.GND;
	pin C5 = D0X0Y0.IO_BANK[0].VCCIO;
	pin C6 = D0X7Y0.IOI[1].PAD;
	pin D1 = D0X24Y0.IOI[0].PAD;
	pin D2 = D0X0Y0.CONFIG.CRESET_B;
	pin D3 = D0X0Y0.POWER.GND;
	pin D4 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK_SPI.VCCIO;
	pin D5 = D0X12Y0.PLL40.AVCC;
	pin D6 = D0X6Y0.IOI[1].PAD;
	pin E1 = D0X24Y0.IOI[1].PAD;
	pin E2 = D0X22Y0.IOI[1].PAD;
	pin E3 = D0X0Y0.CONFIG.CDONE;
	pin E4 = D0X14Y0.IOI[1].PAD;
	pin E5 = D0X13Y0.IOI[0].PAD;
	pin E6 = D0X7Y0.IOI[0].PAD;
	pin F1 = D0X23Y0.IOI[1].PAD;
	pin F2 = D0X22Y0.IOI[0].PAD;
	pin F3 = D0X19Y0.IOI[0].PAD;
	pin F4 = D0X12Y0.IOI[1].PAD;
	pin F5 = D0X10Y0.IOI[0].PAD;
	pin F6 = D0X6Y0.IOI[0].PAD;
}

// iCE5LP4K-DI iCE5LP2K-DI iCE5LP1K-DI
bond BOND60 {
	pin 0 = D0X0Y0.POWER.GND;
	pin 1 = D0X0Y0.POWER.GND;
	pin 2 = D0X5Y0.IOI[0].PAD;
	pin 3 = D0X5Y0.IOI[1].PAD;
	pin 4 = D0X6Y0.IOI[0].PAD;
	pin 5 = D0X6Y0.IOI[1].PAD;
	pin 6 = D0X7Y0.IOI[0].PAD;
	pin 7 = D0X7Y0.IOI[1].PAD;
	pin 8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 10 = D0X8Y0.IOI[0].PAD;
	pin 11 = D0X8Y0.IOI[1].PAD;
	pin 12 = D0X9Y0.IOI[0].PAD;
	pin 13 = D0X9Y0.IOI[1].PAD;
	pin 14 = D0X0Y0.CONFIG.VPP_2V5;
	pin 15 = D0X0Y0.CONFIG.VPP_2V5;
	pin 16 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 17 = D0X12Y0.IOI[0].PAD;
	pin 18 = D0X12Y0.IOI[1].PAD;
	pin 19 = D0X0Y0.POWER.VCCINT;
	pin 20 = D0X0Y0.POWER.VCCINT;
	pin 21 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 22 = D0X13Y0.IOI[0].PAD;
	pin 23 = D0X13Y0.IOI[1].PAD;
	pin 24 = D0X14Y0.IOI[0].PAD;
	pin 25 = D0X14Y0.IOI[1].PAD;
	pin 26 = D0X0Y0.CONFIG.CDONE;
	pin 27 = D0X0Y0.CONFIG.CRESET_B;
	pin 28 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 29 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 30 = D0X15Y0.IOI[0].PAD;
	pin 31 = D0X15Y0.IOI[1].PAD;
	pin 32 = D0X16Y0.IOI[0].PAD;
	pin 33 = D0X16Y0.IOI[1].PAD;
	pin 34 = D0X17Y0.IOI[0].PAD;
	pin 35 = D0X17Y0.IOI[1].PAD;
	pin 36 = D0X0Y0.POWER.VCCINT;
	pin 37 = D0X0Y0.POWER.VCCINT;
	pin 38 = D0X18Y0.IOI[0].PAD;
	pin 39 = D0X18Y0.IOI[1].PAD;
	pin 40 = D0X19Y0.IOI[0].PAD;
	pin 41 = D0X19Y0.IOI[1].PAD;
	pin 42 = D0X0Y0.POWER.GND;
	pin 43 = D0X0Y0.POWER.GND;
	pin 44 = D0X20Y0.IOI[0].PAD;
	pin 45 = D0X20Y0.IOI[1].PAD;
	pin 46 = D0X21Y0.IOI[0].PAD;
	pin 47 = D0X21Y0.IOI[1].PAD;
	pin 48 = D0X22Y0.IOI[0].PAD;
	pin 49 = D0X22Y0.IOI[1].PAD;
	pin 50 = D0X0Y0.POWER.GND;
	pin 51 = D0X0Y0.POWER.GND;
	pin 52 = D0X23Y0.IOI[0].PAD;
	pin 53 = D0X23Y0.IOI[1].PAD;
	pin 54 = D0X24Y0.IOI[0].PAD;
	pin 55 = D0X24Y0.IOI[1].PAD;
	pin 56 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 57 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin 60 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin 61 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin 62 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin 64 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin 65 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin 66 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin 68 = D0X0Y0.CONFIG.POR_TEST;
	pin 69 = D0X0Y0.CONFIG.VPP_2V5;
	pin 70 = D0X21Y21.IOI[0].PAD;
	pin 71 = D0X19Y21.IOI[1].PAD;
	pin 72 = D0X19Y21.IOI[0].PAD;
	pin 73 = D0X0Y0.POWER.GND;
	pin 74 = D0X0Y0.POWER.GND;
	pin 75 = D0X18Y21.IOI[1].PAD;
	pin 76 = D0X18Y21.IOI[0].PAD;
	pin 77 = D0X17Y21.IOI[1].PAD;
	pin 78 = D0X17Y21.IOI[0].PAD;
	pin 79 = D0X12Y21.PLL40.AVCC;
	pin 80 = D0X12Y21.PLL40.AGND;
	pin 81 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 82 = D0X0Y0.POWER.VCCINT;
	pin 83 = D0X16Y21.IOI[1].PAD;
	pin 84 = D0X16Y21.IOI[0].PAD;
	pin 85 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 86 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 87 = D0X13Y21.IOI[1].PAD;
	pin 88 = D0X13Y21.IOI[0].PAD;
	pin 89 = D0X12Y21.IOI[1].PAD;
	pin 90 = D0X12Y21.IOI[0].PAD;
	pin 91 = D0X0Y0.POWER.VCCINT;
	pin 92 = D0X0Y0.POWER.VCCINT;
	pin 93 = D0X9Y21.IOI[1].PAD;
	pin 94 = D0X9Y21.IOI[0].PAD;
	pin 95 = D0X0Y0.POWER.GND;
	pin 96 = D0X0Y0.POWER.GND;
	pin 97 = D0X8Y21.IOI[1].PAD;
	pin 98 = D0X8Y21.IOI[0].PAD;
	pin 99 = D0X0Y0.POWER.GND;
	pin 100 = D0X6Y21.IOI[0].PAD;
	pin 101 = D0X5Y21.IOI[0].PAD;
	pin 102 = D0X4Y21.IOI[0].PAD;
	pin 103 = D0X0Y0.POWER.GND;
}

// iCE5LP4K-SWG30 iCE5LP2K-SWG30 iCE5LP1K-SWG30
bond BOND61 {
	pin A1 = D0X21Y21.IOI[0].PAD;
	pin A2 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin A3 = D0X0Y0.POWER.GND;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X0Y0.POWER.VCCINT;
	pin A6 = D0X5Y21.IOI[0].PAD;
	pin B1 = D0X23Y0.IOI[1].PAD;
	pin B2 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin B3 = D0X19Y0.IOI[1].PAD;
	pin B4 = D0X12Y21.IOI[1].PAD;
	pin B5 = D0X0Y0.POWER.GND;
	pin B6 = D0X6Y21.IOI[0].PAD;
	pin C1 = D0X20Y0.IOI[1].PAD;
	pin C2 = D0X12Y0.IOI[1].PAD;
	pin C3 = D0X15Y0.IOI[0].PAD;
	pin C4 = D0X0Y0.IO_BANK[2].VCCIO;
	pin C5 = D0X6Y0.IOI[1].PAD;
	pin C6 = D0X4Y21.IOI[0].PAD;
	pin D1 = D0X24Y0.IOI[0].PAD;
	pin D2 = D0X20Y0.IOI[0].PAD;
	pin D3 = D0X0Y0.CONFIG.CRESET_B;
	pin D4 = D0X8Y0.IOI[1].PAD;
	pin D5 = D0X7Y0.IOI[1].PAD;
	pin D6 = D0X7Y0.IOI[0].PAD;
	pin E1 = D0X24Y0.IOI[1].PAD;
	pin E2 = D0X23Y0.IOI[0].PAD;
	pin E3 = D0X17Y0.IOI[0].PAD;
	pin E4 = D0X13Y0.IOI[0].PAD + D0X0Y0.CONFIG.CDONE;
	pin E5 = D0X8Y0.IOI[0].PAD;
	pin E6 = D0X6Y0.IOI[0].PAD;
}

// iCE5LP4K-SWG36 iCE5LP2K-SWG36 iCE5LP1K-SWG36
bond BOND62 {
	pin A1 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin A2 = D0X21Y21.IOI[0].PAD;
	pin A3 = D0X0Y0.POWER.GND;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X0Y0.POWER.VCCINT;
	pin A6 = D0X6Y21.IOI[0].PAD;
	pin B1 = D0X20Y0.IOI[0].PAD;
	pin B2 = D0X22Y0.IOI[1].PAD;
	pin B3 = D0X12Y21.PLL40.AVCC;
	pin B4 = D0X12Y0.IOI[0].PAD;
	pin B5 = D0X12Y21.IOI[1].PAD;
	pin B6 = D0X5Y21.IOI[0].PAD;
	pin C1 = D0X22Y0.IOI[0].PAD;
	pin C2 = D0X19Y0.IOI[1].PAD;
	pin C3 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin C4 = D0X0Y0.IO_BANK[2].VCCIO;
	pin C5 = D0X0Y0.POWER.GND;
	pin C6 = D0X4Y21.IOI[0].PAD;
	pin D1 = D0X23Y0.IOI[1].PAD;
	pin D2 = D0X20Y0.IOI[1].PAD;
	pin D3 = D0X0Y0.CONFIG.CRESET_B;
	pin D4 = D0X0Y0.CONFIG.VPP_2V5;
	pin D5 = D0X7Y0.IOI[1].PAD;
	pin D6 = D0X7Y0.IOI[0].PAD;
	pin E1 = D0X24Y0.IOI[0].PAD;
	pin E2 = D0X21Y0.IOI[1].PAD;
	pin E3 = D0X17Y0.IOI[0].PAD;
	pin E4 = D0X13Y0.IOI[0].PAD + D0X0Y0.CONFIG.CDONE;
	pin E5 = D0X8Y0.IOI[1].PAD;
	pin E6 = D0X6Y0.IOI[1].PAD;
	pin F1 = D0X24Y0.IOI[1].PAD;
	pin F2 = D0X23Y0.IOI[0].PAD;
	pin F3 = D0X15Y0.IOI[0].PAD;
	pin F4 = D0X12Y0.IOI[1].PAD;
	pin F5 = D0X8Y0.IOI[0].PAD;
	pin F6 = D0X6Y0.IOI[0].PAD;
}

// iCE5LP4K-CM225
bond BOND63 {
	pin A1 = nc;
	pin A2 = nc;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = D0X13Y0.IOI[1].PAD;
	pin A6 = D0X19Y0.IOI[0].PAD;
	pin A7 = D0X12Y21.IOI[1].PAD;
	pin A8 = D0X16Y21.IOI[1].PAD;
	pin A9 = D0X17Y21.IOI[0].PAD;
	pin A10 = nc;
	pin A11 = nc;
	pin A12 = D0X0Y0.POWER.GND;
	pin A13 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A14 = D0X0Y0.POWER.VCCINT;
	pin A15 = D0X8Y0.IOI[0].PAD;
	pin B1 = D0X13Y21.IOI[0].PAD;
	pin B2 = nc;
	pin B3 = D0X19Y21.IOI[1].PAD;
	pin B4 = D0X19Y21.IOI[0].PAD;
	pin B5 = D0X12Y21.IOI[0].PAD;
	pin B6 = D0X0Y0.CONFIG.POR_TEST;
	pin B7 = nc;
	pin B8 = D0X16Y0.IOI[1].PAD;
	pin B9 = D0X17Y21.IOI[1].PAD;
	pin B10 = nc;
	pin B11 = nc;
	pin B12 = nc;
	pin B13 = nc;
	pin B14 = nc;
	pin B15 = nc;
	pin C1 = nc;
	pin C2 = D0X13Y21.IOI[1].PAD;
	pin C3 = nc;
	pin C4 = nc;
	pin C5 = D0X5Y21.IOI[0].PAD;
	pin C6 = D0X9Y21.IOI[0].PAD;
	pin C7 = nc;
	pin C8 = D0X16Y0.IOI[0].PAD;
	pin C9 = D0X16Y21.IOI[0].PAD;
	pin C10 = nc;
	pin C11 = nc;
	pin C12 = nc;
	pin C13 = nc;
	pin C14 = nc;
	pin C15 = nc;
	pin D1 = nc;
	pin D2 = nc;
	pin D3 = D0X15Y0.IOI[1].PAD;
	pin D4 = nc;
	pin D5 = nc;
	pin D6 = D0X8Y21.IOI[1].PAD;
	pin D7 = D0X8Y21.IOI[0].PAD;
	pin D8 = D0X19Y0.IOI[1].PAD;
	pin D9 = nc;
	pin D10 = nc;
	pin D11 = nc;
	pin D12 = D0X0Y0.CONFIG.VPP_2V5;
	pin D13 = nc;
	pin D14 = nc;
	pin D15 = nc;
	pin E1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin E2 = nc;
	pin E3 = nc;
	pin E4 = nc;
	pin E5 = D0X15Y0.IOI[0].PAD;
	pin E6 = nc;
	pin E7 = D0X12Y21.PLL40.AGND;
	pin E8 = D0X12Y21.PLL40.AVCC;
	pin E9 = nc;
	pin E10 = nc;
	pin E11 = nc;
	pin E12 = D0X0Y0.CONFIG.VPP_2V5;
	pin E13 = nc;
	pin E14 = nc;
	pin E15 = D0X0Y0.POWER.GND;
	pin F1 = nc;
	pin F2 = D0X18Y21.IOI[1].PAD;
	pin F3 = D0X18Y21.IOI[0].PAD;
	pin F4 = nc;
	pin F5 = nc;
	pin F6 = D0X0Y0.POWER.VCCINT;
	pin F7 = D0X4Y21.IOI[0].PAD;
	pin F8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F9 = D0X9Y21.IOI[1].PAD;
	pin F10 = D0X0Y0.POWER.VCCINT;
	pin F11 = nc;
	pin F12 = nc;
	pin F13 = nc;
	pin F14 = nc;
	pin F15 = nc;
	pin G1 = nc;
	pin G2 = nc;
	pin G3 = nc;
	pin G4 = nc;
	pin G5 = nc;
	pin G6 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = nc;
	pin G11 = nc;
	pin G12 = nc;
	pin G13 = nc;
	pin G14 = nc;
	pin G15 = nc;
	pin H1 = nc;
	pin H2 = nc;
	pin H3 = D0X20Y0.IOI[1].PAD;
	pin H4 = D0X13Y0.IOI[0].PAD;
	pin H5 = nc;
	pin H6 = nc;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.GND;
	pin H10 = nc;
	pin H11 = nc;
	pin H12 = D0X20Y0.IOI[0].PAD;
	pin H13 = nc;
	pin H14 = nc;
	pin H15 = D0X0Y0.POWER.VCCINT;
	pin J1 = D0X14Y0.IOI[1].PAD;
	pin J2 = nc;
	pin J3 = nc;
	pin J4 = nc;
	pin J5 = nc;
	pin J6 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J7 = D0X0Y0.POWER.GND;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.POWER.GND;
	pin J10 = nc;
	pin J11 = D0X17Y0.IOI[0].PAD;
	pin J12 = nc;
	pin J13 = D0X17Y0.IOI[1].PAD;
	pin J14 = nc;
	pin J15 = nc;
	pin K1 = nc;
	pin K2 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin K3 = nc;
	pin K4 = nc;
	pin K5 = nc;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin K8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K9 = nc;
	pin K10 = D0X0Y0.POWER.VCCINT;
	pin K11 = nc;
	pin K12 = nc;
	pin K13 = D0X18Y0.IOI[0].PAD;
	pin K14 = nc;
	pin K15 = D0X18Y0.IOI[1].PAD;
	pin L1 = nc;
	pin L2 = D0X0Y0.POWER.VCCINT;
	pin L3 = nc;
	pin L4 = nc;
	pin L5 = nc;
	pin L6 = D0X6Y0.IOI[1].PAD;
	pin L7 = D0X6Y21.IOI[0].PAD;
	pin L8 = nc;
	pin L9 = D0X22Y0.IOI[0].PAD;
	pin L10 = nc;
	pin L11 = D0X23Y0.IOI[1].PAD;
	pin L12 = nc;
	pin L13 = nc;
	pin L14 = nc;
	pin L15 = nc;
	pin M1 = nc;
	pin M2 = nc;
	pin M3 = nc;
	pin M4 = nc;
	pin M5 = D0X21Y0.IOI[0].PAD;
	pin M6 = D0X7Y0.IOI[0].PAD;
	pin M7 = D0X5Y0.IOI[0].PAD;
	pin M8 = D0X21Y21.IOI[0].PAD;
	pin M9 = nc;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X23Y0.IOI[0].PAD;
	pin M12 = D0X24Y0.IOI[1].PAD;
	pin M13 = nc;
	pin M14 = nc;
	pin M15 = nc;
	pin N1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin N2 = nc;
	pin N3 = nc;
	pin N4 = nc;
	pin N5 = D0X8Y0.IOI[1].PAD;
	pin N6 = D0X9Y0.IOI[0].PAD;
	pin N7 = D0X9Y0.IOI[1].PAD;
	pin N8 = nc;
	pin N9 = nc;
	pin N10 = nc;
	pin N11 = D0X0Y0.CONFIG.CRESET_B;
	pin N12 = D0X24Y0.IOI[0].PAD;
	pin N13 = nc;
	pin N14 = nc;
	pin N15 = nc;
	pin P1 = nc;
	pin P2 = nc;
	pin P3 = D0X0Y0.IO_BANK[2].VCCIO;
	pin P4 = D0X6Y0.IOI[0].PAD;
	pin P5 = D0X12Y0.IOI[0].PAD;
	pin P6 = D0X12Y0.IOI[1].PAD;
	pin P7 = nc;
	pin P8 = D0X22Y0.IOI[1].PAD;
	pin P9 = nc;
	pin P10 = nc;
	pin P11 = nc;
	pin P12 = nc;
	pin P13 = nc;
	pin P14 = nc;
	pin P15 = nc;
	pin R1 = nc;
	pin R2 = nc;
	pin R3 = D0X5Y0.IOI[1].PAD;
	pin R4 = D0X7Y0.IOI[1].PAD;
	pin R5 = D0X14Y0.IOI[0].PAD;
	pin R6 = D0X21Y0.IOI[1].PAD;
	pin R7 = nc;
	pin R8 = D0X0Y0.POWER.VCCINT;
	pin R9 = nc;
	pin R10 = nc;
	pin R11 = nc;
	pin R12 = nc;
	pin R13 = D0X0Y0.IO_BANK[2].VCCIO;
	pin R14 = nc;
	pin R15 = nc;
}

// iCE5LP4K-CM36 iCE5LP2K-CM36 iCE5LP1K-CM36
bond BOND64 {
	pin A1 = D0X6Y21.IOI[0].PAD;
	pin A2 = D0X4Y21.IOI[0].PAD;
	pin A3 = D0X18Y21.IOI[1].PAD;
	pin A4 = D0X16Y21.IOI[1].PAD;
	pin A5 = D0X9Y21.IOI[1].PAD;
	pin A6 = D0X21Y21.IOI[0].PAD;
	pin B1 = D0X5Y21.IOI[0].PAD;
	pin B2 = D0X19Y21.IOI[1].PAD;
	pin B3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B4 = D0X0Y0.CONFIG.VPP_2V5;
	pin B5 = D0X8Y21.IOI[1].PAD;
	pin B6 = D0X12Y21.IOI[1].PAD;
	pin C1 = D0X6Y0.IOI[0].PAD;
	pin C2 = D0X19Y21.IOI[0].PAD;
	pin C3 = D0X0Y0.POWER.GND;
	pin C4 = D0X0Y0.POWER.GND;
	pin C5 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin C6 = D0X13Y21.IOI[0].PAD;
	pin D1 = D0X5Y0.IOI[1].PAD;
	pin D2 = D0X6Y0.IOI[1].PAD;
	pin D3 = D0X0Y0.POWER.VCCINT;
	pin D4 = D0X12Y21.PLL40.AVCC;
	pin D5 = D0X9Y0.IOI[1].PAD;
	pin D6 = D0X5Y0.IOI[0].PAD;
	pin E1 = D0X7Y0.IOI[1].PAD;
	pin E2 = D0X8Y0.IOI[1].PAD;
	pin E3 = D0X0Y0.IO_BANK[2].VCCIO;
	pin E4 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin E5 = D0X23Y0.IOI[1].PAD;
	pin E6 = D0X24Y0.IOI[0].PAD;
	pin F1 = D0X7Y0.IOI[0].PAD;
	pin F2 = D0X9Y0.IOI[0].PAD;
	pin F3 = D0X8Y0.IOI[0].PAD;
	pin F4 = D0X0Y0.CONFIG.CRESET_B;
	pin F5 = D0X24Y0.IOI[1].PAD;
	pin F6 = D0X23Y0.IOI[0].PAD;
}

// iCE5LP4K-SG48 iCE5LP2K-SG48 iCE5LP1K-SG48
bond BOND65 {
	pin 1 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 2 = D0X8Y0.IOI[0].PAD;
	pin 3 = D0X9Y0.IOI[1].PAD;
	pin 4 = D0X9Y0.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.VCCINT;
	pin 6 = D0X13Y0.IOI[1].PAD;
	pin 7 = D0X0Y0.CONFIG.CDONE;
	pin 8 = D0X0Y0.CONFIG.CRESET_B;
	pin 9 = D0X15Y0.IOI[0].PAD;
	pin 10 = D0X16Y0.IOI[0].PAD;
	pin 11 = D0X17Y0.IOI[0].PAD;
	pin 12 = D0X18Y0.IOI[0].PAD;
	pin 13 = D0X19Y0.IOI[0].PAD;
	pin 14 = D0X23Y0.IOI[0].PAD;
	pin 15 = D0X24Y0.IOI[0].PAD;
	pin 16 = D0X24Y0.IOI[1].PAD;
	pin 17 = D0X23Y0.IOI[1].PAD;
	pin 18 = D0X22Y0.IOI[1].PAD;
	pin 19 = D0X21Y0.IOI[1].PAD;
	pin 20 = D0X19Y0.IOI[1].PAD;
	pin 21 = D0X18Y0.IOI[1].PAD;
	pin 22 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 23 = D0X19Y21.IOI[0].PAD;
	pin 24 = D0X0Y0.CONFIG.VPP_2V5;
	pin 25 = D0X19Y21.IOI[1].PAD;
	pin 26 = D0X18Y21.IOI[0].PAD;
	pin 27 = D0X18Y21.IOI[1].PAD;
	pin 28 = D0X17Y21.IOI[0].PAD;
	pin 29 = D0X12Y21.PLL40.AVCC;
	pin 30 = D0X0Y0.POWER.VCCINT;
	pin 31 = D0X16Y21.IOI[1].PAD;
	pin 32 = D0X16Y21.IOI[0].PAD;
	pin 33 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 34 = D0X13Y21.IOI[1].PAD;
	pin 35 = D0X12Y21.IOI[1].PAD;
	pin 36 = D0X9Y21.IOI[1].PAD;
	pin 37 = D0X13Y21.IOI[0].PAD;
	pin 38 = D0X8Y21.IOI[1].PAD;
	pin 39 = D0X6Y21.IOI[0].PAD;
	pin 40 = D0X5Y21.IOI[0].PAD;
	pin 41 = D0X4Y21.IOI[0].PAD;
	pin 42 = D0X8Y21.IOI[0].PAD;
	pin 43 = D0X9Y21.IOI[0].PAD;
	pin 44 = D0X6Y0.IOI[1].PAD;
	pin 45 = D0X7Y0.IOI[1].PAD;
	pin 46 = D0X5Y0.IOI[0].PAD;
	pin 47 = D0X6Y0.IOI[0].PAD;
	pin 48 = D0X7Y0.IOI[0].PAD;
	pin PAD = D0X0Y0.POWER.GND + D0X0Y0.LED_DRV_CUR.GND_LED;
}

// iCE5LP4K-UWG20
bond BOND66 {
	pin A1 = D0X21Y21.IOI[0].PAD;
	pin A2 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin A3 = D0X0Y0.POWER.VCCINT;
	pin A4 = D0X13Y21.IOI[0].PAD;
	pin A5 = D0X6Y21.IOI[0].PAD;
	pin B1 = D0X23Y0.IOI[1].PAD;
	pin B2 = D0X0Y0.POWER.GND;
	pin B3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B4 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK_SPI.VCCIO;
	pin B5 = D0X5Y21.IOI[0].PAD;
	pin C1 = D0X24Y0.IOI[1].PAD;
	pin C2 = D0X23Y0.IOI[0].PAD;
	pin C3 = D0X13Y0.IOI[0].PAD + D0X0Y0.CONFIG.CDONE;
	pin C4 = D0X0Y0.CONFIG.VPP_2V5;
	pin C5 = D0X4Y21.IOI[0].PAD;
	pin D1 = D0X24Y0.IOI[0].PAD;
	pin D2 = D0X19Y0.IOI[1].PAD;
	pin D3 = D0X0Y0.CONFIG.CRESET_B;
	pin D4 = D0X12Y0.IOI[1].PAD;
	pin D5 = D0X0Y0.POWER.GND;
}

// iCE40UP5K-DI iCE40UP3K-DI
bond BOND67 {
	pin 0 = D0X0Y0.POWER.GND;
	pin 1 = D0X0Y0.POWER.GND;
	pin 2 = D0X5Y0.IOI[0].PAD;
	pin 3 = D0X5Y0.IOI[1].PAD;
	pin 4 = D0X6Y0.IOI[0].PAD;
	pin 5 = D0X6Y0.IOI[1].PAD;
	pin 6 = D0X7Y0.IOI[0].PAD;
	pin 7 = D0X7Y0.IOI[1].PAD;
	pin 8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 9 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 10 = D0X8Y0.IOI[0].PAD;
	pin 11 = D0X8Y0.IOI[1].PAD;
	pin 12 = D0X9Y0.IOI[0].PAD;
	pin 13 = D0X9Y0.IOI[1].PAD;
	pin 14 = D0X0Y0.CONFIG.VPP_2V5;
	pin 15 = D0X0Y0.CONFIG.VPP_2V5;
	pin 16 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 17 = D0X12Y0.IOI[0].PAD;
	pin 18 = D0X12Y0.IOI[1].PAD;
	pin 19 = D0X0Y0.POWER.VCCINT;
	pin 20 = D0X0Y0.POWER.VCCINT;
	pin 21 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 22 = D0X13Y0.IOI[0].PAD;
	pin 23 = D0X13Y0.IOI[1].PAD;
	pin 24 = D0X14Y0.IOI[0].PAD;
	pin 25 = D0X14Y0.IOI[1].PAD;
	pin 26 = D0X0Y0.CONFIG.CDONE;
	pin 27 = D0X0Y0.CONFIG.CRESET_B;
	pin 28 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 29 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 30 = D0X15Y0.IOI[0].PAD;
	pin 31 = D0X15Y0.IOI[1].PAD;
	pin 32 = D0X16Y0.IOI[0].PAD;
	pin 33 = D0X16Y0.IOI[1].PAD;
	pin 34 = D0X17Y0.IOI[0].PAD;
	pin 35 = D0X17Y0.IOI[1].PAD;
	pin 36 = D0X0Y0.POWER.VCCINT;
	pin 37 = D0X0Y0.POWER.VCCINT;
	pin 38 = D0X18Y0.IOI[0].PAD;
	pin 39 = D0X18Y0.IOI[1].PAD;
	pin 40 = D0X19Y0.IOI[0].PAD;
	pin 41 = D0X19Y0.IOI[1].PAD;
	pin 42 = D0X0Y0.POWER.GND;
	pin 43 = D0X0Y0.POWER.GND;
	pin 44 = D0X20Y0.IOI[0].PAD;
	pin 45 = D0X20Y0.IOI[1].PAD;
	pin 46 = D0X21Y0.IOI[0].PAD;
	pin 47 = D0X21Y0.IOI[1].PAD;
	pin 48 = D0X22Y0.IOI[0].PAD;
	pin 49 = D0X22Y0.IOI[1].PAD;
	pin 50 = D0X0Y0.POWER.GND;
	pin 51 = D0X0Y0.POWER.GND;
	pin 52 = D0X23Y0.IOI[0].PAD;
	pin 53 = D0X23Y0.IOI[1].PAD;
	pin 54 = D0X24Y0.IOI[0].PAD;
	pin 55 = D0X24Y0.IOI[1].PAD;
	pin 56 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 57 = D0X0Y0.CONFIG.POR_TEST;
	pin 58 = D0X0Y0.CONFIG.VPP_2V5;
	pin 59 = D0X21Y31.IOI[0].PAD;
	pin 60 = D0X19Y31.IOI[1].PAD;
	pin 61 = D0X19Y31.IOI[0].PAD;
	pin 62 = D0X0Y0.POWER.GND;
	pin 63 = D0X0Y0.POWER.GND;
	pin 64 = D0X18Y31.IOI[1].PAD;
	pin 65 = D0X18Y31.IOI[0].PAD;
	pin 66 = D0X17Y31.IOI[1].PAD;
	pin 67 = D0X17Y31.IOI[0].PAD;
	pin 68 = D0X12Y31.PLL40.AVCC;
	pin 69 = D0X12Y31.PLL40.AGND;
	pin 70 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 71 = D0X0Y0.POWER.VCCINT;
	pin 72 = D0X16Y31.IOI[1].PAD;
	pin 73 = D0X16Y31.IOI[0].PAD;
	pin 74 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 75 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 76 = D0X13Y31.IOI[1].PAD;
	pin 77 = D0X13Y31.IOI[0].PAD;
	pin 78 = D0X12Y31.IOI[1].PAD;
	pin 79 = D0X12Y31.IOI[0].PAD;
	pin 80 = D0X0Y0.POWER.VCCINT;
	pin 81 = D0X0Y0.POWER.VCCINT;
	pin 82 = D0X9Y31.IOI[1].PAD;
	pin 83 = D0X9Y31.IOI[0].PAD;
	pin 84 = D0X0Y0.POWER.GND;
	pin 85 = D0X0Y0.POWER.GND;
	pin 86 = D0X8Y31.IOI[1].PAD;
	pin 87 = D0X8Y31.IOI[0].PAD;
	pin 88 = D0X0Y0.POWER.GND;
	pin 89 = D0X4Y31.IOI[0].PAD;
	pin 90 = D0X5Y31.IOI[0].PAD;
	pin 91 = D0X6Y31.IOI[0].PAD;
	pin 92 = D0X0Y0.POWER.GND;
}

// iCE40UP5K-CM225
bond BOND68 {
	pin A1 = nc;
	pin A2 = nc;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = D0X13Y0.IOI[0].PAD;
	pin A6 = D0X19Y0.IOI[0].PAD;
	pin A7 = D0X12Y31.IOI[1].PAD;
	pin A8 = D0X16Y31.IOI[1].PAD;
	pin A9 = D0X17Y31.IOI[0].PAD;
	pin A10 = nc;
	pin A11 = nc;
	pin A12 = D0X0Y0.POWER.GND;
	pin A13 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A14 = D0X0Y0.POWER.VCCINT;
	pin A15 = D0X8Y0.IOI[0].PAD;
	pin B1 = D0X13Y31.IOI[0].PAD;
	pin B2 = nc;
	pin B3 = D0X19Y31.IOI[1].PAD;
	pin B4 = D0X19Y31.IOI[0].PAD;
	pin B5 = D0X12Y31.IOI[0].PAD;
	pin B6 = D0X0Y0.CONFIG.POR_TEST;
	pin B7 = nc;
	pin B8 = D0X16Y0.IOI[1].PAD;
	pin B9 = D0X17Y31.IOI[1].PAD;
	pin B10 = nc;
	pin B11 = nc;
	pin B12 = nc;
	pin B13 = nc;
	pin B14 = nc;
	pin B15 = nc;
	pin C1 = nc;
	pin C2 = D0X13Y31.IOI[1].PAD;
	pin C3 = nc;
	pin C4 = nc;
	pin C5 = D0X5Y31.IOI[0].PAD;
	pin C6 = D0X9Y31.IOI[0].PAD;
	pin C7 = nc;
	pin C8 = D0X16Y0.IOI[0].PAD;
	pin C9 = D0X16Y31.IOI[0].PAD;
	pin C10 = nc;
	pin C11 = nc;
	pin C12 = nc;
	pin C13 = nc;
	pin C14 = nc;
	pin C15 = nc;
	pin D1 = nc;
	pin D2 = nc;
	pin D3 = D0X15Y0.IOI[1].PAD;
	pin D4 = nc;
	pin D5 = nc;
	pin D6 = D0X8Y31.IOI[1].PAD;
	pin D7 = D0X8Y31.IOI[0].PAD;
	pin D8 = D0X19Y0.IOI[1].PAD;
	pin D9 = nc;
	pin D10 = nc;
	pin D11 = nc;
	pin D12 = D0X0Y0.CONFIG.VPP_2V5;
	pin D13 = nc;
	pin D14 = nc;
	pin D15 = nc;
	pin E1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin E2 = nc;
	pin E3 = nc;
	pin E4 = nc;
	pin E5 = D0X15Y0.IOI[0].PAD;
	pin E6 = nc;
	pin E7 = D0X12Y31.PLL40.AGND;
	pin E8 = D0X12Y31.PLL40.AVCC;
	pin E9 = nc;
	pin E10 = nc;
	pin E11 = nc;
	pin E12 = D0X0Y0.CONFIG.VPP_2V5;
	pin E13 = nc;
	pin E14 = nc;
	pin E15 = D0X0Y0.POWER.GND;
	pin F1 = nc;
	pin F2 = D0X18Y31.IOI[1].PAD;
	pin F3 = D0X18Y31.IOI[0].PAD;
	pin F4 = nc;
	pin F5 = nc;
	pin F6 = D0X0Y0.POWER.VCCINT;
	pin F7 = D0X6Y31.IOI[0].PAD;
	pin F8 = D0X0Y0.IO_BANK[0].VCCIO;
	pin F9 = D0X9Y31.IOI[1].PAD;
	pin F10 = D0X0Y0.POWER.VCCINT;
	pin F11 = nc;
	pin F12 = nc;
	pin F13 = nc;
	pin F14 = nc;
	pin F15 = nc;
	pin G1 = nc;
	pin G2 = nc;
	pin G3 = nc;
	pin G4 = nc;
	pin G5 = nc;
	pin G6 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = nc;
	pin G11 = nc;
	pin G12 = nc;
	pin G13 = nc;
	pin G14 = nc;
	pin G15 = nc;
	pin H1 = nc;
	pin H2 = nc;
	pin H3 = D0X20Y0.IOI[1].PAD;
	pin H4 = D0X13Y0.IOI[1].PAD;
	pin H5 = nc;
	pin H6 = nc;
	pin H7 = D0X0Y0.POWER.GND;
	pin H8 = D0X0Y0.POWER.GND;
	pin H9 = D0X0Y0.POWER.GND;
	pin H10 = nc;
	pin H11 = nc;
	pin H12 = D0X20Y0.IOI[0].PAD;
	pin H13 = nc;
	pin H14 = nc;
	pin H15 = D0X0Y0.POWER.VCCINT;
	pin J1 = D0X14Y0.IOI[1].PAD;
	pin J2 = nc;
	pin J3 = nc;
	pin J4 = nc;
	pin J5 = nc;
	pin J6 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin J7 = D0X0Y0.POWER.GND;
	pin J8 = D0X0Y0.POWER.GND;
	pin J9 = D0X0Y0.POWER.GND;
	pin J10 = nc;
	pin J11 = D0X17Y0.IOI[0].PAD;
	pin J12 = nc;
	pin J13 = D0X17Y0.IOI[1].PAD;
	pin J14 = nc;
	pin J15 = nc;
	pin K1 = nc;
	pin K2 = nc;
	pin K3 = nc;
	pin K4 = nc;
	pin K5 = nc;
	pin K6 = D0X0Y0.POWER.VCCINT;
	pin K7 = nc;
	pin K8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K9 = nc;
	pin K10 = D0X0Y0.POWER.VCCINT;
	pin K11 = nc;
	pin K12 = nc;
	pin K13 = D0X18Y0.IOI[0].PAD;
	pin K14 = nc;
	pin K15 = D0X18Y0.IOI[1].PAD;
	pin L1 = nc;
	pin L2 = D0X0Y0.POWER.VCCINT;
	pin L3 = nc;
	pin L4 = nc;
	pin L5 = nc;
	pin L6 = D0X6Y0.IOI[1].PAD;
	pin L7 = D0X4Y31.IOI[0].PAD;
	pin L8 = nc;
	pin L9 = D0X22Y0.IOI[0].PAD;
	pin L10 = nc;
	pin L11 = D0X23Y0.IOI[1].PAD;
	pin L12 = nc;
	pin L13 = nc;
	pin L14 = nc;
	pin L15 = nc;
	pin M1 = nc;
	pin M2 = nc;
	pin M3 = nc;
	pin M4 = nc;
	pin M5 = D0X21Y0.IOI[0].PAD;
	pin M6 = D0X7Y0.IOI[0].PAD;
	pin M7 = D0X5Y0.IOI[0].PAD;
	pin M8 = D0X21Y31.IOI[0].PAD;
	pin M9 = nc;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X23Y0.IOI[0].PAD;
	pin M12 = D0X24Y0.IOI[1].PAD;
	pin M13 = nc;
	pin M14 = nc;
	pin M15 = nc;
	pin N1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin N2 = nc;
	pin N3 = nc;
	pin N4 = nc;
	pin N5 = D0X8Y0.IOI[1].PAD;
	pin N6 = D0X9Y0.IOI[0].PAD;
	pin N7 = D0X9Y0.IOI[1].PAD;
	pin N8 = nc;
	pin N9 = nc;
	pin N10 = nc;
	pin N11 = D0X0Y0.CONFIG.CRESET_B;
	pin N12 = D0X24Y0.IOI[0].PAD;
	pin N13 = nc;
	pin N14 = nc;
	pin N15 = nc;
	pin P1 = nc;
	pin P2 = nc;
	pin P3 = D0X0Y0.IO_BANK[2].VCCIO;
	pin P4 = D0X6Y0.IOI[0].PAD;
	pin P5 = D0X12Y0.IOI[0].PAD;
	pin P6 = D0X12Y0.IOI[1].PAD;
	pin P7 = nc;
	pin P8 = D0X22Y0.IOI[1].PAD;
	pin P9 = nc;
	pin P10 = nc;
	pin P11 = nc;
	pin P12 = nc;
	pin P13 = nc;
	pin P14 = nc;
	pin P15 = nc;
	pin R1 = nc;
	pin R2 = nc;
	pin R3 = D0X5Y0.IOI[1].PAD;
	pin R4 = D0X7Y0.IOI[1].PAD;
	pin R5 = D0X14Y0.IOI[0].PAD;
	pin R6 = D0X21Y0.IOI[1].PAD;
	pin R7 = nc;
	pin R8 = nc;
	pin R9 = nc;
	pin R10 = nc;
	pin R11 = nc;
	pin R12 = nc;
	pin R13 = nc;
	pin R14 = nc;
	pin R15 = nc;
}

// iCE40UP5K-UWG30 iCE40UP3K-UWG30
bond BOND69 {
	pin A1 = D0X19Y31.IOI[1].PAD;
	pin A2 = D0X19Y31.IOI[0].PAD;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X12Y31.IOI[0].PAD;
	pin A5 = D0X4Y31.IOI[0].PAD;
	pin B1 = D0X19Y0.IOI[0].PAD;
	pin B2 = D0X12Y31.PLL40.AVCC;
	pin B3 = D0X12Y31.IOI[1].PAD;
	pin B4 = D0X0Y0.POWER.GND;
	pin B5 = D0X5Y31.IOI[0].PAD;
	pin C1 = D0X24Y0.IOI[1].PAD;
	pin C2 = D0X0Y0.POWER.VCCINT;
	pin C3 = D0X12Y0.IOI[0].PAD;
	pin C4 = D0X0Y0.IO_BANK[2].VCCIO;
	pin C5 = D0X6Y31.IOI[0].PAD;
	pin D1 = D0X24Y0.IOI[0].PAD;
	pin D2 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin D3 = D0X13Y0.IOI[0].PAD + D0X0Y0.CONFIG.CDONE;
	pin D4 = D0X0Y0.CONFIG.VPP_2V5;
	pin D5 = D0X6Y0.IOI[0].PAD;
	pin E1 = D0X23Y0.IOI[1].PAD;
	pin E2 = D0X0Y0.POWER.GND;
	pin E3 = D0X13Y0.IOI[1].PAD;
	pin E4 = D0X9Y0.IOI[1].PAD;
	pin E5 = D0X5Y0.IOI[0].PAD;
	pin F1 = D0X23Y0.IOI[0].PAD;
	pin F2 = D0X19Y0.IOI[1].PAD;
	pin F3 = D0X0Y0.CONFIG.CRESET_B;
	pin F4 = D0X12Y0.IOI[1].PAD;
	pin F5 = D0X6Y0.IOI[1].PAD;
}

// iCE40UP5K-SG48 iCE40UP3K-SG48
bond BOND70 {
	pin 1 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 2 = D0X8Y0.IOI[0].PAD;
	pin 3 = D0X9Y0.IOI[1].PAD;
	pin 4 = D0X9Y0.IOI[0].PAD;
	pin 5 = D0X0Y0.POWER.VCCINT;
	pin 6 = D0X13Y0.IOI[1].PAD;
	pin 7 = D0X0Y0.CONFIG.CDONE;
	pin 8 = D0X0Y0.CONFIG.CRESET_B;
	pin 9 = D0X15Y0.IOI[0].PAD;
	pin 10 = D0X16Y0.IOI[0].PAD;
	pin 11 = D0X17Y0.IOI[0].PAD;
	pin 12 = D0X18Y0.IOI[0].PAD;
	pin 13 = D0X19Y0.IOI[0].PAD;
	pin 14 = D0X23Y0.IOI[0].PAD;
	pin 15 = D0X24Y0.IOI[0].PAD;
	pin 16 = D0X24Y0.IOI[1].PAD;
	pin 17 = D0X23Y0.IOI[1].PAD;
	pin 18 = D0X22Y0.IOI[1].PAD;
	pin 19 = D0X21Y0.IOI[1].PAD;
	pin 20 = D0X19Y0.IOI[1].PAD;
	pin 21 = D0X18Y0.IOI[1].PAD;
	pin 22 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 23 = D0X19Y31.IOI[0].PAD;
	pin 24 = D0X0Y0.CONFIG.VPP_2V5;
	pin 25 = D0X19Y31.IOI[1].PAD;
	pin 26 = D0X18Y31.IOI[0].PAD;
	pin 27 = D0X18Y31.IOI[1].PAD;
	pin 28 = D0X17Y31.IOI[0].PAD;
	pin 29 = D0X12Y31.PLL40.AVCC;
	pin 30 = D0X0Y0.POWER.VCCINT;
	pin 31 = D0X16Y31.IOI[1].PAD;
	pin 32 = D0X16Y31.IOI[0].PAD;
	pin 33 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 34 = D0X13Y31.IOI[1].PAD;
	pin 35 = D0X12Y31.IOI[1].PAD;
	pin 36 = D0X9Y31.IOI[1].PAD;
	pin 37 = D0X13Y31.IOI[0].PAD;
	pin 38 = D0X8Y31.IOI[1].PAD;
	pin 39 = D0X4Y31.IOI[0].PAD;
	pin 40 = D0X5Y31.IOI[0].PAD;
	pin 41 = D0X6Y31.IOI[0].PAD;
	pin 42 = D0X8Y31.IOI[0].PAD;
	pin 43 = D0X9Y31.IOI[0].PAD;
	pin 44 = D0X6Y0.IOI[1].PAD;
	pin 45 = D0X7Y0.IOI[1].PAD;
	pin 46 = D0X5Y0.IOI[0].PAD;
	pin 47 = D0X6Y0.IOI[0].PAD;
	pin 48 = D0X7Y0.IOI[0].PAD;
	pin PAD = D0X0Y0.POWER.GND;
}

// iCE40UP5K-FWG49 iCE40UP3K-FWG49
bond BOND71 {
	pin A1 = D0X13Y0.IOI[1].PAD;
	pin A2 = D0X19Y31.IOI[1].PAD;
	pin A3 = D0X18Y31.IOI[0].PAD;
	pin A4 = D0X16Y31.IOI[1].PAD;
	pin A5 = D0X9Y31.IOI[0].PAD;
	pin A6 = D0X4Y31.IOI[0].PAD;
	pin A7 = D0X6Y31.IOI[0].PAD;
	pin B1 = D0X15Y0.IOI[0].PAD;
	pin B2 = D0X19Y31.IOI[0].PAD;
	pin B3 = D0X18Y31.IOI[1].PAD;
	pin B4 = D0X16Y31.IOI[0].PAD;
	pin B5 = D0X9Y31.IOI[1].PAD;
	pin B6 = D0X8Y31.IOI[1].PAD;
	pin B7 = D0X5Y31.IOI[0].PAD;
	pin C1 = D0X17Y0.IOI[0].PAD;
	pin C2 = D0X16Y0.IOI[0].PAD;
	pin C3 = D0X0Y0.CONFIG.VPP_2V5;
	pin C4 = D0X12Y31.PLL40.AVCC;
	pin C5 = D0X0Y0.POWER.VCCINT;
	pin C6 = D0X0Y0.IO_BANK[0].VCCIO;
	pin C7 = D0X12Y31.IOI[1].PAD;
	pin D1 = D0X18Y0.IOI[0].PAD;
	pin D2 = D0X18Y0.IOI[1].PAD;
	pin D3 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin D4 = D0X0Y0.POWER.GND;
	pin D5 = D0X0Y0.POWER.GND;
	pin D6 = D0X13Y31.IOI[0].PAD;
	pin D7 = D0X13Y31.IOI[1].PAD;
	pin E1 = D0X19Y0.IOI[1].PAD;
	pin E2 = D0X19Y0.IOI[0].PAD;
	pin E3 = D0X0Y0.POWER.GND;
	pin E4 = D0X0Y0.POWER.VCCINT;
	pin E5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin E6 = D0X5Y0.IOI[0].PAD;
	pin E7 = D0X8Y0.IOI[0].PAD;
	pin F1 = D0X23Y0.IOI[1].PAD;
	pin F2 = D0X24Y0.IOI[1].PAD;
	pin F3 = D0X21Y0.IOI[1].PAD;
	pin F4 = D0X0Y0.CONFIG.CDONE;
	pin F5 = D0X9Y0.IOI[1].PAD;
	pin F6 = D0X6Y0.IOI[0].PAD;
	pin F7 = D0X6Y0.IOI[1].PAD;
	pin G1 = D0X23Y0.IOI[0].PAD;
	pin G2 = D0X24Y0.IOI[0].PAD;
	pin G3 = D0X22Y0.IOI[1].PAD;
	pin G4 = D0X0Y0.CONFIG.CRESET_B;
	pin G5 = D0X9Y0.IOI[0].PAD;
	pin G6 = D0X7Y0.IOI[1].PAD;
	pin G7 = D0X7Y0.IOI[0].PAD;
}

// iCE40UL1K-DI iCE40UL640-DI
bond BOND72 {
	pin 0 = D0X2Y0.IOI[0].PAD;
	pin 1 = D0X2Y0.IOI[1].PAD;
	pin 2 = D0X0Y0.POWER.VCCINT;
	pin 3 = D0X3Y0.IOI[0].PAD;
	pin 4 = D0X3Y0.IOI[1].PAD;
	pin 5 = D0X0Y0.IO_BANK[2].VCCIO;
	pin 6 = D0X4Y0.IOI[0].PAD;
	pin 7 = D0X4Y0.IOI[1].PAD;
	pin 8 = D0X6Y0.IOI[0].PAD;
	pin 9 = D0X6Y0.IOI[1].PAD;
	pin 10 = D0X0Y0.POWER.GND;
	pin 11 = D0X0Y0.POWER.GND;
	pin 12 = D0X0Y0.POWER.VCCINT;
	pin 13 = D0X6Y0.PLL40.AVCC;
	pin 14 = D0X6Y0.PLL40.AGND;
	pin 15 = D0X7Y0.IOI[0].PAD;
	pin 16 = D0X7Y0.IOI[1].PAD;
	pin 17 = D0X9Y0.IOI[0].PAD;
	pin 18 = D0X9Y0.IOI[1].PAD;
	pin 19 = D0X0Y0.CONFIG.CDONE;
	pin 20 = D0X0Y0.CONFIG.CRESET_B;
	pin 21 = D0X10Y0.IOI[0].PAD;
	pin 22 = D0X10Y0.IOI[1].PAD;
	pin 23 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin 24 = D0X11Y0.IOI[0].PAD;
	pin 25 = D0X11Y0.IOI[1].PAD;
	pin 26 = D0X12Y0.IOI[0].PAD;
	pin 27 = D0X12Y0.IOI[1].PAD;
	pin 28 = D0X0Y0.CONFIG.VPP_2V5;
	pin 29 = D0X0Y0.CONFIG.VPP_2V5;
	pin 30 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin 42 = D0X0Y0.CONFIG.VPP_2V5;
	pin 43 = D0X0Y0.CONFIG.VPP_2V5;
	pin 44 = D0X10Y15.IOI[1].PAD;
	pin 45 = D0X10Y15.IOI[0].PAD;
	pin 46 = D0X9Y15.IOI[1].PAD;
	pin 47 = D0X9Y15.IOI[0].PAD;
	pin 48 = D0X7Y15.IOI[1].PAD;
	pin 49 = D0X7Y15.IOI[0].PAD;
	pin 50 = D0X6Y15.IOI[1].PAD;
	pin 51 = D0X6Y15.IOI[0].PAD;
	pin 52 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 53 = D0X0Y0.IO_BANK[0].VCCIO;
	pin 54 = D0X5Y15.IOI[1].PAD;
	pin 55 = D0X5Y15.IOI[0].PAD;
	pin 56 = D0X0Y0.POWER.GND;
	pin 57 = D0X0Y0.POWER.GND;
	pin 58 = D0X4Y15.IOI[1].PAD;
	pin 59 = D0X4Y15.IOI[0].PAD;
	pin 60 = D0X0Y0.POWER.VCCINT;
	pin 61 = D0X3Y15.IOI[1].PAD;
	pin 62 = D0X0Y0.POWER.GND;
	pin 63 = D0X2Y15.IOI[0].PAD;
	pin 64 = D0X2Y15.IOI[1].PAD;
	pin 65 = D0X3Y15.IOI[0].PAD;
	pin 66 = D0X0Y0.POWER.GND;
}

// iCE40UL1K-CM225
bond BOND73 {
	pin A1 = D0X6Y0.IOI[0].PAD;
	pin A2 = D0X4Y0.IOI[1].PAD;
	pin A3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A4 = D0X0Y0.POWER.GND;
	pin A5 = nc;
	pin A6 = nc;
	pin A7 = nc;
	pin A8 = D0X7Y15.IOI[1].PAD;
	pin A9 = D0X9Y15.IOI[1].PAD;
	pin A10 = nc;
	pin A11 = nc;
	pin A12 = D0X0Y0.POWER.GND;
	pin A13 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A14 = D0X0Y0.POWER.VCCINT;
	pin A15 = nc;
	pin B1 = D0X5Y15.IOI[0].PAD;
	pin B2 = nc;
	pin B3 = D0X3Y15.IOI[1].PAD;
	pin B4 = D0X4Y15.IOI[0].PAD;
	pin B5 = D0X4Y15.IOI[1].PAD;
	pin B6 = nc;
	pin B7 = nc;
	pin B8 = D0X6Y15.IOI[1].PAD;
	pin B9 = D0X9Y15.IOI[0].PAD;
	pin B10 = nc;
	pin B11 = nc;
	pin B12 = nc;
	pin B13 = nc;
	pin B14 = nc;
	pin B15 = nc;
	pin C1 = nc;
	pin C2 = D0X5Y15.IOI[1].PAD;
	pin C3 = D0X6Y0.IOI[1].PAD;
	pin C4 = nc;
	pin C5 = D0X2Y15.IOI[1].PAD;
	pin C6 = nc;
	pin C7 = nc;
	pin C8 = D0X6Y15.IOI[0].PAD;
	pin C9 = D0X7Y15.IOI[0].PAD;
	pin C10 = nc;
	pin C11 = nc;
	pin C12 = nc;
	pin C13 = nc;
	pin C14 = nc;
	pin C15 = nc;
	pin D1 = nc;
	pin D2 = nc;
	pin D3 = D0X3Y0.IOI[0].PAD;
	pin D4 = nc;
	pin D5 = D0X4Y0.IOI[0].PAD;
	pin D6 = nc;
	pin D7 = D0X10Y15.IOI[1].PAD;
	pin D8 = nc;
	pin D9 = nc;
	pin D10 = nc;
	pin D11 = nc;
	pin D12 = D0X0Y0.CONFIG.VPP_2V5;
	pin D13 = nc;
	pin D14 = nc;
	pin D15 = nc;
	pin E1 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin E2 = nc;
	pin E3 = nc;
	pin E4 = nc;
	pin E5 = D0X3Y0.IOI[1].PAD;
	pin E6 = nc;
	pin E7 = D0X6Y0.PLL40.AGND;
	pin E8 = D0X6Y0.PLL40.AVCC;
	pin E9 = nc;
	pin E10 = nc;
	pin E11 = nc;
	pin E12 = D0X0Y0.CONFIG.VPP_2V5;
	pin E13 = nc;
	pin E14 = nc;
	pin E15 = D0X0Y0.POWER.GND;
	pin F1 = nc;
	pin F2 = D0X2Y0.IOI[1].PAD;
	pin F3 = D0X2Y0.IOI[0].PAD;
	pin F4 = nc;
	pin F5 = nc;
	pin F6 = D0X0Y0.POWER.VCCINT;
	pin F7 = D0X2Y15.IOI[0].PAD;
	pin F8 = nc;
	pin F9 = nc;
	pin F10 = D0X0Y0.POWER.VCCINT;
	pin F11 = nc;
	pin F12 = nc;
	pin F13 = nc;
	pin F14 = nc;
	pin F15 = nc;
	pin G1 = nc;
	pin G2 = nc;
	pin G3 = nc;
	pin G4 = nc;
	pin G5 = nc;
	pin G6 = nc;
	pin G7 = D0X0Y0.POWER.GND;
	pin G8 = D0X0Y0.POWER.GND;
	pin G9 = D0X0Y0.POWER.GND;
	pin G10 = nc;
	pin G11 = nc;
	pin G12 = nc;
	pin G13 = nc;
	pin G14 = nc;
	pin G15 = nc;
	pin H1 = nc;
	pin H2 = nc;
	pin H3 = nc;
	pin H4 = nc;
	pin H5 = nc;
	pin H6 = nc;
	pin H7 = nc;
	pin H8 = nc;
	pin H9 = nc;
	pin H10 = nc;
	pin H11 = nc;
	pin H12 = nc;
	pin H13 = nc;
	pin H14 = nc;
	pin H15 = nc;
	pin J1 = nc;
	pin J2 = nc;
	pin J3 = nc;
	pin J4 = nc;
	pin J5 = nc;
	pin J6 = nc;
	pin J7 = nc;
	pin J8 = nc;
	pin J9 = nc;
	pin J10 = nc;
	pin J11 = nc;
	pin J12 = nc;
	pin J13 = nc;
	pin J14 = nc;
	pin J15 = nc;
	pin K1 = nc;
	pin K2 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin K3 = nc;
	pin K4 = nc;
	pin K5 = nc;
	pin K6 = nc;
	pin K7 = nc;
	pin K8 = D0X0Y0.IO_BANK[2].VCCIO;
	pin K9 = nc;
	pin K10 = nc;
	pin K11 = nc;
	pin K12 = nc;
	pin K13 = nc;
	pin K14 = nc;
	pin K15 = nc;
	pin L1 = nc;
	pin L2 = nc;
	pin L3 = nc;
	pin L4 = nc;
	pin L5 = nc;
	pin L6 = nc;
	pin L7 = D0X3Y15.IOI[0].PAD;
	pin L8 = nc;
	pin L9 = D0X7Y0.IOI[0].PAD;
	pin L10 = nc;
	pin L11 = D0X11Y0.IOI[1].PAD;
	pin L12 = nc;
	pin L13 = nc;
	pin L14 = nc;
	pin L15 = nc;
	pin M1 = nc;
	pin M2 = nc;
	pin M3 = nc;
	pin M4 = nc;
	pin M5 = nc;
	pin M6 = nc;
	pin M7 = nc;
	pin M8 = D0X10Y15.IOI[0].PAD;
	pin M9 = nc;
	pin M10 = D0X0Y0.CONFIG.CDONE;
	pin M11 = D0X11Y0.IOI[0].PAD;
	pin M12 = D0X12Y0.IOI[1].PAD;
	pin M13 = nc;
	pin M14 = nc;
	pin M15 = nc;
	pin N1 = nc;
	pin N2 = nc;
	pin N3 = nc;
	pin N4 = nc;
	pin N5 = nc;
	pin N6 = nc;
	pin N7 = D0X7Y0.IOI[1].PAD;
	pin N8 = nc;
	pin N9 = nc;
	pin N10 = nc;
	pin N11 = D0X0Y0.CONFIG.CRESET_B;
	pin N12 = D0X12Y0.IOI[0].PAD;
	pin N13 = nc;
	pin N14 = nc;
	pin N15 = nc;
	pin P1 = nc;
	pin P2 = nc;
	pin P3 = nc;
	pin P4 = nc;
	pin P5 = nc;
	pin P6 = nc;
	pin P7 = nc;
	pin P8 = D0X9Y0.IOI[0].PAD;
	pin P9 = nc;
	pin P10 = nc;
	pin P11 = nc;
	pin P12 = nc;
	pin P13 = nc;
	pin P14 = nc;
	pin P15 = nc;
	pin R1 = nc;
	pin R2 = nc;
	pin R3 = nc;
	pin R4 = nc;
	pin R5 = D0X10Y0.IOI[1].PAD;
	pin R6 = D0X9Y0.IOI[1].PAD;
	pin R7 = nc;
	pin R8 = nc;
	pin R9 = nc;
	pin R10 = nc;
	pin R11 = D0X10Y0.IOI[0].PAD;
	pin R12 = nc;
	pin R13 = nc;
	pin R14 = nc;
	pin R15 = nc;
}

// iCE40UL1K-CM36
bond BOND74 {
	pin A1 = D0X7Y0.IOI[0].PAD;
	pin A2 = D0X3Y15.IOI[1].PAD;
	pin A3 = D0X4Y15.IOI[1].PAD;
	pin A4 = D0X0Y0.IO_BANK[0].VCCIO;
	pin A5 = D0X10Y15.IOI[0].PAD;
	pin A6 = D0X0Y0.CONFIG.VPP_2V5;
	pin B1 = D0X3Y0.IOI[0].PAD;
	pin B2 = D0X0Y0.POWER.VCCINT;
	pin B3 = D0X10Y15.IOI[1].PAD;
	pin B4 = D0X6Y15.IOI[1].PAD;
	pin B5 = D0X9Y15.IOI[1].PAD;
	pin B6 = D0X9Y15.IOI[0].PAD;
	pin C1 = D0X4Y0.IOI[1].PAD;
	pin C2 = D0X2Y0.IOI[1].PAD;
	pin C3 = D0X5Y15.IOI[1].PAD;
	pin C4 = D0X0Y0.CONFIG.CDONE;
	pin C5 = D0X5Y15.IOI[0].PAD;
	pin C6 = D0X6Y15.IOI[0].PAD;
	pin D1 = D0X3Y0.IOI[1].PAD;
	pin D2 = D0X0Y0.POWER.GND;
	pin D3 = D0X0Y0.POWER.GND;
	pin D4 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin D5 = D0X12Y0.IOI[1].PAD;
	pin D6 = D0X7Y15.IOI[1].PAD;
	pin E1 = D0X2Y0.IOI[0].PAD;
	pin E2 = D0X4Y0.IOI[0].PAD;
	pin E3 = D0X7Y0.IOI[1].PAD;
	pin E4 = D0X11Y0.IOI[0].PAD;
	pin E5 = D0X12Y0.IOI[0].PAD;
	pin E6 = D0X4Y15.IOI[0].PAD;
	pin F1 = D0X0Y0.IO_BANK[2].VCCIO;
	pin F2 = D0X6Y0.IOI[1].PAD;
	pin F3 = D0X6Y0.IOI[0].PAD;
	pin F4 = D0X0Y0.CONFIG.CRESET_B;
	pin F5 = D0X11Y0.IOI[1].PAD;
	pin F6 = D0X0Y0.IO_BANK_SPI.VCCIO;
}

// iCE40UL1K-CM36A iCE40UL640-CM36A
bond BOND75 {
	pin A1 = D0X3Y15.IOI[0].PAD;
	pin A2 = D0X2Y15.IOI[0].PAD;
	pin A3 = D0X5Y15.IOI[0].PAD;
	pin A4 = D0X9Y15.IOI[0].PAD;
	pin A5 = D0X10Y15.IOI[1].PAD;
	pin A6 = D0X10Y15.IOI[0].PAD;
	pin B1 = D0X2Y15.IOI[1].PAD;
	pin B2 = D0X5Y15.IOI[1].PAD;
	pin B3 = D0X0Y0.IO_BANK[0].VCCIO;
	pin B4 = D0X0Y0.CONFIG.VPP_2V5;
	pin B5 = D0X9Y15.IOI[1].PAD;
	pin B6 = D0X7Y15.IOI[0].PAD;
	pin C1 = D0X4Y0.IOI[1].PAD;
	pin C2 = D0X4Y15.IOI[0].PAD;
	pin C3 = D0X0Y0.POWER.GND;
	pin C4 = D0X0Y0.POWER.GND;
	pin C5 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin C6 = D0X6Y15.IOI[1].PAD;
	pin D1 = D0X4Y0.IOI[0].PAD;
	pin D2 = D0X7Y0.IOI[0].PAD;
	pin D3 = D0X0Y0.POWER.VCCINT;
	pin D4 = D0X6Y0.PLL40.AVCC;
	pin D5 = D0X9Y0.IOI[1].PAD;
	pin D6 = D0X9Y0.IOI[0].PAD;
	pin E1 = D0X2Y0.IOI[1].PAD;
	pin E2 = D0X6Y0.IOI[0].PAD;
	pin E3 = D0X0Y0.IO_BANK[2].VCCIO;
	pin E4 = D0X0Y0.IO_BANK_SPI.VCCIO;
	pin E5 = D0X11Y0.IOI[1].PAD;
	pin E6 = D0X12Y0.IOI[0].PAD;
	pin F1 = D0X2Y0.IOI[0].PAD;
	pin F2 = D0X3Y0.IOI[1].PAD;
	pin F3 = D0X6Y0.IOI[1].PAD;
	pin F4 = D0X0Y0.CONFIG.CRESET_B;
	pin F5 = D0X12Y0.IOI[1].PAD;
	pin F6 = D0X11Y0.IOI[0].PAD;
}

// iCE40UL1K-SWG16 iCE40UL640-SWG16
bond BOND76 {
	pin A1 = D0X10Y15.IOI[0].PAD;
	pin A2 = D0X10Y15.IOI[1].PAD;
	pin A3 = D0X0Y0.POWER.GND;
	pin A4 = D0X2Y15.IOI[1].PAD;
	pin B1 = D0X0Y0.LED_DRV_CUR.GND_LED;
	pin B2 = D0X0Y0.CONFIG.CRESET_B;
	pin B3 = D0X0Y0.IO_BANK[0].VCCIO + D0X0Y0.CONFIG.VPP_2V5;
	pin B4 = D0X2Y15.IOI[0].PAD;
	pin C1 = D0X12Y0.IOI[0].PAD;
	pin C2 = D0X11Y0.IOI[0].PAD;
	pin C3 = D0X7Y0.IOI[0].PAD + D0X0Y0.CONFIG.CDONE;
	pin C4 = D0X3Y15.IOI[0].PAD;
	pin D1 = D0X12Y0.IOI[1].PAD;
	pin D2 = D0X11Y0.IOI[1].PAD;
	pin D3 = D0X0Y0.IO_BANK[2].VCCIO + D0X0Y0.IO_BANK_SPI.VCCIO;
	pin D4 = D0X0Y0.POWER.VCCINT;
}

// iCE65L04-L iCE65L01-L
speed SPEED0 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.075
	DERATE_T_BEST                           : derate temperature linear (0.000552t + 0.986)
	DERATE_T_TYP                            : derate temperature linear (0.000414t + 0.989)
	DERATE_T_WORST                          : derate temperature linear (0.00021t + 0.994)
	DERATE_V                                : derate voltage inverse quadratic (0.548V + 1.1588V + -1.1768)
	GB_FABRIC                               : delay rf pos unate +400ps -1020ps
	INT:GLOBAL                              : delay rf pos unate +260ps -530ps
	INT:GLOBAL_OUT                          : delay rf pos unate +586ps -463ps
	INT:IMUX_CE                             : delay rf pos unate +780.3ps -718ps
	INT:IMUX_CLK                            : delay rf pos unate +234ps -598ps
	INT:IMUX_IO                             : delay rf pos unate +311ps -335ps
	INT:IMUX_LC                             : delay rf pos unate +852ps -676ps
	INT:IMUX_RST                            : delay rf pos unate +599.1ps -459.8ps
	INT:LOCAL                               : delay rf pos unate +699ps -500ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +376ps -262ps
	INT:LONG_H_1                            : delay rf pos unate +356ps -246ps
	INT:LONG_H_10                           : delay rf pos unate +1157ps -858ps
	INT:LONG_H_11                           : delay rf pos unate +1272ps -957ps
	INT:LONG_H_12                           : delay rf pos unate +1332ps -983ps
	INT:LONG_H_2                            : delay rf pos unate +428ps -304ps
	INT:LONG_H_3                            : delay rf pos unate +454ps -329ps
	INT:LONG_H_4                            : delay rf pos unate +530ps -391ps
	INT:LONG_H_5                            : delay rf pos unate +627ps -471ps
	INT:LONG_H_6                            : delay rf pos unate +680ps -515ps
	INT:LONG_H_7                            : delay rf pos unate +767ps -590ps
	INT:LONG_H_8                            : delay rf pos unate +936ps -698ps
	INT:LONG_H_9                            : delay rf pos unate +1064ps -788ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +731ps -557ps
	INT:LONG_V_0                            : delay rf pos unate +366ps -271ps
	INT:LONG_V_1                            : delay rf pos unate +377ps -286ps
	INT:LONG_V_10                           : delay rf pos unate +1450ps -1155ps
	INT:LONG_V_11                           : delay rf pos unate +1515ps -1217ps
	INT:LONG_V_12                           : delay rf pos unate +1820ps -1430ps
	INT:LONG_V_2                            : delay rf pos unate +510ps -402ps
	INT:LONG_V_3                            : delay rf pos unate +556ps -447ps
	INT:LONG_V_4                            : delay rf pos unate +682ps -551ps
	INT:LONG_V_5                            : delay rf pos unate +874ps -711ps
	INT:LONG_V_6                            : delay rf pos unate +959ps -768ps
	INT:LONG_V_7                            : delay rf pos unate +1028ps -837ps
	INT:LONG_V_8                            : delay rf pos unate +1322ps -1049ps
	INT:LONG_V_9                            : delay rf pos unate +1399ps -1118ps
	INT:OUT_TO_LONG                         : delay rf pos unate +1232ps -933ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +691ps -557ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +296ps -190ps
	INT:QUAD_H_1                            : delay rf pos unate +358ps -233ps
	INT:QUAD_H_2                            : delay rf pos unate +405ps -274ps
	INT:QUAD_H_3                            : delay rf pos unate +458ps -320ps
	INT:QUAD_H_4                            : delay rf pos unate +604ps -431ps
	INT:QUAD_IO                             : delay rf pos unate +1309ps -1378ps
	INT:QUAD_V_0                            : delay rf pos unate +442ps -355ps
	INT:QUAD_V_1                            : delay rf pos unate +445ps -361ps
	INT:QUAD_V_2                            : delay rf pos unate +547ps -468ps
	INT:QUAD_V_3                            : delay rf pos unate +689ps -614ps
	INT:QUAD_V_4                            : delay rf pos unate +757ps -682ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 862.7ps r hold 0ps f setup 789.5ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 1228ps r hold 0ps f setup 1228ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 200ps r hold 0ps f setup 190ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +7444ps -6570ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 200ps r hold 0ps f setup 190ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +2240ps -2230ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +2210ps -2250ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +7300ps -7050ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +7310ps -7070ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +7460ps -7120ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +7460ps -7120ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +7460ps -7120ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 1560ps r hold 0ps f setup 1160ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 1560ps r hold 0ps f setup 1160ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +3666ps -2546ps
	IO:PAD_TO_GB                            : delay rf pos unate +2814ps -1980ps
	PLB:CARRY_INIT                          : delay rf pos unate +250ps -230ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +151ps -140ps
	PLB:CLK_TO_O                            : delay rf from edge +277ps -341ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 891.4ps r hold 0ps f setup 946.6ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++1152ps +-1197ps -+1152ps --1197ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 821.2ps r hold 0ps f setup 871.6ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +268ps -255ps
	PLB:I1_TO_O                             : delay rf binate ++1052ps +-1152ps -+1052ps --1152ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 760.6ps r hold 0ps f setup 780.1ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +236ps -142ps
	PLB:I2_TO_O                             : delay rf binate ++991ps +-1060ps -+991ps --1060ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 623.8ps r hold 0ps f setup 568.4ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++834ps +-868ps -+834ps --868ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 341.5ps r hold -255.4ps f setup 227.7ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE65L04-T iCE65L08-T
speed SPEED1 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.095
	DERATE_T                                : derate temperature linear (0.0006t + 0.985)
	DERATE_V                                : derate voltage inverse quadratic (0.0216V + 1.7748V + -1.1641)
	GB_FABRIC                               : delay rf pos unate +330ps -270ps
	INT:GLOBAL                              : delay rf pos unate +460ps -880ps
	INT:GLOBAL_OUT                          : delay rf pos unate +340ps -290ps
	INT:IMUX_CE                             : delay rf pos unate +270ps -220ps
	INT:IMUX_CLK                            : delay rf pos unate +230ps -300ps
	INT:IMUX_IO                             : delay rf pos unate +310ps -250ps
	INT:IMUX_LC                             : delay rf pos unate +510ps -450ps
	INT:IMUX_RST                            : delay rf pos unate +340ps -290ps
	INT:LOCAL                               : delay rf pos unate +420ps -340ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +250ps -240ps
	INT:LONG_H_1                            : delay rf pos unate +240ps -220ps
	INT:LONG_H_10                           : delay rf pos unate +760ps -780ps
	INT:LONG_H_11                           : delay rf pos unate +840ps -870ps
	INT:LONG_H_12                           : delay rf pos unate +880ps -890ps
	INT:LONG_H_2                            : delay rf pos unate +280ps -280ps
	INT:LONG_H_3                            : delay rf pos unate +300ps -300ps
	INT:LONG_H_4                            : delay rf pos unate +350ps -360ps
	INT:LONG_H_5                            : delay rf pos unate +410ps -430ps
	INT:LONG_H_6                            : delay rf pos unate +450ps -470ps
	INT:LONG_H_7                            : delay rf pos unate +510ps -540ps
	INT:LONG_H_8                            : delay rf pos unate +620ps -640ps
	INT:LONG_H_9                            : delay rf pos unate +700ps -720ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +600ps -530ps
	INT:LONG_V_0                            : delay rf pos unate +210ps -190ps
	INT:LONG_V_1                            : delay rf pos unate +220ps -200ps
	INT:LONG_V_10                           : delay rf pos unate +830ps -810ps
	INT:LONG_V_11                           : delay rf pos unate +860ps -850ps
	INT:LONG_V_12                           : delay rf pos unate +1040ps -1000ps
	INT:LONG_V_2                            : delay rf pos unate +290ps -280ps
	INT:LONG_V_3                            : delay rf pos unate +320ps -310ps
	INT:LONG_V_4                            : delay rf pos unate +390ps -390ps
	INT:LONG_V_5                            : delay rf pos unate +500ps -500ps
	INT:LONG_V_6                            : delay rf pos unate +550ps -540ps
	INT:LONG_V_7                            : delay rf pos unate +590ps -590ps
	INT:LONG_V_8                            : delay rf pos unate +750ps -730ps
	INT:LONG_V_9                            : delay rf pos unate +800ps -780ps
	INT:OUT_TO_LONG                         : delay rf pos unate +760ps -760ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -370ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +260ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +320ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +360ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +410ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +540ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +510ps -540ps
	INT:QUAD_V_0                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_1                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_2                            : delay rf pos unate +480ps -450ps
	INT:QUAD_V_3                            : delay rf pos unate +610ps -580ps
	INT:QUAD_V_4                            : delay rf pos unate +670ps -650ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 520ps r hold 0ps f setup 470ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 740ps r hold 0ps f setup 740ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +5940ps -4970ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +1620ps -1610ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +1620ps -1620ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +5610ps -5540ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +5630ps -5560ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +5810ps -5730ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +1255.55ps -1245.85ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +5810ps -5730ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +2170ps -2550ps
	IO:PAD_TO_GB                            : delay rf pos unate +1960ps -1930ps
	PLB:CARRY_INIT                          : delay rf pos unate +220ps -200ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +130ps -120ps
	PLB:CLK_TO_O                            : delay rf from edge +480ps -440ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 490ps r hold 0ps f setup 420ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++710ps +-690ps -+710ps --690ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 420ps r hold 0ps f setup 400ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +270ps -260ps
	PLB:I1_TO_O                             : delay rf binate ++650ps +-670ps -+650ps --670ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 340ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +240ps -140ps
	PLB:I2_TO_O                             : delay rf binate ++620ps +-620ps -+620ps --620ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 290ps r hold 0ps f setup 230ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++520ps +-500ps -+520ps --500ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 210ps r hold -255.4ps f setup 150ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE65P04-T
speed SPEED2 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.095
	DERATE_T                                : derate temperature linear (0.0006t + 0.985)
	DERATE_V                                : derate voltage inverse quadratic (0.0216V + 1.7748V + -1.1641)
	GB_FABRIC                               : delay rf pos unate +250ps -450ps
	INT:GLOBAL                              : delay rf pos unate +200ps -300ps
	INT:GLOBAL_OUT                          : delay rf pos unate +340ps -290ps
	INT:IMUX_CE                             : delay rf pos unate +270ps -220ps
	INT:IMUX_CLK                            : delay rf pos unate +200ps -300ps
	INT:IMUX_IO                             : delay rf pos unate +310ps -250ps
	INT:IMUX_LC                             : delay rf pos unate +510ps -450ps
	INT:IMUX_RST                            : delay rf pos unate +340ps -290ps
	INT:LOCAL                               : delay rf pos unate +420ps -340ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +250ps -240ps
	INT:LONG_H_1                            : delay rf pos unate +240ps -220ps
	INT:LONG_H_10                           : delay rf pos unate +760ps -780ps
	INT:LONG_H_11                           : delay rf pos unate +840ps -870ps
	INT:LONG_H_12                           : delay rf pos unate +880ps -890ps
	INT:LONG_H_2                            : delay rf pos unate +280ps -280ps
	INT:LONG_H_3                            : delay rf pos unate +300ps -300ps
	INT:LONG_H_4                            : delay rf pos unate +350ps -360ps
	INT:LONG_H_5                            : delay rf pos unate +410ps -430ps
	INT:LONG_H_6                            : delay rf pos unate +450ps -470ps
	INT:LONG_H_7                            : delay rf pos unate +510ps -540ps
	INT:LONG_H_8                            : delay rf pos unate +620ps -640ps
	INT:LONG_H_9                            : delay rf pos unate +700ps -720ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +600ps -530ps
	INT:LONG_V_0                            : delay rf pos unate +210ps -190ps
	INT:LONG_V_1                            : delay rf pos unate +220ps -200ps
	INT:LONG_V_10                           : delay rf pos unate +830ps -810ps
	INT:LONG_V_11                           : delay rf pos unate +860ps -850ps
	INT:LONG_V_12                           : delay rf pos unate +1040ps -1000ps
	INT:LONG_V_2                            : delay rf pos unate +290ps -280ps
	INT:LONG_V_3                            : delay rf pos unate +320ps -310ps
	INT:LONG_V_4                            : delay rf pos unate +390ps -390ps
	INT:LONG_V_5                            : delay rf pos unate +500ps -500ps
	INT:LONG_V_6                            : delay rf pos unate +550ps -540ps
	INT:LONG_V_7                            : delay rf pos unate +590ps -590ps
	INT:LONG_V_8                            : delay rf pos unate +750ps -730ps
	INT:LONG_V_9                            : delay rf pos unate +800ps -780ps
	INT:OUT_TO_LONG                         : delay rf pos unate +760ps -760ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -370ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +260ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +320ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +360ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +410ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +540ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +510ps -540ps
	INT:QUAD_V_0                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_1                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_2                            : delay rf pos unate +480ps -450ps
	INT:QUAD_V_3                            : delay rf pos unate +610ps -580ps
	INT:QUAD_V_4                            : delay rf pos unate +670ps -650ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 520ps r hold 0ps f setup 470ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 740ps r hold 0ps f setup 740ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +3500ps -3680ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +1220ps -1210ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +1220ps -1220ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +3620ps -3750ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +3640ps -3770ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +3970ps -3480ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +1255.55ps -1245.85ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +3970ps -3480ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +1500ps -1530ps
	IO:PAD_TO_GB                            : delay rf pos unate +2300ps -2630ps
	PLB:CARRY_INIT                          : delay rf pos unate +220ps -200ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +130ps -120ps
	PLB:CLK_TO_O                            : delay rf from edge +500ps -150ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 490ps r hold 0ps f setup 420ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++710ps +-690ps -+710ps --690ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 420ps r hold 0ps f setup 400ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +270ps -260ps
	PLB:I1_TO_O                             : delay rf binate ++650ps +-670ps -+650ps --670ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 340ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +240ps -140ps
	PLB:I2_TO_O                             : delay rf binate ++620ps +-620ps -+620ps --620ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 290ps r hold 0ps f setup 230ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++520ps +-500ps -+520ps --500ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 210ps r hold -255.4ps f setup 150ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL:PAD_TO_PLLOUTCORE_DELAY             : delay rf pos unate +610ps -520ps
	PLL:PAD_TO_PLLOUTCORE_EXTERNAL          : delay rf pos unate +-290ps --480ps
	PLL:PAD_TO_PLLOUTCORE_PHASE_AND_DELAY   : delay rf pos unate +640ps -520ps
	PLL:PAD_TO_PLLOUTCORE_SIMPLE            : delay rf pos unate +1600ps -1500ps
	PLL:PAD_TO_PLLOUTGLOBAL_DELAY           : delay rf pos unate +1410ps -1520ps
	PLL:PAD_TO_PLLOUTGLOBAL_EXTERNAL        : delay rf pos unate +-290ps --480ps
	PLL:PAD_TO_PLLOUTGLOBAL_PHASE_AND_DELAY : delay rf pos unate +1120ps -1720ps
	PLL:PAD_TO_PLLOUTGLOBAL_SIMPLE          : delay rf pos unate +2400ps -2500ps
	PLL:REFERENCECLK_TO_PLLOUTCORE_DELAY    : delay rf pos unate +-190ps --80ps
	PLL:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL : delay rf pos unate +-1090ps --1080ps
	PLL:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +-160ps --80ps
	PLL:REFERENCECLK_TO_PLLOUTCORE_SIMPLE   : delay rf pos unate +800ps -900ps
	PLL:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY  : delay rf pos unate +610ps -920ps
	PLL:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-1090ps --1080ps
	PLL:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +320ps -1120ps
	PLL:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE : delay rf pos unate +1600ps -1900ps
}

// iCE65L08-L
speed SPEED3 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.075
	DERATE_T_BEST                           : derate temperature linear (0.000552t + 0.986)
	DERATE_T_TYP                            : derate temperature linear (0.000414t + 0.989)
	DERATE_T_WORST                          : derate temperature linear (0.00021t + 0.994)
	DERATE_V                                : derate voltage inverse quadratic (0.548V + 1.1588V + -1.1768)
	GB_FABRIC                               : delay rf pos unate +480ps -970ps
	INT:GLOBAL                              : delay rf pos unate +660ps -1380ps
	INT:GLOBAL_OUT                          : delay rf pos unate +586ps -463ps
	INT:IMUX_CE                             : delay rf pos unate +780.3ps -718ps
	INT:IMUX_CLK                            : delay rf pos unate +234ps -598ps
	INT:IMUX_IO                             : delay rf pos unate +311ps -335ps
	INT:IMUX_LC                             : delay rf pos unate +852ps -676ps
	INT:IMUX_RST                            : delay rf pos unate +599.1ps -459.8ps
	INT:LOCAL                               : delay rf pos unate +699ps -500ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +376ps -262ps
	INT:LONG_H_1                            : delay rf pos unate +356ps -246ps
	INT:LONG_H_10                           : delay rf pos unate +1157ps -858ps
	INT:LONG_H_11                           : delay rf pos unate +1272ps -957ps
	INT:LONG_H_12                           : delay rf pos unate +1332ps -983ps
	INT:LONG_H_2                            : delay rf pos unate +428ps -304ps
	INT:LONG_H_3                            : delay rf pos unate +454ps -329ps
	INT:LONG_H_4                            : delay rf pos unate +530ps -391ps
	INT:LONG_H_5                            : delay rf pos unate +627ps -471ps
	INT:LONG_H_6                            : delay rf pos unate +680ps -515ps
	INT:LONG_H_7                            : delay rf pos unate +767ps -590ps
	INT:LONG_H_8                            : delay rf pos unate +936ps -698ps
	INT:LONG_H_9                            : delay rf pos unate +1064ps -788ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +731ps -557ps
	INT:LONG_V_0                            : delay rf pos unate +366ps -271ps
	INT:LONG_V_1                            : delay rf pos unate +377ps -286ps
	INT:LONG_V_10                           : delay rf pos unate +1450ps -1155ps
	INT:LONG_V_11                           : delay rf pos unate +1515ps -1217ps
	INT:LONG_V_12                           : delay rf pos unate +1820ps -1430ps
	INT:LONG_V_2                            : delay rf pos unate +510ps -402ps
	INT:LONG_V_3                            : delay rf pos unate +556ps -447ps
	INT:LONG_V_4                            : delay rf pos unate +682ps -551ps
	INT:LONG_V_5                            : delay rf pos unate +874ps -711ps
	INT:LONG_V_6                            : delay rf pos unate +959ps -768ps
	INT:LONG_V_7                            : delay rf pos unate +1028ps -837ps
	INT:LONG_V_8                            : delay rf pos unate +1322ps -1049ps
	INT:LONG_V_9                            : delay rf pos unate +1399ps -1118ps
	INT:OUT_TO_LONG                         : delay rf pos unate +1232ps -933ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +691ps -557ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +296ps -190ps
	INT:QUAD_H_1                            : delay rf pos unate +358ps -233ps
	INT:QUAD_H_2                            : delay rf pos unate +405ps -274ps
	INT:QUAD_H_3                            : delay rf pos unate +458ps -320ps
	INT:QUAD_H_4                            : delay rf pos unate +604ps -431ps
	INT:QUAD_IO                             : delay rf pos unate +1309ps -1378ps
	INT:QUAD_V_0                            : delay rf pos unate +442ps -355ps
	INT:QUAD_V_1                            : delay rf pos unate +445ps -361ps
	INT:QUAD_V_2                            : delay rf pos unate +547ps -468ps
	INT:QUAD_V_3                            : delay rf pos unate +689ps -614ps
	INT:QUAD_V_4                            : delay rf pos unate +757ps -682ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 862.7ps r hold 0ps f setup 789.5ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 1228ps r hold 0ps f setup 1228ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 200ps r hold 0ps f setup 190ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +7444ps -6570ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 200ps r hold 0ps f setup 190ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +2240ps -2230ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +2210ps -2250ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +7300ps -7050ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +7310ps -7070ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +7460ps -7120ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +7460ps -7120ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +7460ps -7120ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 1560ps r hold 0ps f setup 1160ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 1560ps r hold 0ps f setup 1160ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +3666ps -2546ps
	IO:PAD_TO_GB                            : delay rf pos unate +2964ps -1930ps
	PLB:CARRY_INIT                          : delay rf pos unate +250ps -230ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +151ps -140ps
	PLB:CLK_TO_O                            : delay rf from edge +277ps -341ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 891.4ps r hold 0ps f setup 946.6ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++1152ps +-1197ps -+1152ps --1197ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 821.2ps r hold 0ps f setup 871.6ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +268ps -255ps
	PLB:I1_TO_O                             : delay rf binate ++1052ps +-1152ps -+1052ps --1152ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 760.6ps r hold 0ps f setup 780.1ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +236ps -142ps
	PLB:I2_TO_O                             : delay rf binate ++991ps +-1060ps -+991ps --1060ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 623.8ps r hold 0ps f setup 568.4ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++834ps +-868ps -+834ps --868ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 341.5ps r hold -255.4ps f setup 227.7ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE65L01-T
speed SPEED4 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.095
	DERATE_T                                : derate temperature linear (0.0006t + 0.985)
	DERATE_V                                : derate voltage inverse quadratic (0.0216V + 1.7748V + -1.1641)
	GB_FABRIC                               : delay rf pos unate +500ps -100ps
	INT:GLOBAL                              : delay rf pos unate +100ps -200ps
	INT:GLOBAL_OUT                          : delay rf pos unate +340ps -290ps
	INT:IMUX_CE                             : delay rf pos unate +270ps -220ps
	INT:IMUX_CLK                            : delay rf pos unate +300ps -250ps
	INT:IMUX_IO                             : delay rf pos unate +310ps -250ps
	INT:IMUX_LC                             : delay rf pos unate +510ps -450ps
	INT:IMUX_RST                            : delay rf pos unate +340ps -290ps
	INT:LOCAL                               : delay rf pos unate +420ps -340ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +250ps -240ps
	INT:LONG_H_1                            : delay rf pos unate +240ps -220ps
	INT:LONG_H_10                           : delay rf pos unate +760ps -780ps
	INT:LONG_H_11                           : delay rf pos unate +840ps -870ps
	INT:LONG_H_12                           : delay rf pos unate +880ps -890ps
	INT:LONG_H_2                            : delay rf pos unate +280ps -280ps
	INT:LONG_H_3                            : delay rf pos unate +300ps -300ps
	INT:LONG_H_4                            : delay rf pos unate +350ps -360ps
	INT:LONG_H_5                            : delay rf pos unate +410ps -430ps
	INT:LONG_H_6                            : delay rf pos unate +450ps -470ps
	INT:LONG_H_7                            : delay rf pos unate +510ps -540ps
	INT:LONG_H_8                            : delay rf pos unate +620ps -640ps
	INT:LONG_H_9                            : delay rf pos unate +700ps -720ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +600ps -530ps
	INT:LONG_V_0                            : delay rf pos unate +210ps -190ps
	INT:LONG_V_1                            : delay rf pos unate +220ps -200ps
	INT:LONG_V_10                           : delay rf pos unate +830ps -810ps
	INT:LONG_V_11                           : delay rf pos unate +860ps -850ps
	INT:LONG_V_12                           : delay rf pos unate +1040ps -1000ps
	INT:LONG_V_2                            : delay rf pos unate +290ps -280ps
	INT:LONG_V_3                            : delay rf pos unate +320ps -310ps
	INT:LONG_V_4                            : delay rf pos unate +390ps -390ps
	INT:LONG_V_5                            : delay rf pos unate +500ps -500ps
	INT:LONG_V_6                            : delay rf pos unate +550ps -540ps
	INT:LONG_V_7                            : delay rf pos unate +590ps -590ps
	INT:LONG_V_8                            : delay rf pos unate +750ps -730ps
	INT:LONG_V_9                            : delay rf pos unate +800ps -780ps
	INT:OUT_TO_LONG                         : delay rf pos unate +760ps -760ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -370ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +260ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +320ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +360ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +410ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +540ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +510ps -540ps
	INT:QUAD_V_0                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_1                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_2                            : delay rf pos unate +480ps -450ps
	INT:QUAD_V_3                            : delay rf pos unate +610ps -580ps
	INT:QUAD_V_4                            : delay rf pos unate +670ps -650ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 520ps r hold 0ps f setup 470ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 740ps r hold 0ps f setup 740ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +3970ps -3480ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +1220ps -1210ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +1220ps -1220ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +3620ps -3750ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +3640ps -3770ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +3970ps -3480ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +1255.55ps -1245.85ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +3970ps -3480ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +1520ps -1780ps
	IO:PAD_TO_GB                            : delay rf pos unate +1900ps -2030ps
	PLB:CARRY_INIT                          : delay rf pos unate +220ps -200ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +130ps -120ps
	PLB:CLK_TO_O                            : delay rf from edge +300ps -250ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 490ps r hold 0ps f setup 420ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++710ps +-690ps -+710ps --690ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 420ps r hold 0ps f setup 400ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +270ps -260ps
	PLB:I1_TO_O                             : delay rf binate ++650ps +-670ps -+650ps --670ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 340ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +240ps -140ps
	PLB:I2_TO_O                             : delay rf binate ++620ps +-620ps -+620ps --620ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 290ps r hold 0ps f setup 230ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++520ps +-500ps -+520ps --500ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 210ps r hold -255.4ps f setup 150ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE40LP1K- iCE40LP640-
speed SPEED5 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.73457033308214
	DERATE_P_TYP                            : scalar 0.8483679999999998
	DERATE_P_WORST                          : scalar 0.9084633971363977
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2008.2ps -1788.2ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1400ps -1190ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +450ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1540ps -1610ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2300ps -2310ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1440ps -1520ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +2200ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +2100ps -1970ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2860ps -2670ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1440ps -1520ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +2200ps -2220ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +3740ps -3700ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +4300ps -4060ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1540ps -1610ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2300ps -2310ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +2100ps -1970ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2860ps -2670ps
}

// iCE40HX1K-
speed SPEED6 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P                                : scalar 0.6220512916352675
	DERATE_T                                : derate temperature linear (0.0001722t + 0.996)
	DERATE_V                                : derate voltage inverse quadratic (-0.135V + 2.013V + -1.223)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2008.2ps -1788.2ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1400ps -1190ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +450ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1540ps -1610ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2300ps -2310ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1440ps -1520ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +2200ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +2100ps -1970ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2860ps -2670ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1440ps -1520ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +2200ps -2220ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +3740ps -3700ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +4300ps -4060ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1540ps -1610ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2300ps -2310ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +2100ps -1970ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2860ps -2670ps
}

// iCE40HX640-
speed SPEED7 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P                                : scalar 0.6220512916352675
	DERATE_T                                : derate temperature linear (0.0001722t + 0.996)
	DERATE_V                                : derate voltage inverse quadratic (-0.135V + 2.013V + -1.223)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2008.2ps -1788.2ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE40LP8K- iCE40LP4K-
speed SPEED8 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.73457033308214
	DERATE_P_TYP                            : scalar 0.8483679999999998
	DERATE_P_WORST                          : scalar 0.9084633971363977
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2698.2ps r hold 0ps f setup 2688.2ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2698.2ps r hold 0ps f setup 2688.2ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2655.3ps -2435.3ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1400ps -1190ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +450ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1540ps -1610ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2300ps -2310ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1440ps -1520ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +2200ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +2100ps -1970ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2860ps -2670ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1440ps -1520ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +2200ps -2220ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +330ps -380ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +3740ps -3700ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +4300ps -4060ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1540ps -1610ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2300ps -2310ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +2100ps -1970ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2860ps -2670ps
}

// iCE40HX8K- iCE40HX4K-
speed SPEED9 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P                                : scalar 0.6220512916352675
	DERATE_T                                : derate temperature linear (0.0001722t + 0.996)
	DERATE_V                                : derate voltage inverse quadratic (-0.135V + 2.013V + -1.223)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2698.2ps r hold 0ps f setup 2688.2ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2698.2ps r hold 0ps f setup 2688.2ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2655.3ps -2435.3ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1400ps -1190ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +450ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1540ps -1610ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2300ps -2310ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1440ps -1520ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +2200ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +2100ps -1970ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2860ps -2670ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1440ps -1520ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +2200ps -2220ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +330ps -380ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +3740ps -3700ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +4300ps -4060ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1540ps -1610ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2300ps -2310ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +2100ps -1970ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2860ps -2670ps
}

// iCE40LP384-
speed SPEED10 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	DERATE_P_BEST                           : scalar 0.73457033308214
	DERATE_P_TYP                            : scalar 0.8483679999999998
	DERATE_P_WORST                          : scalar 0.9084633971363977
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3010ps r hold -1200ps f setup 3000ps f hold -1200ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3010ps r hold -1200ps f setup 3000ps f hold -1200ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2420ps -2200ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE40LM4K- iCE40LM2K- iCE40LM1K-
speed SPEED11 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2040ps -2040ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.552
	DERATE_P_TYP                            : scalar 0.858
	DERATE_P_WORST                          : scalar 1.164
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +1200ps -600ps
	I2C:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1963.64ps r hold -13.154ps f setup 1879.08ps f hold -83.315ps
	I2C:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1889.25ps r hold -110.869ps f setup 1997.3ps f hold -62.704ps
	I2C:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1946.03ps r hold -149.644ps f setup 2049.87ps f hold -123.1ps
	I2C:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1954.9ps r hold -15.357ps f setup 1876.21ps f hold -46.942ps
	I2C:SBADRI4_SETUPHOLD_SBCLKI            : r setup 704.264ps r hold -31.818ps f setup 692.607ps f hold -65.688ps
	I2C:SBADRI5_SETUPHOLD_SBCLKI            : r setup 628.863ps r hold -54.697ps f setup 634.625ps f hold -67.113ps
	I2C:SBADRI6_SETUPHOLD_SBCLKI            : r setup 670.564ps r hold -90.484ps f setup 700.721ps f hold -126.532ps
	I2C:SBADRI7_SETUPHOLD_SBCLKI            : r setup 693.187ps r hold -112.869ps f setup 723.346ps f hold -147.761ps
	I2C:SBCLKI_TO_I2CIRQ                    : delay rf from edge +1306.43ps -1201.21ps
	I2C:SBCLKI_TO_I2CWKUP                   : delay rf from edge +1876ps -1636.12ps
	I2C:SBCLKI_TO_SBACKO                    : delay rf from edge +973.814ps -967.289ps
	I2C:SBCLKI_TO_SBDATO0                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBCLKI_TO_SBDATO1                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO2                   : delay rf from edge +856.999ps -862.057ps
	I2C:SBCLKI_TO_SBDATO3                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO4                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO5                   : delay rf from edge +869.037ps -873.813ps
	I2C:SBCLKI_TO_SBDATO6                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO7                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBDATI0_SETUPHOLD_SBCLKI            : r setup 173.196ps r hold 3.328ps f setup 173.094ps f hold 26.026ps
	I2C:SBDATI1_SETUPHOLD_SBCLKI            : r setup 468.168ps r hold -287.052ps f setup 479.704ps f hold -263.824ps
	I2C:SBDATI2_SETUPHOLD_SBCLKI            : r setup 760.601ps r hold -304.067ps f setup 766.926ps f hold -275.996ps
	I2C:SBDATI3_SETUPHOLD_SBCLKI            : r setup 432.747ps r hold -1.567ps f setup 494.985ps f hold 25.089ps
	I2C:SBDATI4_SETUPHOLD_SBCLKI            : r setup 581.037ps r hold -328.439ps f setup 571.259ps f hold -261.284ps
	I2C:SBDATI5_SETUPHOLD_SBCLKI            : r setup 434.656ps r hold 5.196ps f setup 426.759ps f hold 48.669ps
	I2C:SBDATI6_SETUPHOLD_SBCLKI            : r setup 219.866ps r hold -34.929ps f setup 202.343ps f hold 14.52ps
	I2C:SBDATI7_SETUPHOLD_SBCLKI            : r setup 519.649ps r hold -250.37ps f setup 514.798ps f hold -204.112ps
	I2C:SBRWI_SETUPHOLD_SBCLKI              : r setup 1847.14ps r hold -88.317ps f setup 1773.4ps f hold -85.009ps
	I2C:SBSTBI_SETUPHOLD_SBCLKI             : r setup 605.684ps r hold -67.955ps f setup 579.215ps f hold -18.4ps
	I2C:SCLI_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLI_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLI_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLI_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SCLO_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLO_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLO_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLO_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SDAI_SETUPHOLD_SCLI_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	I2C:SDAI_SETUPHOLD_SCLO_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	INT:GLOBAL                              : delay rf pos unate +190ps -210ps
	INT:GLOBAL_OUT                          : delay rf pos unate +440ps -400ps
	INT:IMUX_CE                             : delay rf pos unate +530ps -370ps
	INT:IMUX_CLK                            : delay rf pos unate +670ps -700ps
	INT:IMUX_IO                             : delay rf pos unate +500ps -380ps
	INT:IMUX_LC                             : delay rf pos unate +500ps -380ps
	INT:IMUX_RST                            : delay rf pos unate +480ps -400ps
	INT:LOCAL                               : delay rf pos unate +830ps -580ps
	INT:LONG                                : delay rf pos unate +810ps -930ps
	INT:LONG_H_0                            : delay rf pos unate +230ps -250ps
	INT:LONG_H_1                            : delay rf pos unate +220ps -230ps
	INT:LONG_H_10                           : delay rf pos unate +710ps -810ps
	INT:LONG_H_11                           : delay rf pos unate +780ps -900ps
	INT:LONG_H_12                           : delay rf pos unate +810ps -930ps
	INT:LONG_H_2                            : delay rf pos unate +260ps -290ps
	INT:LONG_H_3                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_4                            : delay rf pos unate +320ps -370ps
	INT:LONG_H_5                            : delay rf pos unate +380ps -440ps
	INT:LONG_H_6                            : delay rf pos unate +420ps -490ps
	INT:LONG_H_7                            : delay rf pos unate +470ps -560ps
	INT:LONG_H_8                            : delay rf pos unate +570ps -660ps
	INT:LONG_H_9                            : delay rf pos unate +650ps -740ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +450ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -160ps
	INT:LONG_V_10                           : delay rf pos unate +590ps -660ps
	INT:LONG_V_11                           : delay rf pos unate +610ps -690ps
	INT:LONG_V_12                           : delay rf pos unate +740ps -810ps
	INT:LONG_V_2                            : delay rf pos unate +210ps -230ps
	INT:LONG_V_3                            : delay rf pos unate +230ps -250ps
	INT:LONG_V_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_V_5                            : delay rf pos unate +350ps -400ps
	INT:LONG_V_6                            : delay rf pos unate +390ps -440ps
	INT:LONG_V_7                            : delay rf pos unate +420ps -480ps
	INT:LONG_V_8                            : delay rf pos unate +540ps -600ps
	INT:LONG_V_9                            : delay rf pos unate +570ps -630ps
	INT:OUT_TO_LONG                         : delay rf pos unate +810ps -930ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -490ps
	INT:QUAD                                : delay rf pos unate +450ps -490ps
	INT:QUAD_H_0                            : delay rf pos unate +190ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +230ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +260ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +300ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +390ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +470ps -560ps
	INT:QUAD_V_0                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_1                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_2                            : delay rf pos unate +330ps -340ps
	INT:QUAD_V_3                            : delay rf pos unate +410ps -440ps
	INT:QUAD_V_4                            : delay rf pos unate +450ps -490ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +570ps -580ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +223.7ps -268.8ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +223.7ps -268.8ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +492.3ps -531.8ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +223.7ps -268.8ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +223.7ps -268.8ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +223.7ps -268.8ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +344.3ps -403.3ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +370ps -370ps
	IO:PADIN_TO_GB                          : delay rf pos unate +3300ps -2250ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +4081ps -3891ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +3132.5ps -3164.2ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +2021ps -2291ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +2890ps -2700ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +830ps -1100ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +2537ps -2347ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1588.5ps -1620.2ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +485ps -755ps
	PLB:CARRY_INIT                          : delay rf pos unate +420ps -340ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +210ps -210ps
	PLB:CLK_TO_O                            : delay rf from edge +1050ps -1050ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 930ps r hold 0ps f setup 800ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++640ps +-680ps -+640ps --680ps
	PLB:I0_TO_O                             : delay rf binate ++940ps +-970ps -+940ps --970ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 800ps r hold 0ps f setup 760ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++560ps +-670ps -+560ps --670ps
	PLB:I1_TO_CO                            : delay rf pos unate +510ps -500ps
	PLB:I1_TO_O                             : delay rf binate ++890ps +-930ps -+890ps --930ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 740ps r hold 0ps f setup 650ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++530ps +-590ps -+530ps --590ps
	PLB:I2_TO_CO                            : delay rf pos unate +460ps -270ps
	PLB:I2_TO_O                             : delay rf binate ++890ps +-910ps -+890ps --910ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 550ps r hold 0ps f setup 440ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++440ps +-460ps -+440ps --460ps
	PLB:I3_TO_O                             : delay rf binate ++650ps +-660ps -+650ps --660ps
	PLB:RST_RECREM_CLK                      : recovery 320ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 400ps r hold -360ps f setup 290ps f hold -390ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -1200ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +700ps -830ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2052.2ps -1747.4ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1859.8ps -1403.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2619.3ps -2104.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-627.1ps --855.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2052.2ps -1747.4ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +1859.8ps -1403.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2619.3ps -2104.5ps
	SPI:MI_SETUPHOLD_SCKO_N                 : r setup 438.074ps r hold 80.307ps f setup 390.172ps f hold 83.605ps
	SPI:MI_SETUPHOLD_SCKO_P                 : r setup 534.923ps r hold -38.064ps f setup 487.021ps f hold -34.767ps
	SPI:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1593.29ps r hold -108.806ps f setup 1650.39ps f hold -117.779ps
	SPI:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1553.68ps r hold -191.834ps f setup 1623.55ps f hold -139.464ps
	SPI:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1511.11ps r hold -211.892ps f setup 1530.84ps f hold -114.676ps
	SPI:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1636.51ps r hold -188.13ps f setup 1620.76ps f hold -111.837ps
	SPI:SBADRI4_SETUPHOLD_SBCLKI            : r setup 1087.91ps r hold -23.553ps f setup 1076.08ps f hold -56.568ps
	SPI:SBADRI5_SETUPHOLD_SBCLKI            : r setup 952.032ps r hold -40.824ps f setup 995.428ps f hold -45.729ps
	SPI:SBADRI6_SETUPHOLD_SBCLKI            : r setup 940.061ps r hold -28.38ps f setup 983.567ps f hold -33.15ps
	SPI:SBADRI7_SETUPHOLD_SBCLKI            : r setup 940.086ps r hold -44.429ps f setup 983.752ps f hold -48.937ps
	SPI:SBCLKI_TO_SBACKO                    : delay rf from edge +1022.03ps -823.837ps
	SPI:SBCLKI_TO_SBDATO0                   : delay rf from edge +938.809ps -836.091ps
	SPI:SBCLKI_TO_SBDATO1                   : delay rf from edge +908.689ps -951.944ps
	SPI:SBCLKI_TO_SBDATO2                   : delay rf from edge +924.081ps -975.519ps
	SPI:SBCLKI_TO_SBDATO3                   : delay rf from edge +907.833ps -949.259ps
	SPI:SBCLKI_TO_SBDATO4                   : delay rf from edge +1000.57ps -1006.85ps
	SPI:SBCLKI_TO_SBDATO5                   : delay rf from edge +942.18ps -952.946ps
	SPI:SBCLKI_TO_SBDATO6                   : delay rf from edge +921.005ps -975.996ps
	SPI:SBCLKI_TO_SBDATO7                   : delay rf from edge +902.641ps -946.79ps
	SPI:SBCLKI_TO_SPIIRQ                    : delay rf from edge +1183.04ps -1273.65ps
	SPI:SBCLKI_TO_SPIWKUP                   : delay rf from edge +1350.98ps -1208.03ps
	SPI:SBDATI0_SETUPHOLD_SBCLKI            : r setup 268.181ps r hold 12.958ps f setup 263.355ps f hold 63.117ps
	SPI:SBDATI1_SETUPHOLD_SBCLKI            : r setup 222.65ps r hold -41.594ps f setup 222.902ps f hold 26.713ps
	SPI:SBDATI2_SETUPHOLD_SBCLKI            : r setup 243.95ps r hold -34.596ps f setup 216.756ps f hold 30.769ps
	SPI:SBDATI3_SETUPHOLD_SBCLKI            : r setup 215.136ps r hold 9.096ps f setup 194.566ps f hold 59.508ps
	SPI:SBDATI4_SETUPHOLD_SBCLKI            : r setup 232.845ps r hold -15.79ps f setup 212.825ps f hold 45.029ps
	SPI:SBDATI5_SETUPHOLD_SBCLKI            : r setup 225.658ps r hold 3.944ps f setup 239.808ps f hold 29.043ps
	SPI:SBDATI6_SETUPHOLD_SBCLKI            : r setup 262.352ps r hold 33.336ps f setup 327.075ps f hold 59.121ps
	SPI:SBDATI7_SETUPHOLD_SBCLKI            : r setup 267.173ps r hold 1.403ps f setup 286.259ps f hold 29.485ps
	SPI:SBRWI_SETUPHOLD_SBCLKI              : r setup 1449.73ps r hold -126.303ps f setup 1400.47ps f hold -92.573ps
	SPI:SBSTBI_SETUPHOLD_SBCLKI             : r setup 1022.96ps r hold -144.636ps f setup 764.883ps f hold -27.979ps
	SPI:SCKI_N_TO_SO                        : delay rf from edge +1880.51ps -1759.54ps
	SPI:SCKI_P_TO_SO                        : delay rf from edge +1757.64ps -1636.66ps
	SPI:SCKI_P_TO_SOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCKO_N_TO_MO                        : delay rf from edge +1880.83ps -1759.84ps
	SPI:SCKO_P_TO_MCSNO0                    : delay rf from edge +10213.7ps -10111.2ps
	SPI:SCKO_P_TO_MCSNO1                    : delay rf from edge +10133ps -10169ps
	SPI:SCKO_P_TO_MCSNO2                    : delay rf from edge +10225.5ps -10116.5ps
	SPI:SCKO_P_TO_MCSNO3                    : delay rf from edge +10229.5ps -10107.9ps
	SPI:SCKO_P_TO_MCSNOE0                   : delay rf from edge +10286.5ps -10214ps
	SPI:SCKO_P_TO_MCSNOE1                   : delay rf from edge +10283.5ps -10216.8ps
	SPI:SCKO_P_TO_MCSNOE2                   : delay rf from edge +9731.2ps -9667.75ps
	SPI:SCKO_P_TO_MCSNOE3                   : delay rf from edge +10281.5ps -10207.5ps
	SPI:SCKO_P_TO_MO                        : delay rf from edge +1757.96ps -1636.97ps
	SPI:SCKO_P_TO_MOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCSNI_SETUPHOLD_SCKI_N              : r setup 682.92ps r hold 12.88ps f setup 608.25ps f hold 14.45ps
	SPI:SCSNI_SETUPHOLD_SCKI_P              : r setup 751.46ps r hold -12.54ps f setup 684.2ps f hold -11.45ps
	SPI:SI_SETUPHOLD_SCKI_N                 : r setup 467.834ps r hold 72.058ps f setup 411.445ps f hold 79.091ps
	SPI:SI_SETUPHOLD_SCKI_P                 : r setup 564.684ps r hold -46.314ps f setup 508.294ps f hold -39.281ps
}

// iCE5LP4K- iCE5LP2K- iCE5LP1K-
speed SPEED12 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +890ps -890ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.552
	DERATE_P_TYP                            : scalar 0.858
	DERATE_P_WORST                          : scalar 1.164
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +1200ps -600ps
	I2C:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1963.64ps r hold -13.154ps f setup 1879.08ps f hold -83.315ps
	I2C:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1889.25ps r hold -110.869ps f setup 1997.3ps f hold -62.704ps
	I2C:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1946.03ps r hold -149.644ps f setup 2049.87ps f hold -123.1ps
	I2C:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1954.9ps r hold -15.357ps f setup 1876.21ps f hold -46.942ps
	I2C:SBADRI4_SETUPHOLD_SBCLKI            : r setup 704.264ps r hold -31.818ps f setup 692.607ps f hold -65.688ps
	I2C:SBADRI5_SETUPHOLD_SBCLKI            : r setup 628.863ps r hold -54.697ps f setup 634.625ps f hold -67.113ps
	I2C:SBADRI6_SETUPHOLD_SBCLKI            : r setup 670.564ps r hold -90.484ps f setup 700.721ps f hold -126.532ps
	I2C:SBADRI7_SETUPHOLD_SBCLKI            : r setup 693.187ps r hold -112.869ps f setup 723.346ps f hold -147.761ps
	I2C:SBCLKI_TO_I2CIRQ                    : delay rf from edge +1306.43ps -1201.21ps
	I2C:SBCLKI_TO_I2CWKUP                   : delay rf from edge +1876ps -1636.12ps
	I2C:SBCLKI_TO_SBACKO                    : delay rf from edge +973.814ps -967.289ps
	I2C:SBCLKI_TO_SBDATO0                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBCLKI_TO_SBDATO1                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO2                   : delay rf from edge +856.999ps -862.057ps
	I2C:SBCLKI_TO_SBDATO3                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO4                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO5                   : delay rf from edge +869.037ps -873.813ps
	I2C:SBCLKI_TO_SBDATO6                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO7                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBDATI0_SETUPHOLD_SBCLKI            : r setup 173.196ps r hold 3.328ps f setup 173.094ps f hold 26.026ps
	I2C:SBDATI1_SETUPHOLD_SBCLKI            : r setup 468.168ps r hold -287.052ps f setup 479.704ps f hold -263.824ps
	I2C:SBDATI2_SETUPHOLD_SBCLKI            : r setup 760.601ps r hold -304.067ps f setup 766.926ps f hold -275.996ps
	I2C:SBDATI3_SETUPHOLD_SBCLKI            : r setup 432.747ps r hold -1.567ps f setup 494.985ps f hold 25.089ps
	I2C:SBDATI4_SETUPHOLD_SBCLKI            : r setup 581.037ps r hold -328.439ps f setup 571.259ps f hold -261.284ps
	I2C:SBDATI5_SETUPHOLD_SBCLKI            : r setup 434.656ps r hold 5.196ps f setup 426.759ps f hold 48.669ps
	I2C:SBDATI6_SETUPHOLD_SBCLKI            : r setup 219.866ps r hold -34.929ps f setup 202.343ps f hold 14.52ps
	I2C:SBDATI7_SETUPHOLD_SBCLKI            : r setup 519.649ps r hold -250.37ps f setup 514.798ps f hold -204.112ps
	I2C:SBRWI_SETUPHOLD_SBCLKI              : r setup 1847.14ps r hold -88.317ps f setup 1773.4ps f hold -85.009ps
	I2C:SBSTBI_SETUPHOLD_SBCLKI             : r setup 605.684ps r hold -67.955ps f setup 579.215ps f hold -18.4ps
	I2C:SCLI_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLI_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLI_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLI_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SCLO_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLO_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLO_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLO_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SDAI_SETUPHOLD_SCLI_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	I2C:SDAI_SETUPHOLD_SCLO_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	INT:GLOBAL                              : delay rf pos unate +190ps -210ps
	INT:GLOBAL_OUT                          : delay rf pos unate +440ps -400ps
	INT:IMUX_CE                             : delay rf pos unate +530ps -370ps
	INT:IMUX_CLK                            : delay rf pos unate +670ps -700ps
	INT:IMUX_IO                             : delay rf pos unate +500ps -380ps
	INT:IMUX_LC                             : delay rf pos unate +500ps -380ps
	INT:IMUX_RST                            : delay rf pos unate +480ps -400ps
	INT:LOCAL                               : delay rf pos unate +830ps -580ps
	INT:LONG                                : delay rf pos unate +810ps -930ps
	INT:LONG_H_0                            : delay rf pos unate +230ps -250ps
	INT:LONG_H_1                            : delay rf pos unate +220ps -230ps
	INT:LONG_H_10                           : delay rf pos unate +710ps -810ps
	INT:LONG_H_11                           : delay rf pos unate +780ps -900ps
	INT:LONG_H_12                           : delay rf pos unate +810ps -930ps
	INT:LONG_H_2                            : delay rf pos unate +260ps -290ps
	INT:LONG_H_3                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_4                            : delay rf pos unate +320ps -370ps
	INT:LONG_H_5                            : delay rf pos unate +380ps -440ps
	INT:LONG_H_6                            : delay rf pos unate +420ps -490ps
	INT:LONG_H_7                            : delay rf pos unate +470ps -560ps
	INT:LONG_H_8                            : delay rf pos unate +570ps -660ps
	INT:LONG_H_9                            : delay rf pos unate +650ps -740ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +450ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -160ps
	INT:LONG_V_10                           : delay rf pos unate +590ps -660ps
	INT:LONG_V_11                           : delay rf pos unate +610ps -690ps
	INT:LONG_V_12                           : delay rf pos unate +740ps -810ps
	INT:LONG_V_2                            : delay rf pos unate +210ps -230ps
	INT:LONG_V_3                            : delay rf pos unate +230ps -250ps
	INT:LONG_V_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_V_5                            : delay rf pos unate +350ps -400ps
	INT:LONG_V_6                            : delay rf pos unate +390ps -440ps
	INT:LONG_V_7                            : delay rf pos unate +420ps -480ps
	INT:LONG_V_8                            : delay rf pos unate +540ps -600ps
	INT:LONG_V_9                            : delay rf pos unate +570ps -630ps
	INT:OUT_TO_LONG                         : delay rf pos unate +810ps -930ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -490ps
	INT:QUAD                                : delay rf pos unate +450ps -490ps
	INT:QUAD_H_0                            : delay rf pos unate +190ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +230ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +260ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +300ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +390ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +470ps -560ps
	INT:QUAD_V_0                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_1                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_2                            : delay rf pos unate +330ps -340ps
	INT:QUAD_V_3                            : delay rf pos unate +410ps -440ps
	INT:QUAD_V_4                            : delay rf pos unate +450ps -490ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +570ps -580ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +752ps -602ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +759ps -667ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +492.3ps -531.8ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +1002ps -1159ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +1067ps -1152ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +1067ps -1152ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +344.3ps -403.3ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +370ps -370ps
	IO:PADIN_TO_GB                          : delay rf pos unate +3300ps -2250ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_OD_1.8:PADOEN_TO_PAD                : delay rf pos unate +4080ps -3810ps
	IOB_OD_1.8:PADOUT_TO_PAD                : delay rf pos unate +infps -2707ps
	IOB_OD_1.8:PADOUT_TO_PAD_RES            : res rf +inf -53
	IOB_OD_1.8:PAD_TO_PADIN                 : delay rf pos unate +1180ps -1560ps
	IOB_OD_2.5:PADOEN_TO_PAD                : delay rf pos unate +2890ps -2700ps
	IOB_OD_2.5:PADOUT_TO_PAD                : delay rf pos unate +infps -1973.2ps
	IOB_OD_2.5:PADOUT_TO_PAD_RES            : res rf +inf -38
	IOB_OD_2.5:PAD_TO_PADIN                 : delay rf pos unate +830ps -1100ps
	IOB_OD_3.3:PADOEN_TO_PAD                : delay rf pos unate +2510ps -2350ps
	IOB_OD_3.3:PADOUT_TO_PAD                : delay rf pos unate +infps -1768ps
	IOB_OD_3.3:PADOUT_TO_PAD_RES            : res rf +inf -32
	IOB_OD_3.3:PAD_TO_PADIN                 : delay rf pos unate +720ps -960ps
	IR_DRV:IRPWM_TO_IRLED                   : delay rf pos unate +250000ps -267000ps
	LEDD_IP:LEDDADDR0_SETUPHOLD_LEDDCLK     : r setup 247.753ps r hold 158.481ps f setup 230.324ps f hold 95.411ps
	LEDD_IP:LEDDADDR1_SETUPHOLD_LEDDCLK     : r setup 227.566ps r hold 162.299ps f setup 215.693ps f hold 104.98ps
	LEDD_IP:LEDDADDR2_SETUPHOLD_LEDDCLK     : r setup 263.82ps r hold 21.332ps f setup 371.631ps f hold 96.526ps
	LEDD_IP:LEDDADDR3_SETUPHOLD_LEDDCLK     : r setup 268.516ps r hold 154.232ps f setup 280.496ps f hold 65.886ps
	LEDD_IP:LEDDCLK_TO_LEDDON               : delay rf from edge +647.94ps -708.76ps
	LEDD_IP:LEDDCLK_TO_PWMOUT0              : delay rf from edge +660.269ps -723.296ps
	LEDD_IP:LEDDCLK_TO_PWMOUT1              : delay rf from edge +656.438ps -718.756ps
	LEDD_IP:LEDDCLK_TO_PWMOUT2              : delay rf from edge +653.111ps -715.613ps
	LEDD_IP:LEDDCS_SETUPHOLD_LEDDCLK        : r setup 410.952ps r hold 13.649ps f setup 199.859ps f hold 99.616ps
	LEDD_IP:LEDDDAT0_SETUPHOLD_LEDDCLK      : r setup -1.185ps r hold 374.275ps f setup 10.209ps f hold 384.948ps
	LEDD_IP:LEDDDAT1_SETUPHOLD_LEDDCLK      : r setup 45.313ps r hold 366.667ps f setup 57.407ps f hold 378.5ps
	LEDD_IP:LEDDDAT2_SETUPHOLD_LEDDCLK      : r setup 80.737ps r hold 234.094ps f setup 83.409ps f hold 269.517ps
	LEDD_IP:LEDDDAT3_SETUPHOLD_LEDDCLK      : r setup 78.979ps r hold 365.542ps f setup 86.737ps f hold 377.47ps
	LEDD_IP:LEDDDAT4_SETUPHOLD_LEDDCLK      : r setup -97.737ps r hold 299.349ps f setup -106.197ps f hold 340.656ps
	LEDD_IP:LEDDDAT5_SETUPHOLD_LEDDCLK      : r setup 61.13ps r hold 229.973ps f setup 70.859ps f hold 263.268ps
	LEDD_IP:LEDDDAT6_SETUPHOLD_LEDDCLK      : r setup 88.028ps r hold 250.559ps f setup 87.804ps f hold 285.298ps
	LEDD_IP:LEDDDAT7_SETUPHOLD_LEDDCLK      : r setup 55.94ps r hold 244.251ps f setup 67.854ps f hold 288.191ps
	LEDD_IP:LEDDDEN_SETUPHOLD_LEDDCLK       : r setup 407.828ps r hold 9.039ps f setup 197.572ps f hold 95.154ps
	LEDD_IP:LEDDEXE_SETUPHOLD_LEDDCLK       : r setup -76.332ps r hold 270.783ps f setup -86.725ps f hold 271.963ps
	LED_DRV_CUR:EN_TO_LEDPU                 : delay rf pos unate +35000000ps -35000000ps
	PLB:CARRY_INIT                          : delay rf pos unate +420ps -340ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +210ps -210ps
	PLB:CLK_TO_O                            : delay rf from edge +1050ps -1050ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 930ps r hold 0ps f setup 800ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++640ps +-680ps -+640ps --680ps
	PLB:I0_TO_O                             : delay rf binate ++940ps +-970ps -+940ps --970ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 800ps r hold 0ps f setup 760ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++560ps +-670ps -+560ps --670ps
	PLB:I1_TO_CO                            : delay rf pos unate +510ps -500ps
	PLB:I1_TO_O                             : delay rf binate ++890ps +-930ps -+890ps --930ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 740ps r hold 0ps f setup 650ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++530ps +-590ps -+530ps --590ps
	PLB:I2_TO_CO                            : delay rf pos unate +460ps -270ps
	PLB:I2_TO_O                             : delay rf binate ++890ps +-910ps -+890ps --910ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 550ps r hold 0ps f setup 440ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++440ps +-460ps -+440ps --460ps
	PLB:I3_TO_O                             : delay rf binate ++650ps +-660ps -+650ps --660ps
	PLB:RST_RECREM_CLK                      : recovery 320ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 400ps r hold -360ps f setup 290ps f hold -390ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -1200ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +700ps -830ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2052.2ps -1747.4ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1859.8ps -1403.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2619.3ps -2104.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +1730ps -1730ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1730ps -1730ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +1776.5ps -1506.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2052.2ps -1747.4ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +1859.8ps -1403.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1776.5ps -1506.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2619.3ps -2104.5ps
	RGB_DRV:RGB0PWM_TO_RGB0                 : delay rf pos unate +35000ps -240000ps
	RGB_DRV:RGB1PWM_TO_RGB1                 : delay rf pos unate +35000ps -240000ps
	RGB_DRV:RGB2PWM_TO_RGB2                 : delay rf pos unate +35000ps -240000ps
	SPI:MI_SETUPHOLD_SCKO_N                 : r setup 438.074ps r hold 80.307ps f setup 390.172ps f hold 83.605ps
	SPI:MI_SETUPHOLD_SCKO_P                 : r setup 534.923ps r hold -38.064ps f setup 487.021ps f hold -34.767ps
	SPI:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1593.29ps r hold -108.806ps f setup 1650.39ps f hold -117.779ps
	SPI:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1553.68ps r hold -191.834ps f setup 1623.55ps f hold -139.464ps
	SPI:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1511.11ps r hold -211.892ps f setup 1530.84ps f hold -114.676ps
	SPI:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1636.51ps r hold -188.13ps f setup 1620.76ps f hold -111.837ps
	SPI:SBADRI4_SETUPHOLD_SBCLKI            : r setup 1087.91ps r hold -23.553ps f setup 1076.08ps f hold -56.568ps
	SPI:SBADRI5_SETUPHOLD_SBCLKI            : r setup 952.032ps r hold -40.824ps f setup 995.428ps f hold -45.729ps
	SPI:SBADRI6_SETUPHOLD_SBCLKI            : r setup 940.061ps r hold -28.38ps f setup 983.567ps f hold -33.15ps
	SPI:SBADRI7_SETUPHOLD_SBCLKI            : r setup 940.086ps r hold -44.429ps f setup 983.752ps f hold -48.937ps
	SPI:SBCLKI_TO_SBACKO                    : delay rf from edge +1022.03ps -823.837ps
	SPI:SBCLKI_TO_SBDATO0                   : delay rf from edge +938.809ps -836.091ps
	SPI:SBCLKI_TO_SBDATO1                   : delay rf from edge +908.689ps -951.944ps
	SPI:SBCLKI_TO_SBDATO2                   : delay rf from edge +924.081ps -975.519ps
	SPI:SBCLKI_TO_SBDATO3                   : delay rf from edge +907.833ps -949.259ps
	SPI:SBCLKI_TO_SBDATO4                   : delay rf from edge +1000.57ps -1006.85ps
	SPI:SBCLKI_TO_SBDATO5                   : delay rf from edge +942.18ps -952.946ps
	SPI:SBCLKI_TO_SBDATO6                   : delay rf from edge +921.005ps -975.996ps
	SPI:SBCLKI_TO_SBDATO7                   : delay rf from edge +902.641ps -946.79ps
	SPI:SBCLKI_TO_SPIIRQ                    : delay rf from edge +1183.04ps -1273.65ps
	SPI:SBCLKI_TO_SPIWKUP                   : delay rf from edge +1350.98ps -1208.03ps
	SPI:SBDATI0_SETUPHOLD_SBCLKI            : r setup 268.181ps r hold 12.958ps f setup 263.355ps f hold 63.117ps
	SPI:SBDATI1_SETUPHOLD_SBCLKI            : r setup 222.65ps r hold -41.594ps f setup 222.902ps f hold 26.713ps
	SPI:SBDATI2_SETUPHOLD_SBCLKI            : r setup 243.95ps r hold -34.596ps f setup 216.756ps f hold 30.769ps
	SPI:SBDATI3_SETUPHOLD_SBCLKI            : r setup 215.136ps r hold 9.096ps f setup 194.566ps f hold 59.508ps
	SPI:SBDATI4_SETUPHOLD_SBCLKI            : r setup 232.845ps r hold -15.79ps f setup 212.825ps f hold 45.029ps
	SPI:SBDATI5_SETUPHOLD_SBCLKI            : r setup 225.658ps r hold 3.944ps f setup 239.808ps f hold 29.043ps
	SPI:SBDATI6_SETUPHOLD_SBCLKI            : r setup 262.352ps r hold 33.336ps f setup 327.075ps f hold 59.121ps
	SPI:SBDATI7_SETUPHOLD_SBCLKI            : r setup 267.173ps r hold 1.403ps f setup 286.259ps f hold 29.485ps
	SPI:SBRWI_SETUPHOLD_SBCLKI              : r setup 1449.73ps r hold -126.303ps f setup 1400.47ps f hold -92.573ps
	SPI:SBSTBI_SETUPHOLD_SBCLKI             : r setup 1022.96ps r hold -144.636ps f setup 764.883ps f hold -27.979ps
	SPI:SCKI_N_TO_SO                        : delay rf from edge +1880.51ps -1759.54ps
	SPI:SCKI_P_TO_SO                        : delay rf from edge +1757.64ps -1636.66ps
	SPI:SCKI_P_TO_SOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCKO_N_TO_MO                        : delay rf from edge +1880.83ps -1759.84ps
	SPI:SCKO_P_TO_MCSNO0                    : delay rf from edge +10213.7ps -10111.2ps
	SPI:SCKO_P_TO_MCSNO1                    : delay rf from edge +10133ps -10169ps
	SPI:SCKO_P_TO_MCSNO2                    : delay rf from edge +10225.5ps -10116.5ps
	SPI:SCKO_P_TO_MCSNO3                    : delay rf from edge +10229.5ps -10107.9ps
	SPI:SCKO_P_TO_MCSNOE0                   : delay rf from edge +10286.5ps -10214ps
	SPI:SCKO_P_TO_MCSNOE1                   : delay rf from edge +10283.5ps -10216.8ps
	SPI:SCKO_P_TO_MCSNOE2                   : delay rf from edge +9731.2ps -9667.75ps
	SPI:SCKO_P_TO_MCSNOE3                   : delay rf from edge +10281.5ps -10207.5ps
	SPI:SCKO_P_TO_MO                        : delay rf from edge +1757.96ps -1636.97ps
	SPI:SCKO_P_TO_MOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCSNI_SETUPHOLD_SCKI_N              : r setup 682.92ps r hold 12.88ps f setup 608.25ps f hold 14.45ps
	SPI:SCSNI_SETUPHOLD_SCKI_P              : r setup 751.46ps r hold -12.54ps f setup 684.2ps f hold -11.45ps
	SPI:SI_SETUPHOLD_SCKI_N                 : r setup 467.834ps r hold 72.058ps f setup 411.445ps f hold 79.091ps
	SPI:SI_SETUPHOLD_SCKI_P                 : r setup 564.684ps r hold -46.314ps f setup 508.294ps f hold -39.281ps
}

// iCE40UP5K- iCE40UP3K-
speed SPEED13 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +890ps -890ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.552
	DERATE_P_TYP                            : scalar 0.858
	DERATE_P_WORST                          : scalar 1.164
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	FILTER:IN_TO_OUT                        : delay rf pos unate +77000ps -77000ps
	GB_FABRIC                               : delay rf pos unate +1200ps -600ps
	I2C:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1963.64ps r hold -13.154ps f setup 1879.08ps f hold -83.315ps
	I2C:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1889.25ps r hold -110.869ps f setup 1997.3ps f hold -62.704ps
	I2C:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1946.03ps r hold -149.644ps f setup 2049.87ps f hold -123.1ps
	I2C:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1954.9ps r hold -15.357ps f setup 1876.21ps f hold -46.942ps
	I2C:SBADRI4_SETUPHOLD_SBCLKI            : r setup 704.264ps r hold -31.818ps f setup 692.607ps f hold -65.688ps
	I2C:SBADRI5_SETUPHOLD_SBCLKI            : r setup 628.863ps r hold -54.697ps f setup 634.625ps f hold -67.113ps
	I2C:SBADRI6_SETUPHOLD_SBCLKI            : r setup 670.564ps r hold -90.484ps f setup 700.721ps f hold -126.532ps
	I2C:SBADRI7_SETUPHOLD_SBCLKI            : r setup 693.187ps r hold -112.869ps f setup 723.346ps f hold -147.761ps
	I2C:SBCLKI_TO_I2CIRQ                    : delay rf from edge +1306.43ps -1201.21ps
	I2C:SBCLKI_TO_I2CWKUP                   : delay rf from edge +1876ps -1636.12ps
	I2C:SBCLKI_TO_SBACKO                    : delay rf from edge +973.814ps -967.289ps
	I2C:SBCLKI_TO_SBDATO0                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBCLKI_TO_SBDATO1                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO2                   : delay rf from edge +856.999ps -862.057ps
	I2C:SBCLKI_TO_SBDATO3                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO4                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO5                   : delay rf from edge +869.037ps -873.813ps
	I2C:SBCLKI_TO_SBDATO6                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO7                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBDATI0_SETUPHOLD_SBCLKI            : r setup 173.196ps r hold 3.328ps f setup 173.094ps f hold 26.026ps
	I2C:SBDATI1_SETUPHOLD_SBCLKI            : r setup 468.168ps r hold -287.052ps f setup 479.704ps f hold -263.824ps
	I2C:SBDATI2_SETUPHOLD_SBCLKI            : r setup 760.601ps r hold -304.067ps f setup 766.926ps f hold -275.996ps
	I2C:SBDATI3_SETUPHOLD_SBCLKI            : r setup 432.747ps r hold -1.567ps f setup 494.985ps f hold 25.089ps
	I2C:SBDATI4_SETUPHOLD_SBCLKI            : r setup 581.037ps r hold -328.439ps f setup 571.259ps f hold -261.284ps
	I2C:SBDATI5_SETUPHOLD_SBCLKI            : r setup 434.656ps r hold 5.196ps f setup 426.759ps f hold 48.669ps
	I2C:SBDATI6_SETUPHOLD_SBCLKI            : r setup 219.866ps r hold -34.929ps f setup 202.343ps f hold 14.52ps
	I2C:SBDATI7_SETUPHOLD_SBCLKI            : r setup 519.649ps r hold -250.37ps f setup 514.798ps f hold -204.112ps
	I2C:SBRWI_SETUPHOLD_SBCLKI              : r setup 1847.14ps r hold -88.317ps f setup 1773.4ps f hold -85.009ps
	I2C:SBSTBI_SETUPHOLD_SBCLKI             : r setup 605.684ps r hold -67.955ps f setup 579.215ps f hold -18.4ps
	I2C:SCLI_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLI_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLI_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLI_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SCLO_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLO_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLO_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLO_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SDAI_SETUPHOLD_SCLI_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	I2C:SDAI_SETUPHOLD_SCLO_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	INT:GLOBAL                              : delay rf pos unate +190ps -210ps
	INT:GLOBAL_OUT                          : delay rf pos unate +440ps -400ps
	INT:IMUX_CE                             : delay rf pos unate +530ps -370ps
	INT:IMUX_CLK                            : delay rf pos unate +670ps -700ps
	INT:IMUX_IO                             : delay rf pos unate +500ps -380ps
	INT:IMUX_LC                             : delay rf pos unate +500ps -380ps
	INT:IMUX_RST                            : delay rf pos unate +480ps -400ps
	INT:LOCAL                               : delay rf pos unate +830ps -580ps
	INT:LONG                                : delay rf pos unate +810ps -930ps
	INT:LONG_H_0                            : delay rf pos unate +230ps -250ps
	INT:LONG_H_1                            : delay rf pos unate +220ps -230ps
	INT:LONG_H_10                           : delay rf pos unate +710ps -810ps
	INT:LONG_H_11                           : delay rf pos unate +780ps -900ps
	INT:LONG_H_12                           : delay rf pos unate +810ps -930ps
	INT:LONG_H_2                            : delay rf pos unate +260ps -290ps
	INT:LONG_H_3                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_4                            : delay rf pos unate +320ps -370ps
	INT:LONG_H_5                            : delay rf pos unate +380ps -440ps
	INT:LONG_H_6                            : delay rf pos unate +420ps -490ps
	INT:LONG_H_7                            : delay rf pos unate +470ps -560ps
	INT:LONG_H_8                            : delay rf pos unate +570ps -660ps
	INT:LONG_H_9                            : delay rf pos unate +650ps -740ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +450ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -160ps
	INT:LONG_V_10                           : delay rf pos unate +590ps -660ps
	INT:LONG_V_11                           : delay rf pos unate +610ps -690ps
	INT:LONG_V_12                           : delay rf pos unate +740ps -810ps
	INT:LONG_V_2                            : delay rf pos unate +210ps -230ps
	INT:LONG_V_3                            : delay rf pos unate +230ps -250ps
	INT:LONG_V_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_V_5                            : delay rf pos unate +350ps -400ps
	INT:LONG_V_6                            : delay rf pos unate +390ps -440ps
	INT:LONG_V_7                            : delay rf pos unate +420ps -480ps
	INT:LONG_V_8                            : delay rf pos unate +540ps -600ps
	INT:LONG_V_9                            : delay rf pos unate +570ps -630ps
	INT:OUT_TO_LONG                         : delay rf pos unate +810ps -930ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -490ps
	INT:QUAD                                : delay rf pos unate +450ps -490ps
	INT:QUAD_H_0                            : delay rf pos unate +190ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +230ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +260ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +300ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +390ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +470ps -560ps
	INT:QUAD_V_0                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_1                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_2                            : delay rf pos unate +330ps -340ps
	INT:QUAD_V_3                            : delay rf pos unate +410ps -440ps
	INT:QUAD_V_4                            : delay rf pos unate +450ps -490ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +570ps -580ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +752ps -602ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +759ps -667ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +492.3ps -531.8ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +1002ps -1159ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +1067ps -1152ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +1067ps -1152ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +344.3ps -403.3ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +370ps -370ps
	IO:PADIN_TO_GB                          : delay rf pos unate +3300ps -2250ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_OD_1.8:PADOEN_TO_PAD                : delay rf pos unate +4080ps -3810ps
	IOB_OD_1.8:PADOUT_TO_PAD                : delay rf pos unate +infps -2707ps
	IOB_OD_1.8:PADOUT_TO_PAD_RES            : res rf +inf -53
	IOB_OD_1.8:PAD_TO_PADIN                 : delay rf pos unate +1180ps -1560ps
	IOB_OD_2.5:PADOEN_TO_PAD                : delay rf pos unate +2890ps -2700ps
	IOB_OD_2.5:PADOUT_TO_PAD                : delay rf pos unate +infps -1973.2ps
	IOB_OD_2.5:PADOUT_TO_PAD_RES            : res rf +inf -38
	IOB_OD_2.5:PAD_TO_PADIN                 : delay rf pos unate +830ps -1100ps
	IOB_OD_3.3:PADOEN_TO_PAD                : delay rf pos unate +2510ps -2350ps
	IOB_OD_3.3:PADOUT_TO_PAD                : delay rf pos unate +infps -1768ps
	IOB_OD_3.3:PADOUT_TO_PAD_RES            : res rf +inf -32
	IOB_OD_3.3:PAD_TO_PADIN                 : delay rf pos unate +720ps -960ps
	LEDD_IP:LEDDADDR0_SETUPHOLD_LEDDCLK     : r setup 1027.51ps r hold -79.021ps f setup 947.725ps f hold -118.471ps
	LEDD_IP:LEDDADDR1_SETUPHOLD_LEDDCLK     : r setup 956.777ps r hold -156.227ps f setup 1015.52ps f hold -168.15ps
	LEDD_IP:LEDDADDR2_SETUPHOLD_LEDDCLK     : r setup 1054.66ps r hold -133.748ps f setup 1131.11ps f hold -100.982ps
	LEDD_IP:LEDDADDR3_SETUPHOLD_LEDDCLK     : r setup 1048.44ps r hold -124.554ps f setup 1032.51ps f hold -184.814ps
	LEDD_IP:LEDDCLK_TO_LEDDON               : delay rf from edge +571.171ps -580.411ps
	LEDD_IP:LEDDCLK_TO_PWMOUT0              : delay rf from edge +550.594ps -564.867ps
	LEDD_IP:LEDDCLK_TO_PWMOUT1              : delay rf from edge +579.326ps -586.133ps
	LEDD_IP:LEDDCLK_TO_PWMOUT2              : delay rf from edge +568.55ps -575.937ps
	LEDD_IP:LEDDCS_SETUPHOLD_LEDDCLK        : r setup 1150.51ps r hold -177.272ps f setup 1129.14ps f hold -128.431ps
	LEDD_IP:LEDDDAT0_SETUPHOLD_LEDDCLK      : r setup 197.481ps r hold -7.107ps f setup 222.996ps f hold -59.044ps
	LEDD_IP:LEDDDAT1_SETUPHOLD_LEDDCLK      : r setup 185.641ps r hold 4.108ps f setup 217.929ps f hold -52.167ps
	LEDD_IP:LEDDDAT2_SETUPHOLD_LEDDCLK      : r setup 740.015ps r hold -2.752ps f setup 759.336ps f hold -54.271ps
	LEDD_IP:LEDDDAT3_SETUPHOLD_LEDDCLK      : r setup 166.2ps r hold -23.233ps f setup 200.705ps f hold -71.202ps
	LEDD_IP:LEDDDAT4_SETUPHOLD_LEDDCLK      : r setup 728.868ps r hold 7.425ps f setup 746.712ps f hold -46.925ps
	LEDD_IP:LEDDDAT5_SETUPHOLD_LEDDCLK      : r setup 784.372ps r hold -25.802ps f setup 794.668ps f hold -71.453ps
	LEDD_IP:LEDDDAT6_SETUPHOLD_LEDDCLK      : r setup 165.402ps r hold -19.532ps f setup 199.819ps f hold -70.343ps
	LEDD_IP:LEDDDAT7_SETUPHOLD_LEDDCLK      : r setup 176.6ps r hold -29.246ps f setup 213.401ps f hold -76.846ps
	LEDD_IP:LEDDDEN_SETUPHOLD_LEDDCLK       : r setup 1146.55ps r hold -175.695ps f setup 1131.12ps f hold -126.858ps
	LEDD_IP:LEDDEXE_SETUPHOLD_LEDDCLK       : r setup 555.094ps r hold -388.405ps f setup 573.883ps f hold -416.4ps
	PLB:CARRY_INIT                          : delay rf pos unate +420ps -340ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +210ps -210ps
	PLB:CLK_TO_O                            : delay rf from edge +1050ps -1050ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 930ps r hold 0ps f setup 800ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++640ps +-680ps -+640ps --680ps
	PLB:I0_TO_O                             : delay rf binate ++940ps +-970ps -+940ps --970ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 800ps r hold 0ps f setup 760ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++560ps +-670ps -+560ps --670ps
	PLB:I1_TO_CO                            : delay rf pos unate +510ps -500ps
	PLB:I1_TO_O                             : delay rf binate ++890ps +-930ps -+890ps --930ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 740ps r hold 0ps f setup 650ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++530ps +-590ps -+530ps --590ps
	PLB:I2_TO_CO                            : delay rf pos unate +460ps -270ps
	PLB:I2_TO_O                             : delay rf binate ++890ps +-910ps -+890ps --910ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 550ps r hold 0ps f setup 440ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++440ps +-460ps -+440ps --460ps
	PLB:I3_TO_O                             : delay rf binate ++650ps +-660ps -+650ps --660ps
	PLB:RST_RECREM_CLK                      : recovery 320ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 400ps r hold -360ps f setup 290ps f hold -390ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -1200ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +700ps -830ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2052.2ps -1747.4ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1859.8ps -1403.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2619.3ps -2104.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +1730ps -1730ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1730ps -1730ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +1776.5ps -1506.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2052.2ps -1747.4ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +1859.8ps -1403.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1776.5ps -1506.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2619.3ps -2104.5ps
	RGB_DRV:RGB0PWM_TO_RGB0                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGB1PWM_TO_RGB1                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGB2PWM_TO_RGB2                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGBLEDEN_TO_RGB0                : delay rf neg unate +100000ps -1000000ps
	RGB_DRV:RGBLEDEN_TO_RGB1                : delay rf neg unate +100000ps -1000000ps
	RGB_DRV:RGBLEDEN_TO_RGB2                : delay rf neg unate +100000ps -1000000ps
	SPI:MI_SETUPHOLD_SCKO_N                 : r setup 438.074ps r hold 80.307ps f setup 390.172ps f hold 83.605ps
	SPI:MI_SETUPHOLD_SCKO_P                 : r setup 534.923ps r hold -38.064ps f setup 487.021ps f hold -34.767ps
	SPI:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1593.29ps r hold -108.806ps f setup 1650.39ps f hold -117.779ps
	SPI:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1553.68ps r hold -191.834ps f setup 1623.55ps f hold -139.464ps
	SPI:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1511.11ps r hold -211.892ps f setup 1530.84ps f hold -114.676ps
	SPI:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1636.51ps r hold -188.13ps f setup 1620.76ps f hold -111.837ps
	SPI:SBADRI4_SETUPHOLD_SBCLKI            : r setup 1087.91ps r hold -23.553ps f setup 1076.08ps f hold -56.568ps
	SPI:SBADRI5_SETUPHOLD_SBCLKI            : r setup 952.032ps r hold -40.824ps f setup 995.428ps f hold -45.729ps
	SPI:SBADRI6_SETUPHOLD_SBCLKI            : r setup 940.061ps r hold -28.38ps f setup 983.567ps f hold -33.15ps
	SPI:SBADRI7_SETUPHOLD_SBCLKI            : r setup 940.086ps r hold -44.429ps f setup 983.752ps f hold -48.937ps
	SPI:SBCLKI_TO_SBACKO                    : delay rf from edge +1022.03ps -823.837ps
	SPI:SBCLKI_TO_SBDATO0                   : delay rf from edge +938.809ps -836.091ps
	SPI:SBCLKI_TO_SBDATO1                   : delay rf from edge +908.689ps -951.944ps
	SPI:SBCLKI_TO_SBDATO2                   : delay rf from edge +924.081ps -975.519ps
	SPI:SBCLKI_TO_SBDATO3                   : delay rf from edge +907.833ps -949.259ps
	SPI:SBCLKI_TO_SBDATO4                   : delay rf from edge +1000.57ps -1006.85ps
	SPI:SBCLKI_TO_SBDATO5                   : delay rf from edge +942.18ps -952.946ps
	SPI:SBCLKI_TO_SBDATO6                   : delay rf from edge +921.005ps -975.996ps
	SPI:SBCLKI_TO_SBDATO7                   : delay rf from edge +902.641ps -946.79ps
	SPI:SBCLKI_TO_SPIIRQ                    : delay rf from edge +1183.04ps -1273.65ps
	SPI:SBCLKI_TO_SPIWKUP                   : delay rf from edge +1350.98ps -1208.03ps
	SPI:SBDATI0_SETUPHOLD_SBCLKI            : r setup 268.181ps r hold 12.958ps f setup 263.355ps f hold 63.117ps
	SPI:SBDATI1_SETUPHOLD_SBCLKI            : r setup 222.65ps r hold -41.594ps f setup 222.902ps f hold 26.713ps
	SPI:SBDATI2_SETUPHOLD_SBCLKI            : r setup 243.95ps r hold -34.596ps f setup 216.756ps f hold 30.769ps
	SPI:SBDATI3_SETUPHOLD_SBCLKI            : r setup 215.136ps r hold 9.096ps f setup 194.566ps f hold 59.508ps
	SPI:SBDATI4_SETUPHOLD_SBCLKI            : r setup 232.845ps r hold -15.79ps f setup 212.825ps f hold 45.029ps
	SPI:SBDATI5_SETUPHOLD_SBCLKI            : r setup 225.658ps r hold 3.944ps f setup 239.808ps f hold 29.043ps
	SPI:SBDATI6_SETUPHOLD_SBCLKI            : r setup 262.352ps r hold 33.336ps f setup 327.075ps f hold 59.121ps
	SPI:SBDATI7_SETUPHOLD_SBCLKI            : r setup 267.173ps r hold 1.403ps f setup 286.259ps f hold 29.485ps
	SPI:SBRWI_SETUPHOLD_SBCLKI              : r setup 1449.73ps r hold -126.303ps f setup 1400.47ps f hold -92.573ps
	SPI:SBSTBI_SETUPHOLD_SBCLKI             : r setup 1022.96ps r hold -144.636ps f setup 764.883ps f hold -27.979ps
	SPI:SCKI_N_TO_SO                        : delay rf from edge +1880.51ps -1759.54ps
	SPI:SCKI_P_TO_SO                        : delay rf from edge +1757.64ps -1636.66ps
	SPI:SCKI_P_TO_SOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCKO_N_TO_MO                        : delay rf from edge +1880.83ps -1759.84ps
	SPI:SCKO_P_TO_MCSNO0                    : delay rf from edge +10213.7ps -10111.2ps
	SPI:SCKO_P_TO_MCSNO1                    : delay rf from edge +10133ps -10169ps
	SPI:SCKO_P_TO_MCSNO2                    : delay rf from edge +10225.5ps -10116.5ps
	SPI:SCKO_P_TO_MCSNO3                    : delay rf from edge +10229.5ps -10107.9ps
	SPI:SCKO_P_TO_MCSNOE0                   : delay rf from edge +10286.5ps -10214ps
	SPI:SCKO_P_TO_MCSNOE1                   : delay rf from edge +10283.5ps -10216.8ps
	SPI:SCKO_P_TO_MCSNOE2                   : delay rf from edge +9731.2ps -9667.75ps
	SPI:SCKO_P_TO_MCSNOE3                   : delay rf from edge +10281.5ps -10207.5ps
	SPI:SCKO_P_TO_MO                        : delay rf from edge +1757.96ps -1636.97ps
	SPI:SCKO_P_TO_MOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCSNI_SETUPHOLD_SCKI_N              : r setup 682.92ps r hold 12.88ps f setup 608.25ps f hold 14.45ps
	SPI:SCSNI_SETUPHOLD_SCKI_P              : r setup 751.46ps r hold -12.54ps f setup 684.2ps f hold -11.45ps
	SPI:SI_SETUPHOLD_SCKI_N                 : r setup 467.834ps r hold 72.058ps f setup 411.445ps f hold 79.091ps
	SPI:SI_SETUPHOLD_SCKI_P                 : r setup 564.684ps r hold -46.314ps f setup 508.294ps f hold -39.281ps
	SPRAM:ADDRESS_SETUPHOLD_CLOCK           : r setup 202ps r hold 104ps f setup 202ps f hold 104ps
	SPRAM:CHIPSELECT_SETUPHOLD_CLOCK        : r setup 305ps r hold 6ps f setup 305ps f hold 6ps
	SPRAM:CLOCK_TO_DATAOUT                  : delay rf from edge +1375ps -1375ps
	SPRAM:DATAIN_SETUPHOLD_CLOCK            : r setup 108ps r hold 157ps f setup 108ps f hold 157ps
	SPRAM:MASKWREN_SETUPHOLD_CLOCK          : r setup 108ps r hold 157ps f setup 108ps f hold 157ps
	SPRAM:SLEEP_SETUPHOLD_CLOCK             : r setup 525ps r hold 189ps f setup 31338ps f hold 189ps
	SPRAM:SLEEP_TO_DATAOUT                  : delay rf from edge +830ps -830ps
	SPRAM:STANDBY_SETUPHOLD_CLOCK           : r setup 155ps r hold 203ps f setup 1295ps f hold 203ps
	SPRAM:WREN_SETUPHOLD_CLOCK              : r setup 218ps r hold 104ps f setup 218ps f hold 104ps
}

// iCE40UL1K- iCE40UL640-
speed SPEED14 {
	BARCODE_DRV:BARCODEEN_TO_BARCODE        : delay rf neg unate +100000ps -1000000ps
	BARCODE_DRV:BARCODEPWM_TO_BARCODE       : delay rf pos unate +25000ps -25000ps
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +890ps -890ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.552
	DERATE_P_TYP                            : scalar 0.858
	DERATE_P_WORST                          : scalar 1.164
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +180ps -160ps
	I2C_FIFO:ADRI0_SETUPHOLD_CLKI           : r setup 1669.94ps r hold -118.21ps f setup 1714.91ps f hold -128.718ps
	I2C_FIFO:ADRI1_SETUPHOLD_CLKI           : r setup 1657.01ps r hold -119.3ps f setup 1720.8ps f hold -134.965ps
	I2C_FIFO:ADRI2_SETUPHOLD_CLKI           : r setup 1648.09ps r hold -164.6ps f setup 1691.16ps f hold -170.182ps
	I2C_FIFO:ADRI3_SETUPHOLD_CLKI           : r setup 1675.63ps r hold -145.19ps f setup 1625.1ps f hold -154.56ps
	I2C_FIFO:CLKI_TO_ACKO                   : delay rf from edge +590.722ps -553.806ps
	I2C_FIFO:CLKI_TO_DATO0                  : delay rf from edge +523.747ps -547.55ps
	I2C_FIFO:CLKI_TO_DATO1                  : delay rf from edge +502.022ps -523.466ps
	I2C_FIFO:CLKI_TO_DATO2                  : delay rf from edge +504.02ps -534.449ps
	I2C_FIFO:CLKI_TO_DATO3                  : delay rf from edge +507.108ps -524.725ps
	I2C_FIFO:CLKI_TO_DATO4                  : delay rf from edge +554.154ps -592.88ps
	I2C_FIFO:CLKI_TO_DATO5                  : delay rf from edge +497.295ps -520.373ps
	I2C_FIFO:CLKI_TO_DATO6                  : delay rf from edge +500.015ps -523.499ps
	I2C_FIFO:CLKI_TO_DATO7                  : delay rf from edge +494.879ps -520.66ps
	I2C_FIFO:CLKI_TO_DATO8                  : delay rf from edge +568.256ps -561.288ps
	I2C_FIFO:CLKI_TO_DATO9                  : delay rf from edge +584.436ps -574.432ps
	I2C_FIFO:CLKI_TO_RXFIFOAFULL            : delay rf from edge +1470.88ps -1459.99ps
	I2C_FIFO:CLKI_TO_RXFIFOEMPTY            : delay rf from edge +1174.72ps -970.488ps
	I2C_FIFO:CLKI_TO_RXFIFOFULL             : delay rf from edge +1107.63ps -974.898ps
	I2C_FIFO:CLKI_TO_SCLO                   : delay rf from edge +642.845ps -628.134ps
	I2C_FIFO:CLKI_TO_SCLOE                  : delay rf from edge +536.978ps -564.292ps
	I2C_FIFO:CLKI_TO_SRWO                   : delay rf from edge +828.206ps -818.599ps
	I2C_FIFO:CLKI_TO_TXFIFOAEMPTY           : delay rf from edge +1435.23ps -1447.17ps
	I2C_FIFO:CLKI_TO_TXFIFOEMPTY            : delay rf from edge +1019.71ps -884.856ps
	I2C_FIFO:CLKI_TO_TXFIFOFULL             : delay rf from edge +1132.01ps -1003.04ps
	I2C_FIFO:CSI_SETUPHOLD_CLKI             : r setup 1610.56ps r hold -149.782ps f setup 1413.38ps f hold -147.895ps
	I2C_FIFO:DATI0_SETUPHOLD_CLKI           : r setup 766.495ps r hold -94.223ps f setup 767.495ps f hold -109.982ps
	I2C_FIFO:DATI1_SETUPHOLD_CLKI           : r setup 668.584ps r hold -63.746ps f setup 661.929ps f hold -80.913ps
	I2C_FIFO:DATI2_SETUPHOLD_CLKI           : r setup 680.175ps r hold -92.664ps f setup 632.907ps f hold -102.784ps
	I2C_FIFO:DATI3_SETUPHOLD_CLKI           : r setup 768.865ps r hold -84.216ps f setup 711.901ps f hold -81.037ps
	I2C_FIFO:DATI4_SETUPHOLD_CLKI           : r setup 799.46ps r hold -60.428ps f setup 737.536ps f hold -34.818ps
	I2C_FIFO:DATI5_SETUPHOLD_CLKI           : r setup 754.211ps r hold -98.065ps f setup 742.667ps f hold -107.763ps
	I2C_FIFO:DATI6_SETUPHOLD_CLKI           : r setup 668.045ps r hold -89.273ps f setup 644.816ps f hold -100.74ps
	I2C_FIFO:DATI7_SETUPHOLD_CLKI           : r setup 751.492ps r hold -92.969ps f setup 742.245ps f hold -78.375ps
	I2C_FIFO:DATI8_SETUPHOLD_CLKI           : r setup 571.563ps r hold -146.517ps f setup 648.96ps f hold -174.066ps
	I2C_FIFO:DATI9_SETUPHOLD_CLKI           : r setup 565.66ps r hold -87.824ps f setup 635.916ps f hold -106.65ps
	I2C_FIFO:FIFORST_SETUPHOLD_CLKI         : r setup 1215.36ps r hold -85.435ps f setup 1308.87ps f hold -142.778ps
	I2C_FIFO:SCLI_N_TO_SDAO                 : delay rf from edge +1871.36ps -1841.9ps
	I2C_FIFO:SCLI_N_TO_SDAOE                : delay rf from edge +1716.12ps -1772.31ps
	I2C_FIFO:SCLI_P_TO_SDAO                 : delay rf from edge +1084.9ps -1023.78ps
	I2C_FIFO:SCLI_P_TO_SDAOE                : delay rf from edge +897.996ps -985.854ps
	I2C_FIFO:SCLO_N_TO_SDAO                 : delay rf from edge +1871.36ps -1841.9ps
	I2C_FIFO:SCLO_N_TO_SDAOE                : delay rf from edge +1716.12ps -1772.31ps
	I2C_FIFO:SCLO_P_TO_SDAO                 : delay rf from edge +1084.9ps -1023.78ps
	I2C_FIFO:SCLO_P_TO_SDAOE                : delay rf from edge +897.996ps -985.854ps
	I2C_FIFO:SDAI_SETUPHOLD_SCLI_P          : r setup 379.278ps r hold -186.408ps f setup 412.742ps f hold -147.258ps
	I2C_FIFO:SDAI_SETUPHOLD_SCLO_P          : r setup 379.278ps r hold -186.408ps f setup 412.742ps f hold -147.258ps
	I2C_FIFO:STBI_SETUPHOLD_CLKI            : r setup 1590.58ps r hold -158.443ps f setup 1397.09ps f hold -158.211ps
	I2C_FIFO:WEI_SETUPHOLD_CLKI             : r setup 1561.88ps r hold -161.933ps f setup 1471.21ps f hold -195.59ps
	INT:GLOBAL                              : delay rf pos unate +600ps -520ps
	INT:GLOBAL_OUT                          : delay rf pos unate +440ps -400ps
	INT:IMUX_CE                             : delay rf pos unate +530ps -370ps
	INT:IMUX_CLK                            : delay rf pos unate +670ps -700ps
	INT:IMUX_IO                             : delay rf pos unate +500ps -380ps
	INT:IMUX_LC                             : delay rf pos unate +500ps -380ps
	INT:IMUX_RST                            : delay rf pos unate +480ps -400ps
	INT:LOCAL                               : delay rf pos unate +830ps -580ps
	INT:LONG                                : delay rf pos unate +810ps -930ps
	INT:LONG_H_0                            : delay rf pos unate +230ps -250ps
	INT:LONG_H_1                            : delay rf pos unate +220ps -230ps
	INT:LONG_H_10                           : delay rf pos unate +710ps -810ps
	INT:LONG_H_11                           : delay rf pos unate +780ps -900ps
	INT:LONG_H_12                           : delay rf pos unate +810ps -930ps
	INT:LONG_H_2                            : delay rf pos unate +260ps -290ps
	INT:LONG_H_3                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_4                            : delay rf pos unate +320ps -370ps
	INT:LONG_H_5                            : delay rf pos unate +380ps -440ps
	INT:LONG_H_6                            : delay rf pos unate +420ps -490ps
	INT:LONG_H_7                            : delay rf pos unate +470ps -560ps
	INT:LONG_H_8                            : delay rf pos unate +570ps -660ps
	INT:LONG_H_9                            : delay rf pos unate +650ps -740ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +450ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -160ps
	INT:LONG_V_10                           : delay rf pos unate +590ps -660ps
	INT:LONG_V_11                           : delay rf pos unate +610ps -690ps
	INT:LONG_V_12                           : delay rf pos unate +740ps -810ps
	INT:LONG_V_2                            : delay rf pos unate +210ps -230ps
	INT:LONG_V_3                            : delay rf pos unate +230ps -250ps
	INT:LONG_V_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_V_5                            : delay rf pos unate +350ps -400ps
	INT:LONG_V_6                            : delay rf pos unate +390ps -440ps
	INT:LONG_V_7                            : delay rf pos unate +420ps -480ps
	INT:LONG_V_8                            : delay rf pos unate +540ps -600ps
	INT:LONG_V_9                            : delay rf pos unate +570ps -630ps
	INT:OUT_TO_LONG                         : delay rf pos unate +810ps -930ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -490ps
	INT:QUAD                                : delay rf pos unate +450ps -490ps
	INT:QUAD_H_0                            : delay rf pos unate +190ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +230ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +260ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +300ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +390ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +470ps -560ps
	INT:QUAD_V_0                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_1                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_2                            : delay rf pos unate +330ps -340ps
	INT:QUAD_V_3                            : delay rf pos unate +410ps -440ps
	INT:QUAD_V_4                            : delay rf pos unate +450ps -490ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +570ps -580ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +752ps -602ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +759ps -667ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +492.3ps -531.8ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +1002ps -1159ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +1067ps -1152ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +1067ps -1152ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +344.3ps -403.3ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +370ps -370ps
	IO:PADIN_TO_GB                          : delay rf pos unate +1300ps -1810ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_OD_1.8:PADOEN_TO_PAD                : delay rf pos unate +4080ps -3810ps
	IOB_OD_1.8:PADOUT_TO_PAD                : delay rf pos unate +infps -2707ps
	IOB_OD_1.8:PADOUT_TO_PAD_RES            : res rf +inf -53
	IOB_OD_1.8:PAD_TO_PADIN                 : delay rf pos unate +1180ps -1560ps
	IOB_OD_2.5:PADOEN_TO_PAD                : delay rf pos unate +2890ps -2700ps
	IOB_OD_2.5:PADOUT_TO_PAD                : delay rf pos unate +infps -1973.2ps
	IOB_OD_2.5:PADOUT_TO_PAD_RES            : res rf +inf -38
	IOB_OD_2.5:PAD_TO_PADIN                 : delay rf pos unate +830ps -1100ps
	IOB_OD_3.3:PADOEN_TO_PAD                : delay rf pos unate +2510ps -2350ps
	IOB_OD_3.3:PADOUT_TO_PAD                : delay rf pos unate +infps -1768ps
	IOB_OD_3.3:PADOUT_TO_PAD_RES            : res rf +inf -32
	IOB_OD_3.3:PAD_TO_PADIN                 : delay rf pos unate +720ps -960ps
	IR400_DRV:IRLEDEN_TO_IRLED              : delay rf neg unate +100000ps -1000000ps
	IR400_DRV:IRPWM_TO_IRLED                : delay rf pos unate +125000ps -125000ps
	IR500_DRV:IRLEDEN2_TO_IRLED2            : delay rf neg unate +100000ps -1000000ps
	IR500_DRV:IRLEDEN_TO_IRLED1             : delay rf neg unate +100000ps -1000000ps
	IR500_DRV:IRPWM2_TO_IRLED2              : delay rf pos unate +125000ps -125000ps
	IR500_DRV:IRPWM_TO_IRLED1               : delay rf pos unate +125000ps -125000ps
	IR_IP:ADRI0_SETUPHOLD_CLKI              : r setup 1418.94ps r hold 0ps f setup 1426.5ps f hold 0ps
	IR_IP:ADRI1_SETUPHOLD_CLKI              : r setup 1515.17ps r hold 0ps f setup 1475.7ps f hold 0ps
	IR_IP:ADRI2_SETUPHOLD_CLKI              : r setup 1341.67ps r hold 0ps f setup 1340.78ps f hold 0ps
	IR_IP:ADRI3_SETUPHOLD_CLKI              : r setup 1251.5ps r hold 0ps f setup 1326.72ps f hold 0ps
	IR_IP:CLKI_TO_BUSY                      : delay rf from edge +482.594ps -495.374ps
	IR_IP:CLKI_TO_DRDY                      : delay rf from edge +543.487ps -573.23ps
	IR_IP:CLKI_TO_ERR                       : delay rf from edge +465.864ps -478.954ps
	IR_IP:CLKI_TO_IROUT                     : delay rf from edge +505.612ps -519.202ps
	IR_IP:CLKI_TO_RDATA0                    : delay rf from edge +444.732ps -458.582ps
	IR_IP:CLKI_TO_RDATA1                    : delay rf from edge +447.645ps -462.45ps
	IR_IP:CLKI_TO_RDATA2                    : delay rf from edge +449.108ps -463.169ps
	IR_IP:CLKI_TO_RDATA3                    : delay rf from edge +449.171ps -463.848ps
	IR_IP:CLKI_TO_RDATA4                    : delay rf from edge +444.759ps -458.279ps
	IR_IP:CLKI_TO_RDATA5                    : delay rf from edge +450.32ps -465.355ps
	IR_IP:CLKI_TO_RDATA6                    : delay rf from edge +446.249ps -459.459ps
	IR_IP:CLKI_TO_RDATA7                    : delay rf from edge +449.033ps -465.15ps
	IR_IP:CSI_SETUPHOLD_CLKI                : r setup 1372.83ps r hold 0ps f setup 1303.55ps f hold 0ps
	IR_IP:DENI_SETUPHOLD_CLKI               : r setup 1629.82ps r hold 0ps f setup 1607.09ps f hold 0ps
	IR_IP:EXE_SETUPHOLD_CLKI                : r setup 591.134ps r hold 0ps f setup 572.023ps f hold 0ps
	IR_IP:LEARN_SETUPHOLD_CLKI              : r setup 680.64ps r hold 0ps f setup 660.548ps f hold 0ps
	IR_IP:WDATA0_SETUPHOLD_CLKI             : r setup 645.147ps r hold 0ps f setup 691.476ps f hold 0ps
	IR_IP:WDATA1_SETUPHOLD_CLKI             : r setup 521.52ps r hold 0ps f setup 582.46ps f hold 0ps
	IR_IP:WDATA2_SETUPHOLD_CLKI             : r setup 1102.35ps r hold 0ps f setup 1131.61ps f hold 0ps
	IR_IP:WDATA3_SETUPHOLD_CLKI             : r setup 948.999ps r hold 0ps f setup 987.865ps f hold 0ps
	IR_IP:WDATA4_SETUPHOLD_CLKI             : r setup 1094.39ps r hold 0ps f setup 1136.78ps f hold 0ps
	IR_IP:WDATA5_SETUPHOLD_CLKI             : r setup 653.173ps r hold 0ps f setup 703.414ps f hold 0ps
	IR_IP:WDATA6_SETUPHOLD_CLKI             : r setup 816.117ps r hold 0ps f setup 801.205ps f hold 0ps
	IR_IP:WDATA7_SETUPHOLD_CLKI             : r setup 626.139ps r hold 0ps f setup 673.682ps f hold 0ps
	IR_IP:WEI_SETUPHOLD_CLKI                : r setup 1625.37ps r hold 0ps f setup 1601.19ps f hold 0ps
	LEDD_IP:LEDDADDR0_SETUPHOLD_LEDDCLK     : r setup 1027.51ps r hold -79.021ps f setup 947.725ps f hold -118.471ps
	LEDD_IP:LEDDADDR1_SETUPHOLD_LEDDCLK     : r setup 956.777ps r hold -156.227ps f setup 1015.52ps f hold -168.15ps
	LEDD_IP:LEDDADDR2_SETUPHOLD_LEDDCLK     : r setup 1054.66ps r hold -133.748ps f setup 1131.11ps f hold -100.982ps
	LEDD_IP:LEDDADDR3_SETUPHOLD_LEDDCLK     : r setup 1048.44ps r hold -124.554ps f setup 1032.51ps f hold -184.814ps
	LEDD_IP:LEDDCLK_TO_LEDDON               : delay rf from edge +571.171ps -580.411ps
	LEDD_IP:LEDDCLK_TO_PWMOUT0              : delay rf from edge +550.594ps -564.867ps
	LEDD_IP:LEDDCLK_TO_PWMOUT1              : delay rf from edge +579.326ps -586.133ps
	LEDD_IP:LEDDCLK_TO_PWMOUT2              : delay rf from edge +568.55ps -575.937ps
	LEDD_IP:LEDDCS_SETUPHOLD_LEDDCLK        : r setup 1150.51ps r hold -177.272ps f setup 1129.14ps f hold -128.431ps
	LEDD_IP:LEDDDAT0_SETUPHOLD_LEDDCLK      : r setup 197.481ps r hold -7.107ps f setup 222.996ps f hold -59.044ps
	LEDD_IP:LEDDDAT1_SETUPHOLD_LEDDCLK      : r setup 185.641ps r hold 4.108ps f setup 217.929ps f hold -52.167ps
	LEDD_IP:LEDDDAT2_SETUPHOLD_LEDDCLK      : r setup 740.015ps r hold -2.752ps f setup 759.336ps f hold -54.271ps
	LEDD_IP:LEDDDAT3_SETUPHOLD_LEDDCLK      : r setup 166.2ps r hold -23.233ps f setup 200.705ps f hold -71.202ps
	LEDD_IP:LEDDDAT4_SETUPHOLD_LEDDCLK      : r setup 728.868ps r hold 7.425ps f setup 746.712ps f hold -46.925ps
	LEDD_IP:LEDDDAT5_SETUPHOLD_LEDDCLK      : r setup 784.372ps r hold -25.802ps f setup 794.668ps f hold -71.453ps
	LEDD_IP:LEDDDAT6_SETUPHOLD_LEDDCLK      : r setup 165.402ps r hold -19.532ps f setup 199.819ps f hold -70.343ps
	LEDD_IP:LEDDDAT7_SETUPHOLD_LEDDCLK      : r setup 176.6ps r hold -29.246ps f setup 213.401ps f hold -76.846ps
	LEDD_IP:LEDDDEN_SETUPHOLD_LEDDCLK       : r setup 1146.55ps r hold -175.695ps f setup 1131.12ps f hold -126.858ps
	LEDD_IP:LEDDEXE_SETUPHOLD_LEDDCLK       : r setup 555.094ps r hold -388.405ps f setup 573.883ps f hold -416.4ps
	PLB:CARRY_INIT                          : delay rf pos unate +420ps -340ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +210ps -210ps
	PLB:CLK_TO_O                            : delay rf from edge +1050ps -1050ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 930ps r hold 0ps f setup 800ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++640ps +-680ps -+640ps --680ps
	PLB:I0_TO_O                             : delay rf binate ++940ps +-970ps -+940ps --970ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 800ps r hold 0ps f setup 760ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++560ps +-670ps -+560ps --670ps
	PLB:I1_TO_CO                            : delay rf pos unate +510ps -500ps
	PLB:I1_TO_O                             : delay rf binate ++890ps +-930ps -+890ps --930ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 740ps r hold 0ps f setup 650ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++530ps +-590ps -+530ps --590ps
	PLB:I2_TO_CO                            : delay rf pos unate +460ps -270ps
	PLB:I2_TO_O                             : delay rf binate ++890ps +-910ps -+890ps --910ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 550ps r hold 0ps f setup 440ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++440ps +-460ps -+440ps --460ps
	PLB:I3_TO_O                             : delay rf binate ++650ps +-660ps -+650ps --660ps
	PLB:RST_RECREM_CLK                      : recovery 320ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 400ps r hold -360ps f setup 290ps f hold -390ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -1200ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +700ps -830ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2052.2ps -1747.4ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1859.8ps -1403.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2619.3ps -2104.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +1850ps -1890ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1850ps -1890ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +1896.5ps -1668.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2052.2ps -1747.4ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +1859.8ps -1403.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1896.5ps -1668.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2619.3ps -2104.5ps
	RGB_DRV:RGB0PWM_TO_RGB0                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGB1PWM_TO_RGB1                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGB2PWM_TO_RGB2                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGBLEDEN_TO_RGB0                : delay rf neg unate +100000ps -1000000ps
	RGB_DRV:RGBLEDEN_TO_RGB1                : delay rf neg unate +100000ps -1000000ps
	RGB_DRV:RGBLEDEN_TO_RGB2                : delay rf neg unate +100000ps -1000000ps
}

device iCE65L04 {
	chip CHIP0;
	bond CB121 = BOND4;
	bond CB132 = BOND3;
	bond CB196 = BOND2;
	bond CB284 = BOND1;
	bond CS63 = BOND5;
	bond DI = BOND0;
	bond VQ100 = BOND6;
	speed L = SPEED0;
	speed T = SPEED1;
	temp C;
	temp I;
}

device iCE65P04 {
	chip CHIP1;
	bond CB121 = BOND10;
	bond CB132 = BOND11;
	bond CB196 = BOND9;
	bond CB284 = BOND8;
	bond CS63 = BOND5;
	bond DI = BOND7;
	bond VQ100 = BOND6;
	speed T = SPEED2;
	temp C;
	temp I;
}

device iCE65L08 {
	chip CHIP2;
	bond CB132 = BOND15;
	bond CB196 = BOND14;
	bond CB284 = BOND13;
	bond CC72 = BOND17;
	bond CS110 = BOND16;
	bond DI = BOND12;
	speed L = SPEED3;
	speed T = SPEED1;
	temp C;
	temp I;
}

device iCE65L01 {
	chip CHIP3;
	bond CB121 = BOND20;
	bond CB132 = BOND21;
	bond CB81 = BOND19;
	bond CS36 = BOND22;
	bond DI = BOND18;
	bond QFN84 = BOND23;
	bond VQ100 = BOND24;
	speed L = SPEED0;
	speed T = SPEED4;
	temp C;
	temp I;
}

device iCE40LP1K {
	chip CHIP4;
	bond CB121 = BOND34;
	bond CB81 = BOND33;
	bond CM121 = BOND26;
	bond CM36 = BOND31;
	bond CM36A = BOND35;
	bond CM49 = BOND28;
	bond CM49A = BOND29;
	bond CM81 = BOND27;
	bond CX36 = BOND37;
	bond CY36 = BOND30;
	bond DI = BOND25;
	bond QN84 = BOND32;
	bond SWG16TR = BOND36;
	speed  = SPEED5;
	temp ;
}

device iCE40HX1K {
	chip CHIP4;
	bond CB132 = BOND38;
	bond DI = BOND25;
	bond TQ144 = BOND40;
	bond VQ100 = BOND39;
	speed  = SPEED6;
	temp ;
}

device iCE40LP640 {
	chip CHIP4;
	bond CM36 = BOND31;
	bond CM36A = BOND35;
	bond CM49 = BOND28;
	bond CM81 = BOND27;
	bond SWG16TR = BOND36;
	speed  = SPEED5;
	temp ;
}

device iCE40HX640 {
	chip CHIP4;
	bond VQ100 = BOND41;
	speed  = SPEED7;
	temp ;
}

device iCE40LP8K {
	chip CHIP5;
	bond CM121 = BOND43;
	bond CM225 = BOND44;
	bond CM81 = BOND45;
	bond DI = BOND42;
	speed  = SPEED8;
	temp ;
}

device iCE40HX8K {
	chip CHIP5;
	bond BG121 = BOND43;
	bond CB132 = BOND47;
	bond CB132R = BOND49;
	bond CM225 = BOND44;
	bond CT256 = BOND46;
	bond DI = BOND42;
	bond TQ144 = BOND48;
	speed  = SPEED9;
	temp ;
}

device iCE40LP4K {
	chip CHIP5;
	bond CM121 = BOND43;
	bond CM225 = BOND50;
	bond CM81 = BOND45;
	speed  = SPEED8;
	temp ;
}

device iCE40HX4K {
	chip CHIP5;
	bond BG121 = BOND43;
	bond CB132 = BOND47;
	bond CB132R = BOND49;
	bond TQ144 = BOND48;
	speed  = SPEED9;
	temp ;
}

device iCE40LP384 {
	chip CHIP6;
	bond CM36 = BOND53;
	bond CM49 = BOND52;
	bond CM81 = BOND51;
	bond QN32 = BOND54;
	speed  = SPEED10;
	temp ;
}

device iCE40LM4K {
	chip CHIP7;
	bond CM36 = BOND57;
	bond CM49 = BOND58;
	bond FC36 = BOND59;
	bond SWG25TR = BOND56;
	bond UMG225 = BOND55;
	speed  = SPEED11;
	temp ;
}

device iCE40LM2K {
	chip CHIP7;
	bond CM36 = BOND57;
	bond CM49 = BOND58;
	bond SWG25TR = BOND56;
	speed  = SPEED11;
	temp ;
}

device iCE40LM1K {
	chip CHIP7;
	bond CM36 = BOND57;
	bond CM49 = BOND58;
	bond SWG25TR = BOND56;
	speed  = SPEED11;
	temp ;
}

device iCE5LP4K {
	chip CHIP8;
	bond CM225 = BOND63;
	bond CM36 = BOND64;
	bond DI = BOND60;
	bond SG48 = BOND65;
	bond SWG30 = BOND61;
	bond SWG36 = BOND62;
	bond UWG20 = BOND66;
	speed  = SPEED12;
	temp ;
}

device iCE5LP2K {
	chip CHIP8;
	bond CM36 = BOND64;
	bond DI = BOND60;
	bond SG48 = BOND65;
	bond SWG30 = BOND61;
	bond SWG36 = BOND62;
	speed  = SPEED12;
	temp ;
}

device iCE5LP1K {
	chip CHIP8;
	bond CM36 = BOND64;
	bond DI = BOND60;
	bond SG48 = BOND65;
	bond SWG30 = BOND61;
	bond SWG36 = BOND62;
	speed  = SPEED12;
	temp ;
}

device iCE40UP5K {
	chip CHIP9;
	bond CM225 = BOND68;
	bond DI = BOND67;
	bond FWG49 = BOND71;
	bond SG48 = BOND70;
	bond UWG30 = BOND69;
	speed  = SPEED13;
	temp ;
}

device iCE40UP3K {
	chip CHIP9;
	bond DI = BOND67;
	bond FWG49 = BOND71;
	bond SG48 = BOND70;
	bond UWG30 = BOND69;
	speed  = SPEED13;
	temp ;
}

device iCE40UL1K {
	chip CHIP10;
	bond CM225 = BOND73;
	bond CM36 = BOND74;
	bond CM36A = BOND75;
	bond DI = BOND72;
	bond SWG16 = BOND76;
	speed  = SPEED14;
	temp ;
}

device iCE40UL640 {
	chip CHIP10;
	bond CM36A = BOND75;
	bond DI = BOND72;
	bond SWG16 = BOND76;
	speed  = SPEED14;
	temp ;
}

intdb {
	enum LC_MUX_CI {
		ZERO,
		ONE,
		CHAIN,
	}

	enum BRAM_MODE {
		_0,
		_1,
		_2,
		_3,
	}

	enum FEEDBACK_PATH {
		DELAY,
		SIMPLE,
		PHASE_AND_DELAY,
		EXTERNAL,
	}

	enum PLL65_MODE {
		NONE,
		PLL_PAD,
		PLL_CORE,
		PLL_2_PAD,
	}

	enum PLL65_PLLOUT_PHASE {
		NONE,
		_0DEG,
		_90DEG,
		_180DEG,
		_270DEG,
	}

	enum PLL40_DELAY_ADJUSTMENT_MODE {
		FIXED,
		DYNAMIC,
	}

	enum PLL40_MODE {
		NONE,
		PLL40_PAD,
		PLL40_CORE,
		PLL40_2_PAD,
		PLL40_2F_PAD,
		PLL40_2F_CORE,
	}

	enum PLL40_PLLOUT_SELECT {
		GENCLK,
		GENCLK_HALF,
		SHIFTREG_90DEG,
		SHIFTREG_0DEG,
	}

	enum CONFIG_SPEED {
		LOW,
		MEDIUM,
		HIGH,
	}

	enum CONFIG_CRC_MODE {
		WRITE,
		READ,
	}

	bel_class LC {
		input I0;
		input I1;
		input I2;
		input I3;
		input LTIN;
		nonroutable input CI;
		input CE;
		input RST;
		input CLK;
		nonroutable output LTOUT;
		nonroutable output CO;
		output CI_OUT;
		output O;
		attribute CARRY_ENABLE: bool;
		attribute LTIN_ENABLE: bool;
		attribute FF_ENABLE: bool;
		attribute FF_SR_ASYNC: bool;
		attribute FF_SR_VALUE: bitvec[1];
		attribute LUT_INIT: bitvec[16];
		attribute MUX_CI: LC_MUX_CI;
	}

	bel_class IOI {
		input DOUT0;
		input DOUT1;
		input OE;
		input IOB_DIN;
		input CE;
		input ICLK;
		input OCLK;
		input LATCH;
		output DIN0;
		output DIN1;
		output IOB_DOUT;
		nonroutable output IOB_OE;
		pad PAD: inout
		attribute PIN_TYPE: bitvec[6];
		attribute OUTPUT_ENABLE: bool;
	}

	bel_class IOB {
		nonroutable input DOUT;
		nonroutable input OE;
		nonroutable output DIN;
		attribute DRIVE: bitvec[2];
		attribute CMOS_INPUT: bool;
		attribute IOSTD_MISC: bitvec[1];
		attribute IBUF_ENABLE: bool;
		attribute PULLUP: bool;
		attribute WEAK_PULLUP: bool;
		attribute PULLUP_3P3K: bool;
		attribute PULLUP_6P8K: bool;
		attribute PULLUP_10K: bool;
		attribute HARDIP_FABRIC_IN: bool;
		attribute HARDIP_DEDICATED_OUT: bool;
	}

	bel_class IOB_PAIR {
		nonroutable input GLOBAL_IN;
		input LATCH;
		output GLOBAL_OUT;
		attribute LVDS_INPUT: bool;
		attribute LATCH_GLOBAL_OUT: bool;
		attribute SDA_INPUT_DELAYED: bool;
		attribute SDA_OUTPUT_DELAYED: bool;
		attribute HARDIP_FABRIC_IN: bool;
		attribute HARDIP_DEDICATED_OUT: bool;
	}

	bel_class BRAM {
		input MASK[16];
		input WADDR[11];
		input RADDR[11];
		input WDATA[16];
		input WCLK;
		input WCLKE;
		input WE;
		input RCLK;
		input RCLKE;
		input RE;
		output RDATA[16];
		attribute ENABLE: bool;
		attribute WRITE_MODE: BRAM_MODE;
		attribute READ_MODE: BRAM_MODE;
		attribute CASCADE_IN_WADDR: bool;
		attribute CASCADE_OUT_WADDR: bool;
		attribute CASCADE_IN_RADDR: bool;
		attribute CASCADE_OUT_RADDR: bool;
		attribute INIT: bitvec[4096];
	}

	bel_class MAC16 {
		input A[16];
		input B[16];
		input C[16];
		input D[16];
		input AHOLD;
		input BHOLD;
		input CHOLD;
		input DHOLD;
		input ADDSUBBOT;
		input ADDSUBTOP;
		input CI;
		input CLK;
		input CE;
		input IRSTBOT;
		input IRSTTOP;
		input ORSTBOT;
		input ORSTTOP;
		input OHOLDBOT;
		input OHOLDTOP;
		input OLOADBOT;
		input OLOADTOP;
		nonroutable input ACCUMCI;
		nonroutable input SIGNEXTIN;
		output CO;
		output O[32];
		nonroutable output ACCUMCO;
		nonroutable output SIGNEXTOUT;
		attribute A_REG: bool;
		attribute B_REG: bool;
		attribute C_REG: bool;
		attribute D_REG: bool;
		attribute A_SIGNED: bool;
		attribute B_SIGNED: bool;
		attribute BOT_8X8_MULT_REG: bool;
		attribute TOP_8X8_MULT_REG: bool;
		attribute MODE_8X8: bool;
		attribute PIPELINE_16X16_MULT_REG1: bool;
		attribute PIPELINE_16X16_MULT_REG2: bool;
		attribute BOTADDSUB_CARRYSELECT: bitvec[2];
		attribute TOPADDSUB_CARRYSELECT: bitvec[2];
		attribute BOTADDSUB_LOWERINPUT: bitvec[2];
		attribute TOPADDSUB_LOWERINPUT: bitvec[2];
		attribute BOTADDSUB_UPPERINPUT: bitvec[1];
		attribute TOPADDSUB_UPPERINPUT: bitvec[1];
		attribute BOTOUTPUT_SELECT: bitvec[2];
		attribute TOPOUTPUT_SELECT: bitvec[2];
	}

	bel_class SPRAM {
		input ADDRESS[14];
		input DATAIN[16];
		input MASKWREN[4];
		input CLOCK;
		input CHIPSELECT;
		input WREN;
		input POWEROFF;
		input SLEEP;
		input STANDBY;
		input RDMARGIN[4];
		input RDMARGINEN;
		input TEST;
		output DATAOUT[16];
		attribute ENABLE: bool;
	}

	bel_class PLL65 {
		input BYPASS;
		input DYNAMICDELAY[4];
		input EXTFEEDBACK;
		input REFERENCECLK;
		input RESET;
		input SCLK;
		input SDI;
		input LATCHINPUTVALUE;
		nonroutable input PACKAGEPIN;
		output LOCK;
		output SDO;
		nonroutable output PLLOUTCOREA;
		nonroutable output PLLOUTCOREB;
		output PLLOUTGLOBALA;
		output PLLOUTGLOBALB;
		pad AGND: power
		pad AVCC: power
		attribute DIVQ: bitvec[3];
		attribute DIVR: bitvec[4];
		attribute DIVF: bitvec[6];
		attribute DELAY_ADJUSTMENT_MODE_DYNAMIC: bitvec[4];
		attribute FILTER_RANGE: bitvec[3];
		attribute FIXED_DELAY_ADJUSTMENT: bitvec[4];
		attribute FEEDBACK_PATH: FEEDBACK_PATH;
		attribute LATCH_GLOBAL_OUT_A: bool;
		attribute LATCH_GLOBAL_OUT_B: bool;
		attribute TEST_MODE: bool;
		attribute MODE: PLL65_MODE;
		attribute PLLOUT_PHASE: PLL65_PLLOUT_PHASE;
	}

	bel_class PLL40 {
		input BYPASS;
		input DYNAMICDELAY[8];
		input EXTFEEDBACK;
		input REFERENCECLK;
		input RESETB;
		input SCLK;
		input SDI;
		input LATCHINPUTVALUE;
		nonroutable input PACKAGEPIN;
		nonroutable input PACKAGEPINB;
		output LOCK;
		output SDO;
		nonroutable output PLLOUTCOREA;
		nonroutable output PLLOUTCOREB;
		output PLLOUTGLOBALA;
		output PLLOUTGLOBALB;
		pad AGND: power
		pad AVCC: power
		attribute DIVQ: bitvec[3];
		attribute DIVR: bitvec[4];
		attribute DIVF: bitvec[7];
		attribute DELAY_ADJUSTMENT_MODE_FEEDBACK: PLL40_DELAY_ADJUSTMENT_MODE;
		attribute DELAY_ADJUSTMENT_MODE_RELATIVE: PLL40_DELAY_ADJUSTMENT_MODE;
		attribute FILTER_RANGE: bitvec[3];
		attribute FDA_FEEDBACK: bitvec[4];
		attribute FDA_RELATIVE: bitvec[4];
		attribute FEEDBACK_PATH: FEEDBACK_PATH;
		attribute LATCH_GLOBAL_OUT_A: bool;
		attribute LATCH_GLOBAL_OUT_B: bool;
		attribute TEST_MODE: bool;
		attribute SHIFTREG_DIV_MODE: bool;
		attribute MODE: PLL40_MODE;
		attribute PLLOUT_SELECT_PORTA: PLL40_PLLOUT_SELECT;
		attribute PLLOUT_SELECT_PORTB: PLL40_PLLOUT_SELECT;
	}

	bel_class WARMBOOT {
		input BOOT;
		input S0;
		input S1;
	}

	bel_class SMCCLK {
		output CLK;
	}

	bel_class SPI {
		input SBADRI[8];
		input SBCLKI;
		input SBDATI[8];
		input SBRWI;
		input SBSTBI;
		input SCSNI;
		input MI;
		input SI;
		input SCKI;
		output SBACKO;
		output SBDATO[8];
		output SPIIRQ;
		output SPIWKUP;
		output MCSNO[4];
		output MCSNOE[4];
		output MO;
		output MOE;
		output SO;
		output SOE;
		output SCKO;
		output SCKOE;
	}

	bel_class I2C {
		input SBADRI[8];
		input SBCLKI;
		input SBDATI[8];
		input SBRWI;
		input SBSTBI;
		input SCLI;
		input SDAI;
		output SBACKO;
		output SBDATO[8];
		output I2CIRQ;
		output I2CWKUP;
		output SCLO;
		output SCLOE;
		output SDAO;
		output SDAOE;
	}

	bel_class I2C_FIFO {
		input ADRI[4];
		input CLKI;
		input CSI;
		input DATI[10];
		input WEI;
		input STBI;
		input FIFORST;
		input SCLI;
		input SDAI;
		output ACKO;
		output DATO[10];
		output RXFIFOAFULL;
		output RXFIFOEMPTY;
		output RXFIFOFULL;
		output TXFIFOAEMPTY;
		output TXFIFOEMPTY;
		output TXFIFOFULL;
		output SRWO;
		output MRDCMPL;
		output I2CIRQ;
		output I2CWKUP;
		output SCLO;
		output SCLOE;
		output SDAO;
		output SDAOE;
	}

	bel_class IOB_I3C {
		input WEAK_PU_ENB;
		input PU_ENB;
	}

	bel_class FILTER {
		input FILTERIN;
		output FILTEROUT;
		attribute ENABLE: bitvec[3];
	}

	bel_class LSOSC {
		input ENACLKK;
		output CLKK;
		output CLKK_GLOBAL;
	}

	bel_class HSOSC {
		input ENACLKM;
		output CLKM;
		output CLKM_GLOBAL;
	}

	bel_class LFOSC {
		input CLKLFEN;
		input CLKLFPU;
		input TRIM[10];
		output CLKLF;
		output CLKLF_GLOBAL;
		attribute TRIM_FABRIC: bool;
	}

	bel_class HFOSC {
		input CLKHFEN;
		input CLKHFPU;
		input TRIM[10];
		output CLKHF;
		output CLKHF_GLOBAL;
		attribute TRIM_FABRIC: bool;
		attribute CLKHF_DIV: bitvec[2];
	}

	bel_class LED_DRV_CUR {
		input EN;
		input TRIM[10];
		pad GND_LED: power
		attribute TRIM_FABRIC: bool;
		attribute ENABLE: bool;
		attribute RGB_ENABLE: bool;
	}

	bel_class RGB_DRV {
		input RGB0PWM;
		input RGB1PWM;
		input RGB2PWM;
		input RGBLEDEN;
		attribute ENABLE: bool;
		attribute RGB0_CURRENT: bitvec[6];
		attribute RGB1_CURRENT: bitvec[6];
		attribute RGB2_CURRENT: bitvec[6];
		attribute CURRENT_MODE: bitvec[1];
	}

	bel_class IR_DRV {
		input IRLEDEN;
		input IRPWM;
		attribute ENABLE: bool;
		attribute IR_CURRENT: bitvec[10];
	}

	bel_class IR500_DRV {
		input IRLEDEN;
		input IRPWM;
		input BARCODEEN;
		input BARCODEPWM;
		attribute IR500_ENABLE: bool;
		attribute IR400_ENABLE: bool;
		attribute BARCODE_ENABLE: bool;
		attribute CURRENT_MODE: bitvec[1];
		attribute BARCODE_CURRENT: bitvec[4];
		attribute IR400_CURRENT: bitvec[8];
	}

	bel_class LEDD_IP {
		input LEDDADDR[4];
		input LEDDCLK;
		input LEDDCS;
		input LEDDDAT[8];
		input LEDDDEN;
		input LEDDEXE;
		output LEDDON;
		output PWMOUT0;
		output PWMOUT1;
		output PWMOUT2;
	}

	bel_class IR_IP {
		input ADRI[4];
		input CLKI;
		input CSI;
		input DENI;
		input EXE;
		input LEARN;
		input WDATA[8];
		input WEI;
		input IRIN;
		output RDATA[8];
		output DRDY;
		output ERR;
		output BUSY;
		output IROUT;
	}

	bel_class GLOBAL_OPTIONS {
		attribute SPEED: CONFIG_SPEED;
		attribute FLASH_POWERDOWN: bool;
		attribute KEEP_SMCCLK: bool;
		attribute DAISY_CHAIN_ENABLE: bool;
		attribute CRC_MODE: CONFIG_CRC_MODE;
		attribute COLDBOOT_ENABLE: bool;
		attribute WARMBOOT_ENABLE: bool;
		attribute READ_PROTECT: bool;
		attribute WRITE_PROTECT: bool;
		attribute PARALLEL_ENABLE: bool;
		attribute WARMBOOT_NVCM_MASK: bitvec[4];
	}

	bel_class POWER {
		pad GND: power
		pad VCCINT: power
	}

	bel_class IO_BANK {
		pad VCCIO: power
		pad VREF: analog
	}

	bel_class CONFIG {
		pad CRESET_B: input
		pad CDONE: inout
		pad TRST_B: input
		pad TCK: input
		pad TMS: input
		pad TDI: input
		pad TDO: output
		pad POR_TEST: inout
		pad VPP_2V5: power
		pad VPP_FAST: power
	}

	region_slot GLOBAL;
	region_slot COLBUF;
	region_slot EDGE;
	wire TIE_0: tie 0;
	wire TIE_1: tie 1;
	wire GLOBAL_ROOT[0]: regional GLOBAL;
	wire GLOBAL_ROOT[1]: regional GLOBAL;
	wire GLOBAL_ROOT[2]: regional GLOBAL;
	wire GLOBAL_ROOT[3]: regional GLOBAL;
	wire GLOBAL_ROOT[4]: regional GLOBAL;
	wire GLOBAL_ROOT[5]: regional GLOBAL;
	wire GLOBAL_ROOT[6]: regional GLOBAL;
	wire GLOBAL_ROOT[7]: regional GLOBAL;
	wire GLOBAL[0]: regional COLBUF;
	wire GLOBAL[1]: regional COLBUF;
	wire GLOBAL[2]: regional COLBUF;
	wire GLOBAL[3]: regional COLBUF;
	wire GLOBAL[4]: regional COLBUF;
	wire GLOBAL[5]: regional COLBUF;
	wire GLOBAL[6]: regional COLBUF;
	wire GLOBAL[7]: regional COLBUF;
	wire GLOBAL_OUT[0]: mux;
	wire GLOBAL_OUT[1]: mux;
	wire GLOBAL_OUT[2]: mux;
	wire GLOBAL_OUT[3]: mux;
	wire QUAD_H0[0]: multi_root;
	wire QUAD_H0[1]: multi_root;
	wire QUAD_H0[2]: multi_root;
	wire QUAD_H0[3]: multi_root;
	wire QUAD_H0[4]: multi_root;
	wire QUAD_H0[5]: multi_root;
	wire QUAD_H0[6]: multi_root;
	wire QUAD_H0[7]: multi_root;
	wire QUAD_H0[8]: multi_root;
	wire QUAD_H0[9]: multi_root;
	wire QUAD_H0[10]: multi_root;
	wire QUAD_H0[11]: multi_root;
	wire QUAD_H1[0]: multi_branch W;
	wire QUAD_H1[1]: multi_branch W;
	wire QUAD_H1[2]: multi_branch W;
	wire QUAD_H1[3]: multi_branch W;
	wire QUAD_H1[4]: multi_branch W;
	wire QUAD_H1[5]: multi_branch W;
	wire QUAD_H1[6]: multi_branch W;
	wire QUAD_H1[7]: multi_branch W;
	wire QUAD_H1[8]: multi_branch W;
	wire QUAD_H1[9]: multi_branch W;
	wire QUAD_H1[10]: multi_branch W;
	wire QUAD_H1[11]: multi_branch W;
	wire QUAD_H2[0]: multi_branch W;
	wire QUAD_H2[1]: multi_branch W;
	wire QUAD_H2[2]: multi_branch W;
	wire QUAD_H2[3]: multi_branch W;
	wire QUAD_H2[4]: multi_branch W;
	wire QUAD_H2[5]: multi_branch W;
	wire QUAD_H2[6]: multi_branch W;
	wire QUAD_H2[7]: multi_branch W;
	wire QUAD_H2[8]: multi_branch W;
	wire QUAD_H2[9]: multi_branch W;
	wire QUAD_H2[10]: multi_branch W;
	wire QUAD_H2[11]: multi_branch W;
	wire QUAD_H3[0]: multi_branch W;
	wire QUAD_H3[1]: multi_branch W;
	wire QUAD_H3[2]: multi_branch W;
	wire QUAD_H3[3]: multi_branch W;
	wire QUAD_H3[4]: multi_branch W;
	wire QUAD_H3[5]: multi_branch W;
	wire QUAD_H3[6]: multi_branch W;
	wire QUAD_H3[7]: multi_branch W;
	wire QUAD_H3[8]: multi_branch W;
	wire QUAD_H3[9]: multi_branch W;
	wire QUAD_H3[10]: multi_branch W;
	wire QUAD_H3[11]: multi_branch W;
	wire QUAD_H4[0]: multi_branch W;
	wire QUAD_H4[1]: multi_branch W;
	wire QUAD_H4[2]: multi_branch W;
	wire QUAD_H4[3]: multi_branch W;
	wire QUAD_H4[4]: multi_branch W;
	wire QUAD_H4[5]: multi_branch W;
	wire QUAD_H4[6]: multi_branch W;
	wire QUAD_H4[7]: multi_branch W;
	wire QUAD_H4[8]: multi_branch W;
	wire QUAD_H4[9]: multi_branch W;
	wire QUAD_H4[10]: multi_branch W;
	wire QUAD_H4[11]: multi_branch W;
	wire QUAD_V0[0]: multi_root;
	wire QUAD_V0[1]: multi_root;
	wire QUAD_V0[2]: multi_root;
	wire QUAD_V0[3]: multi_root;
	wire QUAD_V0[4]: multi_root;
	wire QUAD_V0[5]: multi_root;
	wire QUAD_V0[6]: multi_root;
	wire QUAD_V0[7]: multi_root;
	wire QUAD_V0[8]: multi_root;
	wire QUAD_V0[9]: multi_root;
	wire QUAD_V0[10]: multi_root;
	wire QUAD_V0[11]: multi_root;
	wire QUAD_V1[0]: multi_branch S;
	wire QUAD_V1[1]: multi_branch S;
	wire QUAD_V1[2]: multi_branch S;
	wire QUAD_V1[3]: multi_branch S;
	wire QUAD_V1[4]: multi_branch S;
	wire QUAD_V1[5]: multi_branch S;
	wire QUAD_V1[6]: multi_branch S;
	wire QUAD_V1[7]: multi_branch S;
	wire QUAD_V1[8]: multi_branch S;
	wire QUAD_V1[9]: multi_branch S;
	wire QUAD_V1[10]: multi_branch S;
	wire QUAD_V1[11]: multi_branch S;
	wire QUAD_V1_W[0]: multi_branch E;
	wire QUAD_V1_W[1]: multi_branch E;
	wire QUAD_V1_W[2]: multi_branch E;
	wire QUAD_V1_W[3]: multi_branch E;
	wire QUAD_V1_W[4]: multi_branch E;
	wire QUAD_V1_W[5]: multi_branch E;
	wire QUAD_V1_W[6]: multi_branch E;
	wire QUAD_V1_W[7]: multi_branch E;
	wire QUAD_V1_W[8]: multi_branch E;
	wire QUAD_V1_W[9]: multi_branch E;
	wire QUAD_V1_W[10]: multi_branch E;
	wire QUAD_V1_W[11]: multi_branch E;
	wire QUAD_V2[0]: multi_branch S;
	wire QUAD_V2[1]: multi_branch S;
	wire QUAD_V2[2]: multi_branch S;
	wire QUAD_V2[3]: multi_branch S;
	wire QUAD_V2[4]: multi_branch S;
	wire QUAD_V2[5]: multi_branch S;
	wire QUAD_V2[6]: multi_branch S;
	wire QUAD_V2[7]: multi_branch S;
	wire QUAD_V2[8]: multi_branch S;
	wire QUAD_V2[9]: multi_branch S;
	wire QUAD_V2[10]: multi_branch S;
	wire QUAD_V2[11]: multi_branch S;
	wire QUAD_V2_W[0]: multi_branch E;
	wire QUAD_V2_W[1]: multi_branch E;
	wire QUAD_V2_W[2]: multi_branch E;
	wire QUAD_V2_W[3]: multi_branch E;
	wire QUAD_V2_W[4]: multi_branch E;
	wire QUAD_V2_W[5]: multi_branch E;
	wire QUAD_V2_W[6]: multi_branch E;
	wire QUAD_V2_W[7]: multi_branch E;
	wire QUAD_V2_W[8]: multi_branch E;
	wire QUAD_V2_W[9]: multi_branch E;
	wire QUAD_V2_W[10]: multi_branch E;
	wire QUAD_V2_W[11]: multi_branch E;
	wire QUAD_V3[0]: multi_branch S;
	wire QUAD_V3[1]: multi_branch S;
	wire QUAD_V3[2]: multi_branch S;
	wire QUAD_V3[3]: multi_branch S;
	wire QUAD_V3[4]: multi_branch S;
	wire QUAD_V3[5]: multi_branch S;
	wire QUAD_V3[6]: multi_branch S;
	wire QUAD_V3[7]: multi_branch S;
	wire QUAD_V3[8]: multi_branch S;
	wire QUAD_V3[9]: multi_branch S;
	wire QUAD_V3[10]: multi_branch S;
	wire QUAD_V3[11]: multi_branch S;
	wire QUAD_V3_W[0]: multi_branch E;
	wire QUAD_V3_W[1]: multi_branch E;
	wire QUAD_V3_W[2]: multi_branch E;
	wire QUAD_V3_W[3]: multi_branch E;
	wire QUAD_V3_W[4]: multi_branch E;
	wire QUAD_V3_W[5]: multi_branch E;
	wire QUAD_V3_W[6]: multi_branch E;
	wire QUAD_V3_W[7]: multi_branch E;
	wire QUAD_V3_W[8]: multi_branch E;
	wire QUAD_V3_W[9]: multi_branch E;
	wire QUAD_V3_W[10]: multi_branch E;
	wire QUAD_V3_W[11]: multi_branch E;
	wire QUAD_V4[0]: multi_branch S;
	wire QUAD_V4[1]: multi_branch S;
	wire QUAD_V4[2]: multi_branch S;
	wire QUAD_V4[3]: multi_branch S;
	wire QUAD_V4[4]: multi_branch S;
	wire QUAD_V4[5]: multi_branch S;
	wire QUAD_V4[6]: multi_branch S;
	wire QUAD_V4[7]: multi_branch S;
	wire QUAD_V4[8]: multi_branch S;
	wire QUAD_V4[9]: multi_branch S;
	wire QUAD_V4[10]: multi_branch S;
	wire QUAD_V4[11]: multi_branch S;
	wire QUAD_V4_W[0]: multi_branch E;
	wire QUAD_V4_W[1]: multi_branch E;
	wire QUAD_V4_W[2]: multi_branch E;
	wire QUAD_V4_W[3]: multi_branch E;
	wire QUAD_V4_W[4]: multi_branch E;
	wire QUAD_V4_W[5]: multi_branch E;
	wire QUAD_V4_W[6]: multi_branch E;
	wire QUAD_V4_W[7]: multi_branch E;
	wire QUAD_V4_W[8]: multi_branch E;
	wire QUAD_V4_W[9]: multi_branch E;
	wire QUAD_V4_W[10]: multi_branch E;
	wire QUAD_V4_W[11]: multi_branch E;
	wire LONG_H0[0]: multi_root;
	wire LONG_H0[1]: multi_root;
	wire LONG_H1[0]: multi_branch W;
	wire LONG_H1[1]: multi_branch W;
	wire LONG_H2[0]: multi_branch W;
	wire LONG_H2[1]: multi_branch W;
	wire LONG_H3[0]: multi_branch W;
	wire LONG_H3[1]: multi_branch W;
	wire LONG_H4[0]: multi_branch W;
	wire LONG_H4[1]: multi_branch W;
	wire LONG_H5[0]: multi_branch W;
	wire LONG_H5[1]: multi_branch W;
	wire LONG_H6[0]: multi_branch W;
	wire LONG_H6[1]: multi_branch W;
	wire LONG_H7[0]: multi_branch W;
	wire LONG_H7[1]: multi_branch W;
	wire LONG_H8[0]: multi_branch W;
	wire LONG_H8[1]: multi_branch W;
	wire LONG_H9[0]: multi_branch W;
	wire LONG_H9[1]: multi_branch W;
	wire LONG_H10[0]: multi_branch W;
	wire LONG_H10[1]: multi_branch W;
	wire LONG_H11[0]: multi_branch W;
	wire LONG_H11[1]: multi_branch W;
	wire LONG_H12[0]: multi_branch W;
	wire LONG_H12[1]: multi_branch W;
	wire LONG_V0[0]: multi_root;
	wire LONG_V0[1]: multi_root;
	wire LONG_V1[0]: multi_branch S;
	wire LONG_V1[1]: multi_branch S;
	wire LONG_V2[0]: multi_branch S;
	wire LONG_V2[1]: multi_branch S;
	wire LONG_V3[0]: multi_branch S;
	wire LONG_V3[1]: multi_branch S;
	wire LONG_V4[0]: multi_branch S;
	wire LONG_V4[1]: multi_branch S;
	wire LONG_V5[0]: multi_branch S;
	wire LONG_V5[1]: multi_branch S;
	wire LONG_V6[0]: multi_branch S;
	wire LONG_V6[1]: multi_branch S;
	wire LONG_V7[0]: multi_branch S;
	wire LONG_V7[1]: multi_branch S;
	wire LONG_V8[0]: multi_branch S;
	wire LONG_V8[1]: multi_branch S;
	wire LONG_V9[0]: multi_branch S;
	wire LONG_V9[1]: multi_branch S;
	wire LONG_V10[0]: multi_branch S;
	wire LONG_V10[1]: multi_branch S;
	wire LONG_V11[0]: multi_branch S;
	wire LONG_V11[1]: multi_branch S;
	wire LONG_V12[0]: multi_branch S;
	wire LONG_V12[1]: multi_branch S;
	wire LOCAL_0[0]: mux;
	wire LOCAL_0[1]: mux;
	wire LOCAL_0[2]: mux;
	wire LOCAL_0[3]: mux;
	wire LOCAL_0[4]: mux;
	wire LOCAL_0[5]: mux;
	wire LOCAL_0[6]: mux;
	wire LOCAL_0[7]: mux;
	wire LOCAL_1[0]: mux;
	wire LOCAL_1[1]: mux;
	wire LOCAL_1[2]: mux;
	wire LOCAL_1[3]: mux;
	wire LOCAL_1[4]: mux;
	wire LOCAL_1[5]: mux;
	wire LOCAL_1[6]: mux;
	wire LOCAL_1[7]: mux;
	wire LOCAL_2[0]: mux;
	wire LOCAL_2[1]: mux;
	wire LOCAL_2[2]: mux;
	wire LOCAL_2[3]: mux;
	wire LOCAL_2[4]: mux;
	wire LOCAL_2[5]: mux;
	wire LOCAL_2[6]: mux;
	wire LOCAL_2[7]: mux;
	wire LOCAL_3[0]: mux;
	wire LOCAL_3[1]: mux;
	wire LOCAL_3[2]: mux;
	wire LOCAL_3[3]: mux;
	wire LOCAL_3[4]: mux;
	wire LOCAL_3[5]: mux;
	wire LOCAL_3[6]: mux;
	wire LOCAL_3[7]: mux;
	wire IMUX_LC_I0[0]: mux;
	wire IMUX_LC_I0[1]: mux;
	wire IMUX_LC_I0[2]: mux;
	wire IMUX_LC_I0[3]: mux;
	wire IMUX_LC_I0[4]: mux;
	wire IMUX_LC_I0[5]: mux;
	wire IMUX_LC_I0[6]: mux;
	wire IMUX_LC_I0[7]: mux;
	wire IMUX_LC_I1[0]: mux;
	wire IMUX_LC_I1[1]: mux;
	wire IMUX_LC_I1[2]: mux;
	wire IMUX_LC_I1[3]: mux;
	wire IMUX_LC_I1[4]: mux;
	wire IMUX_LC_I1[5]: mux;
	wire IMUX_LC_I1[6]: mux;
	wire IMUX_LC_I1[7]: mux;
	wire IMUX_LC_I2[0]: mux;
	wire IMUX_LC_I2[1]: mux;
	wire IMUX_LC_I2[2]: mux;
	wire IMUX_LC_I2[3]: mux;
	wire IMUX_LC_I2[4]: mux;
	wire IMUX_LC_I2[5]: mux;
	wire IMUX_LC_I2[6]: mux;
	wire IMUX_LC_I2[7]: mux;
	wire IMUX_LC_I3[0]: mux;
	wire IMUX_LC_I3[1]: mux;
	wire IMUX_LC_I3[2]: mux;
	wire IMUX_LC_I3[3]: mux;
	wire IMUX_LC_I3[4]: mux;
	wire IMUX_LC_I3[5]: mux;
	wire IMUX_LC_I3[6]: mux;
	wire IMUX_LC_I3[7]: mux;
	wire IMUX_CLK: mux;
	wire IMUX_CLK_OPTINV: mux;
	wire IMUX_RST: mux;
	wire IMUX_CE: mux;
	wire IMUX_IO_DOUT0[0]: mux;
	wire IMUX_IO_DOUT0[1]: mux;
	wire IMUX_IO_DOUT1[0]: mux;
	wire IMUX_IO_DOUT1[1]: mux;
	wire IMUX_IO_OE[0]: mux;
	wire IMUX_IO_OE[1]: mux;
	wire IMUX_IO_ICLK: mux;
	wire IMUX_IO_ICLK_OPTINV: mux;
	wire IMUX_IO_OCLK: mux;
	wire IMUX_IO_OCLK_OPTINV: mux;
	wire IMUX_IO_EXTRA: mux;
	wire OUT_LC[0]: bel;
	wire OUT_LC[1]: bel;
	wire OUT_LC[2]: bel;
	wire OUT_LC[3]: bel;
	wire OUT_LC[4]: bel;
	wire OUT_LC[5]: bel;
	wire OUT_LC[6]: bel;
	wire OUT_LC[7]: bel;
	wire OUT_LC_N[0]: branch S;
	wire OUT_LC_N[1]: branch S;
	wire OUT_LC_N[2]: branch S;
	wire OUT_LC_N[3]: branch S;
	wire OUT_LC_N[4]: branch S;
	wire OUT_LC_N[5]: branch S;
	wire OUT_LC_N[6]: branch S;
	wire OUT_LC_N[7]: branch S;
	wire OUT_LC_S[0]: branch N;
	wire OUT_LC_S[1]: branch N;
	wire OUT_LC_S[2]: branch N;
	wire OUT_LC_S[3]: branch N;
	wire OUT_LC_S[4]: branch N;
	wire OUT_LC_S[5]: branch N;
	wire OUT_LC_S[6]: branch N;
	wire OUT_LC_S[7]: branch N;
	wire OUT_LC_E[0]: branch W;
	wire OUT_LC_E[1]: branch W;
	wire OUT_LC_E[2]: branch W;
	wire OUT_LC_E[3]: branch W;
	wire OUT_LC_E[4]: branch W;
	wire OUT_LC_E[5]: branch W;
	wire OUT_LC_E[6]: branch W;
	wire OUT_LC_E[7]: branch W;
	wire OUT_LC_EN[0]: branch S;
	wire OUT_LC_EN[1]: branch S;
	wire OUT_LC_EN[2]: branch S;
	wire OUT_LC_EN[3]: branch S;
	wire OUT_LC_EN[4]: branch S;
	wire OUT_LC_EN[5]: branch S;
	wire OUT_LC_EN[6]: branch S;
	wire OUT_LC_EN[7]: branch S;
	wire OUT_LC_ES[0]: branch N;
	wire OUT_LC_ES[1]: branch N;
	wire OUT_LC_ES[2]: branch N;
	wire OUT_LC_ES[3]: branch N;
	wire OUT_LC_ES[4]: branch N;
	wire OUT_LC_ES[5]: branch N;
	wire OUT_LC_ES[6]: branch N;
	wire OUT_LC_ES[7]: branch N;
	wire OUT_LC_W[0]: branch E;
	wire OUT_LC_W[1]: branch E;
	wire OUT_LC_W[2]: branch E;
	wire OUT_LC_W[3]: branch E;
	wire OUT_LC_W[4]: branch E;
	wire OUT_LC_W[5]: branch E;
	wire OUT_LC_W[6]: branch E;
	wire OUT_LC_W[7]: branch E;
	wire OUT_LC_WN[0]: branch S;
	wire OUT_LC_WN[1]: branch S;
	wire OUT_LC_WN[2]: branch S;
	wire OUT_LC_WN[3]: branch S;
	wire OUT_LC_WN[4]: branch S;
	wire OUT_LC_WN[5]: branch S;
	wire OUT_LC_WN[6]: branch S;
	wire OUT_LC_WN[7]: branch S;
	wire OUT_LC_WS[0]: branch N;
	wire OUT_LC_WS[1]: branch N;
	wire OUT_LC_WS[2]: branch N;
	wire OUT_LC_WS[3]: branch N;
	wire OUT_LC_WS[4]: branch N;
	wire OUT_LC_WS[5]: branch N;
	wire OUT_LC_WS[6]: branch N;
	wire OUT_LC_WS[7]: branch N;
	wire LC_LTIN[0]: bel;
	wire LC_LTIN[1]: bel;
	wire LC_LTIN[2]: bel;
	wire LC_LTIN[3]: bel;
	wire LC_LTIN[4]: bel;
	wire LC_LTIN[5]: bel;
	wire LC_LTIN[6]: bel;
	wire LC_LTIN[7]: bel;
	wire LC_CI_OUT[0]: bel;
	wire LC_CI_OUT[1]: bel;
	wire LC_CI_OUT[2]: bel;
	wire LC_CI_OUT[3]: bel;
	wire LC_CI_OUT[4]: bel;
	wire LC_CI_OUT[5]: bel;
	wire LC_CI_OUT[6]: bel;
	wire LC_CI_OUT[7]: bel;
	wire IO_LATCH: regional EDGE;
	wire IO_GLOBAL: bel;
	wire HSOSC_GLOBAL: regional GLOBAL;
	wire LSOSC_GLOBAL: regional GLOBAL;
	wire IOB_DIN[0]: bel;
	wire IOB_DIN[1]: bel;
	wire IOB_DOUT[0]: bel;
	wire IOB_DOUT[1]: bel;

	tile_slot MAIN {
		bel_slot INT: routing;
		bel_slot LC[0]: LC;
		bel_slot LC[1]: LC;
		bel_slot LC[2]: LC;
		bel_slot LC[3]: LC;
		bel_slot LC[4]: LC;
		bel_slot LC[5]: LC;
		bel_slot LC[6]: LC;
		bel_slot LC[7]: LC;
		bel_slot IOI[0]: IOI;
		bel_slot IOI[1]: IOI;

		tile_class PLB_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 54);

			switchbox INT {
				mux GLOBAL_OUT[0] @[MAIN[7][1], MAIN[6][0], MAIN[7][0], MAIN[6][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[1] @[MAIN[9][1], MAIN[8][0], MAIN[9][0], MAIN[8][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[2] @[MAIN[11][1], MAIN[10][0], MAIN[11][0], MAIN[10][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[3] @[MAIN[13][1], MAIN[12][0], MAIN[13][0], MAIN[12][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux QUAD_H0[0] @[MAIN[0][5], MAIN[1][4], MAIN[1][6]] {
					QUAD_H4[0] = 0b001,
					QUAD_H4[4] = 0b011,
					QUAD_H4[9] = 0b110,
					QUAD_V0[1] = 0b100,
					QUAD_V0[6] = 0b010,
					QUAD_V4[1] = 0b101,
					QUAD_V4[7] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[1] @[MAIN[0][9], MAIN[0][10], MAIN[0][8]] {
					QUAD_H4[1] = 0b001,
					QUAD_H4[5] = 0b011,
					QUAD_H4[10] = 0b110,
					QUAD_V0[0] = 0b100,
					QUAD_V0[9] = 0b010,
					QUAD_V4[0] = 0b101,
					QUAD_V4[6] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[2] @[MAIN[0][12], MAIN[1][13], MAIN[1][11]] {
					QUAD_H4[2] = 0b001,
					QUAD_H4[6] = 0b011,
					QUAD_H4[11] = 0b110,
					QUAD_V0[3] = 0b100,
					QUAD_V0[8] = 0b010,
					QUAD_V4[3] = 0b101,
					QUAD_V4[9] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[3] @[MAIN[5][6], MAIN[4][5], MAIN[5][4]] {
					QUAD_H4[0] = 0b011,
					QUAD_H4[3] = 0b100,
					QUAD_H4[7] = 0b101,
					QUAD_V0[2] = 0b010,
					QUAD_V0[11] = 0b001,
					QUAD_V4[2] = 0b110,
					QUAD_V4[8] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[4] @[MAIN[4][8], MAIN[4][9], MAIN[4][10]] {
					QUAD_H4[1] = 0b011,
					QUAD_H4[4] = 0b100,
					QUAD_H4[8] = 0b101,
					QUAD_V0[5] = 0b010,
					QUAD_V0[10] = 0b001,
					QUAD_V4[5] = 0b110,
					QUAD_V4[11] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[5] @[MAIN[5][11], MAIN[4][12], MAIN[5][13]] {
					QUAD_H4[2] = 0b011,
					QUAD_H4[5] = 0b100,
					QUAD_H4[9] = 0b101,
					QUAD_V0[1] = 0b001,
					QUAD_V0[4] = 0b010,
					QUAD_V4[4] = 0b110,
					QUAD_V4[10] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[6] @[MAIN[9][6], MAIN[8][5], MAIN[9][4]] {
					QUAD_H4[3] = 0b011,
					QUAD_H4[6] = 0b100,
					QUAD_H4[10] = 0b101,
					QUAD_V0[0] = 0b001,
					QUAD_V0[7] = 0b010,
					QUAD_V4[1] = 0b111,
					QUAD_V4[7] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[7] @[MAIN[8][8], MAIN[8][9], MAIN[8][10]] {
					QUAD_H4[4] = 0b011,
					QUAD_H4[7] = 0b100,
					QUAD_H4[11] = 0b101,
					QUAD_V0[3] = 0b001,
					QUAD_V0[6] = 0b010,
					QUAD_V4[0] = 0b111,
					QUAD_V4[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[8] @[MAIN[8][12], MAIN[9][11], MAIN[9][13]] {
					QUAD_H4[0] = 0b011,
					QUAD_H4[5] = 0b101,
					QUAD_H4[8] = 0b010,
					QUAD_V0[2] = 0b001,
					QUAD_V0[9] = 0b100,
					QUAD_V4[3] = 0b111,
					QUAD_V4[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[9] @[MAIN[12][5], MAIN[13][6], MAIN[13][4]] {
					QUAD_H4[1] = 0b011,
					QUAD_H4[6] = 0b101,
					QUAD_H4[9] = 0b010,
					QUAD_V0[5] = 0b001,
					QUAD_V0[8] = 0b100,
					QUAD_V4[2] = 0b111,
					QUAD_V4[8] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[10] @[MAIN[12][9], MAIN[12][8], MAIN[12][10]] {
					QUAD_H4[2] = 0b011,
					QUAD_H4[7] = 0b101,
					QUAD_H4[10] = 0b010,
					QUAD_V0[4] = 0b001,
					QUAD_V0[11] = 0b100,
					QUAD_V4[5] = 0b111,
					QUAD_V4[11] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[11] @[MAIN[12][12], MAIN[13][11], MAIN[13][13]] {
					QUAD_H4[3] = 0b011,
					QUAD_H4[8] = 0b101,
					QUAD_H4[11] = 0b010,
					QUAD_V0[7] = 0b001,
					QUAD_V0[10] = 0b100,
					QUAD_V4[4] = 0b111,
					QUAD_V4[10] = 0b110,
					off = 0b000,
				}
				mux QUAD_H4[0] @[MAIN[2][5], MAIN[3][4], MAIN[3][6]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[4] = 0b011,
					QUAD_H0[9] = 0b110,
					QUAD_V0[1] = 0b101,
					QUAD_V0[7] = 0b111,
					QUAD_V4[1] = 0b100,
					QUAD_V4[6] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[1] @[MAIN[2][9], MAIN[2][10], MAIN[2][8]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[5] = 0b011,
					QUAD_H0[10] = 0b110,
					QUAD_V0[0] = 0b101,
					QUAD_V0[6] = 0b111,
					QUAD_V4[0] = 0b100,
					QUAD_V4[9] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[2] @[MAIN[2][12], MAIN[3][13], MAIN[3][11]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[6] = 0b011,
					QUAD_H0[11] = 0b110,
					QUAD_V0[3] = 0b101,
					QUAD_V0[9] = 0b111,
					QUAD_V4[3] = 0b100,
					QUAD_V4[8] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[3] @[MAIN[7][6], MAIN[6][5], MAIN[7][4]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[3] = 0b100,
					QUAD_H0[7] = 0b101,
					QUAD_V0[2] = 0b110,
					QUAD_V0[8] = 0b111,
					QUAD_V4[2] = 0b010,
					QUAD_V4[11] = 0b001,
					off = 0b000,
				}
				mux QUAD_H4[4] @[MAIN[6][8], MAIN[6][9], MAIN[6][10]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[4] = 0b100,
					QUAD_H0[8] = 0b101,
					QUAD_V0[5] = 0b110,
					QUAD_V0[11] = 0b111,
					QUAD_V4[5] = 0b010,
					QUAD_V4[10] = 0b001,
					off = 0b000,
				}
				mux QUAD_H4[5] @[MAIN[7][11], MAIN[6][12], MAIN[7][13]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[5] = 0b100,
					QUAD_H0[9] = 0b101,
					QUAD_V0[4] = 0b110,
					QUAD_V0[10] = 0b111,
					QUAD_V4[1] = 0b001,
					QUAD_V4[4] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[6] @[MAIN[11][6], MAIN[10][5], MAIN[11][4]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[6] = 0b100,
					QUAD_H0[10] = 0b101,
					QUAD_V0[1] = 0b111,
					QUAD_V0[7] = 0b110,
					QUAD_V4[0] = 0b001,
					QUAD_V4[7] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[7] @[MAIN[10][8], MAIN[10][9], MAIN[10][10]] {
					QUAD_H0[4] = 0b011,
					QUAD_H0[7] = 0b100,
					QUAD_H0[11] = 0b101,
					QUAD_V0[0] = 0b111,
					QUAD_V0[6] = 0b110,
					QUAD_V4[3] = 0b001,
					QUAD_V4[6] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[8] @[MAIN[10][12], MAIN[11][11], MAIN[11][13]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[5] = 0b101,
					QUAD_H0[8] = 0b010,
					QUAD_V0[3] = 0b111,
					QUAD_V0[9] = 0b110,
					QUAD_V4[2] = 0b001,
					QUAD_V4[9] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[9] @[MAIN[14][5], MAIN[15][6], MAIN[15][4]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[6] = 0b101,
					QUAD_H0[9] = 0b010,
					QUAD_V0[2] = 0b111,
					QUAD_V0[8] = 0b110,
					QUAD_V4[5] = 0b001,
					QUAD_V4[8] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[10] @[MAIN[14][9], MAIN[14][8], MAIN[14][10]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[7] = 0b101,
					QUAD_H0[10] = 0b010,
					QUAD_V0[5] = 0b111,
					QUAD_V0[11] = 0b110,
					QUAD_V4[4] = 0b001,
					QUAD_V4[11] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[11] @[MAIN[14][12], MAIN[15][11], MAIN[15][13]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[8] = 0b101,
					QUAD_H0[11] = 0b010,
					QUAD_V0[4] = 0b111,
					QUAD_V0[10] = 0b110,
					QUAD_V4[7] = 0b001,
					QUAD_V4[10] = 0b100,
					off = 0b000,
				}
				mux QUAD_V0[0] @[MAIN[3][10], MAIN[3][9], MAIN[3][8]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[7] = 0b111,
					QUAD_H4[1] = 0b001,
					QUAD_H4[8] = 0b100,
					QUAD_V4[0] = 0b010,
					QUAD_V4[4] = 0b110,
					QUAD_V4[11] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[1] @[MAIN[2][6], MAIN[2][4], MAIN[3][5]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[6] = 0b111,
					QUAD_H4[0] = 0b001,
					QUAD_H4[7] = 0b100,
					QUAD_V4[1] = 0b010,
					QUAD_V4[5] = 0b110,
					QUAD_V4[8] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[2] @[MAIN[6][6], MAIN[6][4], MAIN[7][5]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[9] = 0b111,
					QUAD_H4[3] = 0b001,
					QUAD_H4[10] = 0b100,
					QUAD_V4[1] = 0b101,
					QUAD_V4[2] = 0b010,
					QUAD_V4[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[3] @[MAIN[2][11], MAIN[2][13], MAIN[3][12]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[8] = 0b111,
					QUAD_H4[2] = 0b001,
					QUAD_H4[9] = 0b100,
					QUAD_V4[3] = 0b010,
					QUAD_V4[7] = 0b110,
					QUAD_V4[10] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[4] @[MAIN[6][11], MAIN[6][13], MAIN[7][12]] {
					QUAD_H0[5] = 0b011,
					QUAD_H0[11] = 0b111,
					QUAD_H4[0] = 0b100,
					QUAD_H4[5] = 0b001,
					QUAD_V4[3] = 0b101,
					QUAD_V4[4] = 0b010,
					QUAD_V4[8] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[5] @[MAIN[7][10], MAIN[7][9], MAIN[7][8]] {
					QUAD_H0[4] = 0b011,
					QUAD_H0[10] = 0b111,
					QUAD_H4[4] = 0b001,
					QUAD_H4[11] = 0b100,
					QUAD_V4[0] = 0b101,
					QUAD_V4[5] = 0b010,
					QUAD_V4[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[6] @[MAIN[11][10], MAIN[11][9], MAIN[11][8]] {
					QUAD_H0[1] = 0b111,
					QUAD_H0[7] = 0b011,
					QUAD_H4[2] = 0b100,
					QUAD_H4[7] = 0b001,
					QUAD_V4[5] = 0b101,
					QUAD_V4[6] = 0b010,
					QUAD_V4[10] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[7] @[MAIN[10][6], MAIN[10][4], MAIN[11][5]] {
					QUAD_H0[0] = 0b111,
					QUAD_H0[6] = 0b011,
					QUAD_H4[1] = 0b100,
					QUAD_H4[6] = 0b001,
					QUAD_V4[2] = 0b101,
					QUAD_V4[7] = 0b010,
					QUAD_V4[11] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[8] @[MAIN[14][6], MAIN[14][4], MAIN[15][5]] {
					QUAD_H0[3] = 0b111,
					QUAD_H0[9] = 0b011,
					QUAD_H4[4] = 0b100,
					QUAD_H4[9] = 0b001,
					QUAD_V4[0] = 0b110,
					QUAD_V4[7] = 0b101,
					QUAD_V4[8] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[9] @[MAIN[10][11], MAIN[10][13], MAIN[11][12]] {
					QUAD_H0[2] = 0b111,
					QUAD_H0[8] = 0b011,
					QUAD_H4[3] = 0b100,
					QUAD_H4[8] = 0b001,
					QUAD_V4[1] = 0b110,
					QUAD_V4[4] = 0b101,
					QUAD_V4[9] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[10] @[MAIN[14][11], MAIN[14][13], MAIN[15][12]] {
					QUAD_H0[5] = 0b111,
					QUAD_H0[11] = 0b011,
					QUAD_H4[6] = 0b100,
					QUAD_H4[11] = 0b001,
					QUAD_V4[2] = 0b110,
					QUAD_V4[9] = 0b101,
					QUAD_V4[10] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[11] @[MAIN[15][10], MAIN[15][9], MAIN[15][8]] {
					QUAD_H0[4] = 0b111,
					QUAD_H0[10] = 0b011,
					QUAD_H4[5] = 0b100,
					QUAD_H4[10] = 0b001,
					QUAD_V4[3] = 0b110,
					QUAD_V4[6] = 0b101,
					QUAD_V4[11] = 0b010,
					off = 0b000,
				}
				mux QUAD_V4[0] @[MAIN[1][9], MAIN[1][10], MAIN[1][8]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[8] = 0b010,
					QUAD_H4[1] = 0b101,
					QUAD_H4[7] = 0b111,
					QUAD_V0[0] = 0b100,
					QUAD_V0[4] = 0b110,
					QUAD_V0[11] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[1] @[MAIN[0][4], MAIN[0][6], MAIN[1][5]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[7] = 0b010,
					QUAD_H4[0] = 0b101,
					QUAD_H4[6] = 0b111,
					QUAD_V0[1] = 0b100,
					QUAD_V0[5] = 0b110,
					QUAD_V0[8] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[2] @[MAIN[4][4], MAIN[4][6], MAIN[5][5]] {
					QUAD_H0[3] = 0b001,
					QUAD_H0[10] = 0b010,
					QUAD_H4[3] = 0b101,
					QUAD_H4[9] = 0b111,
					QUAD_V0[1] = 0b011,
					QUAD_V0[2] = 0b100,
					QUAD_V0[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_V4[3] @[MAIN[0][13], MAIN[0][11], MAIN[1][12]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[9] = 0b010,
					QUAD_H4[2] = 0b101,
					QUAD_H4[8] = 0b111,
					QUAD_V0[3] = 0b100,
					QUAD_V0[7] = 0b110,
					QUAD_V0[10] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[4] @[MAIN[4][13], MAIN[5][12], MAIN[4][11]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[5] = 0b010,
					QUAD_H4[5] = 0b110,
					QUAD_H4[11] = 0b111,
					QUAD_V0[3] = 0b011,
					QUAD_V0[4] = 0b100,
					QUAD_V0[8] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[5] @[MAIN[5][9], MAIN[5][10], MAIN[5][8]] {
					QUAD_H0[4] = 0b001,
					QUAD_H0[11] = 0b010,
					QUAD_H4[4] = 0b101,
					QUAD_H4[10] = 0b111,
					QUAD_V0[0] = 0b011,
					QUAD_V0[5] = 0b100,
					QUAD_V0[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_V4[6] @[MAIN[9][9], MAIN[9][8], MAIN[9][10]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[7] = 0b010,
					QUAD_H4[1] = 0b111,
					QUAD_H4[7] = 0b110,
					QUAD_V0[5] = 0b011,
					QUAD_V0[6] = 0b100,
					QUAD_V0[10] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[7] @[MAIN[8][4], MAIN[9][5], MAIN[8][6]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[6] = 0b010,
					QUAD_H4[0] = 0b111,
					QUAD_H4[6] = 0b110,
					QUAD_V0[2] = 0b011,
					QUAD_V0[7] = 0b100,
					QUAD_V0[11] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[8] @[MAIN[12][4], MAIN[13][5], MAIN[12][6]] {
					QUAD_H0[4] = 0b001,
					QUAD_H0[9] = 0b010,
					QUAD_H4[3] = 0b111,
					QUAD_H4[9] = 0b110,
					QUAD_V0[0] = 0b101,
					QUAD_V0[7] = 0b011,
					QUAD_V0[8] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[9] @[MAIN[8][13], MAIN[9][12], MAIN[8][11]] {
					QUAD_H0[3] = 0b001,
					QUAD_H0[8] = 0b010,
					QUAD_H4[2] = 0b111,
					QUAD_H4[8] = 0b110,
					QUAD_V0[1] = 0b101,
					QUAD_V0[4] = 0b011,
					QUAD_V0[9] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[10] @[MAIN[12][13], MAIN[13][12], MAIN[12][11]] {
					QUAD_H0[6] = 0b001,
					QUAD_H0[11] = 0b010,
					QUAD_H4[5] = 0b111,
					QUAD_H4[11] = 0b110,
					QUAD_V0[2] = 0b101,
					QUAD_V0[9] = 0b011,
					QUAD_V0[10] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[11] @[MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					QUAD_H0[5] = 0b001,
					QUAD_H0[10] = 0b010,
					QUAD_H4[4] = 0b111,
					QUAD_H4[10] = 0b110,
					QUAD_V0[3] = 0b101,
					QUAD_V0[6] = 0b011,
					QUAD_V0[11] = 0b100,
					off = 0b000,
				}
				mux LONG_H0[0] @[MAIN[4][3], MAIN[5][3]] {
					LONG_H12[0] = 0b01,
					LONG_V0[1] = 0b10,
					LONG_V12[1] = 0b11,
					off = 0b00,
				}
				mux LONG_H0[1] @[MAIN[12][3], MAIN[13][3]] {
					LONG_H12[1] = 0b01,
					LONG_V0[0] = 0b10,
					LONG_V12[0] = 0b11,
					off = 0b00,
				}
				mux LONG_H12[0] @[MAIN[3][3], MAIN[2][3]] {
					LONG_H0[0] = 0b11,
					LONG_V0[1] = 0b01,
					LONG_V12[1] = 0b10,
					off = 0b00,
				}
				mux LONG_H12[1] @[MAIN[11][3], MAIN[10][3]] {
					LONG_H0[1] = 0b11,
					LONG_V0[0] = 0b01,
					LONG_V12[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V0[0] @[MAIN[14][3], MAIN[15][3]] {
					LONG_H0[1] = 0b11,
					LONG_H12[1] = 0b01,
					LONG_V12[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V0[1] @[MAIN[6][3], MAIN[7][3]] {
					LONG_H0[0] = 0b11,
					LONG_H12[0] = 0b01,
					LONG_V12[1] = 0b10,
					off = 0b00,
				}
				mux LONG_V12[0] @[MAIN[8][3], MAIN[9][3]] {
					LONG_H0[1] = 0b11,
					LONG_H12[1] = 0b01,
					LONG_V0[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V12[1] @[MAIN[0][3], MAIN[1][3]] {
					LONG_H0[0] = 0b11,
					LONG_H12[0] = 0b01,
					LONG_V0[1] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[0][14], MAIN[1][14], MAIN[1][15], MAIN[1][16], MAIN[1][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b01111,
					QUAD_H0[8] = 0b10111,
					QUAD_H1[5] = 0b11111,
					QUAD_V2_W[1] = 0b00001,
					QUAD_V2_W[10] = 0b01001,
					QUAD_V3[4] = 0b00111,
					QUAD_V4[1] = 0b10011,
					QUAD_V4[9] = 0b11011,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC[0] = 0b10001,
					OUT_LC_N[0] = 0b00101,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_E[0] = 0b10101,
					OUT_LC_WN[0] = 0b11001,
				}
				mux LOCAL_0[1] @[MAIN[0][18], MAIN[1][18], MAIN[0][15], MAIN[0][16], MAIN[0][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b01111,
					QUAD_H0[9] = 0b10111,
					QUAD_H1[4] = 0b11111,
					QUAD_V2_W[0] = 0b00001,
					QUAD_V2_W[11] = 0b01001,
					QUAD_V3[5] = 0b00111,
					QUAD_V4[0] = 0b10011,
					QUAD_V4[8] = 0b11011,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC[1] = 0b10001,
					OUT_LC_N[1] = 0b00101,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_E[1] = 0b10101,
					OUT_LC_WN[1] = 0b11001,
				}
				mux LOCAL_0[2] @[MAIN[0][25], MAIN[1][25], MAIN[1][24], MAIN[1][23], MAIN[1][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b01111,
					QUAD_H0[10] = 0b10111,
					QUAD_H1[7] = 0b11111,
					QUAD_V2_W[3] = 0b00001,
					QUAD_V2_W[8] = 0b01001,
					QUAD_V3[6] = 0b00111,
					QUAD_V4[3] = 0b10011,
					QUAD_V4[11] = 0b11011,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC[2] = 0b10001,
					OUT_LC_N[2] = 0b00101,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_E[2] = 0b10101,
					OUT_LC_WN[2] = 0b11001,
				}
				mux LOCAL_0[3] @[MAIN[0][21], MAIN[1][21], MAIN[0][24], MAIN[0][23], MAIN[0][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b01111,
					QUAD_H0[11] = 0b10111,
					QUAD_H1[6] = 0b11111,
					QUAD_V2_W[2] = 0b00001,
					QUAD_V2_W[9] = 0b01001,
					QUAD_V3[7] = 0b00111,
					QUAD_V4[2] = 0b10011,
					QUAD_V4[10] = 0b11011,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC[3] = 0b10001,
					OUT_LC_N[3] = 0b00101,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_E[3] = 0b10101,
					OUT_LC_WN[3] = 0b11001,
				}
				mux LOCAL_0[4] @[MAIN[2][14], MAIN[3][14], MAIN[3][15], MAIN[3][16], MAIN[3][17]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[0] = 0b00001,
					QUAD_H0[4] = 0b01111,
					QUAD_H1[1] = 0b10111,
					QUAD_H1[9] = 0b11111,
					QUAD_V2_W[5] = 0b01001,
					QUAD_V3[0] = 0b11011,
					QUAD_V3[8] = 0b00111,
					QUAD_V4[5] = 0b10011,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC[4] = 0b10001,
					OUT_LC_N[4] = 0b00101,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_E[4] = 0b10101,
					OUT_LC_WN[4] = 0b11001,
				}
				mux LOCAL_0[5] @[MAIN[2][18], MAIN[3][18], MAIN[2][15], MAIN[2][16], MAIN[2][17]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[1] = 0b00001,
					QUAD_H0[5] = 0b01111,
					QUAD_H1[0] = 0b10111,
					QUAD_H1[8] = 0b11111,
					QUAD_V2_W[4] = 0b01001,
					QUAD_V3[1] = 0b11011,
					QUAD_V3[9] = 0b00111,
					QUAD_V4[4] = 0b10011,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC[5] = 0b10001,
					OUT_LC_N[5] = 0b00101,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_E[5] = 0b10101,
					OUT_LC_WN[5] = 0b11001,
				}
				mux LOCAL_0[6] @[MAIN[2][25], MAIN[3][25], MAIN[3][24], MAIN[3][23], MAIN[3][22]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[2] = 0b00001,
					QUAD_H0[6] = 0b01111,
					QUAD_H1[3] = 0b10111,
					QUAD_H1[11] = 0b11111,
					QUAD_V2_W[7] = 0b01001,
					QUAD_V3[2] = 0b11011,
					QUAD_V3[10] = 0b00111,
					QUAD_V4[7] = 0b10011,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC[6] = 0b10001,
					OUT_LC_N[6] = 0b00101,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_E[6] = 0b10101,
					OUT_LC_WN[6] = 0b11001,
				}
				mux LOCAL_0[7] @[MAIN[2][21], MAIN[3][21], MAIN[2][24], MAIN[2][23], MAIN[2][22]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[3] = 0b00001,
					QUAD_H0[7] = 0b01111,
					QUAD_H1[2] = 0b10111,
					QUAD_H1[10] = 0b11111,
					QUAD_V2_W[6] = 0b01001,
					QUAD_V3[3] = 0b11011,
					QUAD_V3[11] = 0b00111,
					QUAD_V4[6] = 0b10011,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC[7] = 0b10001,
					OUT_LC_N[7] = 0b00101,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_E[7] = 0b10101,
					OUT_LC_WN[7] = 0b11001,
				}
				mux LOCAL_1[0] @[MAIN[4][14], MAIN[5][14], MAIN[5][15], MAIN[5][16], MAIN[5][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b01111,
					QUAD_H0[8] = 0b10111,
					QUAD_H1[5] = 0b11111,
					QUAD_V2_W[1] = 0b01001,
					QUAD_V3[4] = 0b00111,
					QUAD_V4[1] = 0b10011,
					QUAD_V4[9] = 0b11011,
					QUAD_V4_W[1] = 0b00001,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC[0] = 0b10001,
					OUT_LC_N[0] = 0b00101,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_E[0] = 0b10101,
					OUT_LC_WN[0] = 0b11001,
				}
				mux LOCAL_1[1] @[MAIN[4][18], MAIN[5][18], MAIN[4][15], MAIN[4][16], MAIN[4][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b01111,
					QUAD_H0[9] = 0b10111,
					QUAD_H1[4] = 0b11111,
					QUAD_V2_W[0] = 0b01001,
					QUAD_V3[5] = 0b00111,
					QUAD_V4[0] = 0b10011,
					QUAD_V4[8] = 0b11011,
					QUAD_V4_W[0] = 0b00001,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC[1] = 0b10001,
					OUT_LC_N[1] = 0b00101,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_E[1] = 0b10101,
					OUT_LC_WN[1] = 0b11001,
				}
				mux LOCAL_1[2] @[MAIN[4][25], MAIN[5][25], MAIN[5][24], MAIN[5][23], MAIN[5][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b01111,
					QUAD_H0[10] = 0b10111,
					QUAD_H1[7] = 0b11111,
					QUAD_V2_W[3] = 0b01001,
					QUAD_V3[6] = 0b00111,
					QUAD_V4[3] = 0b10011,
					QUAD_V4[11] = 0b11011,
					QUAD_V4_W[3] = 0b00001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC[2] = 0b10001,
					OUT_LC_N[2] = 0b00101,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_E[2] = 0b10101,
					OUT_LC_WN[2] = 0b11001,
				}
				mux LOCAL_1[3] @[MAIN[4][21], MAIN[5][21], MAIN[4][24], MAIN[4][23], MAIN[4][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b01111,
					QUAD_H0[11] = 0b10111,
					QUAD_H1[6] = 0b11111,
					QUAD_V2_W[2] = 0b01001,
					QUAD_V3[7] = 0b00111,
					QUAD_V4[2] = 0b10011,
					QUAD_V4[10] = 0b11011,
					QUAD_V4_W[2] = 0b00001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC[3] = 0b10001,
					OUT_LC_N[3] = 0b00101,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_E[3] = 0b10101,
					OUT_LC_WN[3] = 0b11001,
				}
				mux LOCAL_1[4] @[MAIN[6][14], MAIN[7][14], MAIN[7][15], MAIN[7][16], MAIN[7][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[4] = 0b01111,
					QUAD_H1[1] = 0b10111,
					QUAD_H1[9] = 0b11111,
					QUAD_V2_W[5] = 0b01001,
					QUAD_V3[0] = 0b11011,
					QUAD_V3[8] = 0b00111,
					QUAD_V4[5] = 0b10011,
					QUAD_V4_W[5] = 0b00001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC[4] = 0b10001,
					OUT_LC_N[4] = 0b00101,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_E[4] = 0b10101,
					OUT_LC_WN[4] = 0b11001,
				}
				mux LOCAL_1[5] @[MAIN[6][18], MAIN[7][18], MAIN[6][15], MAIN[6][16], MAIN[6][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[5] = 0b01111,
					QUAD_H1[0] = 0b10111,
					QUAD_H1[8] = 0b11111,
					QUAD_V2_W[4] = 0b01001,
					QUAD_V3[1] = 0b11011,
					QUAD_V3[9] = 0b00111,
					QUAD_V4[4] = 0b10011,
					QUAD_V4_W[4] = 0b00001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC[5] = 0b10001,
					OUT_LC_N[5] = 0b00101,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_E[5] = 0b10101,
					OUT_LC_WN[5] = 0b11001,
				}
				mux LOCAL_1[6] @[MAIN[6][25], MAIN[7][25], MAIN[7][24], MAIN[7][23], MAIN[7][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[6] = 0b01111,
					QUAD_H1[3] = 0b10111,
					QUAD_H1[11] = 0b11111,
					QUAD_V2_W[7] = 0b01001,
					QUAD_V3[2] = 0b11011,
					QUAD_V3[10] = 0b00111,
					QUAD_V4[7] = 0b10011,
					QUAD_V4_W[7] = 0b00001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC[6] = 0b10001,
					OUT_LC_N[6] = 0b00101,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_E[6] = 0b10101,
					OUT_LC_WN[6] = 0b11001,
				}
				mux LOCAL_1[7] @[MAIN[6][21], MAIN[7][21], MAIN[6][24], MAIN[6][23], MAIN[6][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[7] = 0b01111,
					QUAD_H1[2] = 0b10111,
					QUAD_H1[10] = 0b11111,
					QUAD_V2_W[6] = 0b01001,
					QUAD_V3[3] = 0b11011,
					QUAD_V3[11] = 0b00111,
					QUAD_V4[6] = 0b10011,
					QUAD_V4_W[6] = 0b00001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC[7] = 0b10001,
					OUT_LC_N[7] = 0b00101,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_E[7] = 0b10101,
					OUT_LC_WN[7] = 0b11001,
				}
				mux LOCAL_2[0] @[MAIN[8][14], MAIN[9][14], MAIN[9][15], MAIN[9][16], MAIN[9][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V1[4] = 0b00111,
					QUAD_V2[1] = 0b10011,
					QUAD_V2[9] = 0b11011,
					QUAD_V2_W[9] = 0b01001,
					QUAD_V4_W[9] = 0b00001,
					LONG_V4[1] = 0b01011,
					LONG_V8[1] = 0b00011,
					LONG_V12[1] = 0b11101,
					OUT_LC[0] = 0b10001,
					OUT_LC_EN[0] = 0b11001,
					OUT_LC_ES[0] = 0b01101,
					OUT_LC_W[0] = 0b10101,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_2[1] @[MAIN[8][18], MAIN[9][18], MAIN[8][15], MAIN[8][16], MAIN[8][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V1[5] = 0b00111,
					QUAD_V2[0] = 0b10011,
					QUAD_V2[8] = 0b11011,
					QUAD_V2_W[8] = 0b01001,
					QUAD_V4_W[8] = 0b00001,
					LONG_V4[0] = 0b01011,
					LONG_V8[0] = 0b00011,
					LONG_V12[0] = 0b11101,
					OUT_LC[1] = 0b10001,
					OUT_LC_EN[1] = 0b11001,
					OUT_LC_ES[1] = 0b01101,
					OUT_LC_W[1] = 0b10101,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_2[2] @[MAIN[8][25], MAIN[9][25], MAIN[9][24], MAIN[9][23], MAIN[9][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V1[6] = 0b00111,
					QUAD_V2[3] = 0b10011,
					QUAD_V2[11] = 0b11011,
					QUAD_V2_W[11] = 0b01001,
					QUAD_V4_W[11] = 0b00001,
					LONG_V3[0] = 0b01011,
					LONG_V7[0] = 0b00011,
					LONG_V11[0] = 0b11101,
					OUT_LC[2] = 0b10001,
					OUT_LC_EN[2] = 0b11001,
					OUT_LC_ES[2] = 0b01101,
					OUT_LC_W[2] = 0b10101,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_2[3] @[MAIN[8][21], MAIN[9][21], MAIN[8][24], MAIN[8][23], MAIN[8][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V1[7] = 0b00111,
					QUAD_V2[2] = 0b10011,
					QUAD_V2[10] = 0b11011,
					QUAD_V2_W[10] = 0b01001,
					QUAD_V4_W[10] = 0b00001,
					LONG_V3[1] = 0b01011,
					LONG_V7[1] = 0b00011,
					LONG_V11[1] = 0b11101,
					OUT_LC[3] = 0b10001,
					OUT_LC_EN[3] = 0b11001,
					OUT_LC_ES[3] = 0b01101,
					OUT_LC_W[3] = 0b10101,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_2[4] @[MAIN[10][14], MAIN[11][14], MAIN[11][15], MAIN[11][16], MAIN[11][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[4] = 0b01111,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b00111,
					QUAD_V1_W[0] = 0b01001,
					QUAD_V2[5] = 0b10011,
					QUAD_V3_W[0] = 0b00001,
					LONG_V2[1] = 0b01011,
					LONG_V6[1] = 0b00011,
					LONG_V10[1] = 0b11101,
					OUT_LC[4] = 0b10001,
					OUT_LC_EN[4] = 0b11001,
					OUT_LC_ES[4] = 0b01101,
					OUT_LC_W[4] = 0b10101,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_2[5] @[MAIN[10][18], MAIN[11][18], MAIN[10][15], MAIN[10][16], MAIN[10][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[5] = 0b01111,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b00111,
					QUAD_V1_W[1] = 0b01001,
					QUAD_V2[4] = 0b10011,
					QUAD_V3_W[1] = 0b00001,
					LONG_V2[0] = 0b01011,
					LONG_V6[0] = 0b00011,
					LONG_V10[0] = 0b11101,
					OUT_LC[5] = 0b10001,
					OUT_LC_EN[5] = 0b11001,
					OUT_LC_ES[5] = 0b01101,
					OUT_LC_W[5] = 0b10101,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_2[6] @[MAIN[10][25], MAIN[11][25], MAIN[11][24], MAIN[11][23], MAIN[11][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[6] = 0b01111,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b00111,
					QUAD_V1_W[2] = 0b01001,
					QUAD_V2[7] = 0b10011,
					QUAD_V3_W[2] = 0b00001,
					LONG_V1[0] = 0b01011,
					LONG_V5[0] = 0b00011,
					LONG_V9[0] = 0b11101,
					OUT_LC[6] = 0b10001,
					OUT_LC_EN[6] = 0b11001,
					OUT_LC_ES[6] = 0b01101,
					OUT_LC_W[6] = 0b10101,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_2[7] @[MAIN[10][21], MAIN[11][21], MAIN[10][24], MAIN[10][23], MAIN[10][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[7] = 0b01111,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b00111,
					QUAD_V1_W[3] = 0b01001,
					QUAD_V2[6] = 0b10011,
					QUAD_V3_W[3] = 0b00001,
					LONG_V1[1] = 0b01011,
					LONG_V5[1] = 0b00011,
					LONG_V9[1] = 0b11101,
					OUT_LC[7] = 0b10001,
					OUT_LC_EN[7] = 0b11001,
					OUT_LC_ES[7] = 0b01101,
					OUT_LC_W[7] = 0b10101,
					OUT_LC_WS[7] = 0b00101,
				}
				mux LOCAL_3[0] @[MAIN[12][14], MAIN[13][14], MAIN[13][15], MAIN[13][16], MAIN[13][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V1[4] = 0b00111,
					QUAD_V1_W[4] = 0b01001,
					QUAD_V2[1] = 0b10011,
					QUAD_V2[9] = 0b11011,
					QUAD_V3_W[4] = 0b00001,
					LONG_V4[1] = 0b01011,
					LONG_V8[1] = 0b00011,
					LONG_V12[1] = 0b11101,
					OUT_LC[0] = 0b10001,
					OUT_LC_EN[0] = 0b11001,
					OUT_LC_ES[0] = 0b01101,
					OUT_LC_W[0] = 0b10101,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_3[1] @[MAIN[12][18], MAIN[13][18], MAIN[12][15], MAIN[12][16], MAIN[12][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V1[5] = 0b00111,
					QUAD_V1_W[5] = 0b01001,
					QUAD_V2[0] = 0b10011,
					QUAD_V2[8] = 0b11011,
					QUAD_V3_W[5] = 0b00001,
					LONG_V4[0] = 0b01011,
					LONG_V8[0] = 0b00011,
					LONG_V12[0] = 0b11101,
					OUT_LC[1] = 0b10001,
					OUT_LC_EN[1] = 0b11001,
					OUT_LC_ES[1] = 0b01101,
					OUT_LC_W[1] = 0b10101,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_3[2] @[MAIN[12][25], MAIN[13][25], MAIN[13][24], MAIN[13][23], MAIN[13][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V1[6] = 0b00111,
					QUAD_V1_W[6] = 0b01001,
					QUAD_V2[3] = 0b10011,
					QUAD_V2[11] = 0b11011,
					QUAD_V3_W[6] = 0b00001,
					LONG_V3[0] = 0b01011,
					LONG_V7[0] = 0b00011,
					LONG_V11[0] = 0b11101,
					OUT_LC[2] = 0b10001,
					OUT_LC_EN[2] = 0b11001,
					OUT_LC_ES[2] = 0b01101,
					OUT_LC_W[2] = 0b10101,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_3[3] @[MAIN[12][21], MAIN[13][21], MAIN[12][24], MAIN[12][23], MAIN[12][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V1[7] = 0b00111,
					QUAD_V1_W[7] = 0b01001,
					QUAD_V2[2] = 0b10011,
					QUAD_V2[10] = 0b11011,
					QUAD_V3_W[7] = 0b00001,
					LONG_V3[1] = 0b01011,
					LONG_V7[1] = 0b00011,
					LONG_V11[1] = 0b11101,
					OUT_LC[3] = 0b10001,
					OUT_LC_EN[3] = 0b11001,
					OUT_LC_ES[3] = 0b01101,
					OUT_LC_W[3] = 0b10101,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_3[4] @[MAIN[14][14], MAIN[15][14], MAIN[15][15], MAIN[15][16], MAIN[15][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[4] = 0b01111,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b00111,
					QUAD_V1_W[8] = 0b01001,
					QUAD_V2[5] = 0b10011,
					QUAD_V3_W[8] = 0b00001,
					LONG_V2[1] = 0b01011,
					LONG_V6[1] = 0b00011,
					LONG_V10[1] = 0b11101,
					OUT_LC[4] = 0b10001,
					OUT_LC_EN[4] = 0b11001,
					OUT_LC_ES[4] = 0b01101,
					OUT_LC_W[4] = 0b10101,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_3[5] @[MAIN[14][18], MAIN[15][18], MAIN[14][15], MAIN[14][16], MAIN[14][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[5] = 0b01111,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b00111,
					QUAD_V1_W[9] = 0b01001,
					QUAD_V2[4] = 0b10011,
					QUAD_V3_W[9] = 0b00001,
					LONG_V2[0] = 0b01011,
					LONG_V6[0] = 0b00011,
					LONG_V10[0] = 0b11101,
					OUT_LC[5] = 0b10001,
					OUT_LC_EN[5] = 0b11001,
					OUT_LC_ES[5] = 0b01101,
					OUT_LC_W[5] = 0b10101,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_3[6] @[MAIN[14][25], MAIN[15][25], MAIN[15][24], MAIN[15][23], MAIN[15][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[6] = 0b01111,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b00111,
					QUAD_V1_W[10] = 0b01001,
					QUAD_V2[7] = 0b10011,
					QUAD_V3_W[10] = 0b00001,
					LONG_V1[0] = 0b01011,
					LONG_V5[0] = 0b00011,
					LONG_V9[0] = 0b11101,
					OUT_LC[6] = 0b10001,
					OUT_LC_EN[6] = 0b11001,
					OUT_LC_ES[6] = 0b01101,
					OUT_LC_W[6] = 0b10101,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_3[7] @[MAIN[14][21], MAIN[15][21], MAIN[14][24], MAIN[14][23], MAIN[14][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[7] = 0b01111,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b00111,
					QUAD_V1_W[11] = 0b01001,
					QUAD_V2[6] = 0b10011,
					QUAD_V3_W[11] = 0b00001,
					LONG_V1[1] = 0b01011,
					LONG_V5[1] = 0b00011,
					LONG_V9[1] = 0b11101,
					OUT_LC[7] = 0b10001,
					OUT_LC_EN[7] = 0b11001,
					OUT_LC_ES[7] = 0b01101,
					OUT_LC_W[7] = 0b10101,
					OUT_LC_WS[7] = 0b00101,
				}
				mux IMUX_LC_I0[0] @[MAIN[1][28], MAIN[1][27], MAIN[0][26], MAIN[1][26], MAIN[1][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[1] @[MAIN[3][28], MAIN[3][27], MAIN[2][26], MAIN[3][26], MAIN[3][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[2] @[MAIN[5][28], MAIN[5][27], MAIN[4][26], MAIN[5][26], MAIN[5][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[3] @[MAIN[7][28], MAIN[7][27], MAIN[6][26], MAIN[7][26], MAIN[7][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[4] @[MAIN[9][28], MAIN[9][27], MAIN[8][26], MAIN[9][26], MAIN[9][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[5] @[MAIN[11][28], MAIN[11][27], MAIN[10][26], MAIN[11][26], MAIN[11][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[6] @[MAIN[13][28], MAIN[13][27], MAIN[12][26], MAIN[13][26], MAIN[13][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[7] @[MAIN[15][28], MAIN[15][27], MAIN[14][26], MAIN[15][26], MAIN[15][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[0] @[MAIN[0][28], MAIN[0][27], MAIN[0][30], MAIN[1][30], MAIN[0][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[1] @[MAIN[2][28], MAIN[2][27], MAIN[2][30], MAIN[3][30], MAIN[2][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[2] @[MAIN[4][28], MAIN[4][27], MAIN[4][30], MAIN[5][30], MAIN[4][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[3] @[MAIN[6][28], MAIN[6][27], MAIN[6][30], MAIN[7][30], MAIN[6][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[4] @[MAIN[8][28], MAIN[8][27], MAIN[8][30], MAIN[9][30], MAIN[8][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[5] @[MAIN[10][28], MAIN[10][27], MAIN[10][30], MAIN[11][30], MAIN[10][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[6] @[MAIN[12][28], MAIN[12][27], MAIN[12][30], MAIN[13][30], MAIN[12][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[7] @[MAIN[14][28], MAIN[14][27], MAIN[14][30], MAIN[15][30], MAIN[14][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[0] @[MAIN[1][33], MAIN[1][34], MAIN[0][35], MAIN[1][35], MAIN[1][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[1] @[MAIN[3][33], MAIN[3][34], MAIN[2][35], MAIN[3][35], MAIN[3][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[2] @[MAIN[5][33], MAIN[5][34], MAIN[4][35], MAIN[5][35], MAIN[5][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[3] @[MAIN[7][33], MAIN[7][34], MAIN[6][35], MAIN[7][35], MAIN[7][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[4] @[MAIN[9][33], MAIN[9][34], MAIN[8][35], MAIN[9][35], MAIN[9][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[5] @[MAIN[11][33], MAIN[11][34], MAIN[10][35], MAIN[11][35], MAIN[11][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[6] @[MAIN[13][33], MAIN[13][34], MAIN[12][35], MAIN[13][35], MAIN[13][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[7] @[MAIN[15][33], MAIN[15][34], MAIN[14][35], MAIN[15][35], MAIN[15][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I3[0] @[MAIN[0][33], MAIN[0][34], MAIN[0][31], MAIN[1][31], MAIN[0][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[0] = 0b00001,
				}
				mux IMUX_LC_I3[1] @[MAIN[2][33], MAIN[2][34], MAIN[2][31], MAIN[3][31], MAIN[2][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[1] = 0b00001,
				}
				mux IMUX_LC_I3[2] @[MAIN[4][33], MAIN[4][34], MAIN[4][31], MAIN[5][31], MAIN[4][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[2] = 0b00001,
				}
				mux IMUX_LC_I3[3] @[MAIN[6][33], MAIN[6][34], MAIN[6][31], MAIN[7][31], MAIN[6][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[3] = 0b00001,
				}
				mux IMUX_LC_I3[4] @[MAIN[8][33], MAIN[8][34], MAIN[8][31], MAIN[9][31], MAIN[8][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[4] = 0b00001,
				}
				mux IMUX_LC_I3[5] @[MAIN[10][33], MAIN[10][34], MAIN[10][31], MAIN[11][31], MAIN[10][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[5] = 0b00001,
				}
				mux IMUX_LC_I3[6] @[MAIN[12][33], MAIN[12][34], MAIN[12][31], MAIN[13][31], MAIN[12][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[6] = 0b00001,
				}
				mux IMUX_LC_I3[7] @[MAIN[14][33], MAIN[14][34], MAIN[14][31], MAIN[15][31], MAIN[14][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[7] = 0b00001,
				}
				mux IMUX_CLK @[MAIN[3][2], MAIN[2][1], MAIN[2][0], MAIN[3][0], MAIN[2][2]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_1[1] = 0b10011,
					LOCAL_2[0] = 0b10101,
					LOCAL_3[1] = 0b10111,
				}
				mux IMUX_RST @[MAIN[15][1], MAIN[14][0], MAIN[15][0], MAIN[14][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[2] = 0b0011,
					GLOBAL[4] = 0b0101,
					GLOBAL[6] = 0b0111,
					LOCAL_0[4] = 0b1001,
					LOCAL_1[5] = 0b1011,
					LOCAL_2[4] = 0b1101,
					LOCAL_3[5] = 0b1111,
				}
				mux IMUX_CE @[MAIN[5][1], MAIN[4][0], MAIN[5][0], MAIN[4][1]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_2[2] = 0b1101,
					LOCAL_3[3] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[1][46];
				progbuf QUAD_H0[2] = OUT_LC[1] @MAIN[3][46];
				progbuf QUAD_H0[4] = OUT_LC[2] @MAIN[5][46];
				progbuf QUAD_H0[6] = OUT_LC[3] @MAIN[7][46];
				progbuf QUAD_H0[8] = OUT_LC[4] @MAIN[9][46];
				progbuf QUAD_H0[10] = OUT_LC[5] @MAIN[11][46];
				progbuf QUAD_H1[0] = LONG_H1[1] @MAIN[12][19];
				progbuf QUAD_H1[1] = LONG_H0[0] @MAIN[13][19];
				progbuf QUAD_H1[1] = OUT_LC[6] @MAIN[13][46];
				progbuf QUAD_H1[2] = LONG_H3[1] @MAIN[14][19];
				progbuf QUAD_H1[3] = LONG_H2[0] @MAIN[15][19];
				progbuf QUAD_H1[3] = OUT_LC[7] @MAIN[15][46];
				progbuf QUAD_H1[4] = LONG_H5[1] @MAIN[3][1];
				progbuf QUAD_H1[5] = LONG_H4[0] @MAIN[0][2];
				progbuf QUAD_H1[5] = OUT_LC[0] @MAIN[0][46];
				progbuf QUAD_H1[6] = LONG_H7[1] @MAIN[6][2];
				progbuf QUAD_H1[7] = LONG_H6[0] @MAIN[4][2];
				progbuf QUAD_H1[7] = OUT_LC[1] @MAIN[2][46];
				progbuf QUAD_H1[8] = LONG_H9[1] @MAIN[10][2];
				progbuf QUAD_H1[9] = LONG_H8[0] @MAIN[8][2];
				progbuf QUAD_H1[9] = OUT_LC[2] @MAIN[4][46];
				progbuf QUAD_H1[10] = LONG_H11[1] @MAIN[14][2];
				progbuf QUAD_H1[11] = LONG_H10[0] @MAIN[12][2];
				progbuf QUAD_H1[11] = OUT_LC[3] @MAIN[6][46];
				progbuf QUAD_H2[0] = OUT_LC[4] @MAIN[8][46];
				progbuf QUAD_H2[2] = OUT_LC[5] @MAIN[10][46];
				progbuf QUAD_H2[4] = OUT_LC[6] @MAIN[12][46];
				progbuf QUAD_H2[6] = OUT_LC[7] @MAIN[14][46];
				progbuf QUAD_H2[8] = OUT_LC[0] @MAIN[1][47];
				progbuf QUAD_H2[10] = OUT_LC[1] @MAIN[3][47];
				progbuf QUAD_H3[1] = OUT_LC[2] @MAIN[5][47];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[7][47];
				progbuf QUAD_H3[5] = OUT_LC[4] @MAIN[9][47];
				progbuf QUAD_H3[7] = OUT_LC[5] @MAIN[11][47];
				progbuf QUAD_H3[9] = OUT_LC[6] @MAIN[13][47];
				progbuf QUAD_H3[11] = OUT_LC[7] @MAIN[15][47];
				progbuf QUAD_V1[0] = OUT_LC[2] @MAIN[5][51];
				progbuf QUAD_V1[2] = OUT_LC[3] @MAIN[7][51];
				progbuf QUAD_V1[4] = OUT_LC[4] @MAIN[8][51];
				progbuf QUAD_V1[6] = OUT_LC[5] @MAIN[10][51];
				progbuf QUAD_V1[8] = OUT_LC[6] @MAIN[12][51];
				progbuf QUAD_V1[10] = OUT_LC[7] @MAIN[14][51];
				progbuf QUAD_V1_W[1] = OUT_LC[2] @MAIN[5][53];
				progbuf QUAD_V1_W[3] = OUT_LC[3] @MAIN[7][53];
				progbuf QUAD_V1_W[5] = OUT_LC[4] @MAIN[9][53];
				progbuf QUAD_V1_W[7] = OUT_LC[5] @MAIN[11][53];
				progbuf QUAD_V1_W[9] = OUT_LC[6] @MAIN[13][53];
				progbuf QUAD_V1_W[11] = OUT_LC[7] @MAIN[15][53];
				progbuf QUAD_V2[1] = OUT_LC[4] @MAIN[9][51];
				progbuf QUAD_V2[3] = OUT_LC[5] @MAIN[11][51];
				progbuf QUAD_V2[5] = OUT_LC[6] @MAIN[13][51];
				progbuf QUAD_V2[7] = OUT_LC[7] @MAIN[15][51];
				progbuf QUAD_V2[9] = OUT_LC[0] @MAIN[1][51];
				progbuf QUAD_V2[11] = OUT_LC[1] @MAIN[3][51];
				progbuf QUAD_V2_W[0] = OUT_LC[4] @MAIN[8][53];
				progbuf QUAD_V2_W[2] = OUT_LC[5] @MAIN[10][53];
				progbuf QUAD_V2_W[4] = OUT_LC[6] @MAIN[12][53];
				progbuf QUAD_V2_W[6] = OUT_LC[7] @MAIN[14][53];
				progbuf QUAD_V2_W[8] = OUT_LC[0] @MAIN[1][53];
				progbuf QUAD_V2_W[10] = OUT_LC[1] @MAIN[3][53];
				progbuf QUAD_V3[0] = LONG_V12[0] @MAIN[1][19];
				progbuf QUAD_V3[0] = OUT_LC[6] @MAIN[13][48];
				progbuf QUAD_V3[1] = LONG_V11[1] @MAIN[0][19];
				progbuf QUAD_V3[2] = LONG_V10[0] @MAIN[3][19];
				progbuf QUAD_V3[2] = OUT_LC[7] @MAIN[15][48];
				progbuf QUAD_V3[3] = LONG_V9[1] @MAIN[2][19];
				progbuf QUAD_V3[4] = LONG_V8[0] @MAIN[5][19];
				progbuf QUAD_V3[4] = OUT_LC[0] @MAIN[1][48];
				progbuf QUAD_V3[5] = LONG_V7[1] @MAIN[4][19];
				progbuf QUAD_V3[6] = LONG_V6[0] @MAIN[7][19];
				progbuf QUAD_V3[6] = OUT_LC[1] @MAIN[3][48];
				progbuf QUAD_V3[7] = LONG_V5[1] @MAIN[6][19];
				progbuf QUAD_V3[8] = LONG_V4[0] @MAIN[9][19];
				progbuf QUAD_V3[8] = OUT_LC[2] @MAIN[5][48];
				progbuf QUAD_V3[9] = LONG_V3[1] @MAIN[8][19];
				progbuf QUAD_V3[10] = LONG_V2[0] @MAIN[11][19];
				progbuf QUAD_V3[10] = OUT_LC[3] @MAIN[7][48];
				progbuf QUAD_V3[11] = LONG_V1[1] @MAIN[10][19];
				progbuf QUAD_V3_W[1] = OUT_LC[6] @MAIN[13][52];
				progbuf QUAD_V3_W[3] = OUT_LC[7] @MAIN[15][52];
				progbuf QUAD_V3_W[5] = OUT_LC[0] @MAIN[0][53];
				progbuf QUAD_V3_W[7] = OUT_LC[1] @MAIN[2][53];
				progbuf QUAD_V3_W[9] = OUT_LC[2] @MAIN[4][53];
				progbuf QUAD_V3_W[11] = OUT_LC[3] @MAIN[6][53];
				progbuf QUAD_V4[1] = OUT_LC[0] @MAIN[0][48];
				progbuf QUAD_V4[3] = OUT_LC[1] @MAIN[2][48];
				progbuf QUAD_V4[5] = OUT_LC[2] @MAIN[4][48];
				progbuf QUAD_V4[7] = OUT_LC[3] @MAIN[6][48];
				progbuf QUAD_V4[9] = OUT_LC[4] @MAIN[9][48];
				progbuf QUAD_V4[11] = OUT_LC[5] @MAIN[11][48];
				progbuf QUAD_V4_W[0] = OUT_LC[0] @MAIN[1][52];
				progbuf QUAD_V4_W[2] = OUT_LC[1] @MAIN[3][52];
				progbuf QUAD_V4_W[4] = OUT_LC[2] @MAIN[5][52];
				progbuf QUAD_V4_W[6] = OUT_LC[3] @MAIN[7][52];
				progbuf QUAD_V4_W[8] = OUT_LC[4] @MAIN[9][52];
				progbuf QUAD_V4_W[10] = OUT_LC[5] @MAIN[11][52];
				progbuf LONG_H0[0] = OUT_LC[4] @MAIN[8][47];
				progbuf LONG_H1[1] = OUT_LC[5] @MAIN[10][47];
				progbuf LONG_H2[0] = OUT_LC[6] @MAIN[12][47];
				progbuf LONG_H3[1] = OUT_LC[7] @MAIN[14][47];
				progbuf LONG_H4[0] = OUT_LC[0] @MAIN[0][47];
				progbuf LONG_H5[1] = OUT_LC[1] @MAIN[2][47];
				progbuf LONG_H6[0] = OUT_LC[2] @MAIN[4][47];
				progbuf LONG_H7[1] = OUT_LC[3] @MAIN[6][47];
				progbuf LONG_H8[0] = OUT_LC[4] @MAIN[8][48];
				progbuf LONG_H9[1] = OUT_LC[5] @MAIN[10][48];
				progbuf LONG_H10[0] = OUT_LC[6] @MAIN[12][48];
				progbuf LONG_H11[1] = OUT_LC[7] @MAIN[14][48];
				progbuf LONG_V1[0] = OUT_LC[3] @MAIN[6][52];
				progbuf LONG_V2[1] = OUT_LC[2] @MAIN[4][52];
				progbuf LONG_V3[0] = OUT_LC[1] @MAIN[2][52];
				progbuf LONG_V4[1] = OUT_LC[0] @MAIN[0][52];
				progbuf LONG_V5[0] = OUT_LC[7] @MAIN[14][52];
				progbuf LONG_V6[1] = OUT_LC[6] @MAIN[12][52];
				progbuf LONG_V7[0] = OUT_LC[5] @MAIN[10][52];
				progbuf LONG_V8[1] = OUT_LC[4] @MAIN[8][52];
				progbuf LONG_V9[0] = OUT_LC[3] @MAIN[6][51];
				progbuf LONG_V10[1] = OUT_LC[2] @MAIN[4][51];
				progbuf LONG_V11[0] = OUT_LC[1] @MAIN[2][51];
				progbuf LONG_V12[1] = OUT_LC[0] @MAIN[0][51];
				proginv IMUX_CLK_OPTINV = IMUX_CLK @MAIN[0][0];
			}

			bel LC[0] {
				input I0 = IMUX_LC_I0[0];
				input I1 = IMUX_LC_I1[0];
				input I2 = IMUX_LC_I2[0];
				input I3 = IMUX_LC_I3[0];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[0];
				output O = OUT_LC[0];
				attribute CARRY_ENABLE @MAIN[0][44];
				attribute FF_ENABLE @MAIN[0][45];
				attribute FF_SR_ASYNC @MAIN[1][45];
				attribute FF_SR_VALUE @[MAIN[1][44]];
				attribute LUT_INIT @[MAIN[0][36], MAIN[1][36], MAIN[1][37], MAIN[0][37], MAIN[0][38], MAIN[1][38], MAIN[1][39], MAIN[0][39], MAIN[0][43], MAIN[1][43], MAIN[1][42], MAIN[0][42], MAIN[0][41], MAIN[1][41], MAIN[1][40], MAIN[0][40]];
				attribute MUX_CI @[MAIN[1][1], MAIN[1][0]] {
					ZERO = 0b00,
					ONE = 0b01,
					CHAIN = 0b10,
				}
			}

			bel LC[1] {
				input I0 = IMUX_LC_I0[1];
				input I1 = IMUX_LC_I1[1];
				input I2 = IMUX_LC_I2[1];
				input I3 = IMUX_LC_I3[1];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[1];
				output O = OUT_LC[1];
				attribute CARRY_ENABLE @MAIN[2][44];
				attribute FF_ENABLE @MAIN[2][45];
				attribute FF_SR_ASYNC @MAIN[3][45];
				attribute FF_SR_VALUE @[MAIN[3][44]];
				attribute LUT_INIT @[MAIN[2][36], MAIN[3][36], MAIN[3][37], MAIN[2][37], MAIN[2][38], MAIN[3][38], MAIN[3][39], MAIN[2][39], MAIN[2][43], MAIN[3][43], MAIN[3][42], MAIN[2][42], MAIN[2][41], MAIN[3][41], MAIN[3][40], MAIN[2][40]];
			}

			bel LC[2] {
				input I0 = IMUX_LC_I0[2];
				input I1 = IMUX_LC_I1[2];
				input I2 = IMUX_LC_I2[2];
				input I3 = IMUX_LC_I3[2];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[2];
				output O = OUT_LC[2];
				attribute CARRY_ENABLE @MAIN[4][44];
				attribute FF_ENABLE @MAIN[4][45];
				attribute FF_SR_ASYNC @MAIN[5][45];
				attribute FF_SR_VALUE @[MAIN[5][44]];
				attribute LUT_INIT @[MAIN[4][36], MAIN[5][36], MAIN[5][37], MAIN[4][37], MAIN[4][38], MAIN[5][38], MAIN[5][39], MAIN[4][39], MAIN[4][43], MAIN[5][43], MAIN[5][42], MAIN[4][42], MAIN[4][41], MAIN[5][41], MAIN[5][40], MAIN[4][40]];
			}

			bel LC[3] {
				input I0 = IMUX_LC_I0[3];
				input I1 = IMUX_LC_I1[3];
				input I2 = IMUX_LC_I2[3];
				input I3 = IMUX_LC_I3[3];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[3];
				output O = OUT_LC[3];
				attribute CARRY_ENABLE @MAIN[6][44];
				attribute FF_ENABLE @MAIN[6][45];
				attribute FF_SR_ASYNC @MAIN[7][45];
				attribute FF_SR_VALUE @[MAIN[7][44]];
				attribute LUT_INIT @[MAIN[6][36], MAIN[7][36], MAIN[7][37], MAIN[6][37], MAIN[6][38], MAIN[7][38], MAIN[7][39], MAIN[6][39], MAIN[6][43], MAIN[7][43], MAIN[7][42], MAIN[6][42], MAIN[6][41], MAIN[7][41], MAIN[7][40], MAIN[6][40]];
			}

			bel LC[4] {
				input I0 = IMUX_LC_I0[4];
				input I1 = IMUX_LC_I1[4];
				input I2 = IMUX_LC_I2[4];
				input I3 = IMUX_LC_I3[4];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[4];
				output O = OUT_LC[4];
				attribute CARRY_ENABLE @MAIN[8][44];
				attribute FF_ENABLE @MAIN[8][45];
				attribute FF_SR_ASYNC @MAIN[9][45];
				attribute FF_SR_VALUE @[MAIN[9][44]];
				attribute LUT_INIT @[MAIN[8][36], MAIN[9][36], MAIN[9][37], MAIN[8][37], MAIN[8][38], MAIN[9][38], MAIN[9][39], MAIN[8][39], MAIN[8][43], MAIN[9][43], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[9][41], MAIN[9][40], MAIN[8][40]];
			}

			bel LC[5] {
				input I0 = IMUX_LC_I0[5];
				input I1 = IMUX_LC_I1[5];
				input I2 = IMUX_LC_I2[5];
				input I3 = IMUX_LC_I3[5];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[5];
				output O = OUT_LC[5];
				attribute CARRY_ENABLE @MAIN[10][44];
				attribute FF_ENABLE @MAIN[10][45];
				attribute FF_SR_ASYNC @MAIN[11][45];
				attribute FF_SR_VALUE @[MAIN[11][44]];
				attribute LUT_INIT @[MAIN[10][36], MAIN[11][36], MAIN[11][37], MAIN[10][37], MAIN[10][38], MAIN[11][38], MAIN[11][39], MAIN[10][39], MAIN[10][43], MAIN[11][43], MAIN[11][42], MAIN[10][42], MAIN[10][41], MAIN[11][41], MAIN[11][40], MAIN[10][40]];
			}

			bel LC[6] {
				input I0 = IMUX_LC_I0[6];
				input I1 = IMUX_LC_I1[6];
				input I2 = IMUX_LC_I2[6];
				input I3 = IMUX_LC_I3[6];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[6];
				output O = OUT_LC[6];
				attribute CARRY_ENABLE @MAIN[12][44];
				attribute FF_ENABLE @MAIN[12][45];
				attribute FF_SR_ASYNC @MAIN[13][45];
				attribute FF_SR_VALUE @[MAIN[13][44]];
				attribute LUT_INIT @[MAIN[12][36], MAIN[13][36], MAIN[13][37], MAIN[12][37], MAIN[12][38], MAIN[13][38], MAIN[13][39], MAIN[12][39], MAIN[12][43], MAIN[13][43], MAIN[13][42], MAIN[12][42], MAIN[12][41], MAIN[13][41], MAIN[13][40], MAIN[12][40]];
			}

			bel LC[7] {
				input I0 = IMUX_LC_I0[7];
				input I1 = IMUX_LC_I1[7];
				input I2 = IMUX_LC_I2[7];
				input I3 = IMUX_LC_I3[7];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[7];
				output O = OUT_LC[7];
				attribute CARRY_ENABLE @MAIN[14][44];
				attribute FF_ENABLE @MAIN[14][45];
				attribute FF_SR_ASYNC @MAIN[15][45];
				attribute FF_SR_VALUE @[MAIN[15][44]];
				attribute LUT_INIT @[MAIN[14][36], MAIN[15][36], MAIN[15][37], MAIN[14][37], MAIN[14][38], MAIN[15][38], MAIN[15][39], MAIN[14][39], MAIN[14][43], MAIN[15][43], MAIN[15][42], MAIN[14][42], MAIN[14][41], MAIN[15][41], MAIN[15][40], MAIN[14][40]];
			}

			// wire IMUX_LC_I0[0]                  LC[0].I0
			// wire IMUX_LC_I0[1]                  LC[1].I0
			// wire IMUX_LC_I0[2]                  LC[2].I0
			// wire IMUX_LC_I0[3]                  LC[3].I0
			// wire IMUX_LC_I0[4]                  LC[4].I0
			// wire IMUX_LC_I0[5]                  LC[5].I0
			// wire IMUX_LC_I0[6]                  LC[6].I0
			// wire IMUX_LC_I0[7]                  LC[7].I0
			// wire IMUX_LC_I1[0]                  LC[0].I1
			// wire IMUX_LC_I1[1]                  LC[1].I1
			// wire IMUX_LC_I1[2]                  LC[2].I1
			// wire IMUX_LC_I1[3]                  LC[3].I1
			// wire IMUX_LC_I1[4]                  LC[4].I1
			// wire IMUX_LC_I1[5]                  LC[5].I1
			// wire IMUX_LC_I1[6]                  LC[6].I1
			// wire IMUX_LC_I1[7]                  LC[7].I1
			// wire IMUX_LC_I2[0]                  LC[0].I2
			// wire IMUX_LC_I2[1]                  LC[1].I2
			// wire IMUX_LC_I2[2]                  LC[2].I2
			// wire IMUX_LC_I2[3]                  LC[3].I2
			// wire IMUX_LC_I2[4]                  LC[4].I2
			// wire IMUX_LC_I2[5]                  LC[5].I2
			// wire IMUX_LC_I2[6]                  LC[6].I2
			// wire IMUX_LC_I2[7]                  LC[7].I2
			// wire IMUX_LC_I3[0]                  LC[0].I3
			// wire IMUX_LC_I3[1]                  LC[1].I3
			// wire IMUX_LC_I3[2]                  LC[2].I3
			// wire IMUX_LC_I3[3]                  LC[3].I3
			// wire IMUX_LC_I3[4]                  LC[4].I3
			// wire IMUX_LC_I3[5]                  LC[5].I3
			// wire IMUX_LC_I3[6]                  LC[6].I3
			// wire IMUX_LC_I3[7]                  LC[7].I3
			// wire IMUX_CLK_OPTINV                LC[0].CLK LC[1].CLK LC[2].CLK LC[3].CLK LC[4].CLK LC[5].CLK LC[6].CLK LC[7].CLK
			// wire IMUX_RST                       LC[0].RST LC[1].RST LC[2].RST LC[3].RST LC[4].RST LC[5].RST LC[6].RST LC[7].RST
			// wire IMUX_CE                        LC[0].CE LC[1].CE LC[2].CE LC[3].CE LC[4].CE LC[5].CE LC[6].CE LC[7].CE
			// wire OUT_LC[0]                      LC[0].O
			// wire OUT_LC[1]                      LC[1].O
			// wire OUT_LC[2]                      LC[2].O
			// wire OUT_LC[3]                      LC[3].O
			// wire OUT_LC[4]                      LC[4].O
			// wire OUT_LC[5]                      LC[5].O
			// wire OUT_LC[6]                      LC[6].O
			// wire OUT_LC[7]                      LC[7].O
			// wire LC_CI_OUT[0]                   LC[0].CI_OUT
			// wire LC_CI_OUT[1]                   LC[1].CI_OUT
			// wire LC_CI_OUT[2]                   LC[2].CI_OUT
			// wire LC_CI_OUT[3]                   LC[3].CI_OUT
			// wire LC_CI_OUT[4]                   LC[4].CI_OUT
			// wire LC_CI_OUT[5]                   LC[5].CI_OUT
			// wire LC_CI_OUT[6]                   LC[6].CI_OUT
			// wire LC_CI_OUT[7]                   LC[7].CI_OUT
		}

		tile_class PLB_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 54);

			switchbox INT {
				mux GLOBAL_OUT[0] @[MAIN[7][1], MAIN[6][0], MAIN[7][0], MAIN[6][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[1] @[MAIN[9][1], MAIN[8][0], MAIN[9][0], MAIN[8][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[2] @[MAIN[11][1], MAIN[10][0], MAIN[11][0], MAIN[10][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[3] @[MAIN[13][1], MAIN[12][0], MAIN[13][0], MAIN[12][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux QUAD_H0[0] @[MAIN[0][5], MAIN[1][4], MAIN[1][6]] {
					QUAD_H4[0] = 0b001,
					QUAD_H4[4] = 0b011,
					QUAD_H4[9] = 0b110,
					QUAD_V0[1] = 0b100,
					QUAD_V0[6] = 0b010,
					QUAD_V4[1] = 0b101,
					QUAD_V4[7] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[1] @[MAIN[0][9], MAIN[0][10], MAIN[0][8]] {
					QUAD_H4[1] = 0b001,
					QUAD_H4[5] = 0b011,
					QUAD_H4[10] = 0b110,
					QUAD_V0[0] = 0b100,
					QUAD_V0[9] = 0b010,
					QUAD_V4[0] = 0b101,
					QUAD_V4[6] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[2] @[MAIN[0][12], MAIN[1][13], MAIN[1][11]] {
					QUAD_H4[2] = 0b001,
					QUAD_H4[6] = 0b011,
					QUAD_H4[11] = 0b110,
					QUAD_V0[3] = 0b100,
					QUAD_V0[8] = 0b010,
					QUAD_V4[3] = 0b101,
					QUAD_V4[9] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[3] @[MAIN[5][6], MAIN[4][5], MAIN[5][4]] {
					QUAD_H4[0] = 0b011,
					QUAD_H4[3] = 0b100,
					QUAD_H4[7] = 0b101,
					QUAD_V0[2] = 0b010,
					QUAD_V0[11] = 0b001,
					QUAD_V4[2] = 0b110,
					QUAD_V4[8] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[4] @[MAIN[4][8], MAIN[4][9], MAIN[4][10]] {
					QUAD_H4[1] = 0b011,
					QUAD_H4[4] = 0b100,
					QUAD_H4[8] = 0b101,
					QUAD_V0[5] = 0b010,
					QUAD_V0[10] = 0b001,
					QUAD_V4[5] = 0b110,
					QUAD_V4[11] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[5] @[MAIN[5][11], MAIN[4][12], MAIN[5][13]] {
					QUAD_H4[2] = 0b011,
					QUAD_H4[5] = 0b100,
					QUAD_H4[9] = 0b101,
					QUAD_V0[1] = 0b001,
					QUAD_V0[4] = 0b010,
					QUAD_V4[4] = 0b110,
					QUAD_V4[10] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[6] @[MAIN[9][6], MAIN[8][5], MAIN[9][4]] {
					QUAD_H4[3] = 0b011,
					QUAD_H4[6] = 0b100,
					QUAD_H4[10] = 0b101,
					QUAD_V0[0] = 0b001,
					QUAD_V0[7] = 0b010,
					QUAD_V4[1] = 0b111,
					QUAD_V4[7] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[7] @[MAIN[8][8], MAIN[8][9], MAIN[8][10]] {
					QUAD_H4[4] = 0b011,
					QUAD_H4[7] = 0b100,
					QUAD_H4[11] = 0b101,
					QUAD_V0[3] = 0b001,
					QUAD_V0[6] = 0b010,
					QUAD_V4[0] = 0b111,
					QUAD_V4[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[8] @[MAIN[8][12], MAIN[9][11], MAIN[9][13]] {
					QUAD_H4[0] = 0b011,
					QUAD_H4[5] = 0b101,
					QUAD_H4[8] = 0b010,
					QUAD_V0[2] = 0b001,
					QUAD_V0[9] = 0b100,
					QUAD_V4[3] = 0b111,
					QUAD_V4[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[9] @[MAIN[12][5], MAIN[13][6], MAIN[13][4]] {
					QUAD_H4[1] = 0b011,
					QUAD_H4[6] = 0b101,
					QUAD_H4[9] = 0b010,
					QUAD_V0[5] = 0b001,
					QUAD_V0[8] = 0b100,
					QUAD_V4[2] = 0b111,
					QUAD_V4[8] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[10] @[MAIN[12][9], MAIN[12][8], MAIN[12][10]] {
					QUAD_H4[2] = 0b011,
					QUAD_H4[7] = 0b101,
					QUAD_H4[10] = 0b010,
					QUAD_V0[4] = 0b001,
					QUAD_V0[11] = 0b100,
					QUAD_V4[5] = 0b111,
					QUAD_V4[11] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[11] @[MAIN[12][12], MAIN[13][11], MAIN[13][13]] {
					QUAD_H4[3] = 0b011,
					QUAD_H4[8] = 0b101,
					QUAD_H4[11] = 0b010,
					QUAD_V0[7] = 0b001,
					QUAD_V0[10] = 0b100,
					QUAD_V4[4] = 0b111,
					QUAD_V4[10] = 0b110,
					off = 0b000,
				}
				mux QUAD_H4[0] @[MAIN[2][5], MAIN[3][4], MAIN[3][6]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[4] = 0b011,
					QUAD_H0[9] = 0b110,
					QUAD_V0[1] = 0b101,
					QUAD_V0[7] = 0b111,
					QUAD_V4[1] = 0b100,
					QUAD_V4[6] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[1] @[MAIN[2][9], MAIN[2][10], MAIN[2][8]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[5] = 0b011,
					QUAD_H0[10] = 0b110,
					QUAD_V0[0] = 0b101,
					QUAD_V0[6] = 0b111,
					QUAD_V4[0] = 0b100,
					QUAD_V4[9] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[2] @[MAIN[2][12], MAIN[3][13], MAIN[3][11]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[6] = 0b011,
					QUAD_H0[11] = 0b110,
					QUAD_V0[3] = 0b101,
					QUAD_V0[9] = 0b111,
					QUAD_V4[3] = 0b100,
					QUAD_V4[8] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[3] @[MAIN[7][6], MAIN[6][5], MAIN[7][4]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[3] = 0b100,
					QUAD_H0[7] = 0b101,
					QUAD_V0[2] = 0b110,
					QUAD_V0[8] = 0b111,
					QUAD_V4[2] = 0b010,
					QUAD_V4[11] = 0b001,
					off = 0b000,
				}
				mux QUAD_H4[4] @[MAIN[6][8], MAIN[6][9], MAIN[6][10]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[4] = 0b100,
					QUAD_H0[8] = 0b101,
					QUAD_V0[5] = 0b110,
					QUAD_V0[11] = 0b111,
					QUAD_V4[5] = 0b010,
					QUAD_V4[10] = 0b001,
					off = 0b000,
				}
				mux QUAD_H4[5] @[MAIN[7][11], MAIN[6][12], MAIN[7][13]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[5] = 0b100,
					QUAD_H0[9] = 0b101,
					QUAD_V0[4] = 0b110,
					QUAD_V0[10] = 0b111,
					QUAD_V4[1] = 0b001,
					QUAD_V4[4] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[6] @[MAIN[11][6], MAIN[10][5], MAIN[11][4]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[6] = 0b100,
					QUAD_H0[10] = 0b101,
					QUAD_V0[1] = 0b111,
					QUAD_V0[7] = 0b110,
					QUAD_V4[0] = 0b001,
					QUAD_V4[7] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[7] @[MAIN[10][8], MAIN[10][9], MAIN[10][10]] {
					QUAD_H0[4] = 0b011,
					QUAD_H0[7] = 0b100,
					QUAD_H0[11] = 0b101,
					QUAD_V0[0] = 0b111,
					QUAD_V0[6] = 0b110,
					QUAD_V4[3] = 0b001,
					QUAD_V4[6] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[8] @[MAIN[10][12], MAIN[11][11], MAIN[11][13]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[5] = 0b101,
					QUAD_H0[8] = 0b010,
					QUAD_V0[3] = 0b111,
					QUAD_V0[9] = 0b110,
					QUAD_V4[2] = 0b001,
					QUAD_V4[9] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[9] @[MAIN[14][5], MAIN[15][6], MAIN[15][4]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[6] = 0b101,
					QUAD_H0[9] = 0b010,
					QUAD_V0[2] = 0b111,
					QUAD_V0[8] = 0b110,
					QUAD_V4[5] = 0b001,
					QUAD_V4[8] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[10] @[MAIN[14][9], MAIN[14][8], MAIN[14][10]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[7] = 0b101,
					QUAD_H0[10] = 0b010,
					QUAD_V0[5] = 0b111,
					QUAD_V0[11] = 0b110,
					QUAD_V4[4] = 0b001,
					QUAD_V4[11] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[11] @[MAIN[14][12], MAIN[15][11], MAIN[15][13]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[8] = 0b101,
					QUAD_H0[11] = 0b010,
					QUAD_V0[4] = 0b111,
					QUAD_V0[10] = 0b110,
					QUAD_V4[7] = 0b001,
					QUAD_V4[10] = 0b100,
					off = 0b000,
				}
				mux QUAD_V0[0] @[MAIN[3][10], MAIN[3][9], MAIN[3][8]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[7] = 0b111,
					QUAD_H4[1] = 0b001,
					QUAD_H4[8] = 0b100,
					QUAD_V4[0] = 0b010,
					QUAD_V4[4] = 0b110,
					QUAD_V4[11] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[1] @[MAIN[2][6], MAIN[2][4], MAIN[3][5]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[6] = 0b111,
					QUAD_H4[0] = 0b001,
					QUAD_H4[7] = 0b100,
					QUAD_V4[1] = 0b010,
					QUAD_V4[5] = 0b110,
					QUAD_V4[8] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[2] @[MAIN[6][6], MAIN[6][4], MAIN[7][5]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[9] = 0b111,
					QUAD_H4[3] = 0b001,
					QUAD_H4[10] = 0b100,
					QUAD_V4[1] = 0b101,
					QUAD_V4[2] = 0b010,
					QUAD_V4[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[3] @[MAIN[2][11], MAIN[2][13], MAIN[3][12]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[8] = 0b111,
					QUAD_H4[2] = 0b001,
					QUAD_H4[9] = 0b100,
					QUAD_V4[3] = 0b010,
					QUAD_V4[7] = 0b110,
					QUAD_V4[10] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[4] @[MAIN[6][11], MAIN[6][13], MAIN[7][12]] {
					QUAD_H0[5] = 0b011,
					QUAD_H0[11] = 0b111,
					QUAD_H4[0] = 0b100,
					QUAD_H4[5] = 0b001,
					QUAD_V4[3] = 0b101,
					QUAD_V4[4] = 0b010,
					QUAD_V4[8] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[5] @[MAIN[7][10], MAIN[7][9], MAIN[7][8]] {
					QUAD_H0[4] = 0b011,
					QUAD_H0[10] = 0b111,
					QUAD_H4[4] = 0b001,
					QUAD_H4[11] = 0b100,
					QUAD_V4[0] = 0b101,
					QUAD_V4[5] = 0b010,
					QUAD_V4[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[6] @[MAIN[11][10], MAIN[11][9], MAIN[11][8]] {
					QUAD_H0[1] = 0b111,
					QUAD_H0[7] = 0b011,
					QUAD_H4[2] = 0b100,
					QUAD_H4[7] = 0b001,
					QUAD_V4[5] = 0b101,
					QUAD_V4[6] = 0b010,
					QUAD_V4[10] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[7] @[MAIN[10][6], MAIN[10][4], MAIN[11][5]] {
					QUAD_H0[0] = 0b111,
					QUAD_H0[6] = 0b011,
					QUAD_H4[1] = 0b100,
					QUAD_H4[6] = 0b001,
					QUAD_V4[2] = 0b101,
					QUAD_V4[7] = 0b010,
					QUAD_V4[11] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[8] @[MAIN[14][6], MAIN[14][4], MAIN[15][5]] {
					QUAD_H0[3] = 0b111,
					QUAD_H0[9] = 0b011,
					QUAD_H4[4] = 0b100,
					QUAD_H4[9] = 0b001,
					QUAD_V4[0] = 0b110,
					QUAD_V4[7] = 0b101,
					QUAD_V4[8] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[9] @[MAIN[10][11], MAIN[10][13], MAIN[11][12]] {
					QUAD_H0[2] = 0b111,
					QUAD_H0[8] = 0b011,
					QUAD_H4[3] = 0b100,
					QUAD_H4[8] = 0b001,
					QUAD_V4[1] = 0b110,
					QUAD_V4[4] = 0b101,
					QUAD_V4[9] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[10] @[MAIN[14][11], MAIN[14][13], MAIN[15][12]] {
					QUAD_H0[5] = 0b111,
					QUAD_H0[11] = 0b011,
					QUAD_H4[6] = 0b100,
					QUAD_H4[11] = 0b001,
					QUAD_V4[2] = 0b110,
					QUAD_V4[9] = 0b101,
					QUAD_V4[10] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[11] @[MAIN[15][10], MAIN[15][9], MAIN[15][8]] {
					QUAD_H0[4] = 0b111,
					QUAD_H0[10] = 0b011,
					QUAD_H4[5] = 0b100,
					QUAD_H4[10] = 0b001,
					QUAD_V4[3] = 0b110,
					QUAD_V4[6] = 0b101,
					QUAD_V4[11] = 0b010,
					off = 0b000,
				}
				mux QUAD_V4[0] @[MAIN[1][9], MAIN[1][10], MAIN[1][8]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[8] = 0b010,
					QUAD_H4[1] = 0b101,
					QUAD_H4[7] = 0b111,
					QUAD_V0[0] = 0b100,
					QUAD_V0[4] = 0b110,
					QUAD_V0[11] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[1] @[MAIN[0][4], MAIN[0][6], MAIN[1][5]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[7] = 0b010,
					QUAD_H4[0] = 0b101,
					QUAD_H4[6] = 0b111,
					QUAD_V0[1] = 0b100,
					QUAD_V0[5] = 0b110,
					QUAD_V0[8] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[2] @[MAIN[4][4], MAIN[4][6], MAIN[5][5]] {
					QUAD_H0[3] = 0b001,
					QUAD_H0[10] = 0b010,
					QUAD_H4[3] = 0b101,
					QUAD_H4[9] = 0b111,
					QUAD_V0[1] = 0b011,
					QUAD_V0[2] = 0b100,
					QUAD_V0[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_V4[3] @[MAIN[0][13], MAIN[0][11], MAIN[1][12]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[9] = 0b010,
					QUAD_H4[2] = 0b101,
					QUAD_H4[8] = 0b111,
					QUAD_V0[3] = 0b100,
					QUAD_V0[7] = 0b110,
					QUAD_V0[10] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[4] @[MAIN[4][13], MAIN[5][12], MAIN[4][11]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[5] = 0b010,
					QUAD_H4[5] = 0b110,
					QUAD_H4[11] = 0b111,
					QUAD_V0[3] = 0b011,
					QUAD_V0[4] = 0b100,
					QUAD_V0[8] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[5] @[MAIN[5][9], MAIN[5][10], MAIN[5][8]] {
					QUAD_H0[4] = 0b001,
					QUAD_H0[11] = 0b010,
					QUAD_H4[4] = 0b101,
					QUAD_H4[10] = 0b111,
					QUAD_V0[0] = 0b011,
					QUAD_V0[5] = 0b100,
					QUAD_V0[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_V4[6] @[MAIN[9][9], MAIN[9][8], MAIN[9][10]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[7] = 0b010,
					QUAD_H4[1] = 0b111,
					QUAD_H4[7] = 0b110,
					QUAD_V0[5] = 0b011,
					QUAD_V0[6] = 0b100,
					QUAD_V0[10] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[7] @[MAIN[8][4], MAIN[9][5], MAIN[8][6]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[6] = 0b010,
					QUAD_H4[0] = 0b111,
					QUAD_H4[6] = 0b110,
					QUAD_V0[2] = 0b011,
					QUAD_V0[7] = 0b100,
					QUAD_V0[11] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[8] @[MAIN[12][4], MAIN[13][5], MAIN[12][6]] {
					QUAD_H0[4] = 0b001,
					QUAD_H0[9] = 0b010,
					QUAD_H4[3] = 0b111,
					QUAD_H4[9] = 0b110,
					QUAD_V0[0] = 0b101,
					QUAD_V0[7] = 0b011,
					QUAD_V0[8] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[9] @[MAIN[8][13], MAIN[9][12], MAIN[8][11]] {
					QUAD_H0[3] = 0b001,
					QUAD_H0[8] = 0b010,
					QUAD_H4[2] = 0b111,
					QUAD_H4[8] = 0b110,
					QUAD_V0[1] = 0b101,
					QUAD_V0[4] = 0b011,
					QUAD_V0[9] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[10] @[MAIN[12][13], MAIN[13][12], MAIN[12][11]] {
					QUAD_H0[6] = 0b001,
					QUAD_H0[11] = 0b010,
					QUAD_H4[5] = 0b111,
					QUAD_H4[11] = 0b110,
					QUAD_V0[2] = 0b101,
					QUAD_V0[9] = 0b011,
					QUAD_V0[10] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[11] @[MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					QUAD_H0[5] = 0b001,
					QUAD_H0[10] = 0b010,
					QUAD_H4[4] = 0b111,
					QUAD_H4[10] = 0b110,
					QUAD_V0[3] = 0b101,
					QUAD_V0[6] = 0b011,
					QUAD_V0[11] = 0b100,
					off = 0b000,
				}
				mux LONG_H0[0] @[MAIN[4][3], MAIN[5][3]] {
					LONG_H12[0] = 0b01,
					LONG_V0[1] = 0b10,
					LONG_V12[1] = 0b11,
					off = 0b00,
				}
				mux LONG_H0[1] @[MAIN[12][3], MAIN[13][3]] {
					LONG_H12[1] = 0b01,
					LONG_V0[0] = 0b10,
					LONG_V12[0] = 0b11,
					off = 0b00,
				}
				mux LONG_H12[0] @[MAIN[3][3], MAIN[2][3]] {
					LONG_H0[0] = 0b11,
					LONG_V0[1] = 0b01,
					LONG_V12[1] = 0b10,
					off = 0b00,
				}
				mux LONG_H12[1] @[MAIN[11][3], MAIN[10][3]] {
					LONG_H0[1] = 0b11,
					LONG_V0[0] = 0b01,
					LONG_V12[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V0[0] @[MAIN[14][3], MAIN[15][3]] {
					LONG_H0[1] = 0b11,
					LONG_H12[1] = 0b01,
					LONG_V12[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V0[1] @[MAIN[6][3], MAIN[7][3]] {
					LONG_H0[0] = 0b11,
					LONG_H12[0] = 0b01,
					LONG_V12[1] = 0b10,
					off = 0b00,
				}
				mux LONG_V12[0] @[MAIN[8][3], MAIN[9][3]] {
					LONG_H0[1] = 0b11,
					LONG_H12[1] = 0b01,
					LONG_V0[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V12[1] @[MAIN[0][3], MAIN[1][3]] {
					LONG_H0[0] = 0b11,
					LONG_H12[0] = 0b01,
					LONG_V0[1] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[0][14], MAIN[1][14], MAIN[1][15], MAIN[1][16], MAIN[1][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b01111,
					QUAD_H0[8] = 0b10111,
					QUAD_H1[5] = 0b11111,
					QUAD_V2_W[1] = 0b00001,
					QUAD_V2_W[10] = 0b01001,
					QUAD_V3[4] = 0b00111,
					QUAD_V4[1] = 0b10011,
					QUAD_V4[9] = 0b11011,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC[0] = 0b10001,
					OUT_LC_N[0] = 0b00101,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_E[0] = 0b10101,
					OUT_LC_WN[0] = 0b11001,
				}
				mux LOCAL_0[1] @[MAIN[0][18], MAIN[1][18], MAIN[0][15], MAIN[0][16], MAIN[0][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b01111,
					QUAD_H0[9] = 0b10111,
					QUAD_H1[4] = 0b11111,
					QUAD_V2_W[0] = 0b00001,
					QUAD_V2_W[11] = 0b01001,
					QUAD_V3[5] = 0b00111,
					QUAD_V4[0] = 0b10011,
					QUAD_V4[8] = 0b11011,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC[1] = 0b10001,
					OUT_LC_N[1] = 0b00101,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_E[1] = 0b10101,
					OUT_LC_WN[1] = 0b11001,
				}
				mux LOCAL_0[2] @[MAIN[0][25], MAIN[1][25], MAIN[1][24], MAIN[1][23], MAIN[1][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b01111,
					QUAD_H0[10] = 0b10111,
					QUAD_H1[7] = 0b11111,
					QUAD_V2_W[3] = 0b00001,
					QUAD_V2_W[8] = 0b01001,
					QUAD_V3[6] = 0b00111,
					QUAD_V4[3] = 0b10011,
					QUAD_V4[11] = 0b11011,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC[2] = 0b10001,
					OUT_LC_N[2] = 0b00101,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_E[2] = 0b10101,
					OUT_LC_WN[2] = 0b11001,
				}
				mux LOCAL_0[3] @[MAIN[0][21], MAIN[1][21], MAIN[0][24], MAIN[0][23], MAIN[0][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b01111,
					QUAD_H0[11] = 0b10111,
					QUAD_H1[6] = 0b11111,
					QUAD_V2_W[2] = 0b00001,
					QUAD_V2_W[9] = 0b01001,
					QUAD_V3[7] = 0b00111,
					QUAD_V4[2] = 0b10011,
					QUAD_V4[10] = 0b11011,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC[3] = 0b10001,
					OUT_LC_N[3] = 0b00101,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_E[3] = 0b10101,
					OUT_LC_WN[3] = 0b11001,
				}
				mux LOCAL_0[4] @[MAIN[2][14], MAIN[3][14], MAIN[3][15], MAIN[3][16], MAIN[3][17]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[0] = 0b00001,
					QUAD_H0[4] = 0b01111,
					QUAD_H1[1] = 0b10111,
					QUAD_H1[9] = 0b11111,
					QUAD_V2_W[5] = 0b01001,
					QUAD_V3[0] = 0b11011,
					QUAD_V3[8] = 0b00111,
					QUAD_V4[5] = 0b10011,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC[4] = 0b10001,
					OUT_LC_N[4] = 0b00101,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_E[4] = 0b10101,
					OUT_LC_WN[4] = 0b11001,
				}
				mux LOCAL_0[5] @[MAIN[2][18], MAIN[3][18], MAIN[2][15], MAIN[2][16], MAIN[2][17]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[1] = 0b00001,
					QUAD_H0[5] = 0b01111,
					QUAD_H1[0] = 0b10111,
					QUAD_H1[8] = 0b11111,
					QUAD_V2_W[4] = 0b01001,
					QUAD_V3[1] = 0b11011,
					QUAD_V3[9] = 0b00111,
					QUAD_V4[4] = 0b10011,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC[5] = 0b10001,
					OUT_LC_N[5] = 0b00101,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_E[5] = 0b10101,
					OUT_LC_WN[5] = 0b11001,
				}
				mux LOCAL_0[6] @[MAIN[2][25], MAIN[3][25], MAIN[3][24], MAIN[3][23], MAIN[3][22]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[2] = 0b00001,
					QUAD_H0[6] = 0b01111,
					QUAD_H1[3] = 0b10111,
					QUAD_H1[11] = 0b11111,
					QUAD_V2_W[7] = 0b01001,
					QUAD_V3[2] = 0b11011,
					QUAD_V3[10] = 0b00111,
					QUAD_V4[7] = 0b10011,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC[6] = 0b10001,
					OUT_LC_N[6] = 0b00101,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_E[6] = 0b10101,
					OUT_LC_WN[6] = 0b11001,
				}
				mux LOCAL_0[7] @[MAIN[2][21], MAIN[3][21], MAIN[2][24], MAIN[2][23], MAIN[2][22]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[3] = 0b00001,
					QUAD_H0[7] = 0b01111,
					QUAD_H1[2] = 0b10111,
					QUAD_H1[10] = 0b11111,
					QUAD_V2_W[6] = 0b01001,
					QUAD_V3[3] = 0b11011,
					QUAD_V3[11] = 0b00111,
					QUAD_V4[6] = 0b10011,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC[7] = 0b10001,
					OUT_LC_N[7] = 0b00101,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_E[7] = 0b10101,
					OUT_LC_WN[7] = 0b11001,
				}
				mux LOCAL_1[0] @[MAIN[4][14], MAIN[5][14], MAIN[5][15], MAIN[5][16], MAIN[5][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b01111,
					QUAD_H0[8] = 0b10111,
					QUAD_H1[5] = 0b11111,
					QUAD_V2_W[1] = 0b01001,
					QUAD_V3[4] = 0b00111,
					QUAD_V4[1] = 0b10011,
					QUAD_V4[9] = 0b11011,
					QUAD_V4_W[1] = 0b00001,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC[0] = 0b10001,
					OUT_LC_N[0] = 0b00101,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_E[0] = 0b10101,
					OUT_LC_WN[0] = 0b11001,
				}
				mux LOCAL_1[1] @[MAIN[4][18], MAIN[5][18], MAIN[4][15], MAIN[4][16], MAIN[4][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b01111,
					QUAD_H0[9] = 0b10111,
					QUAD_H1[4] = 0b11111,
					QUAD_V2_W[0] = 0b01001,
					QUAD_V3[5] = 0b00111,
					QUAD_V4[0] = 0b10011,
					QUAD_V4[8] = 0b11011,
					QUAD_V4_W[0] = 0b00001,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC[1] = 0b10001,
					OUT_LC_N[1] = 0b00101,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_E[1] = 0b10101,
					OUT_LC_WN[1] = 0b11001,
				}
				mux LOCAL_1[2] @[MAIN[4][25], MAIN[5][25], MAIN[5][24], MAIN[5][23], MAIN[5][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b01111,
					QUAD_H0[10] = 0b10111,
					QUAD_H1[7] = 0b11111,
					QUAD_V2_W[3] = 0b01001,
					QUAD_V3[6] = 0b00111,
					QUAD_V4[3] = 0b10011,
					QUAD_V4[11] = 0b11011,
					QUAD_V4_W[3] = 0b00001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC[2] = 0b10001,
					OUT_LC_N[2] = 0b00101,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_E[2] = 0b10101,
					OUT_LC_WN[2] = 0b11001,
				}
				mux LOCAL_1[3] @[MAIN[4][21], MAIN[5][21], MAIN[4][24], MAIN[4][23], MAIN[4][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b01111,
					QUAD_H0[11] = 0b10111,
					QUAD_H1[6] = 0b11111,
					QUAD_V2_W[2] = 0b01001,
					QUAD_V3[7] = 0b00111,
					QUAD_V4[2] = 0b10011,
					QUAD_V4[10] = 0b11011,
					QUAD_V4_W[2] = 0b00001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC[3] = 0b10001,
					OUT_LC_N[3] = 0b00101,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_E[3] = 0b10101,
					OUT_LC_WN[3] = 0b11001,
				}
				mux LOCAL_1[4] @[MAIN[6][14], MAIN[7][14], MAIN[7][15], MAIN[7][16], MAIN[7][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[4] = 0b01111,
					QUAD_H1[1] = 0b10111,
					QUAD_H1[9] = 0b11111,
					QUAD_V2_W[5] = 0b01001,
					QUAD_V3[0] = 0b11011,
					QUAD_V3[8] = 0b00111,
					QUAD_V4[5] = 0b10011,
					QUAD_V4_W[5] = 0b00001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC[4] = 0b10001,
					OUT_LC_N[4] = 0b00101,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_E[4] = 0b10101,
					OUT_LC_WN[4] = 0b11001,
				}
				mux LOCAL_1[5] @[MAIN[6][18], MAIN[7][18], MAIN[6][15], MAIN[6][16], MAIN[6][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[5] = 0b01111,
					QUAD_H1[0] = 0b10111,
					QUAD_H1[8] = 0b11111,
					QUAD_V2_W[4] = 0b01001,
					QUAD_V3[1] = 0b11011,
					QUAD_V3[9] = 0b00111,
					QUAD_V4[4] = 0b10011,
					QUAD_V4_W[4] = 0b00001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC[5] = 0b10001,
					OUT_LC_N[5] = 0b00101,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_E[5] = 0b10101,
					OUT_LC_WN[5] = 0b11001,
				}
				mux LOCAL_1[6] @[MAIN[6][25], MAIN[7][25], MAIN[7][24], MAIN[7][23], MAIN[7][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[6] = 0b01111,
					QUAD_H1[3] = 0b10111,
					QUAD_H1[11] = 0b11111,
					QUAD_V2_W[7] = 0b01001,
					QUAD_V3[2] = 0b11011,
					QUAD_V3[10] = 0b00111,
					QUAD_V4[7] = 0b10011,
					QUAD_V4_W[7] = 0b00001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC[6] = 0b10001,
					OUT_LC_N[6] = 0b00101,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_E[6] = 0b10101,
					OUT_LC_WN[6] = 0b11001,
				}
				mux LOCAL_1[7] @[MAIN[6][21], MAIN[7][21], MAIN[6][24], MAIN[6][23], MAIN[6][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[7] = 0b01111,
					QUAD_H1[2] = 0b10111,
					QUAD_H1[10] = 0b11111,
					QUAD_V2_W[6] = 0b01001,
					QUAD_V3[3] = 0b11011,
					QUAD_V3[11] = 0b00111,
					QUAD_V4[6] = 0b10011,
					QUAD_V4_W[6] = 0b00001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC[7] = 0b10001,
					OUT_LC_N[7] = 0b00101,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_E[7] = 0b10101,
					OUT_LC_WN[7] = 0b11001,
				}
				mux LOCAL_2[0] @[MAIN[8][14], MAIN[9][14], MAIN[9][15], MAIN[9][16], MAIN[9][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V1[4] = 0b00111,
					QUAD_V2[1] = 0b10011,
					QUAD_V2[9] = 0b11011,
					QUAD_V2_W[9] = 0b01001,
					QUAD_V4_W[9] = 0b00001,
					LONG_V4[1] = 0b01011,
					LONG_V8[1] = 0b00011,
					LONG_V12[1] = 0b11101,
					OUT_LC[0] = 0b10001,
					OUT_LC_EN[0] = 0b11001,
					OUT_LC_ES[0] = 0b01101,
					OUT_LC_W[0] = 0b10101,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_2[1] @[MAIN[8][18], MAIN[9][18], MAIN[8][15], MAIN[8][16], MAIN[8][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V1[5] = 0b00111,
					QUAD_V2[0] = 0b10011,
					QUAD_V2[8] = 0b11011,
					QUAD_V2_W[8] = 0b01001,
					QUAD_V4_W[8] = 0b00001,
					LONG_V4[0] = 0b01011,
					LONG_V8[0] = 0b00011,
					LONG_V12[0] = 0b11101,
					OUT_LC[1] = 0b10001,
					OUT_LC_EN[1] = 0b11001,
					OUT_LC_ES[1] = 0b01101,
					OUT_LC_W[1] = 0b10101,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_2[2] @[MAIN[8][25], MAIN[9][25], MAIN[9][24], MAIN[9][23], MAIN[9][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V1[6] = 0b00111,
					QUAD_V2[3] = 0b10011,
					QUAD_V2[11] = 0b11011,
					QUAD_V2_W[11] = 0b01001,
					QUAD_V4_W[11] = 0b00001,
					LONG_V3[0] = 0b01011,
					LONG_V7[0] = 0b00011,
					LONG_V11[0] = 0b11101,
					OUT_LC[2] = 0b10001,
					OUT_LC_EN[2] = 0b11001,
					OUT_LC_ES[2] = 0b01101,
					OUT_LC_W[2] = 0b10101,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_2[3] @[MAIN[8][21], MAIN[9][21], MAIN[8][24], MAIN[8][23], MAIN[8][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V1[7] = 0b00111,
					QUAD_V2[2] = 0b10011,
					QUAD_V2[10] = 0b11011,
					QUAD_V2_W[10] = 0b01001,
					QUAD_V4_W[10] = 0b00001,
					LONG_V3[1] = 0b01011,
					LONG_V7[1] = 0b00011,
					LONG_V11[1] = 0b11101,
					OUT_LC[3] = 0b10001,
					OUT_LC_EN[3] = 0b11001,
					OUT_LC_ES[3] = 0b01101,
					OUT_LC_W[3] = 0b10101,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_2[4] @[MAIN[10][14], MAIN[11][14], MAIN[11][15], MAIN[11][16], MAIN[11][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[4] = 0b01111,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b00111,
					QUAD_V1_W[0] = 0b01001,
					QUAD_V2[5] = 0b10011,
					QUAD_V3_W[0] = 0b00001,
					LONG_V2[1] = 0b01011,
					LONG_V6[1] = 0b00011,
					LONG_V10[1] = 0b11101,
					OUT_LC[4] = 0b10001,
					OUT_LC_EN[4] = 0b11001,
					OUT_LC_ES[4] = 0b01101,
					OUT_LC_W[4] = 0b10101,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_2[5] @[MAIN[10][18], MAIN[11][18], MAIN[10][15], MAIN[10][16], MAIN[10][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[5] = 0b01111,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b00111,
					QUAD_V1_W[1] = 0b01001,
					QUAD_V2[4] = 0b10011,
					QUAD_V3_W[1] = 0b00001,
					LONG_V2[0] = 0b01011,
					LONG_V6[0] = 0b00011,
					LONG_V10[0] = 0b11101,
					OUT_LC[5] = 0b10001,
					OUT_LC_EN[5] = 0b11001,
					OUT_LC_ES[5] = 0b01101,
					OUT_LC_W[5] = 0b10101,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_2[6] @[MAIN[10][25], MAIN[11][25], MAIN[11][24], MAIN[11][23], MAIN[11][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[6] = 0b01111,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b00111,
					QUAD_V1_W[2] = 0b01001,
					QUAD_V2[7] = 0b10011,
					QUAD_V3_W[2] = 0b00001,
					LONG_V1[0] = 0b01011,
					LONG_V5[0] = 0b00011,
					LONG_V9[0] = 0b11101,
					OUT_LC[6] = 0b10001,
					OUT_LC_EN[6] = 0b11001,
					OUT_LC_ES[6] = 0b01101,
					OUT_LC_W[6] = 0b10101,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_2[7] @[MAIN[10][21], MAIN[11][21], MAIN[10][24], MAIN[10][23], MAIN[10][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[7] = 0b01111,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b00111,
					QUAD_V1_W[3] = 0b01001,
					QUAD_V2[6] = 0b10011,
					QUAD_V3_W[3] = 0b00001,
					LONG_V1[1] = 0b01011,
					LONG_V5[1] = 0b00011,
					LONG_V9[1] = 0b11101,
					OUT_LC[7] = 0b10001,
					OUT_LC_EN[7] = 0b11001,
					OUT_LC_ES[7] = 0b01101,
					OUT_LC_W[7] = 0b10101,
					OUT_LC_WS[7] = 0b00101,
				}
				mux LOCAL_3[0] @[MAIN[12][14], MAIN[13][14], MAIN[13][15], MAIN[13][16], MAIN[13][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V1[4] = 0b00111,
					QUAD_V1_W[4] = 0b01001,
					QUAD_V2[1] = 0b10011,
					QUAD_V2[9] = 0b11011,
					QUAD_V3_W[4] = 0b00001,
					LONG_V4[1] = 0b01011,
					LONG_V8[1] = 0b00011,
					LONG_V12[1] = 0b11101,
					OUT_LC[0] = 0b10001,
					OUT_LC_EN[0] = 0b11001,
					OUT_LC_ES[0] = 0b01101,
					OUT_LC_W[0] = 0b10101,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_3[1] @[MAIN[12][18], MAIN[13][18], MAIN[12][15], MAIN[12][16], MAIN[12][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V1[5] = 0b00111,
					QUAD_V1_W[5] = 0b01001,
					QUAD_V2[0] = 0b10011,
					QUAD_V2[8] = 0b11011,
					QUAD_V3_W[5] = 0b00001,
					LONG_V4[0] = 0b01011,
					LONG_V8[0] = 0b00011,
					LONG_V12[0] = 0b11101,
					OUT_LC[1] = 0b10001,
					OUT_LC_EN[1] = 0b11001,
					OUT_LC_ES[1] = 0b01101,
					OUT_LC_W[1] = 0b10101,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_3[2] @[MAIN[12][25], MAIN[13][25], MAIN[13][24], MAIN[13][23], MAIN[13][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V1[6] = 0b00111,
					QUAD_V1_W[6] = 0b01001,
					QUAD_V2[3] = 0b10011,
					QUAD_V2[11] = 0b11011,
					QUAD_V3_W[6] = 0b00001,
					LONG_V3[0] = 0b01011,
					LONG_V7[0] = 0b00011,
					LONG_V11[0] = 0b11101,
					OUT_LC[2] = 0b10001,
					OUT_LC_EN[2] = 0b11001,
					OUT_LC_ES[2] = 0b01101,
					OUT_LC_W[2] = 0b10101,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_3[3] @[MAIN[12][21], MAIN[13][21], MAIN[12][24], MAIN[12][23], MAIN[12][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V1[7] = 0b00111,
					QUAD_V1_W[7] = 0b01001,
					QUAD_V2[2] = 0b10011,
					QUAD_V2[10] = 0b11011,
					QUAD_V3_W[7] = 0b00001,
					LONG_V3[1] = 0b01011,
					LONG_V7[1] = 0b00011,
					LONG_V11[1] = 0b11101,
					OUT_LC[3] = 0b10001,
					OUT_LC_EN[3] = 0b11001,
					OUT_LC_ES[3] = 0b01101,
					OUT_LC_W[3] = 0b10101,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_3[4] @[MAIN[14][14], MAIN[15][14], MAIN[15][15], MAIN[15][16], MAIN[15][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[4] = 0b01111,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b00111,
					QUAD_V1_W[8] = 0b01001,
					QUAD_V2[5] = 0b10011,
					QUAD_V3_W[8] = 0b00001,
					LONG_V2[1] = 0b01011,
					LONG_V6[1] = 0b00011,
					LONG_V10[1] = 0b11101,
					OUT_LC[4] = 0b10001,
					OUT_LC_EN[4] = 0b11001,
					OUT_LC_ES[4] = 0b01101,
					OUT_LC_W[4] = 0b10101,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_3[5] @[MAIN[14][18], MAIN[15][18], MAIN[14][15], MAIN[14][16], MAIN[14][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[5] = 0b01111,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b00111,
					QUAD_V1_W[9] = 0b01001,
					QUAD_V2[4] = 0b10011,
					QUAD_V3_W[9] = 0b00001,
					LONG_V2[0] = 0b01011,
					LONG_V6[0] = 0b00011,
					LONG_V10[0] = 0b11101,
					OUT_LC[5] = 0b10001,
					OUT_LC_EN[5] = 0b11001,
					OUT_LC_ES[5] = 0b01101,
					OUT_LC_W[5] = 0b10101,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_3[6] @[MAIN[14][25], MAIN[15][25], MAIN[15][24], MAIN[15][23], MAIN[15][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[6] = 0b01111,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b00111,
					QUAD_V1_W[10] = 0b01001,
					QUAD_V2[7] = 0b10011,
					QUAD_V3_W[10] = 0b00001,
					LONG_V1[0] = 0b01011,
					LONG_V5[0] = 0b00011,
					LONG_V9[0] = 0b11101,
					OUT_LC[6] = 0b10001,
					OUT_LC_EN[6] = 0b11001,
					OUT_LC_ES[6] = 0b01101,
					OUT_LC_W[6] = 0b10101,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_3[7] @[MAIN[14][21], MAIN[15][21], MAIN[14][24], MAIN[14][23], MAIN[14][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[7] = 0b01111,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b00111,
					QUAD_V1_W[11] = 0b01001,
					QUAD_V2[6] = 0b10011,
					QUAD_V3_W[11] = 0b00001,
					LONG_V1[1] = 0b01011,
					LONG_V5[1] = 0b00011,
					LONG_V9[1] = 0b11101,
					OUT_LC[7] = 0b10001,
					OUT_LC_EN[7] = 0b11001,
					OUT_LC_ES[7] = 0b01101,
					OUT_LC_W[7] = 0b10101,
					OUT_LC_WS[7] = 0b00101,
				}
				mux IMUX_LC_I0[0] @[MAIN[1][28], MAIN[1][27], MAIN[0][26], MAIN[1][26], MAIN[1][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[1] @[MAIN[3][28], MAIN[3][27], MAIN[2][26], MAIN[3][26], MAIN[3][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[2] @[MAIN[5][28], MAIN[5][27], MAIN[4][26], MAIN[5][26], MAIN[5][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[3] @[MAIN[7][28], MAIN[7][27], MAIN[6][26], MAIN[7][26], MAIN[7][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[4] @[MAIN[9][28], MAIN[9][27], MAIN[8][26], MAIN[9][26], MAIN[9][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[5] @[MAIN[11][28], MAIN[11][27], MAIN[10][26], MAIN[11][26], MAIN[11][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[6] @[MAIN[13][28], MAIN[13][27], MAIN[12][26], MAIN[13][26], MAIN[13][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[7] @[MAIN[15][28], MAIN[15][27], MAIN[14][26], MAIN[15][26], MAIN[15][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[0] @[MAIN[0][28], MAIN[0][27], MAIN[0][30], MAIN[1][30], MAIN[0][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[1] @[MAIN[2][28], MAIN[2][27], MAIN[2][30], MAIN[3][30], MAIN[2][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[2] @[MAIN[4][28], MAIN[4][27], MAIN[4][30], MAIN[5][30], MAIN[4][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[3] @[MAIN[6][28], MAIN[6][27], MAIN[6][30], MAIN[7][30], MAIN[6][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[4] @[MAIN[8][28], MAIN[8][27], MAIN[8][30], MAIN[9][30], MAIN[8][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[5] @[MAIN[10][28], MAIN[10][27], MAIN[10][30], MAIN[11][30], MAIN[10][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[6] @[MAIN[12][28], MAIN[12][27], MAIN[12][30], MAIN[13][30], MAIN[12][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[7] @[MAIN[14][28], MAIN[14][27], MAIN[14][30], MAIN[15][30], MAIN[14][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[0] @[MAIN[1][33], MAIN[1][34], MAIN[0][35], MAIN[1][35], MAIN[1][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[1] @[MAIN[3][33], MAIN[3][34], MAIN[2][35], MAIN[3][35], MAIN[3][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[2] @[MAIN[5][33], MAIN[5][34], MAIN[4][35], MAIN[5][35], MAIN[5][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[3] @[MAIN[7][33], MAIN[7][34], MAIN[6][35], MAIN[7][35], MAIN[7][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[4] @[MAIN[9][33], MAIN[9][34], MAIN[8][35], MAIN[9][35], MAIN[9][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[5] @[MAIN[11][33], MAIN[11][34], MAIN[10][35], MAIN[11][35], MAIN[11][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[6] @[MAIN[13][33], MAIN[13][34], MAIN[12][35], MAIN[13][35], MAIN[13][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[7] @[MAIN[15][33], MAIN[15][34], MAIN[14][35], MAIN[15][35], MAIN[15][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I3[0] @[MAIN[0][33], MAIN[0][34], MAIN[0][31], MAIN[1][31], MAIN[0][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[0] = 0b00001,
				}
				mux IMUX_LC_I3[1] @[MAIN[2][33], MAIN[2][34], MAIN[2][31], MAIN[3][31], MAIN[2][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[1] = 0b00001,
				}
				mux IMUX_LC_I3[2] @[MAIN[4][33], MAIN[4][34], MAIN[4][31], MAIN[5][31], MAIN[4][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[2] = 0b00001,
				}
				mux IMUX_LC_I3[3] @[MAIN[6][33], MAIN[6][34], MAIN[6][31], MAIN[7][31], MAIN[6][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[3] = 0b00001,
				}
				mux IMUX_LC_I3[4] @[MAIN[8][33], MAIN[8][34], MAIN[8][31], MAIN[9][31], MAIN[8][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[4] = 0b00001,
				}
				mux IMUX_LC_I3[5] @[MAIN[10][33], MAIN[10][34], MAIN[10][31], MAIN[11][31], MAIN[10][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[5] = 0b00001,
				}
				mux IMUX_LC_I3[6] @[MAIN[12][33], MAIN[12][34], MAIN[12][31], MAIN[13][31], MAIN[12][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[6] = 0b00001,
				}
				mux IMUX_LC_I3[7] @[MAIN[14][33], MAIN[14][34], MAIN[14][31], MAIN[15][31], MAIN[14][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[7] = 0b00001,
				}
				mux IMUX_CLK @[MAIN[3][2], MAIN[2][1], MAIN[2][0], MAIN[3][0], MAIN[2][2]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_1[1] = 0b10011,
					LOCAL_2[0] = 0b10101,
					LOCAL_3[1] = 0b10111,
				}
				mux IMUX_RST @[MAIN[15][1], MAIN[14][0], MAIN[15][0], MAIN[14][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[2] = 0b0011,
					GLOBAL[4] = 0b0101,
					GLOBAL[6] = 0b0111,
					LOCAL_0[4] = 0b1001,
					LOCAL_1[5] = 0b1011,
					LOCAL_2[4] = 0b1101,
					LOCAL_3[5] = 0b1111,
				}
				mux IMUX_CE @[MAIN[5][1], MAIN[4][0], MAIN[5][0], MAIN[4][1]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_2[2] = 0b1101,
					LOCAL_3[3] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[1][46];
				progbuf QUAD_H0[2] = OUT_LC[1] @MAIN[3][46];
				progbuf QUAD_H0[4] = OUT_LC[2] @MAIN[5][46];
				progbuf QUAD_H0[6] = OUT_LC[3] @MAIN[7][46];
				progbuf QUAD_H0[8] = OUT_LC[4] @MAIN[9][46];
				progbuf QUAD_H0[10] = OUT_LC[5] @MAIN[11][46];
				progbuf QUAD_H1[0] = LONG_H1[1] @MAIN[12][19];
				progbuf QUAD_H1[1] = LONG_H0[0] @MAIN[13][19];
				progbuf QUAD_H1[1] = OUT_LC[6] @MAIN[13][46];
				progbuf QUAD_H1[2] = LONG_H3[1] @MAIN[14][19];
				progbuf QUAD_H1[3] = LONG_H2[0] @MAIN[15][19];
				progbuf QUAD_H1[3] = OUT_LC[7] @MAIN[15][46];
				progbuf QUAD_H1[4] = LONG_H5[1] @MAIN[3][1];
				progbuf QUAD_H1[5] = LONG_H4[0] @MAIN[0][2];
				progbuf QUAD_H1[5] = OUT_LC[0] @MAIN[0][46];
				progbuf QUAD_H1[6] = LONG_H7[1] @MAIN[6][2];
				progbuf QUAD_H1[7] = LONG_H6[0] @MAIN[4][2];
				progbuf QUAD_H1[7] = OUT_LC[1] @MAIN[2][46];
				progbuf QUAD_H1[8] = LONG_H9[1] @MAIN[10][2];
				progbuf QUAD_H1[9] = LONG_H8[0] @MAIN[8][2];
				progbuf QUAD_H1[9] = OUT_LC[2] @MAIN[4][46];
				progbuf QUAD_H1[10] = LONG_H11[1] @MAIN[14][2];
				progbuf QUAD_H1[11] = LONG_H10[0] @MAIN[12][2];
				progbuf QUAD_H1[11] = OUT_LC[3] @MAIN[6][46];
				progbuf QUAD_H2[0] = OUT_LC[4] @MAIN[8][46];
				progbuf QUAD_H2[2] = OUT_LC[5] @MAIN[10][46];
				progbuf QUAD_H2[4] = OUT_LC[6] @MAIN[12][46];
				progbuf QUAD_H2[6] = OUT_LC[7] @MAIN[14][46];
				progbuf QUAD_H2[8] = OUT_LC[0] @MAIN[1][47];
				progbuf QUAD_H2[10] = OUT_LC[1] @MAIN[3][47];
				progbuf QUAD_H3[1] = OUT_LC[2] @MAIN[5][47];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[7][47];
				progbuf QUAD_H3[5] = OUT_LC[4] @MAIN[9][47];
				progbuf QUAD_H3[7] = OUT_LC[5] @MAIN[11][47];
				progbuf QUAD_H3[9] = OUT_LC[6] @MAIN[13][47];
				progbuf QUAD_H3[11] = OUT_LC[7] @MAIN[15][47];
				progbuf QUAD_V1[0] = OUT_LC[2] @MAIN[5][51];
				progbuf QUAD_V1[2] = OUT_LC[3] @MAIN[7][51];
				progbuf QUAD_V1[4] = OUT_LC[4] @MAIN[8][51];
				progbuf QUAD_V1[6] = OUT_LC[5] @MAIN[10][51];
				progbuf QUAD_V1[8] = OUT_LC[6] @MAIN[12][51];
				progbuf QUAD_V1[10] = OUT_LC[7] @MAIN[14][51];
				progbuf QUAD_V1_W[1] = OUT_LC[2] @MAIN[5][53];
				progbuf QUAD_V1_W[3] = OUT_LC[3] @MAIN[7][53];
				progbuf QUAD_V1_W[5] = OUT_LC[4] @MAIN[9][53];
				progbuf QUAD_V1_W[7] = OUT_LC[5] @MAIN[11][53];
				progbuf QUAD_V1_W[9] = OUT_LC[6] @MAIN[13][53];
				progbuf QUAD_V1_W[11] = OUT_LC[7] @MAIN[15][53];
				progbuf QUAD_V2[1] = OUT_LC[4] @MAIN[9][51];
				progbuf QUAD_V2[3] = OUT_LC[5] @MAIN[11][51];
				progbuf QUAD_V2[5] = OUT_LC[6] @MAIN[13][51];
				progbuf QUAD_V2[7] = OUT_LC[7] @MAIN[15][51];
				progbuf QUAD_V2[9] = OUT_LC[0] @MAIN[1][51];
				progbuf QUAD_V2[11] = OUT_LC[1] @MAIN[3][51];
				progbuf QUAD_V2_W[0] = OUT_LC[4] @MAIN[8][53];
				progbuf QUAD_V2_W[2] = OUT_LC[5] @MAIN[10][53];
				progbuf QUAD_V2_W[4] = OUT_LC[6] @MAIN[12][53];
				progbuf QUAD_V2_W[6] = OUT_LC[7] @MAIN[14][53];
				progbuf QUAD_V2_W[8] = OUT_LC[0] @MAIN[1][53];
				progbuf QUAD_V2_W[10] = OUT_LC[1] @MAIN[3][53];
				progbuf QUAD_V3[0] = LONG_V12[0] @MAIN[1][19];
				progbuf QUAD_V3[0] = OUT_LC[6] @MAIN[13][48];
				progbuf QUAD_V3[1] = LONG_V11[1] @MAIN[0][19];
				progbuf QUAD_V3[2] = LONG_V10[0] @MAIN[3][19];
				progbuf QUAD_V3[2] = OUT_LC[7] @MAIN[15][48];
				progbuf QUAD_V3[3] = LONG_V9[1] @MAIN[2][19];
				progbuf QUAD_V3[4] = LONG_V8[0] @MAIN[5][19];
				progbuf QUAD_V3[4] = OUT_LC[0] @MAIN[1][48];
				progbuf QUAD_V3[5] = LONG_V7[1] @MAIN[4][19];
				progbuf QUAD_V3[6] = LONG_V6[0] @MAIN[7][19];
				progbuf QUAD_V3[6] = OUT_LC[1] @MAIN[3][48];
				progbuf QUAD_V3[7] = LONG_V5[1] @MAIN[6][19];
				progbuf QUAD_V3[8] = LONG_V4[0] @MAIN[9][19];
				progbuf QUAD_V3[8] = OUT_LC[2] @MAIN[5][48];
				progbuf QUAD_V3[9] = LONG_V3[1] @MAIN[8][19];
				progbuf QUAD_V3[10] = LONG_V2[0] @MAIN[11][19];
				progbuf QUAD_V3[10] = OUT_LC[3] @MAIN[7][48];
				progbuf QUAD_V3[11] = LONG_V1[1] @MAIN[10][19];
				progbuf QUAD_V3_W[1] = OUT_LC[6] @MAIN[13][52];
				progbuf QUAD_V3_W[3] = OUT_LC[7] @MAIN[15][52];
				progbuf QUAD_V3_W[5] = OUT_LC[0] @MAIN[0][53];
				progbuf QUAD_V3_W[7] = OUT_LC[1] @MAIN[2][53];
				progbuf QUAD_V3_W[9] = OUT_LC[2] @MAIN[4][53];
				progbuf QUAD_V3_W[11] = OUT_LC[3] @MAIN[6][53];
				progbuf QUAD_V4[1] = OUT_LC[0] @MAIN[0][48];
				progbuf QUAD_V4[3] = OUT_LC[1] @MAIN[2][48];
				progbuf QUAD_V4[5] = OUT_LC[2] @MAIN[4][48];
				progbuf QUAD_V4[7] = OUT_LC[3] @MAIN[6][48];
				progbuf QUAD_V4[9] = OUT_LC[4] @MAIN[9][48];
				progbuf QUAD_V4[11] = OUT_LC[5] @MAIN[11][48];
				progbuf QUAD_V4_W[0] = OUT_LC[0] @MAIN[1][52];
				progbuf QUAD_V4_W[2] = OUT_LC[1] @MAIN[3][52];
				progbuf QUAD_V4_W[4] = OUT_LC[2] @MAIN[5][52];
				progbuf QUAD_V4_W[6] = OUT_LC[3] @MAIN[7][52];
				progbuf QUAD_V4_W[8] = OUT_LC[4] @MAIN[9][52];
				progbuf QUAD_V4_W[10] = OUT_LC[5] @MAIN[11][52];
				progbuf LONG_H0[0] = OUT_LC[4] @MAIN[8][47];
				progbuf LONG_H1[1] = OUT_LC[5] @MAIN[10][47];
				progbuf LONG_H2[0] = OUT_LC[6] @MAIN[12][47];
				progbuf LONG_H3[1] = OUT_LC[7] @MAIN[14][47];
				progbuf LONG_H4[0] = OUT_LC[0] @MAIN[0][47];
				progbuf LONG_H5[1] = OUT_LC[1] @MAIN[2][47];
				progbuf LONG_H6[0] = OUT_LC[2] @MAIN[4][47];
				progbuf LONG_H7[1] = OUT_LC[3] @MAIN[6][47];
				progbuf LONG_H8[0] = OUT_LC[4] @MAIN[8][48];
				progbuf LONG_H9[1] = OUT_LC[5] @MAIN[10][48];
				progbuf LONG_H10[0] = OUT_LC[6] @MAIN[12][48];
				progbuf LONG_H11[1] = OUT_LC[7] @MAIN[14][48];
				progbuf LONG_V1[0] = OUT_LC[3] @MAIN[6][52];
				progbuf LONG_V2[1] = OUT_LC[2] @MAIN[4][52];
				progbuf LONG_V3[0] = OUT_LC[1] @MAIN[2][52];
				progbuf LONG_V4[1] = OUT_LC[0] @MAIN[0][52];
				progbuf LONG_V5[0] = OUT_LC[7] @MAIN[14][52];
				progbuf LONG_V6[1] = OUT_LC[6] @MAIN[12][52];
				progbuf LONG_V7[0] = OUT_LC[5] @MAIN[10][52];
				progbuf LONG_V8[1] = OUT_LC[4] @MAIN[8][52];
				progbuf LONG_V9[0] = OUT_LC[3] @MAIN[6][51];
				progbuf LONG_V10[1] = OUT_LC[2] @MAIN[4][51];
				progbuf LONG_V11[0] = OUT_LC[1] @MAIN[2][51];
				progbuf LONG_V12[1] = OUT_LC[0] @MAIN[0][51];
				proginv IMUX_CLK_OPTINV = IMUX_CLK @MAIN[0][0];
			}

			bel LC[0] {
				input I0 = IMUX_LC_I0[0];
				input I1 = IMUX_LC_I1[0];
				input I2 = IMUX_LC_I2[0];
				input I3 = IMUX_LC_I3[0];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[0];
				output O = OUT_LC[0];
				attribute CARRY_ENABLE @MAIN[0][44];
				attribute FF_ENABLE @MAIN[0][45];
				attribute FF_SR_ASYNC @MAIN[1][45];
				attribute FF_SR_VALUE @[MAIN[1][44]];
				attribute LUT_INIT @[MAIN[0][36], MAIN[1][36], MAIN[1][37], MAIN[0][37], MAIN[0][38], MAIN[1][38], MAIN[1][39], MAIN[0][39], MAIN[0][43], MAIN[1][43], MAIN[1][42], MAIN[0][42], MAIN[0][41], MAIN[1][41], MAIN[1][40], MAIN[0][40]];
				attribute MUX_CI @[MAIN[1][49], MAIN[1][50]] {
					ZERO = 0b00,
					ONE = 0b01,
					CHAIN = 0b10,
				}
			}

			bel LC[1] {
				input I0 = IMUX_LC_I0[1];
				input I1 = IMUX_LC_I1[1];
				input I2 = IMUX_LC_I2[1];
				input I3 = IMUX_LC_I3[1];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[1];
				output O = OUT_LC[1];
				attribute CARRY_ENABLE @MAIN[2][44];
				attribute FF_ENABLE @MAIN[2][45];
				attribute FF_SR_ASYNC @MAIN[3][45];
				attribute FF_SR_VALUE @[MAIN[3][44]];
				attribute LUT_INIT @[MAIN[2][36], MAIN[3][36], MAIN[3][37], MAIN[2][37], MAIN[2][38], MAIN[3][38], MAIN[3][39], MAIN[2][39], MAIN[2][43], MAIN[3][43], MAIN[3][42], MAIN[2][42], MAIN[2][41], MAIN[3][41], MAIN[3][40], MAIN[2][40]];
			}

			bel LC[2] {
				input I0 = IMUX_LC_I0[2];
				input I1 = IMUX_LC_I1[2];
				input I2 = IMUX_LC_I2[2];
				input I3 = IMUX_LC_I3[2];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[2];
				output O = OUT_LC[2];
				attribute CARRY_ENABLE @MAIN[4][44];
				attribute FF_ENABLE @MAIN[4][45];
				attribute FF_SR_ASYNC @MAIN[5][45];
				attribute FF_SR_VALUE @[MAIN[5][44]];
				attribute LUT_INIT @[MAIN[4][36], MAIN[5][36], MAIN[5][37], MAIN[4][37], MAIN[4][38], MAIN[5][38], MAIN[5][39], MAIN[4][39], MAIN[4][43], MAIN[5][43], MAIN[5][42], MAIN[4][42], MAIN[4][41], MAIN[5][41], MAIN[5][40], MAIN[4][40]];
			}

			bel LC[3] {
				input I0 = IMUX_LC_I0[3];
				input I1 = IMUX_LC_I1[3];
				input I2 = IMUX_LC_I2[3];
				input I3 = IMUX_LC_I3[3];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[3];
				output O = OUT_LC[3];
				attribute CARRY_ENABLE @MAIN[6][44];
				attribute FF_ENABLE @MAIN[6][45];
				attribute FF_SR_ASYNC @MAIN[7][45];
				attribute FF_SR_VALUE @[MAIN[7][44]];
				attribute LUT_INIT @[MAIN[6][36], MAIN[7][36], MAIN[7][37], MAIN[6][37], MAIN[6][38], MAIN[7][38], MAIN[7][39], MAIN[6][39], MAIN[6][43], MAIN[7][43], MAIN[7][42], MAIN[6][42], MAIN[6][41], MAIN[7][41], MAIN[7][40], MAIN[6][40]];
			}

			bel LC[4] {
				input I0 = IMUX_LC_I0[4];
				input I1 = IMUX_LC_I1[4];
				input I2 = IMUX_LC_I2[4];
				input I3 = IMUX_LC_I3[4];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[4];
				output O = OUT_LC[4];
				attribute CARRY_ENABLE @MAIN[8][44];
				attribute FF_ENABLE @MAIN[8][45];
				attribute FF_SR_ASYNC @MAIN[9][45];
				attribute FF_SR_VALUE @[MAIN[9][44]];
				attribute LUT_INIT @[MAIN[8][36], MAIN[9][36], MAIN[9][37], MAIN[8][37], MAIN[8][38], MAIN[9][38], MAIN[9][39], MAIN[8][39], MAIN[8][43], MAIN[9][43], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[9][41], MAIN[9][40], MAIN[8][40]];
			}

			bel LC[5] {
				input I0 = IMUX_LC_I0[5];
				input I1 = IMUX_LC_I1[5];
				input I2 = IMUX_LC_I2[5];
				input I3 = IMUX_LC_I3[5];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[5];
				output O = OUT_LC[5];
				attribute CARRY_ENABLE @MAIN[10][44];
				attribute FF_ENABLE @MAIN[10][45];
				attribute FF_SR_ASYNC @MAIN[11][45];
				attribute FF_SR_VALUE @[MAIN[11][44]];
				attribute LUT_INIT @[MAIN[10][36], MAIN[11][36], MAIN[11][37], MAIN[10][37], MAIN[10][38], MAIN[11][38], MAIN[11][39], MAIN[10][39], MAIN[10][43], MAIN[11][43], MAIN[11][42], MAIN[10][42], MAIN[10][41], MAIN[11][41], MAIN[11][40], MAIN[10][40]];
			}

			bel LC[6] {
				input I0 = IMUX_LC_I0[6];
				input I1 = IMUX_LC_I1[6];
				input I2 = IMUX_LC_I2[6];
				input I3 = IMUX_LC_I3[6];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[6];
				output O = OUT_LC[6];
				attribute CARRY_ENABLE @MAIN[12][44];
				attribute FF_ENABLE @MAIN[12][45];
				attribute FF_SR_ASYNC @MAIN[13][45];
				attribute FF_SR_VALUE @[MAIN[13][44]];
				attribute LUT_INIT @[MAIN[12][36], MAIN[13][36], MAIN[13][37], MAIN[12][37], MAIN[12][38], MAIN[13][38], MAIN[13][39], MAIN[12][39], MAIN[12][43], MAIN[13][43], MAIN[13][42], MAIN[12][42], MAIN[12][41], MAIN[13][41], MAIN[13][40], MAIN[12][40]];
			}

			bel LC[7] {
				input I0 = IMUX_LC_I0[7];
				input I1 = IMUX_LC_I1[7];
				input I2 = IMUX_LC_I2[7];
				input I3 = IMUX_LC_I3[7];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[7];
				output O = OUT_LC[7];
				attribute CARRY_ENABLE @MAIN[14][44];
				attribute FF_ENABLE @MAIN[14][45];
				attribute FF_SR_ASYNC @MAIN[15][45];
				attribute FF_SR_VALUE @[MAIN[15][44]];
				attribute LUT_INIT @[MAIN[14][36], MAIN[15][36], MAIN[15][37], MAIN[14][37], MAIN[14][38], MAIN[15][38], MAIN[15][39], MAIN[14][39], MAIN[14][43], MAIN[15][43], MAIN[15][42], MAIN[14][42], MAIN[14][41], MAIN[15][41], MAIN[15][40], MAIN[14][40]];
			}

			// wire IMUX_LC_I0[0]                  LC[0].I0
			// wire IMUX_LC_I0[1]                  LC[1].I0
			// wire IMUX_LC_I0[2]                  LC[2].I0
			// wire IMUX_LC_I0[3]                  LC[3].I0
			// wire IMUX_LC_I0[4]                  LC[4].I0
			// wire IMUX_LC_I0[5]                  LC[5].I0
			// wire IMUX_LC_I0[6]                  LC[6].I0
			// wire IMUX_LC_I0[7]                  LC[7].I0
			// wire IMUX_LC_I1[0]                  LC[0].I1
			// wire IMUX_LC_I1[1]                  LC[1].I1
			// wire IMUX_LC_I1[2]                  LC[2].I1
			// wire IMUX_LC_I1[3]                  LC[3].I1
			// wire IMUX_LC_I1[4]                  LC[4].I1
			// wire IMUX_LC_I1[5]                  LC[5].I1
			// wire IMUX_LC_I1[6]                  LC[6].I1
			// wire IMUX_LC_I1[7]                  LC[7].I1
			// wire IMUX_LC_I2[0]                  LC[0].I2
			// wire IMUX_LC_I2[1]                  LC[1].I2
			// wire IMUX_LC_I2[2]                  LC[2].I2
			// wire IMUX_LC_I2[3]                  LC[3].I2
			// wire IMUX_LC_I2[4]                  LC[4].I2
			// wire IMUX_LC_I2[5]                  LC[5].I2
			// wire IMUX_LC_I2[6]                  LC[6].I2
			// wire IMUX_LC_I2[7]                  LC[7].I2
			// wire IMUX_LC_I3[0]                  LC[0].I3
			// wire IMUX_LC_I3[1]                  LC[1].I3
			// wire IMUX_LC_I3[2]                  LC[2].I3
			// wire IMUX_LC_I3[3]                  LC[3].I3
			// wire IMUX_LC_I3[4]                  LC[4].I3
			// wire IMUX_LC_I3[5]                  LC[5].I3
			// wire IMUX_LC_I3[6]                  LC[6].I3
			// wire IMUX_LC_I3[7]                  LC[7].I3
			// wire IMUX_CLK_OPTINV                LC[0].CLK LC[1].CLK LC[2].CLK LC[3].CLK LC[4].CLK LC[5].CLK LC[6].CLK LC[7].CLK
			// wire IMUX_RST                       LC[0].RST LC[1].RST LC[2].RST LC[3].RST LC[4].RST LC[5].RST LC[6].RST LC[7].RST
			// wire IMUX_CE                        LC[0].CE LC[1].CE LC[2].CE LC[3].CE LC[4].CE LC[5].CE LC[6].CE LC[7].CE
			// wire OUT_LC[0]                      LC[0].O
			// wire OUT_LC[1]                      LC[1].O
			// wire OUT_LC[2]                      LC[2].O
			// wire OUT_LC[3]                      LC[3].O
			// wire OUT_LC[4]                      LC[4].O
			// wire OUT_LC[5]                      LC[5].O
			// wire OUT_LC[6]                      LC[6].O
			// wire OUT_LC[7]                      LC[7].O
			// wire LC_CI_OUT[0]                   LC[0].CI_OUT
			// wire LC_CI_OUT[1]                   LC[1].CI_OUT
			// wire LC_CI_OUT[2]                   LC[2].CI_OUT
			// wire LC_CI_OUT[3]                   LC[3].CI_OUT
			// wire LC_CI_OUT[4]                   LC[4].CI_OUT
			// wire LC_CI_OUT[5]                   LC[5].CI_OUT
			// wire LC_CI_OUT[6]                   LC[6].CI_OUT
			// wire LC_CI_OUT[7]                   LC[7].CI_OUT
		}

		tile_class PLB_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 54);

			switchbox INT {
				mux GLOBAL_OUT[0] @[MAIN[7][1], MAIN[6][0], MAIN[7][0], MAIN[6][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[1] @[MAIN[9][1], MAIN[8][0], MAIN[9][0], MAIN[8][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[2] @[MAIN[11][1], MAIN[10][0], MAIN[11][0], MAIN[10][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[3] @[MAIN[13][1], MAIN[12][0], MAIN[13][0], MAIN[12][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux QUAD_H0[0] @[MAIN[0][5], MAIN[1][4], MAIN[1][6]] {
					QUAD_H4[0] = 0b001,
					QUAD_H4[4] = 0b011,
					QUAD_H4[9] = 0b110,
					QUAD_V0[1] = 0b100,
					QUAD_V0[6] = 0b010,
					QUAD_V4[1] = 0b101,
					QUAD_V4[7] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[1] @[MAIN[0][9], MAIN[0][10], MAIN[0][8]] {
					QUAD_H4[1] = 0b001,
					QUAD_H4[5] = 0b011,
					QUAD_H4[10] = 0b110,
					QUAD_V0[0] = 0b100,
					QUAD_V0[9] = 0b010,
					QUAD_V4[0] = 0b101,
					QUAD_V4[6] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[2] @[MAIN[0][12], MAIN[1][13], MAIN[1][11]] {
					QUAD_H4[2] = 0b001,
					QUAD_H4[6] = 0b011,
					QUAD_H4[11] = 0b110,
					QUAD_V0[3] = 0b100,
					QUAD_V0[8] = 0b010,
					QUAD_V4[3] = 0b101,
					QUAD_V4[9] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[3] @[MAIN[5][6], MAIN[4][5], MAIN[5][4]] {
					QUAD_H4[0] = 0b011,
					QUAD_H4[3] = 0b100,
					QUAD_H4[7] = 0b101,
					QUAD_V0[2] = 0b010,
					QUAD_V0[11] = 0b001,
					QUAD_V4[2] = 0b110,
					QUAD_V4[8] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[4] @[MAIN[4][8], MAIN[4][9], MAIN[4][10]] {
					QUAD_H4[1] = 0b011,
					QUAD_H4[4] = 0b100,
					QUAD_H4[8] = 0b101,
					QUAD_V0[5] = 0b010,
					QUAD_V0[10] = 0b001,
					QUAD_V4[5] = 0b110,
					QUAD_V4[11] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[5] @[MAIN[5][11], MAIN[4][12], MAIN[5][13]] {
					QUAD_H4[2] = 0b011,
					QUAD_H4[5] = 0b100,
					QUAD_H4[9] = 0b101,
					QUAD_V0[1] = 0b001,
					QUAD_V0[4] = 0b010,
					QUAD_V4[4] = 0b110,
					QUAD_V4[10] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[6] @[MAIN[9][6], MAIN[8][5], MAIN[9][4]] {
					QUAD_H4[3] = 0b011,
					QUAD_H4[6] = 0b100,
					QUAD_H4[10] = 0b101,
					QUAD_V0[0] = 0b001,
					QUAD_V0[7] = 0b010,
					QUAD_V4[1] = 0b111,
					QUAD_V4[7] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[7] @[MAIN[8][8], MAIN[8][9], MAIN[8][10]] {
					QUAD_H4[4] = 0b011,
					QUAD_H4[7] = 0b100,
					QUAD_H4[11] = 0b101,
					QUAD_V0[3] = 0b001,
					QUAD_V0[6] = 0b010,
					QUAD_V4[0] = 0b111,
					QUAD_V4[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[8] @[MAIN[8][12], MAIN[9][11], MAIN[9][13]] {
					QUAD_H4[0] = 0b011,
					QUAD_H4[5] = 0b101,
					QUAD_H4[8] = 0b010,
					QUAD_V0[2] = 0b001,
					QUAD_V0[9] = 0b100,
					QUAD_V4[3] = 0b111,
					QUAD_V4[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[9] @[MAIN[12][5], MAIN[13][6], MAIN[13][4]] {
					QUAD_H4[1] = 0b011,
					QUAD_H4[6] = 0b101,
					QUAD_H4[9] = 0b010,
					QUAD_V0[5] = 0b001,
					QUAD_V0[8] = 0b100,
					QUAD_V4[2] = 0b111,
					QUAD_V4[8] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[10] @[MAIN[12][9], MAIN[12][8], MAIN[12][10]] {
					QUAD_H4[2] = 0b011,
					QUAD_H4[7] = 0b101,
					QUAD_H4[10] = 0b010,
					QUAD_V0[4] = 0b001,
					QUAD_V0[11] = 0b100,
					QUAD_V4[5] = 0b111,
					QUAD_V4[11] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[11] @[MAIN[12][12], MAIN[13][11], MAIN[13][13]] {
					QUAD_H4[3] = 0b011,
					QUAD_H4[8] = 0b101,
					QUAD_H4[11] = 0b010,
					QUAD_V0[7] = 0b001,
					QUAD_V0[10] = 0b100,
					QUAD_V4[4] = 0b111,
					QUAD_V4[10] = 0b110,
					off = 0b000,
				}
				mux QUAD_H4[0] @[MAIN[2][5], MAIN[3][4], MAIN[3][6]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[4] = 0b011,
					QUAD_H0[9] = 0b110,
					QUAD_V0[1] = 0b101,
					QUAD_V0[7] = 0b111,
					QUAD_V4[1] = 0b100,
					QUAD_V4[6] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[1] @[MAIN[2][9], MAIN[2][10], MAIN[2][8]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[5] = 0b011,
					QUAD_H0[10] = 0b110,
					QUAD_V0[0] = 0b101,
					QUAD_V0[6] = 0b111,
					QUAD_V4[0] = 0b100,
					QUAD_V4[9] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[2] @[MAIN[2][12], MAIN[3][13], MAIN[3][11]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[6] = 0b011,
					QUAD_H0[11] = 0b110,
					QUAD_V0[3] = 0b101,
					QUAD_V0[9] = 0b111,
					QUAD_V4[3] = 0b100,
					QUAD_V4[8] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[3] @[MAIN[7][6], MAIN[6][5], MAIN[7][4]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[3] = 0b100,
					QUAD_H0[7] = 0b101,
					QUAD_V0[2] = 0b110,
					QUAD_V0[8] = 0b111,
					QUAD_V4[2] = 0b010,
					QUAD_V4[11] = 0b001,
					off = 0b000,
				}
				mux QUAD_H4[4] @[MAIN[6][8], MAIN[6][9], MAIN[6][10]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[4] = 0b100,
					QUAD_H0[8] = 0b101,
					QUAD_V0[5] = 0b110,
					QUAD_V0[11] = 0b111,
					QUAD_V4[5] = 0b010,
					QUAD_V4[10] = 0b001,
					off = 0b000,
				}
				mux QUAD_H4[5] @[MAIN[7][11], MAIN[6][12], MAIN[7][13]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[5] = 0b100,
					QUAD_H0[9] = 0b101,
					QUAD_V0[4] = 0b110,
					QUAD_V0[10] = 0b111,
					QUAD_V4[1] = 0b001,
					QUAD_V4[4] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[6] @[MAIN[11][6], MAIN[10][5], MAIN[11][4]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[6] = 0b100,
					QUAD_H0[10] = 0b101,
					QUAD_V0[1] = 0b111,
					QUAD_V0[7] = 0b110,
					QUAD_V4[0] = 0b001,
					QUAD_V4[7] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[7] @[MAIN[10][8], MAIN[10][9], MAIN[10][10]] {
					QUAD_H0[4] = 0b011,
					QUAD_H0[7] = 0b100,
					QUAD_H0[11] = 0b101,
					QUAD_V0[0] = 0b111,
					QUAD_V0[6] = 0b110,
					QUAD_V4[3] = 0b001,
					QUAD_V4[6] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[8] @[MAIN[10][12], MAIN[11][11], MAIN[11][13]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[5] = 0b101,
					QUAD_H0[8] = 0b010,
					QUAD_V0[3] = 0b111,
					QUAD_V0[9] = 0b110,
					QUAD_V4[2] = 0b001,
					QUAD_V4[9] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[9] @[MAIN[14][5], MAIN[15][6], MAIN[15][4]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[6] = 0b101,
					QUAD_H0[9] = 0b010,
					QUAD_V0[2] = 0b111,
					QUAD_V0[8] = 0b110,
					QUAD_V4[5] = 0b001,
					QUAD_V4[8] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[10] @[MAIN[14][9], MAIN[14][8], MAIN[14][10]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[7] = 0b101,
					QUAD_H0[10] = 0b010,
					QUAD_V0[5] = 0b111,
					QUAD_V0[11] = 0b110,
					QUAD_V4[4] = 0b001,
					QUAD_V4[11] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[11] @[MAIN[14][12], MAIN[15][11], MAIN[15][13]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[8] = 0b101,
					QUAD_H0[11] = 0b010,
					QUAD_V0[4] = 0b111,
					QUAD_V0[10] = 0b110,
					QUAD_V4[7] = 0b001,
					QUAD_V4[10] = 0b100,
					off = 0b000,
				}
				mux QUAD_V0[0] @[MAIN[3][10], MAIN[3][9], MAIN[3][8]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[7] = 0b111,
					QUAD_H4[1] = 0b001,
					QUAD_H4[8] = 0b100,
					QUAD_V4[0] = 0b010,
					QUAD_V4[4] = 0b110,
					QUAD_V4[11] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[1] @[MAIN[2][6], MAIN[2][4], MAIN[3][5]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[6] = 0b111,
					QUAD_H4[0] = 0b001,
					QUAD_H4[7] = 0b100,
					QUAD_V4[1] = 0b010,
					QUAD_V4[5] = 0b110,
					QUAD_V4[8] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[2] @[MAIN[6][6], MAIN[6][4], MAIN[7][5]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[9] = 0b111,
					QUAD_H4[3] = 0b001,
					QUAD_H4[10] = 0b100,
					QUAD_V4[1] = 0b101,
					QUAD_V4[2] = 0b010,
					QUAD_V4[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[3] @[MAIN[2][11], MAIN[2][13], MAIN[3][12]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[8] = 0b111,
					QUAD_H4[2] = 0b001,
					QUAD_H4[9] = 0b100,
					QUAD_V4[3] = 0b010,
					QUAD_V4[7] = 0b110,
					QUAD_V4[10] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[4] @[MAIN[6][11], MAIN[6][13], MAIN[7][12]] {
					QUAD_H0[5] = 0b011,
					QUAD_H0[11] = 0b111,
					QUAD_H4[0] = 0b100,
					QUAD_H4[5] = 0b001,
					QUAD_V4[3] = 0b101,
					QUAD_V4[4] = 0b010,
					QUAD_V4[8] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[5] @[MAIN[7][10], MAIN[7][9], MAIN[7][8]] {
					QUAD_H0[4] = 0b011,
					QUAD_H0[10] = 0b111,
					QUAD_H4[4] = 0b001,
					QUAD_H4[11] = 0b100,
					QUAD_V4[0] = 0b101,
					QUAD_V4[5] = 0b010,
					QUAD_V4[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[6] @[MAIN[11][10], MAIN[11][9], MAIN[11][8]] {
					QUAD_H0[1] = 0b111,
					QUAD_H0[7] = 0b011,
					QUAD_H4[2] = 0b100,
					QUAD_H4[7] = 0b001,
					QUAD_V4[5] = 0b101,
					QUAD_V4[6] = 0b010,
					QUAD_V4[10] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[7] @[MAIN[10][6], MAIN[10][4], MAIN[11][5]] {
					QUAD_H0[0] = 0b111,
					QUAD_H0[6] = 0b011,
					QUAD_H4[1] = 0b100,
					QUAD_H4[6] = 0b001,
					QUAD_V4[2] = 0b101,
					QUAD_V4[7] = 0b010,
					QUAD_V4[11] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[8] @[MAIN[14][6], MAIN[14][4], MAIN[15][5]] {
					QUAD_H0[3] = 0b111,
					QUAD_H0[9] = 0b011,
					QUAD_H4[4] = 0b100,
					QUAD_H4[9] = 0b001,
					QUAD_V4[0] = 0b110,
					QUAD_V4[7] = 0b101,
					QUAD_V4[8] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[9] @[MAIN[10][11], MAIN[10][13], MAIN[11][12]] {
					QUAD_H0[2] = 0b111,
					QUAD_H0[8] = 0b011,
					QUAD_H4[3] = 0b100,
					QUAD_H4[8] = 0b001,
					QUAD_V4[1] = 0b110,
					QUAD_V4[4] = 0b101,
					QUAD_V4[9] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[10] @[MAIN[14][11], MAIN[14][13], MAIN[15][12]] {
					QUAD_H0[5] = 0b111,
					QUAD_H0[11] = 0b011,
					QUAD_H4[6] = 0b100,
					QUAD_H4[11] = 0b001,
					QUAD_V4[2] = 0b110,
					QUAD_V4[9] = 0b101,
					QUAD_V4[10] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[11] @[MAIN[15][10], MAIN[15][9], MAIN[15][8]] {
					QUAD_H0[4] = 0b111,
					QUAD_H0[10] = 0b011,
					QUAD_H4[5] = 0b100,
					QUAD_H4[10] = 0b001,
					QUAD_V4[3] = 0b110,
					QUAD_V4[6] = 0b101,
					QUAD_V4[11] = 0b010,
					off = 0b000,
				}
				mux QUAD_V4[0] @[MAIN[1][9], MAIN[1][10], MAIN[1][8]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[8] = 0b010,
					QUAD_H4[1] = 0b101,
					QUAD_H4[7] = 0b111,
					QUAD_V0[0] = 0b100,
					QUAD_V0[4] = 0b110,
					QUAD_V0[11] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[1] @[MAIN[0][4], MAIN[0][6], MAIN[1][5]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[7] = 0b010,
					QUAD_H4[0] = 0b101,
					QUAD_H4[6] = 0b111,
					QUAD_V0[1] = 0b100,
					QUAD_V0[5] = 0b110,
					QUAD_V0[8] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[2] @[MAIN[4][4], MAIN[4][6], MAIN[5][5]] {
					QUAD_H0[3] = 0b001,
					QUAD_H0[10] = 0b010,
					QUAD_H4[3] = 0b101,
					QUAD_H4[9] = 0b111,
					QUAD_V0[1] = 0b011,
					QUAD_V0[2] = 0b100,
					QUAD_V0[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_V4[3] @[MAIN[0][13], MAIN[0][11], MAIN[1][12]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[9] = 0b010,
					QUAD_H4[2] = 0b101,
					QUAD_H4[8] = 0b111,
					QUAD_V0[3] = 0b100,
					QUAD_V0[7] = 0b110,
					QUAD_V0[10] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[4] @[MAIN[4][13], MAIN[5][12], MAIN[4][11]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[5] = 0b010,
					QUAD_H4[5] = 0b110,
					QUAD_H4[11] = 0b111,
					QUAD_V0[3] = 0b011,
					QUAD_V0[4] = 0b100,
					QUAD_V0[8] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[5] @[MAIN[5][9], MAIN[5][10], MAIN[5][8]] {
					QUAD_H0[4] = 0b001,
					QUAD_H0[11] = 0b010,
					QUAD_H4[4] = 0b101,
					QUAD_H4[10] = 0b111,
					QUAD_V0[0] = 0b011,
					QUAD_V0[5] = 0b100,
					QUAD_V0[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_V4[6] @[MAIN[9][9], MAIN[9][8], MAIN[9][10]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[7] = 0b010,
					QUAD_H4[1] = 0b111,
					QUAD_H4[7] = 0b110,
					QUAD_V0[5] = 0b011,
					QUAD_V0[6] = 0b100,
					QUAD_V0[10] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[7] @[MAIN[8][4], MAIN[9][5], MAIN[8][6]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[6] = 0b010,
					QUAD_H4[0] = 0b111,
					QUAD_H4[6] = 0b110,
					QUAD_V0[2] = 0b011,
					QUAD_V0[7] = 0b100,
					QUAD_V0[11] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[8] @[MAIN[12][4], MAIN[13][5], MAIN[12][6]] {
					QUAD_H0[4] = 0b001,
					QUAD_H0[9] = 0b010,
					QUAD_H4[3] = 0b111,
					QUAD_H4[9] = 0b110,
					QUAD_V0[0] = 0b101,
					QUAD_V0[7] = 0b011,
					QUAD_V0[8] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[9] @[MAIN[8][13], MAIN[9][12], MAIN[8][11]] {
					QUAD_H0[3] = 0b001,
					QUAD_H0[8] = 0b010,
					QUAD_H4[2] = 0b111,
					QUAD_H4[8] = 0b110,
					QUAD_V0[1] = 0b101,
					QUAD_V0[4] = 0b011,
					QUAD_V0[9] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[10] @[MAIN[12][13], MAIN[13][12], MAIN[12][11]] {
					QUAD_H0[6] = 0b001,
					QUAD_H0[11] = 0b010,
					QUAD_H4[5] = 0b111,
					QUAD_H4[11] = 0b110,
					QUAD_V0[2] = 0b101,
					QUAD_V0[9] = 0b011,
					QUAD_V0[10] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[11] @[MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					QUAD_H0[5] = 0b001,
					QUAD_H0[10] = 0b010,
					QUAD_H4[4] = 0b111,
					QUAD_H4[10] = 0b110,
					QUAD_V0[3] = 0b101,
					QUAD_V0[6] = 0b011,
					QUAD_V0[11] = 0b100,
					off = 0b000,
				}
				mux LONG_H0[0] @[MAIN[4][3], MAIN[5][3]] {
					LONG_H12[0] = 0b01,
					LONG_V0[1] = 0b10,
					LONG_V12[1] = 0b11,
					off = 0b00,
				}
				mux LONG_H0[1] @[MAIN[12][3], MAIN[13][3]] {
					LONG_H12[1] = 0b01,
					LONG_V0[0] = 0b10,
					LONG_V12[0] = 0b11,
					off = 0b00,
				}
				mux LONG_H12[0] @[MAIN[3][3], MAIN[2][3]] {
					LONG_H0[0] = 0b11,
					LONG_V0[1] = 0b01,
					LONG_V12[1] = 0b10,
					off = 0b00,
				}
				mux LONG_H12[1] @[MAIN[11][3], MAIN[10][3]] {
					LONG_H0[1] = 0b11,
					LONG_V0[0] = 0b01,
					LONG_V12[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V0[0] @[MAIN[14][3], MAIN[15][3]] {
					LONG_H0[1] = 0b11,
					LONG_H12[1] = 0b01,
					LONG_V12[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V0[1] @[MAIN[6][3], MAIN[7][3]] {
					LONG_H0[0] = 0b11,
					LONG_H12[0] = 0b01,
					LONG_V12[1] = 0b10,
					off = 0b00,
				}
				mux LONG_V12[0] @[MAIN[8][3], MAIN[9][3]] {
					LONG_H0[1] = 0b11,
					LONG_H12[1] = 0b01,
					LONG_V0[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V12[1] @[MAIN[0][3], MAIN[1][3]] {
					LONG_H0[0] = 0b11,
					LONG_H12[0] = 0b01,
					LONG_V0[1] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[0][14], MAIN[1][14], MAIN[1][15], MAIN[1][16], MAIN[1][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b01111,
					QUAD_H0[8] = 0b10111,
					QUAD_H1[5] = 0b11111,
					QUAD_V2_W[1] = 0b00001,
					QUAD_V2_W[10] = 0b01001,
					QUAD_V3[4] = 0b00111,
					QUAD_V4[1] = 0b10011,
					QUAD_V4[9] = 0b11011,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC[0] = 0b10001,
					OUT_LC_N[0] = 0b00101,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_E[0] = 0b10101,
					OUT_LC_WN[0] = 0b11001,
				}
				mux LOCAL_0[1] @[MAIN[0][18], MAIN[1][18], MAIN[0][15], MAIN[0][16], MAIN[0][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b01111,
					QUAD_H0[9] = 0b10111,
					QUAD_H1[4] = 0b11111,
					QUAD_V2_W[0] = 0b00001,
					QUAD_V2_W[11] = 0b01001,
					QUAD_V3[5] = 0b00111,
					QUAD_V4[0] = 0b10011,
					QUAD_V4[8] = 0b11011,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC[1] = 0b10001,
					OUT_LC_N[1] = 0b00101,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_E[1] = 0b10101,
					OUT_LC_WN[1] = 0b11001,
				}
				mux LOCAL_0[2] @[MAIN[0][25], MAIN[1][25], MAIN[1][24], MAIN[1][23], MAIN[1][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b01111,
					QUAD_H0[10] = 0b10111,
					QUAD_H1[7] = 0b11111,
					QUAD_V2_W[3] = 0b00001,
					QUAD_V2_W[8] = 0b01001,
					QUAD_V3[6] = 0b00111,
					QUAD_V4[3] = 0b10011,
					QUAD_V4[11] = 0b11011,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC[2] = 0b10001,
					OUT_LC_N[2] = 0b00101,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_E[2] = 0b10101,
					OUT_LC_WN[2] = 0b11001,
				}
				mux LOCAL_0[3] @[MAIN[0][21], MAIN[1][21], MAIN[0][24], MAIN[0][23], MAIN[0][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b01111,
					QUAD_H0[11] = 0b10111,
					QUAD_H1[6] = 0b11111,
					QUAD_V2_W[2] = 0b00001,
					QUAD_V2_W[9] = 0b01001,
					QUAD_V3[7] = 0b00111,
					QUAD_V4[2] = 0b10011,
					QUAD_V4[10] = 0b11011,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC[3] = 0b10001,
					OUT_LC_N[3] = 0b00101,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_E[3] = 0b10101,
					OUT_LC_WN[3] = 0b11001,
				}
				mux LOCAL_0[4] @[MAIN[2][14], MAIN[3][14], MAIN[3][15], MAIN[3][16], MAIN[3][17]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[0] = 0b00001,
					QUAD_H0[4] = 0b01111,
					QUAD_H1[1] = 0b10111,
					QUAD_H1[9] = 0b11111,
					QUAD_V2_W[5] = 0b01001,
					QUAD_V3[0] = 0b11011,
					QUAD_V3[8] = 0b00111,
					QUAD_V4[5] = 0b10011,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC[4] = 0b10001,
					OUT_LC_N[4] = 0b00101,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_E[4] = 0b10101,
					OUT_LC_WN[4] = 0b11001,
				}
				mux LOCAL_0[5] @[MAIN[2][18], MAIN[3][18], MAIN[2][15], MAIN[2][16], MAIN[2][17]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[1] = 0b00001,
					QUAD_H0[5] = 0b01111,
					QUAD_H1[0] = 0b10111,
					QUAD_H1[8] = 0b11111,
					QUAD_V2_W[4] = 0b01001,
					QUAD_V3[1] = 0b11011,
					QUAD_V3[9] = 0b00111,
					QUAD_V4[4] = 0b10011,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC[5] = 0b10001,
					OUT_LC_N[5] = 0b00101,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_E[5] = 0b10101,
					OUT_LC_WN[5] = 0b11001,
				}
				mux LOCAL_0[6] @[MAIN[2][25], MAIN[3][25], MAIN[3][24], MAIN[3][23], MAIN[3][22]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[2] = 0b00001,
					QUAD_H0[6] = 0b01111,
					QUAD_H1[3] = 0b10111,
					QUAD_H1[11] = 0b11111,
					QUAD_V2_W[7] = 0b01001,
					QUAD_V3[2] = 0b11011,
					QUAD_V3[10] = 0b00111,
					QUAD_V4[7] = 0b10011,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC[6] = 0b10001,
					OUT_LC_N[6] = 0b00101,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_E[6] = 0b10101,
					OUT_LC_WN[6] = 0b11001,
				}
				mux LOCAL_0[7] @[MAIN[2][21], MAIN[3][21], MAIN[2][24], MAIN[2][23], MAIN[2][22]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[3] = 0b00001,
					QUAD_H0[7] = 0b01111,
					QUAD_H1[2] = 0b10111,
					QUAD_H1[10] = 0b11111,
					QUAD_V2_W[6] = 0b01001,
					QUAD_V3[3] = 0b11011,
					QUAD_V3[11] = 0b00111,
					QUAD_V4[6] = 0b10011,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC[7] = 0b10001,
					OUT_LC_N[7] = 0b00101,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_E[7] = 0b10101,
					OUT_LC_WN[7] = 0b11001,
				}
				mux LOCAL_1[0] @[MAIN[4][14], MAIN[5][14], MAIN[5][15], MAIN[5][16], MAIN[5][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b01111,
					QUAD_H0[8] = 0b10111,
					QUAD_H1[5] = 0b11111,
					QUAD_V2_W[1] = 0b01001,
					QUAD_V3[4] = 0b00111,
					QUAD_V4[1] = 0b10011,
					QUAD_V4[9] = 0b11011,
					QUAD_V4_W[1] = 0b00001,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC[0] = 0b10001,
					OUT_LC_N[0] = 0b00101,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_E[0] = 0b10101,
					OUT_LC_WN[0] = 0b11001,
				}
				mux LOCAL_1[1] @[MAIN[4][18], MAIN[5][18], MAIN[4][15], MAIN[4][16], MAIN[4][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b01111,
					QUAD_H0[9] = 0b10111,
					QUAD_H1[4] = 0b11111,
					QUAD_V2_W[0] = 0b01001,
					QUAD_V3[5] = 0b00111,
					QUAD_V4[0] = 0b10011,
					QUAD_V4[8] = 0b11011,
					QUAD_V4_W[0] = 0b00001,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC[1] = 0b10001,
					OUT_LC_N[1] = 0b00101,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_E[1] = 0b10101,
					OUT_LC_WN[1] = 0b11001,
				}
				mux LOCAL_1[2] @[MAIN[4][25], MAIN[5][25], MAIN[5][24], MAIN[5][23], MAIN[5][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b01111,
					QUAD_H0[10] = 0b10111,
					QUAD_H1[7] = 0b11111,
					QUAD_V2_W[3] = 0b01001,
					QUAD_V3[6] = 0b00111,
					QUAD_V4[3] = 0b10011,
					QUAD_V4[11] = 0b11011,
					QUAD_V4_W[3] = 0b00001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC[2] = 0b10001,
					OUT_LC_N[2] = 0b00101,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_E[2] = 0b10101,
					OUT_LC_WN[2] = 0b11001,
				}
				mux LOCAL_1[3] @[MAIN[4][21], MAIN[5][21], MAIN[4][24], MAIN[4][23], MAIN[4][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b01111,
					QUAD_H0[11] = 0b10111,
					QUAD_H1[6] = 0b11111,
					QUAD_V2_W[2] = 0b01001,
					QUAD_V3[7] = 0b00111,
					QUAD_V4[2] = 0b10011,
					QUAD_V4[10] = 0b11011,
					QUAD_V4_W[2] = 0b00001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC[3] = 0b10001,
					OUT_LC_N[3] = 0b00101,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_E[3] = 0b10101,
					OUT_LC_WN[3] = 0b11001,
				}
				mux LOCAL_1[4] @[MAIN[6][14], MAIN[7][14], MAIN[7][15], MAIN[7][16], MAIN[7][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[4] = 0b01111,
					QUAD_H1[1] = 0b10111,
					QUAD_H1[9] = 0b11111,
					QUAD_V2_W[5] = 0b01001,
					QUAD_V3[0] = 0b11011,
					QUAD_V3[8] = 0b00111,
					QUAD_V4[5] = 0b10011,
					QUAD_V4_W[5] = 0b00001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC[4] = 0b10001,
					OUT_LC_N[4] = 0b00101,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_E[4] = 0b10101,
					OUT_LC_WN[4] = 0b11001,
				}
				mux LOCAL_1[5] @[MAIN[6][18], MAIN[7][18], MAIN[6][15], MAIN[6][16], MAIN[6][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[5] = 0b01111,
					QUAD_H1[0] = 0b10111,
					QUAD_H1[8] = 0b11111,
					QUAD_V2_W[4] = 0b01001,
					QUAD_V3[1] = 0b11011,
					QUAD_V3[9] = 0b00111,
					QUAD_V4[4] = 0b10011,
					QUAD_V4_W[4] = 0b00001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC[5] = 0b10001,
					OUT_LC_N[5] = 0b00101,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_E[5] = 0b10101,
					OUT_LC_WN[5] = 0b11001,
				}
				mux LOCAL_1[6] @[MAIN[6][25], MAIN[7][25], MAIN[7][24], MAIN[7][23], MAIN[7][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[6] = 0b01111,
					QUAD_H1[3] = 0b10111,
					QUAD_H1[11] = 0b11111,
					QUAD_V2_W[7] = 0b01001,
					QUAD_V3[2] = 0b11011,
					QUAD_V3[10] = 0b00111,
					QUAD_V4[7] = 0b10011,
					QUAD_V4_W[7] = 0b00001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC[6] = 0b10001,
					OUT_LC_N[6] = 0b00101,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_E[6] = 0b10101,
					OUT_LC_WN[6] = 0b11001,
				}
				mux LOCAL_1[7] @[MAIN[6][21], MAIN[7][21], MAIN[6][24], MAIN[6][23], MAIN[6][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[7] = 0b01111,
					QUAD_H1[2] = 0b10111,
					QUAD_H1[10] = 0b11111,
					QUAD_V2_W[6] = 0b01001,
					QUAD_V3[3] = 0b11011,
					QUAD_V3[11] = 0b00111,
					QUAD_V4[6] = 0b10011,
					QUAD_V4_W[6] = 0b00001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC[7] = 0b10001,
					OUT_LC_N[7] = 0b00101,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_E[7] = 0b10101,
					OUT_LC_WN[7] = 0b11001,
				}
				mux LOCAL_2[0] @[MAIN[8][14], MAIN[9][14], MAIN[9][15], MAIN[9][16], MAIN[9][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V1[4] = 0b00111,
					QUAD_V2[1] = 0b10011,
					QUAD_V2[9] = 0b11011,
					QUAD_V2_W[9] = 0b01001,
					QUAD_V4_W[9] = 0b00001,
					LONG_V4[1] = 0b01011,
					LONG_V8[1] = 0b00011,
					LONG_V12[1] = 0b11101,
					OUT_LC[0] = 0b10001,
					OUT_LC_EN[0] = 0b11001,
					OUT_LC_ES[0] = 0b01101,
					OUT_LC_W[0] = 0b10101,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_2[1] @[MAIN[8][18], MAIN[9][18], MAIN[8][15], MAIN[8][16], MAIN[8][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V1[5] = 0b00111,
					QUAD_V2[0] = 0b10011,
					QUAD_V2[8] = 0b11011,
					QUAD_V2_W[8] = 0b01001,
					QUAD_V4_W[8] = 0b00001,
					LONG_V4[0] = 0b01011,
					LONG_V8[0] = 0b00011,
					LONG_V12[0] = 0b11101,
					OUT_LC[1] = 0b10001,
					OUT_LC_EN[1] = 0b11001,
					OUT_LC_ES[1] = 0b01101,
					OUT_LC_W[1] = 0b10101,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_2[2] @[MAIN[8][25], MAIN[9][25], MAIN[9][24], MAIN[9][23], MAIN[9][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V1[6] = 0b00111,
					QUAD_V2[3] = 0b10011,
					QUAD_V2[11] = 0b11011,
					QUAD_V2_W[11] = 0b01001,
					QUAD_V4_W[11] = 0b00001,
					LONG_V3[0] = 0b01011,
					LONG_V7[0] = 0b00011,
					LONG_V11[0] = 0b11101,
					OUT_LC[2] = 0b10001,
					OUT_LC_EN[2] = 0b11001,
					OUT_LC_ES[2] = 0b01101,
					OUT_LC_W[2] = 0b10101,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_2[3] @[MAIN[8][21], MAIN[9][21], MAIN[8][24], MAIN[8][23], MAIN[8][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V1[7] = 0b00111,
					QUAD_V2[2] = 0b10011,
					QUAD_V2[10] = 0b11011,
					QUAD_V2_W[10] = 0b01001,
					QUAD_V4_W[10] = 0b00001,
					LONG_V3[1] = 0b01011,
					LONG_V7[1] = 0b00011,
					LONG_V11[1] = 0b11101,
					OUT_LC[3] = 0b10001,
					OUT_LC_EN[3] = 0b11001,
					OUT_LC_ES[3] = 0b01101,
					OUT_LC_W[3] = 0b10101,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_2[4] @[MAIN[10][14], MAIN[11][14], MAIN[11][15], MAIN[11][16], MAIN[11][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[4] = 0b01111,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b00111,
					QUAD_V1_W[0] = 0b01001,
					QUAD_V2[5] = 0b10011,
					QUAD_V3_W[0] = 0b00001,
					LONG_V2[1] = 0b01011,
					LONG_V6[1] = 0b00011,
					LONG_V10[1] = 0b11101,
					OUT_LC[4] = 0b10001,
					OUT_LC_EN[4] = 0b11001,
					OUT_LC_ES[4] = 0b01101,
					OUT_LC_W[4] = 0b10101,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_2[5] @[MAIN[10][18], MAIN[11][18], MAIN[10][15], MAIN[10][16], MAIN[10][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[5] = 0b01111,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b00111,
					QUAD_V1_W[1] = 0b01001,
					QUAD_V2[4] = 0b10011,
					QUAD_V3_W[1] = 0b00001,
					LONG_V2[0] = 0b01011,
					LONG_V6[0] = 0b00011,
					LONG_V10[0] = 0b11101,
					OUT_LC[5] = 0b10001,
					OUT_LC_EN[5] = 0b11001,
					OUT_LC_ES[5] = 0b01101,
					OUT_LC_W[5] = 0b10101,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_2[6] @[MAIN[10][25], MAIN[11][25], MAIN[11][24], MAIN[11][23], MAIN[11][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[6] = 0b01111,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b00111,
					QUAD_V1_W[2] = 0b01001,
					QUAD_V2[7] = 0b10011,
					QUAD_V3_W[2] = 0b00001,
					LONG_V1[0] = 0b01011,
					LONG_V5[0] = 0b00011,
					LONG_V9[0] = 0b11101,
					OUT_LC[6] = 0b10001,
					OUT_LC_EN[6] = 0b11001,
					OUT_LC_ES[6] = 0b01101,
					OUT_LC_W[6] = 0b10101,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_2[7] @[MAIN[10][21], MAIN[11][21], MAIN[10][24], MAIN[10][23], MAIN[10][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[7] = 0b01111,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b00111,
					QUAD_V1_W[3] = 0b01001,
					QUAD_V2[6] = 0b10011,
					QUAD_V3_W[3] = 0b00001,
					LONG_V1[1] = 0b01011,
					LONG_V5[1] = 0b00011,
					LONG_V9[1] = 0b11101,
					OUT_LC[7] = 0b10001,
					OUT_LC_EN[7] = 0b11001,
					OUT_LC_ES[7] = 0b01101,
					OUT_LC_W[7] = 0b10101,
					OUT_LC_WS[7] = 0b00101,
				}
				mux LOCAL_3[0] @[MAIN[12][14], MAIN[13][14], MAIN[13][15], MAIN[13][16], MAIN[13][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V1[4] = 0b00111,
					QUAD_V1_W[4] = 0b01001,
					QUAD_V2[1] = 0b10011,
					QUAD_V2[9] = 0b11011,
					QUAD_V3_W[4] = 0b00001,
					LONG_V4[1] = 0b01011,
					LONG_V8[1] = 0b00011,
					LONG_V12[1] = 0b11101,
					OUT_LC[0] = 0b10001,
					OUT_LC_EN[0] = 0b11001,
					OUT_LC_ES[0] = 0b01101,
					OUT_LC_W[0] = 0b10101,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_3[1] @[MAIN[12][18], MAIN[13][18], MAIN[12][15], MAIN[12][16], MAIN[12][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V1[5] = 0b00111,
					QUAD_V1_W[5] = 0b01001,
					QUAD_V2[0] = 0b10011,
					QUAD_V2[8] = 0b11011,
					QUAD_V3_W[5] = 0b00001,
					LONG_V4[0] = 0b01011,
					LONG_V8[0] = 0b00011,
					LONG_V12[0] = 0b11101,
					OUT_LC[1] = 0b10001,
					OUT_LC_EN[1] = 0b11001,
					OUT_LC_ES[1] = 0b01101,
					OUT_LC_W[1] = 0b10101,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_3[2] @[MAIN[12][25], MAIN[13][25], MAIN[13][24], MAIN[13][23], MAIN[13][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V1[6] = 0b00111,
					QUAD_V1_W[6] = 0b01001,
					QUAD_V2[3] = 0b10011,
					QUAD_V2[11] = 0b11011,
					QUAD_V3_W[6] = 0b00001,
					LONG_V3[0] = 0b01011,
					LONG_V7[0] = 0b00011,
					LONG_V11[0] = 0b11101,
					OUT_LC[2] = 0b10001,
					OUT_LC_EN[2] = 0b11001,
					OUT_LC_ES[2] = 0b01101,
					OUT_LC_W[2] = 0b10101,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_3[3] @[MAIN[12][21], MAIN[13][21], MAIN[12][24], MAIN[12][23], MAIN[12][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V1[7] = 0b00111,
					QUAD_V1_W[7] = 0b01001,
					QUAD_V2[2] = 0b10011,
					QUAD_V2[10] = 0b11011,
					QUAD_V3_W[7] = 0b00001,
					LONG_V3[1] = 0b01011,
					LONG_V7[1] = 0b00011,
					LONG_V11[1] = 0b11101,
					OUT_LC[3] = 0b10001,
					OUT_LC_EN[3] = 0b11001,
					OUT_LC_ES[3] = 0b01101,
					OUT_LC_W[3] = 0b10101,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_3[4] @[MAIN[14][14], MAIN[15][14], MAIN[15][15], MAIN[15][16], MAIN[15][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[4] = 0b01111,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b00111,
					QUAD_V1_W[8] = 0b01001,
					QUAD_V2[5] = 0b10011,
					QUAD_V3_W[8] = 0b00001,
					LONG_V2[1] = 0b01011,
					LONG_V6[1] = 0b00011,
					LONG_V10[1] = 0b11101,
					OUT_LC[4] = 0b10001,
					OUT_LC_EN[4] = 0b11001,
					OUT_LC_ES[4] = 0b01101,
					OUT_LC_W[4] = 0b10101,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_3[5] @[MAIN[14][18], MAIN[15][18], MAIN[14][15], MAIN[14][16], MAIN[14][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[5] = 0b01111,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b00111,
					QUAD_V1_W[9] = 0b01001,
					QUAD_V2[4] = 0b10011,
					QUAD_V3_W[9] = 0b00001,
					LONG_V2[0] = 0b01011,
					LONG_V6[0] = 0b00011,
					LONG_V10[0] = 0b11101,
					OUT_LC[5] = 0b10001,
					OUT_LC_EN[5] = 0b11001,
					OUT_LC_ES[5] = 0b01101,
					OUT_LC_W[5] = 0b10101,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_3[6] @[MAIN[14][25], MAIN[15][25], MAIN[15][24], MAIN[15][23], MAIN[15][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[6] = 0b01111,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b00111,
					QUAD_V1_W[10] = 0b01001,
					QUAD_V2[7] = 0b10011,
					QUAD_V3_W[10] = 0b00001,
					LONG_V1[0] = 0b01011,
					LONG_V5[0] = 0b00011,
					LONG_V9[0] = 0b11101,
					OUT_LC[6] = 0b10001,
					OUT_LC_EN[6] = 0b11001,
					OUT_LC_ES[6] = 0b01101,
					OUT_LC_W[6] = 0b10101,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_3[7] @[MAIN[14][21], MAIN[15][21], MAIN[14][24], MAIN[14][23], MAIN[14][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[7] = 0b01111,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b00111,
					QUAD_V1_W[11] = 0b01001,
					QUAD_V2[6] = 0b10011,
					QUAD_V3_W[11] = 0b00001,
					LONG_V1[1] = 0b01011,
					LONG_V5[1] = 0b00011,
					LONG_V9[1] = 0b11101,
					OUT_LC[7] = 0b10001,
					OUT_LC_EN[7] = 0b11001,
					OUT_LC_ES[7] = 0b01101,
					OUT_LC_W[7] = 0b10101,
					OUT_LC_WS[7] = 0b00101,
				}
				mux IMUX_LC_I0[0] @[MAIN[1][28], MAIN[1][27], MAIN[0][26], MAIN[1][26], MAIN[1][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[1] @[MAIN[3][28], MAIN[3][27], MAIN[2][26], MAIN[3][26], MAIN[3][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[2] @[MAIN[5][28], MAIN[5][27], MAIN[4][26], MAIN[5][26], MAIN[5][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[3] @[MAIN[7][28], MAIN[7][27], MAIN[6][26], MAIN[7][26], MAIN[7][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[4] @[MAIN[9][28], MAIN[9][27], MAIN[8][26], MAIN[9][26], MAIN[9][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[5] @[MAIN[11][28], MAIN[11][27], MAIN[10][26], MAIN[11][26], MAIN[11][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[6] @[MAIN[13][28], MAIN[13][27], MAIN[12][26], MAIN[13][26], MAIN[13][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[7] @[MAIN[15][28], MAIN[15][27], MAIN[14][26], MAIN[15][26], MAIN[15][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[0] @[MAIN[0][28], MAIN[0][27], MAIN[0][30], MAIN[1][30], MAIN[0][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[1] @[MAIN[2][28], MAIN[2][27], MAIN[2][30], MAIN[3][30], MAIN[2][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[2] @[MAIN[4][28], MAIN[4][27], MAIN[4][30], MAIN[5][30], MAIN[4][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[3] @[MAIN[6][28], MAIN[6][27], MAIN[6][30], MAIN[7][30], MAIN[6][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[4] @[MAIN[8][28], MAIN[8][27], MAIN[8][30], MAIN[9][30], MAIN[8][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[5] @[MAIN[10][28], MAIN[10][27], MAIN[10][30], MAIN[11][30], MAIN[10][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[6] @[MAIN[12][28], MAIN[12][27], MAIN[12][30], MAIN[13][30], MAIN[12][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[7] @[MAIN[14][28], MAIN[14][27], MAIN[14][30], MAIN[15][30], MAIN[14][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[0] @[MAIN[1][33], MAIN[1][34], MAIN[0][35], MAIN[1][35], MAIN[1][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[1] @[MAIN[3][33], MAIN[3][34], MAIN[2][35], MAIN[3][35], MAIN[3][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[2] @[MAIN[5][33], MAIN[5][34], MAIN[4][35], MAIN[5][35], MAIN[5][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[3] @[MAIN[7][33], MAIN[7][34], MAIN[6][35], MAIN[7][35], MAIN[7][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[4] @[MAIN[9][33], MAIN[9][34], MAIN[8][35], MAIN[9][35], MAIN[9][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[5] @[MAIN[11][33], MAIN[11][34], MAIN[10][35], MAIN[11][35], MAIN[11][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[6] @[MAIN[13][33], MAIN[13][34], MAIN[12][35], MAIN[13][35], MAIN[13][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[7] @[MAIN[15][33], MAIN[15][34], MAIN[14][35], MAIN[15][35], MAIN[15][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I3[0] @[MAIN[0][33], MAIN[0][34], MAIN[0][31], MAIN[1][31], MAIN[0][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[0] = 0b00001,
				}
				mux IMUX_LC_I3[1] @[MAIN[2][33], MAIN[2][34], MAIN[2][31], MAIN[3][31], MAIN[2][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[1] = 0b00001,
				}
				mux IMUX_LC_I3[2] @[MAIN[4][33], MAIN[4][34], MAIN[4][31], MAIN[5][31], MAIN[4][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[2] = 0b00001,
				}
				mux IMUX_LC_I3[3] @[MAIN[6][33], MAIN[6][34], MAIN[6][31], MAIN[7][31], MAIN[6][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[3] = 0b00001,
				}
				mux IMUX_LC_I3[4] @[MAIN[8][33], MAIN[8][34], MAIN[8][31], MAIN[9][31], MAIN[8][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[4] = 0b00001,
				}
				mux IMUX_LC_I3[5] @[MAIN[10][33], MAIN[10][34], MAIN[10][31], MAIN[11][31], MAIN[10][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[5] = 0b00001,
				}
				mux IMUX_LC_I3[6] @[MAIN[12][33], MAIN[12][34], MAIN[12][31], MAIN[13][31], MAIN[12][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
					LC_CI_OUT[6] = 0b00001,
				}
				mux IMUX_LC_I3[7] @[MAIN[14][33], MAIN[14][34], MAIN[14][31], MAIN[15][31], MAIN[14][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
					LC_CI_OUT[7] = 0b00001,
				}
				mux IMUX_CLK @[MAIN[3][2], MAIN[2][1], MAIN[2][0], MAIN[3][0], MAIN[2][2]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_1[1] = 0b10011,
					LOCAL_2[0] = 0b10101,
					LOCAL_3[1] = 0b10111,
				}
				mux IMUX_RST @[MAIN[15][1], MAIN[14][0], MAIN[15][0], MAIN[14][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[2] = 0b0011,
					GLOBAL[4] = 0b0101,
					GLOBAL[6] = 0b0111,
					LOCAL_0[4] = 0b1001,
					LOCAL_1[5] = 0b1011,
					LOCAL_2[4] = 0b1101,
					LOCAL_3[5] = 0b1111,
				}
				mux IMUX_CE @[MAIN[5][1], MAIN[4][0], MAIN[5][0], MAIN[4][1]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_2[2] = 0b1101,
					LOCAL_3[3] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[1][46];
				progbuf QUAD_H0[2] = OUT_LC[1] @MAIN[3][46];
				progbuf QUAD_H0[4] = OUT_LC[2] @MAIN[5][46];
				progbuf QUAD_H0[6] = OUT_LC[3] @MAIN[7][46];
				progbuf QUAD_H0[8] = OUT_LC[4] @MAIN[9][46];
				progbuf QUAD_H0[10] = OUT_LC[5] @MAIN[11][46];
				progbuf QUAD_H1[0] = LONG_H1[1] @MAIN[12][19];
				progbuf QUAD_H1[1] = LONG_H0[0] @MAIN[13][19];
				progbuf QUAD_H1[1] = OUT_LC[6] @MAIN[13][46];
				progbuf QUAD_H1[2] = LONG_H3[1] @MAIN[14][19];
				progbuf QUAD_H1[3] = LONG_H2[0] @MAIN[15][19];
				progbuf QUAD_H1[3] = OUT_LC[7] @MAIN[15][46];
				progbuf QUAD_H1[4] = LONG_H5[1] @MAIN[3][1];
				progbuf QUAD_H1[5] = LONG_H4[0] @MAIN[0][2];
				progbuf QUAD_H1[5] = OUT_LC[0] @MAIN[0][46];
				progbuf QUAD_H1[6] = LONG_H7[1] @MAIN[6][2];
				progbuf QUAD_H1[7] = LONG_H6[0] @MAIN[4][2];
				progbuf QUAD_H1[7] = OUT_LC[1] @MAIN[2][46];
				progbuf QUAD_H1[8] = LONG_H9[1] @MAIN[10][2];
				progbuf QUAD_H1[9] = LONG_H8[0] @MAIN[8][2];
				progbuf QUAD_H1[9] = OUT_LC[2] @MAIN[4][46];
				progbuf QUAD_H1[10] = LONG_H11[1] @MAIN[14][2];
				progbuf QUAD_H1[11] = LONG_H10[0] @MAIN[12][2];
				progbuf QUAD_H1[11] = OUT_LC[3] @MAIN[6][46];
				progbuf QUAD_H2[0] = OUT_LC[4] @MAIN[8][46];
				progbuf QUAD_H2[2] = OUT_LC[5] @MAIN[10][46];
				progbuf QUAD_H2[4] = OUT_LC[6] @MAIN[12][46];
				progbuf QUAD_H2[6] = OUT_LC[7] @MAIN[14][46];
				progbuf QUAD_H2[8] = OUT_LC[0] @MAIN[1][47];
				progbuf QUAD_H2[10] = OUT_LC[1] @MAIN[3][47];
				progbuf QUAD_H3[1] = OUT_LC[2] @MAIN[5][47];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[7][47];
				progbuf QUAD_H3[5] = OUT_LC[4] @MAIN[9][47];
				progbuf QUAD_H3[7] = OUT_LC[5] @MAIN[11][47];
				progbuf QUAD_H3[9] = OUT_LC[6] @MAIN[13][47];
				progbuf QUAD_H3[11] = OUT_LC[7] @MAIN[15][47];
				progbuf QUAD_V1[0] = OUT_LC[2] @MAIN[5][51];
				progbuf QUAD_V1[2] = OUT_LC[3] @MAIN[7][51];
				progbuf QUAD_V1[4] = OUT_LC[4] @MAIN[8][51];
				progbuf QUAD_V1[6] = OUT_LC[5] @MAIN[10][51];
				progbuf QUAD_V1[8] = OUT_LC[6] @MAIN[12][51];
				progbuf QUAD_V1[10] = OUT_LC[7] @MAIN[14][51];
				progbuf QUAD_V1_W[1] = OUT_LC[2] @MAIN[5][53];
				progbuf QUAD_V1_W[3] = OUT_LC[3] @MAIN[7][53];
				progbuf QUAD_V1_W[5] = OUT_LC[4] @MAIN[9][53];
				progbuf QUAD_V1_W[7] = OUT_LC[5] @MAIN[11][53];
				progbuf QUAD_V1_W[9] = OUT_LC[6] @MAIN[13][53];
				progbuf QUAD_V1_W[11] = OUT_LC[7] @MAIN[15][53];
				progbuf QUAD_V2[1] = OUT_LC[4] @MAIN[9][51];
				progbuf QUAD_V2[3] = OUT_LC[5] @MAIN[11][51];
				progbuf QUAD_V2[5] = OUT_LC[6] @MAIN[13][51];
				progbuf QUAD_V2[7] = OUT_LC[7] @MAIN[15][51];
				progbuf QUAD_V2[9] = OUT_LC[0] @MAIN[1][51];
				progbuf QUAD_V2[11] = OUT_LC[1] @MAIN[3][51];
				progbuf QUAD_V2_W[0] = OUT_LC[4] @MAIN[8][53];
				progbuf QUAD_V2_W[2] = OUT_LC[5] @MAIN[10][53];
				progbuf QUAD_V2_W[4] = OUT_LC[6] @MAIN[12][53];
				progbuf QUAD_V2_W[6] = OUT_LC[7] @MAIN[14][53];
				progbuf QUAD_V2_W[8] = OUT_LC[0] @MAIN[1][53];
				progbuf QUAD_V2_W[10] = OUT_LC[1] @MAIN[3][53];
				progbuf QUAD_V3[0] = LONG_V12[0] @MAIN[1][19];
				progbuf QUAD_V3[0] = OUT_LC[6] @MAIN[13][48];
				progbuf QUAD_V3[1] = LONG_V11[1] @MAIN[0][19];
				progbuf QUAD_V3[2] = LONG_V10[0] @MAIN[3][19];
				progbuf QUAD_V3[2] = OUT_LC[7] @MAIN[15][48];
				progbuf QUAD_V3[3] = LONG_V9[1] @MAIN[2][19];
				progbuf QUAD_V3[4] = LONG_V8[0] @MAIN[5][19];
				progbuf QUAD_V3[4] = OUT_LC[0] @MAIN[1][48];
				progbuf QUAD_V3[5] = LONG_V7[1] @MAIN[4][19];
				progbuf QUAD_V3[6] = LONG_V6[0] @MAIN[7][19];
				progbuf QUAD_V3[6] = OUT_LC[1] @MAIN[3][48];
				progbuf QUAD_V3[7] = LONG_V5[1] @MAIN[6][19];
				progbuf QUAD_V3[8] = LONG_V4[0] @MAIN[9][19];
				progbuf QUAD_V3[8] = OUT_LC[2] @MAIN[5][48];
				progbuf QUAD_V3[9] = LONG_V3[1] @MAIN[8][19];
				progbuf QUAD_V3[10] = LONG_V2[0] @MAIN[11][19];
				progbuf QUAD_V3[10] = OUT_LC[3] @MAIN[7][48];
				progbuf QUAD_V3[11] = LONG_V1[1] @MAIN[10][19];
				progbuf QUAD_V3_W[1] = OUT_LC[6] @MAIN[13][52];
				progbuf QUAD_V3_W[3] = OUT_LC[7] @MAIN[15][52];
				progbuf QUAD_V3_W[5] = OUT_LC[0] @MAIN[0][53];
				progbuf QUAD_V3_W[7] = OUT_LC[1] @MAIN[2][53];
				progbuf QUAD_V3_W[9] = OUT_LC[2] @MAIN[4][53];
				progbuf QUAD_V3_W[11] = OUT_LC[3] @MAIN[6][53];
				progbuf QUAD_V4[1] = OUT_LC[0] @MAIN[0][48];
				progbuf QUAD_V4[3] = OUT_LC[1] @MAIN[2][48];
				progbuf QUAD_V4[5] = OUT_LC[2] @MAIN[4][48];
				progbuf QUAD_V4[7] = OUT_LC[3] @MAIN[6][48];
				progbuf QUAD_V4[9] = OUT_LC[4] @MAIN[9][48];
				progbuf QUAD_V4[11] = OUT_LC[5] @MAIN[11][48];
				progbuf QUAD_V4_W[0] = OUT_LC[0] @MAIN[1][52];
				progbuf QUAD_V4_W[2] = OUT_LC[1] @MAIN[3][52];
				progbuf QUAD_V4_W[4] = OUT_LC[2] @MAIN[5][52];
				progbuf QUAD_V4_W[6] = OUT_LC[3] @MAIN[7][52];
				progbuf QUAD_V4_W[8] = OUT_LC[4] @MAIN[9][52];
				progbuf QUAD_V4_W[10] = OUT_LC[5] @MAIN[11][52];
				progbuf LONG_H0[0] = OUT_LC[4] @MAIN[8][47];
				progbuf LONG_H1[1] = OUT_LC[5] @MAIN[10][47];
				progbuf LONG_H2[0] = OUT_LC[6] @MAIN[12][47];
				progbuf LONG_H3[1] = OUT_LC[7] @MAIN[14][47];
				progbuf LONG_H4[0] = OUT_LC[0] @MAIN[0][47];
				progbuf LONG_H5[1] = OUT_LC[1] @MAIN[2][47];
				progbuf LONG_H6[0] = OUT_LC[2] @MAIN[4][47];
				progbuf LONG_H7[1] = OUT_LC[3] @MAIN[6][47];
				progbuf LONG_H8[0] = OUT_LC[4] @MAIN[8][48];
				progbuf LONG_H9[1] = OUT_LC[5] @MAIN[10][48];
				progbuf LONG_H10[0] = OUT_LC[6] @MAIN[12][48];
				progbuf LONG_H11[1] = OUT_LC[7] @MAIN[14][48];
				progbuf LONG_V1[0] = OUT_LC[3] @MAIN[6][52];
				progbuf LONG_V2[1] = OUT_LC[2] @MAIN[4][52];
				progbuf LONG_V3[0] = OUT_LC[1] @MAIN[2][52];
				progbuf LONG_V4[1] = OUT_LC[0] @MAIN[0][52];
				progbuf LONG_V5[0] = OUT_LC[7] @MAIN[14][52];
				progbuf LONG_V6[1] = OUT_LC[6] @MAIN[12][52];
				progbuf LONG_V7[0] = OUT_LC[5] @MAIN[10][52];
				progbuf LONG_V8[1] = OUT_LC[4] @MAIN[8][52];
				progbuf LONG_V9[0] = OUT_LC[3] @MAIN[6][51];
				progbuf LONG_V10[1] = OUT_LC[2] @MAIN[4][51];
				progbuf LONG_V11[0] = OUT_LC[1] @MAIN[2][51];
				progbuf LONG_V12[1] = OUT_LC[0] @MAIN[0][51];
				proginv IMUX_CLK_OPTINV = IMUX_CLK @MAIN[0][0];
			}

			bel LC[0] {
				input I0 = IMUX_LC_I0[0];
				input I1 = IMUX_LC_I1[0];
				input I2 = IMUX_LC_I2[0];
				input I3 = IMUX_LC_I3[0];
				input LTIN = LC_LTIN[0];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[0];
				output O = OUT_LC[0];
				attribute CARRY_ENABLE @MAIN[0][44];
				attribute LTIN_ENABLE @MAIN[0][50];
				attribute FF_ENABLE @MAIN[0][45];
				attribute FF_SR_ASYNC @MAIN[1][45];
				attribute FF_SR_VALUE @[MAIN[1][44]];
				attribute LUT_INIT @[MAIN[0][36], MAIN[1][36], MAIN[1][37], MAIN[0][37], MAIN[0][38], MAIN[1][38], MAIN[1][39], MAIN[0][39], MAIN[0][43], MAIN[1][43], MAIN[1][42], MAIN[0][42], MAIN[0][41], MAIN[1][41], MAIN[1][40], MAIN[0][40]];
				attribute MUX_CI @[MAIN[1][49], MAIN[1][50]] {
					ZERO = 0b00,
					ONE = 0b01,
					CHAIN = 0b10,
				}
			}

			bel LC[1] {
				input I0 = IMUX_LC_I0[1];
				input I1 = IMUX_LC_I1[1];
				input I2 = IMUX_LC_I2[1];
				input I3 = IMUX_LC_I3[1];
				input LTIN = LC_LTIN[1];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[1];
				output O = OUT_LC[1];
				attribute CARRY_ENABLE @MAIN[2][44];
				attribute LTIN_ENABLE @MAIN[2][50];
				attribute FF_ENABLE @MAIN[2][45];
				attribute FF_SR_ASYNC @MAIN[3][45];
				attribute FF_SR_VALUE @[MAIN[3][44]];
				attribute LUT_INIT @[MAIN[2][36], MAIN[3][36], MAIN[3][37], MAIN[2][37], MAIN[2][38], MAIN[3][38], MAIN[3][39], MAIN[2][39], MAIN[2][43], MAIN[3][43], MAIN[3][42], MAIN[2][42], MAIN[2][41], MAIN[3][41], MAIN[3][40], MAIN[2][40]];
			}

			bel LC[2] {
				input I0 = IMUX_LC_I0[2];
				input I1 = IMUX_LC_I1[2];
				input I2 = IMUX_LC_I2[2];
				input I3 = IMUX_LC_I3[2];
				input LTIN = LC_LTIN[2];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[2];
				output O = OUT_LC[2];
				attribute CARRY_ENABLE @MAIN[4][44];
				attribute LTIN_ENABLE @MAIN[4][50];
				attribute FF_ENABLE @MAIN[4][45];
				attribute FF_SR_ASYNC @MAIN[5][45];
				attribute FF_SR_VALUE @[MAIN[5][44]];
				attribute LUT_INIT @[MAIN[4][36], MAIN[5][36], MAIN[5][37], MAIN[4][37], MAIN[4][38], MAIN[5][38], MAIN[5][39], MAIN[4][39], MAIN[4][43], MAIN[5][43], MAIN[5][42], MAIN[4][42], MAIN[4][41], MAIN[5][41], MAIN[5][40], MAIN[4][40]];
			}

			bel LC[3] {
				input I0 = IMUX_LC_I0[3];
				input I1 = IMUX_LC_I1[3];
				input I2 = IMUX_LC_I2[3];
				input I3 = IMUX_LC_I3[3];
				input LTIN = LC_LTIN[3];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[3];
				output O = OUT_LC[3];
				attribute CARRY_ENABLE @MAIN[6][44];
				attribute LTIN_ENABLE @MAIN[6][50];
				attribute FF_ENABLE @MAIN[6][45];
				attribute FF_SR_ASYNC @MAIN[7][45];
				attribute FF_SR_VALUE @[MAIN[7][44]];
				attribute LUT_INIT @[MAIN[6][36], MAIN[7][36], MAIN[7][37], MAIN[6][37], MAIN[6][38], MAIN[7][38], MAIN[7][39], MAIN[6][39], MAIN[6][43], MAIN[7][43], MAIN[7][42], MAIN[6][42], MAIN[6][41], MAIN[7][41], MAIN[7][40], MAIN[6][40]];
			}

			bel LC[4] {
				input I0 = IMUX_LC_I0[4];
				input I1 = IMUX_LC_I1[4];
				input I2 = IMUX_LC_I2[4];
				input I3 = IMUX_LC_I3[4];
				input LTIN = LC_LTIN[4];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[4];
				output O = OUT_LC[4];
				attribute CARRY_ENABLE @MAIN[8][44];
				attribute LTIN_ENABLE @MAIN[8][50];
				attribute FF_ENABLE @MAIN[8][45];
				attribute FF_SR_ASYNC @MAIN[9][45];
				attribute FF_SR_VALUE @[MAIN[9][44]];
				attribute LUT_INIT @[MAIN[8][36], MAIN[9][36], MAIN[9][37], MAIN[8][37], MAIN[8][38], MAIN[9][38], MAIN[9][39], MAIN[8][39], MAIN[8][43], MAIN[9][43], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[9][41], MAIN[9][40], MAIN[8][40]];
			}

			bel LC[5] {
				input I0 = IMUX_LC_I0[5];
				input I1 = IMUX_LC_I1[5];
				input I2 = IMUX_LC_I2[5];
				input I3 = IMUX_LC_I3[5];
				input LTIN = LC_LTIN[5];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[5];
				output O = OUT_LC[5];
				attribute CARRY_ENABLE @MAIN[10][44];
				attribute LTIN_ENABLE @MAIN[10][50];
				attribute FF_ENABLE @MAIN[10][45];
				attribute FF_SR_ASYNC @MAIN[11][45];
				attribute FF_SR_VALUE @[MAIN[11][44]];
				attribute LUT_INIT @[MAIN[10][36], MAIN[11][36], MAIN[11][37], MAIN[10][37], MAIN[10][38], MAIN[11][38], MAIN[11][39], MAIN[10][39], MAIN[10][43], MAIN[11][43], MAIN[11][42], MAIN[10][42], MAIN[10][41], MAIN[11][41], MAIN[11][40], MAIN[10][40]];
			}

			bel LC[6] {
				input I0 = IMUX_LC_I0[6];
				input I1 = IMUX_LC_I1[6];
				input I2 = IMUX_LC_I2[6];
				input I3 = IMUX_LC_I3[6];
				input LTIN = LC_LTIN[6];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[6];
				output O = OUT_LC[6];
				attribute CARRY_ENABLE @MAIN[12][44];
				attribute LTIN_ENABLE @MAIN[12][50];
				attribute FF_ENABLE @MAIN[12][45];
				attribute FF_SR_ASYNC @MAIN[13][45];
				attribute FF_SR_VALUE @[MAIN[13][44]];
				attribute LUT_INIT @[MAIN[12][36], MAIN[13][36], MAIN[13][37], MAIN[12][37], MAIN[12][38], MAIN[13][38], MAIN[13][39], MAIN[12][39], MAIN[12][43], MAIN[13][43], MAIN[13][42], MAIN[12][42], MAIN[12][41], MAIN[13][41], MAIN[13][40], MAIN[12][40]];
			}

			bel LC[7] {
				input I0 = IMUX_LC_I0[7];
				input I1 = IMUX_LC_I1[7];
				input I2 = IMUX_LC_I2[7];
				input I3 = IMUX_LC_I3[7];
				input LTIN = LC_LTIN[7];
				input CE = IMUX_CE;
				input RST = IMUX_RST;
				input CLK = IMUX_CLK_OPTINV;
				output CI_OUT = LC_CI_OUT[7];
				output O = OUT_LC[7];
				attribute CARRY_ENABLE @MAIN[14][44];
				attribute LTIN_ENABLE @MAIN[14][50];
				attribute FF_ENABLE @MAIN[14][45];
				attribute FF_SR_ASYNC @MAIN[15][45];
				attribute FF_SR_VALUE @[MAIN[15][44]];
				attribute LUT_INIT @[MAIN[14][36], MAIN[15][36], MAIN[15][37], MAIN[14][37], MAIN[14][38], MAIN[15][38], MAIN[15][39], MAIN[14][39], MAIN[14][43], MAIN[15][43], MAIN[15][42], MAIN[14][42], MAIN[14][41], MAIN[15][41], MAIN[15][40], MAIN[14][40]];
			}

			// wire IMUX_LC_I0[0]                  LC[0].I0
			// wire IMUX_LC_I0[1]                  LC[1].I0
			// wire IMUX_LC_I0[2]                  LC[2].I0
			// wire IMUX_LC_I0[3]                  LC[3].I0
			// wire IMUX_LC_I0[4]                  LC[4].I0
			// wire IMUX_LC_I0[5]                  LC[5].I0
			// wire IMUX_LC_I0[6]                  LC[6].I0
			// wire IMUX_LC_I0[7]                  LC[7].I0
			// wire IMUX_LC_I1[0]                  LC[0].I1
			// wire IMUX_LC_I1[1]                  LC[1].I1
			// wire IMUX_LC_I1[2]                  LC[2].I1
			// wire IMUX_LC_I1[3]                  LC[3].I1
			// wire IMUX_LC_I1[4]                  LC[4].I1
			// wire IMUX_LC_I1[5]                  LC[5].I1
			// wire IMUX_LC_I1[6]                  LC[6].I1
			// wire IMUX_LC_I1[7]                  LC[7].I1
			// wire IMUX_LC_I2[0]                  LC[0].I2
			// wire IMUX_LC_I2[1]                  LC[1].I2
			// wire IMUX_LC_I2[2]                  LC[2].I2
			// wire IMUX_LC_I2[3]                  LC[3].I2
			// wire IMUX_LC_I2[4]                  LC[4].I2
			// wire IMUX_LC_I2[5]                  LC[5].I2
			// wire IMUX_LC_I2[6]                  LC[6].I2
			// wire IMUX_LC_I2[7]                  LC[7].I2
			// wire IMUX_LC_I3[0]                  LC[0].I3
			// wire IMUX_LC_I3[1]                  LC[1].I3
			// wire IMUX_LC_I3[2]                  LC[2].I3
			// wire IMUX_LC_I3[3]                  LC[3].I3
			// wire IMUX_LC_I3[4]                  LC[4].I3
			// wire IMUX_LC_I3[5]                  LC[5].I3
			// wire IMUX_LC_I3[6]                  LC[6].I3
			// wire IMUX_LC_I3[7]                  LC[7].I3
			// wire IMUX_CLK_OPTINV                LC[0].CLK LC[1].CLK LC[2].CLK LC[3].CLK LC[4].CLK LC[5].CLK LC[6].CLK LC[7].CLK
			// wire IMUX_RST                       LC[0].RST LC[1].RST LC[2].RST LC[3].RST LC[4].RST LC[5].RST LC[6].RST LC[7].RST
			// wire IMUX_CE                        LC[0].CE LC[1].CE LC[2].CE LC[3].CE LC[4].CE LC[5].CE LC[6].CE LC[7].CE
			// wire OUT_LC[0]                      LC[0].O
			// wire OUT_LC[1]                      LC[1].O
			// wire OUT_LC[2]                      LC[2].O
			// wire OUT_LC[3]                      LC[3].O
			// wire OUT_LC[4]                      LC[4].O
			// wire OUT_LC[5]                      LC[5].O
			// wire OUT_LC[6]                      LC[6].O
			// wire OUT_LC[7]                      LC[7].O
			// wire LC_LTIN[0]                     LC[0].LTIN
			// wire LC_LTIN[1]                     LC[1].LTIN
			// wire LC_LTIN[2]                     LC[2].LTIN
			// wire LC_LTIN[3]                     LC[3].LTIN
			// wire LC_LTIN[4]                     LC[4].LTIN
			// wire LC_LTIN[5]                     LC[5].LTIN
			// wire LC_LTIN[6]                     LC[6].LTIN
			// wire LC_LTIN[7]                     LC[7].LTIN
			// wire LC_CI_OUT[0]                   LC[0].CI_OUT
			// wire LC_CI_OUT[1]                   LC[1].CI_OUT
			// wire LC_CI_OUT[2]                   LC[2].CI_OUT
			// wire LC_CI_OUT[3]                   LC[3].CI_OUT
			// wire LC_CI_OUT[4]                   LC[4].CI_OUT
			// wire LC_CI_OUT[5]                   LC[5].CI_OUT
			// wire LC_CI_OUT[6]                   LC[6].CI_OUT
			// wire LC_CI_OUT[7]                   LC[7].CI_OUT
		}

		tile_class INT_BRAM {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux GLOBAL_OUT[0] @[MAIN[7][1], MAIN[6][0], MAIN[7][0], MAIN[6][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[1] @[MAIN[9][1], MAIN[8][0], MAIN[9][0], MAIN[8][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[2] @[MAIN[11][1], MAIN[10][0], MAIN[11][0], MAIN[10][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux GLOBAL_OUT[3] @[MAIN[13][1], MAIN[12][0], MAIN[13][0], MAIN[12][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[1] = 0b0011,
					GLOBAL[2] = 0b0101,
					GLOBAL[3] = 0b0111,
					GLOBAL[4] = 0b1001,
					GLOBAL[5] = 0b1011,
					GLOBAL[6] = 0b1101,
					GLOBAL[7] = 0b1111,
				}
				mux QUAD_H0[0] @[MAIN[0][5], MAIN[1][4], MAIN[1][6]] {
					QUAD_H4[0] = 0b001,
					QUAD_H4[4] = 0b011,
					QUAD_H4[9] = 0b110,
					QUAD_V0[1] = 0b100,
					QUAD_V0[6] = 0b010,
					QUAD_V4[1] = 0b101,
					QUAD_V4[7] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[1] @[MAIN[0][9], MAIN[0][10], MAIN[0][8]] {
					QUAD_H4[1] = 0b001,
					QUAD_H4[5] = 0b011,
					QUAD_H4[10] = 0b110,
					QUAD_V0[0] = 0b100,
					QUAD_V0[9] = 0b010,
					QUAD_V4[0] = 0b101,
					QUAD_V4[6] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[2] @[MAIN[0][12], MAIN[1][13], MAIN[1][11]] {
					QUAD_H4[2] = 0b001,
					QUAD_H4[6] = 0b011,
					QUAD_H4[11] = 0b110,
					QUAD_V0[3] = 0b100,
					QUAD_V0[8] = 0b010,
					QUAD_V4[3] = 0b101,
					QUAD_V4[9] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[3] @[MAIN[5][6], MAIN[4][5], MAIN[5][4]] {
					QUAD_H4[0] = 0b011,
					QUAD_H4[3] = 0b100,
					QUAD_H4[7] = 0b101,
					QUAD_V0[2] = 0b010,
					QUAD_V0[11] = 0b001,
					QUAD_V4[2] = 0b110,
					QUAD_V4[8] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[4] @[MAIN[4][8], MAIN[4][9], MAIN[4][10]] {
					QUAD_H4[1] = 0b011,
					QUAD_H4[4] = 0b100,
					QUAD_H4[8] = 0b101,
					QUAD_V0[5] = 0b010,
					QUAD_V0[10] = 0b001,
					QUAD_V4[5] = 0b110,
					QUAD_V4[11] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[5] @[MAIN[5][11], MAIN[4][12], MAIN[5][13]] {
					QUAD_H4[2] = 0b011,
					QUAD_H4[5] = 0b100,
					QUAD_H4[9] = 0b101,
					QUAD_V0[1] = 0b001,
					QUAD_V0[4] = 0b010,
					QUAD_V4[4] = 0b110,
					QUAD_V4[10] = 0b111,
					off = 0b000,
				}
				mux QUAD_H0[6] @[MAIN[9][6], MAIN[8][5], MAIN[9][4]] {
					QUAD_H4[3] = 0b011,
					QUAD_H4[6] = 0b100,
					QUAD_H4[10] = 0b101,
					QUAD_V0[0] = 0b001,
					QUAD_V0[7] = 0b010,
					QUAD_V4[1] = 0b111,
					QUAD_V4[7] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[7] @[MAIN[8][8], MAIN[8][9], MAIN[8][10]] {
					QUAD_H4[4] = 0b011,
					QUAD_H4[7] = 0b100,
					QUAD_H4[11] = 0b101,
					QUAD_V0[3] = 0b001,
					QUAD_V0[6] = 0b010,
					QUAD_V4[0] = 0b111,
					QUAD_V4[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[8] @[MAIN[8][12], MAIN[9][11], MAIN[9][13]] {
					QUAD_H4[0] = 0b011,
					QUAD_H4[5] = 0b101,
					QUAD_H4[8] = 0b010,
					QUAD_V0[2] = 0b001,
					QUAD_V0[9] = 0b100,
					QUAD_V4[3] = 0b111,
					QUAD_V4[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[9] @[MAIN[12][5], MAIN[13][6], MAIN[13][4]] {
					QUAD_H4[1] = 0b011,
					QUAD_H4[6] = 0b101,
					QUAD_H4[9] = 0b010,
					QUAD_V0[5] = 0b001,
					QUAD_V0[8] = 0b100,
					QUAD_V4[2] = 0b111,
					QUAD_V4[8] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[10] @[MAIN[12][9], MAIN[12][8], MAIN[12][10]] {
					QUAD_H4[2] = 0b011,
					QUAD_H4[7] = 0b101,
					QUAD_H4[10] = 0b010,
					QUAD_V0[4] = 0b001,
					QUAD_V0[11] = 0b100,
					QUAD_V4[5] = 0b111,
					QUAD_V4[11] = 0b110,
					off = 0b000,
				}
				mux QUAD_H0[11] @[MAIN[12][12], MAIN[13][11], MAIN[13][13]] {
					QUAD_H4[3] = 0b011,
					QUAD_H4[8] = 0b101,
					QUAD_H4[11] = 0b010,
					QUAD_V0[7] = 0b001,
					QUAD_V0[10] = 0b100,
					QUAD_V4[4] = 0b111,
					QUAD_V4[10] = 0b110,
					off = 0b000,
				}
				mux QUAD_H4[0] @[MAIN[2][5], MAIN[3][4], MAIN[3][6]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[4] = 0b011,
					QUAD_H0[9] = 0b110,
					QUAD_V0[1] = 0b101,
					QUAD_V0[7] = 0b111,
					QUAD_V4[1] = 0b100,
					QUAD_V4[6] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[1] @[MAIN[2][9], MAIN[2][10], MAIN[2][8]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[5] = 0b011,
					QUAD_H0[10] = 0b110,
					QUAD_V0[0] = 0b101,
					QUAD_V0[6] = 0b111,
					QUAD_V4[0] = 0b100,
					QUAD_V4[9] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[2] @[MAIN[2][12], MAIN[3][13], MAIN[3][11]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[6] = 0b011,
					QUAD_H0[11] = 0b110,
					QUAD_V0[3] = 0b101,
					QUAD_V0[9] = 0b111,
					QUAD_V4[3] = 0b100,
					QUAD_V4[8] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[3] @[MAIN[7][6], MAIN[6][5], MAIN[7][4]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[3] = 0b100,
					QUAD_H0[7] = 0b101,
					QUAD_V0[2] = 0b110,
					QUAD_V0[8] = 0b111,
					QUAD_V4[2] = 0b010,
					QUAD_V4[11] = 0b001,
					off = 0b000,
				}
				mux QUAD_H4[4] @[MAIN[6][8], MAIN[6][9], MAIN[6][10]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[4] = 0b100,
					QUAD_H0[8] = 0b101,
					QUAD_V0[5] = 0b110,
					QUAD_V0[11] = 0b111,
					QUAD_V4[5] = 0b010,
					QUAD_V4[10] = 0b001,
					off = 0b000,
				}
				mux QUAD_H4[5] @[MAIN[7][11], MAIN[6][12], MAIN[7][13]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[5] = 0b100,
					QUAD_H0[9] = 0b101,
					QUAD_V0[4] = 0b110,
					QUAD_V0[10] = 0b111,
					QUAD_V4[1] = 0b001,
					QUAD_V4[4] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[6] @[MAIN[11][6], MAIN[10][5], MAIN[11][4]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[6] = 0b100,
					QUAD_H0[10] = 0b101,
					QUAD_V0[1] = 0b111,
					QUAD_V0[7] = 0b110,
					QUAD_V4[0] = 0b001,
					QUAD_V4[7] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[7] @[MAIN[10][8], MAIN[10][9], MAIN[10][10]] {
					QUAD_H0[4] = 0b011,
					QUAD_H0[7] = 0b100,
					QUAD_H0[11] = 0b101,
					QUAD_V0[0] = 0b111,
					QUAD_V0[6] = 0b110,
					QUAD_V4[3] = 0b001,
					QUAD_V4[6] = 0b010,
					off = 0b000,
				}
				mux QUAD_H4[8] @[MAIN[10][12], MAIN[11][11], MAIN[11][13]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[5] = 0b101,
					QUAD_H0[8] = 0b010,
					QUAD_V0[3] = 0b111,
					QUAD_V0[9] = 0b110,
					QUAD_V4[2] = 0b001,
					QUAD_V4[9] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[9] @[MAIN[14][5], MAIN[15][6], MAIN[15][4]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[6] = 0b101,
					QUAD_H0[9] = 0b010,
					QUAD_V0[2] = 0b111,
					QUAD_V0[8] = 0b110,
					QUAD_V4[5] = 0b001,
					QUAD_V4[8] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[10] @[MAIN[14][9], MAIN[14][8], MAIN[14][10]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[7] = 0b101,
					QUAD_H0[10] = 0b010,
					QUAD_V0[5] = 0b111,
					QUAD_V0[11] = 0b110,
					QUAD_V4[4] = 0b001,
					QUAD_V4[11] = 0b100,
					off = 0b000,
				}
				mux QUAD_H4[11] @[MAIN[14][12], MAIN[15][11], MAIN[15][13]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[8] = 0b101,
					QUAD_H0[11] = 0b010,
					QUAD_V0[4] = 0b111,
					QUAD_V0[10] = 0b110,
					QUAD_V4[7] = 0b001,
					QUAD_V4[10] = 0b100,
					off = 0b000,
				}
				mux QUAD_V0[0] @[MAIN[3][10], MAIN[3][9], MAIN[3][8]] {
					QUAD_H0[1] = 0b011,
					QUAD_H0[7] = 0b111,
					QUAD_H4[1] = 0b001,
					QUAD_H4[8] = 0b100,
					QUAD_V4[0] = 0b010,
					QUAD_V4[4] = 0b110,
					QUAD_V4[11] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[1] @[MAIN[2][6], MAIN[2][4], MAIN[3][5]] {
					QUAD_H0[0] = 0b011,
					QUAD_H0[6] = 0b111,
					QUAD_H4[0] = 0b001,
					QUAD_H4[7] = 0b100,
					QUAD_V4[1] = 0b010,
					QUAD_V4[5] = 0b110,
					QUAD_V4[8] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[2] @[MAIN[6][6], MAIN[6][4], MAIN[7][5]] {
					QUAD_H0[3] = 0b011,
					QUAD_H0[9] = 0b111,
					QUAD_H4[3] = 0b001,
					QUAD_H4[10] = 0b100,
					QUAD_V4[1] = 0b101,
					QUAD_V4[2] = 0b010,
					QUAD_V4[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[3] @[MAIN[2][11], MAIN[2][13], MAIN[3][12]] {
					QUAD_H0[2] = 0b011,
					QUAD_H0[8] = 0b111,
					QUAD_H4[2] = 0b001,
					QUAD_H4[9] = 0b100,
					QUAD_V4[3] = 0b010,
					QUAD_V4[7] = 0b110,
					QUAD_V4[10] = 0b101,
					off = 0b000,
				}
				mux QUAD_V0[4] @[MAIN[6][11], MAIN[6][13], MAIN[7][12]] {
					QUAD_H0[5] = 0b011,
					QUAD_H0[11] = 0b111,
					QUAD_H4[0] = 0b100,
					QUAD_H4[5] = 0b001,
					QUAD_V4[3] = 0b101,
					QUAD_V4[4] = 0b010,
					QUAD_V4[8] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[5] @[MAIN[7][10], MAIN[7][9], MAIN[7][8]] {
					QUAD_H0[4] = 0b011,
					QUAD_H0[10] = 0b111,
					QUAD_H4[4] = 0b001,
					QUAD_H4[11] = 0b100,
					QUAD_V4[0] = 0b101,
					QUAD_V4[5] = 0b010,
					QUAD_V4[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[6] @[MAIN[11][10], MAIN[11][9], MAIN[11][8]] {
					QUAD_H0[1] = 0b111,
					QUAD_H0[7] = 0b011,
					QUAD_H4[2] = 0b100,
					QUAD_H4[7] = 0b001,
					QUAD_V4[5] = 0b101,
					QUAD_V4[6] = 0b010,
					QUAD_V4[10] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[7] @[MAIN[10][6], MAIN[10][4], MAIN[11][5]] {
					QUAD_H0[0] = 0b111,
					QUAD_H0[6] = 0b011,
					QUAD_H4[1] = 0b100,
					QUAD_H4[6] = 0b001,
					QUAD_V4[2] = 0b101,
					QUAD_V4[7] = 0b010,
					QUAD_V4[11] = 0b110,
					off = 0b000,
				}
				mux QUAD_V0[8] @[MAIN[14][6], MAIN[14][4], MAIN[15][5]] {
					QUAD_H0[3] = 0b111,
					QUAD_H0[9] = 0b011,
					QUAD_H4[4] = 0b100,
					QUAD_H4[9] = 0b001,
					QUAD_V4[0] = 0b110,
					QUAD_V4[7] = 0b101,
					QUAD_V4[8] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[9] @[MAIN[10][11], MAIN[10][13], MAIN[11][12]] {
					QUAD_H0[2] = 0b111,
					QUAD_H0[8] = 0b011,
					QUAD_H4[3] = 0b100,
					QUAD_H4[8] = 0b001,
					QUAD_V4[1] = 0b110,
					QUAD_V4[4] = 0b101,
					QUAD_V4[9] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[10] @[MAIN[14][11], MAIN[14][13], MAIN[15][12]] {
					QUAD_H0[5] = 0b111,
					QUAD_H0[11] = 0b011,
					QUAD_H4[6] = 0b100,
					QUAD_H4[11] = 0b001,
					QUAD_V4[2] = 0b110,
					QUAD_V4[9] = 0b101,
					QUAD_V4[10] = 0b010,
					off = 0b000,
				}
				mux QUAD_V0[11] @[MAIN[15][10], MAIN[15][9], MAIN[15][8]] {
					QUAD_H0[4] = 0b111,
					QUAD_H0[10] = 0b011,
					QUAD_H4[5] = 0b100,
					QUAD_H4[10] = 0b001,
					QUAD_V4[3] = 0b110,
					QUAD_V4[6] = 0b101,
					QUAD_V4[11] = 0b010,
					off = 0b000,
				}
				mux QUAD_V4[0] @[MAIN[1][9], MAIN[1][10], MAIN[1][8]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[8] = 0b010,
					QUAD_H4[1] = 0b101,
					QUAD_H4[7] = 0b111,
					QUAD_V0[0] = 0b100,
					QUAD_V0[4] = 0b110,
					QUAD_V0[11] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[1] @[MAIN[0][4], MAIN[0][6], MAIN[1][5]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[7] = 0b010,
					QUAD_H4[0] = 0b101,
					QUAD_H4[6] = 0b111,
					QUAD_V0[1] = 0b100,
					QUAD_V0[5] = 0b110,
					QUAD_V0[8] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[2] @[MAIN[4][4], MAIN[4][6], MAIN[5][5]] {
					QUAD_H0[3] = 0b001,
					QUAD_H0[10] = 0b010,
					QUAD_H4[3] = 0b101,
					QUAD_H4[9] = 0b111,
					QUAD_V0[1] = 0b011,
					QUAD_V0[2] = 0b100,
					QUAD_V0[6] = 0b110,
					off = 0b000,
				}
				mux QUAD_V4[3] @[MAIN[0][13], MAIN[0][11], MAIN[1][12]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[9] = 0b010,
					QUAD_H4[2] = 0b101,
					QUAD_H4[8] = 0b111,
					QUAD_V0[3] = 0b100,
					QUAD_V0[7] = 0b110,
					QUAD_V0[10] = 0b011,
					off = 0b000,
				}
				mux QUAD_V4[4] @[MAIN[4][13], MAIN[5][12], MAIN[4][11]] {
					QUAD_H0[0] = 0b001,
					QUAD_H0[5] = 0b010,
					QUAD_H4[5] = 0b110,
					QUAD_H4[11] = 0b111,
					QUAD_V0[3] = 0b011,
					QUAD_V0[4] = 0b100,
					QUAD_V0[8] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[5] @[MAIN[5][9], MAIN[5][10], MAIN[5][8]] {
					QUAD_H0[4] = 0b001,
					QUAD_H0[11] = 0b010,
					QUAD_H4[4] = 0b101,
					QUAD_H4[10] = 0b111,
					QUAD_V0[0] = 0b011,
					QUAD_V0[5] = 0b100,
					QUAD_V0[9] = 0b110,
					off = 0b000,
				}
				mux QUAD_V4[6] @[MAIN[9][9], MAIN[9][8], MAIN[9][10]] {
					QUAD_H0[2] = 0b001,
					QUAD_H0[7] = 0b010,
					QUAD_H4[1] = 0b111,
					QUAD_H4[7] = 0b110,
					QUAD_V0[5] = 0b011,
					QUAD_V0[6] = 0b100,
					QUAD_V0[10] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[7] @[MAIN[8][4], MAIN[9][5], MAIN[8][6]] {
					QUAD_H0[1] = 0b001,
					QUAD_H0[6] = 0b010,
					QUAD_H4[0] = 0b111,
					QUAD_H4[6] = 0b110,
					QUAD_V0[2] = 0b011,
					QUAD_V0[7] = 0b100,
					QUAD_V0[11] = 0b101,
					off = 0b000,
				}
				mux QUAD_V4[8] @[MAIN[12][4], MAIN[13][5], MAIN[12][6]] {
					QUAD_H0[4] = 0b001,
					QUAD_H0[9] = 0b010,
					QUAD_H4[3] = 0b111,
					QUAD_H4[9] = 0b110,
					QUAD_V0[0] = 0b101,
					QUAD_V0[7] = 0b011,
					QUAD_V0[8] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[9] @[MAIN[8][13], MAIN[9][12], MAIN[8][11]] {
					QUAD_H0[3] = 0b001,
					QUAD_H0[8] = 0b010,
					QUAD_H4[2] = 0b111,
					QUAD_H4[8] = 0b110,
					QUAD_V0[1] = 0b101,
					QUAD_V0[4] = 0b011,
					QUAD_V0[9] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[10] @[MAIN[12][13], MAIN[13][12], MAIN[12][11]] {
					QUAD_H0[6] = 0b001,
					QUAD_H0[11] = 0b010,
					QUAD_H4[5] = 0b111,
					QUAD_H4[11] = 0b110,
					QUAD_V0[2] = 0b101,
					QUAD_V0[9] = 0b011,
					QUAD_V0[10] = 0b100,
					off = 0b000,
				}
				mux QUAD_V4[11] @[MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					QUAD_H0[5] = 0b001,
					QUAD_H0[10] = 0b010,
					QUAD_H4[4] = 0b111,
					QUAD_H4[10] = 0b110,
					QUAD_V0[3] = 0b101,
					QUAD_V0[6] = 0b011,
					QUAD_V0[11] = 0b100,
					off = 0b000,
				}
				mux LONG_H0[0] @[MAIN[4][3], MAIN[5][3]] {
					LONG_H12[0] = 0b01,
					LONG_V0[1] = 0b10,
					LONG_V12[1] = 0b11,
					off = 0b00,
				}
				mux LONG_H0[1] @[MAIN[12][3], MAIN[13][3]] {
					LONG_H12[1] = 0b01,
					LONG_V0[0] = 0b10,
					LONG_V12[0] = 0b11,
					off = 0b00,
				}
				mux LONG_H12[0] @[MAIN[3][3], MAIN[2][3]] {
					LONG_H0[0] = 0b11,
					LONG_V0[1] = 0b01,
					LONG_V12[1] = 0b10,
					off = 0b00,
				}
				mux LONG_H12[1] @[MAIN[11][3], MAIN[10][3]] {
					LONG_H0[1] = 0b11,
					LONG_V0[0] = 0b01,
					LONG_V12[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V0[0] @[MAIN[14][3], MAIN[15][3]] {
					LONG_H0[1] = 0b11,
					LONG_H12[1] = 0b01,
					LONG_V12[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V0[1] @[MAIN[6][3], MAIN[7][3]] {
					LONG_H0[0] = 0b11,
					LONG_H12[0] = 0b01,
					LONG_V12[1] = 0b10,
					off = 0b00,
				}
				mux LONG_V12[0] @[MAIN[8][3], MAIN[9][3]] {
					LONG_H0[1] = 0b11,
					LONG_H12[1] = 0b01,
					LONG_V0[0] = 0b10,
					off = 0b00,
				}
				mux LONG_V12[1] @[MAIN[0][3], MAIN[1][3]] {
					LONG_H0[0] = 0b11,
					LONG_H12[0] = 0b01,
					LONG_V0[1] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[0][14], MAIN[1][14], MAIN[1][15], MAIN[1][16], MAIN[1][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b01111,
					QUAD_H0[8] = 0b10111,
					QUAD_H1[5] = 0b11111,
					QUAD_V2_W[1] = 0b00001,
					QUAD_V2_W[10] = 0b01001,
					QUAD_V3[4] = 0b00111,
					QUAD_V4[1] = 0b10011,
					QUAD_V4[9] = 0b11011,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC[0] = 0b10001,
					OUT_LC_N[0] = 0b00101,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_E[0] = 0b10101,
					OUT_LC_WN[0] = 0b11001,
				}
				mux LOCAL_0[1] @[MAIN[0][18], MAIN[1][18], MAIN[0][15], MAIN[0][16], MAIN[0][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b01111,
					QUAD_H0[9] = 0b10111,
					QUAD_H1[4] = 0b11111,
					QUAD_V2_W[0] = 0b00001,
					QUAD_V2_W[11] = 0b01001,
					QUAD_V3[5] = 0b00111,
					QUAD_V4[0] = 0b10011,
					QUAD_V4[8] = 0b11011,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC[1] = 0b10001,
					OUT_LC_N[1] = 0b00101,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_E[1] = 0b10101,
					OUT_LC_WN[1] = 0b11001,
				}
				mux LOCAL_0[2] @[MAIN[0][25], MAIN[1][25], MAIN[1][24], MAIN[1][23], MAIN[1][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b01111,
					QUAD_H0[10] = 0b10111,
					QUAD_H1[7] = 0b11111,
					QUAD_V2_W[3] = 0b00001,
					QUAD_V2_W[8] = 0b01001,
					QUAD_V3[6] = 0b00111,
					QUAD_V4[3] = 0b10011,
					QUAD_V4[11] = 0b11011,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC[2] = 0b10001,
					OUT_LC_N[2] = 0b00101,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_E[2] = 0b10101,
					OUT_LC_WN[2] = 0b11001,
				}
				mux LOCAL_0[3] @[MAIN[0][21], MAIN[1][21], MAIN[0][24], MAIN[0][23], MAIN[0][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b01111,
					QUAD_H0[11] = 0b10111,
					QUAD_H1[6] = 0b11111,
					QUAD_V2_W[2] = 0b00001,
					QUAD_V2_W[9] = 0b01001,
					QUAD_V3[7] = 0b00111,
					QUAD_V4[2] = 0b10011,
					QUAD_V4[10] = 0b11011,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC[3] = 0b10001,
					OUT_LC_N[3] = 0b00101,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_E[3] = 0b10101,
					OUT_LC_WN[3] = 0b11001,
				}
				mux LOCAL_0[4] @[MAIN[2][14], MAIN[3][14], MAIN[3][15], MAIN[3][16], MAIN[3][17]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[0] = 0b00001,
					QUAD_H0[4] = 0b01111,
					QUAD_H1[1] = 0b10111,
					QUAD_H1[9] = 0b11111,
					QUAD_V2_W[5] = 0b01001,
					QUAD_V3[0] = 0b11011,
					QUAD_V3[8] = 0b00111,
					QUAD_V4[5] = 0b10011,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC[4] = 0b10001,
					OUT_LC_N[4] = 0b00101,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_E[4] = 0b10101,
					OUT_LC_WN[4] = 0b11001,
				}
				mux LOCAL_0[5] @[MAIN[2][18], MAIN[3][18], MAIN[2][15], MAIN[2][16], MAIN[2][17]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[1] = 0b00001,
					QUAD_H0[5] = 0b01111,
					QUAD_H1[0] = 0b10111,
					QUAD_H1[8] = 0b11111,
					QUAD_V2_W[4] = 0b01001,
					QUAD_V3[1] = 0b11011,
					QUAD_V3[9] = 0b00111,
					QUAD_V4[4] = 0b10011,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC[5] = 0b10001,
					OUT_LC_N[5] = 0b00101,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_E[5] = 0b10101,
					OUT_LC_WN[5] = 0b11001,
				}
				mux LOCAL_0[6] @[MAIN[2][25], MAIN[3][25], MAIN[3][24], MAIN[3][23], MAIN[3][22]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[2] = 0b00001,
					QUAD_H0[6] = 0b01111,
					QUAD_H1[3] = 0b10111,
					QUAD_H1[11] = 0b11111,
					QUAD_V2_W[7] = 0b01001,
					QUAD_V3[2] = 0b11011,
					QUAD_V3[10] = 0b00111,
					QUAD_V4[7] = 0b10011,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC[6] = 0b10001,
					OUT_LC_N[6] = 0b00101,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_E[6] = 0b10101,
					OUT_LC_WN[6] = 0b11001,
				}
				mux LOCAL_0[7] @[MAIN[2][21], MAIN[3][21], MAIN[2][24], MAIN[2][23], MAIN[2][22]] {
					TIE_0 = 0b00000,
					GLOBAL_OUT[3] = 0b00001,
					QUAD_H0[7] = 0b01111,
					QUAD_H1[2] = 0b10111,
					QUAD_H1[10] = 0b11111,
					QUAD_V2_W[6] = 0b01001,
					QUAD_V3[3] = 0b11011,
					QUAD_V3[11] = 0b00111,
					QUAD_V4[6] = 0b10011,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC[7] = 0b10001,
					OUT_LC_N[7] = 0b00101,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_E[7] = 0b10101,
					OUT_LC_WN[7] = 0b11001,
				}
				mux LOCAL_1[0] @[MAIN[4][14], MAIN[5][14], MAIN[5][15], MAIN[5][16], MAIN[5][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b01111,
					QUAD_H0[8] = 0b10111,
					QUAD_H1[5] = 0b11111,
					QUAD_V2_W[1] = 0b01001,
					QUAD_V3[4] = 0b00111,
					QUAD_V4[1] = 0b10011,
					QUAD_V4[9] = 0b11011,
					QUAD_V4_W[1] = 0b00001,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC[0] = 0b10001,
					OUT_LC_N[0] = 0b00101,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_E[0] = 0b10101,
					OUT_LC_WN[0] = 0b11001,
				}
				mux LOCAL_1[1] @[MAIN[4][18], MAIN[5][18], MAIN[4][15], MAIN[4][16], MAIN[4][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b01111,
					QUAD_H0[9] = 0b10111,
					QUAD_H1[4] = 0b11111,
					QUAD_V2_W[0] = 0b01001,
					QUAD_V3[5] = 0b00111,
					QUAD_V4[0] = 0b10011,
					QUAD_V4[8] = 0b11011,
					QUAD_V4_W[0] = 0b00001,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC[1] = 0b10001,
					OUT_LC_N[1] = 0b00101,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_E[1] = 0b10101,
					OUT_LC_WN[1] = 0b11001,
				}
				mux LOCAL_1[2] @[MAIN[4][25], MAIN[5][25], MAIN[5][24], MAIN[5][23], MAIN[5][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b01111,
					QUAD_H0[10] = 0b10111,
					QUAD_H1[7] = 0b11111,
					QUAD_V2_W[3] = 0b01001,
					QUAD_V3[6] = 0b00111,
					QUAD_V4[3] = 0b10011,
					QUAD_V4[11] = 0b11011,
					QUAD_V4_W[3] = 0b00001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC[2] = 0b10001,
					OUT_LC_N[2] = 0b00101,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_E[2] = 0b10101,
					OUT_LC_WN[2] = 0b11001,
				}
				mux LOCAL_1[3] @[MAIN[4][21], MAIN[5][21], MAIN[4][24], MAIN[4][23], MAIN[4][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b01111,
					QUAD_H0[11] = 0b10111,
					QUAD_H1[6] = 0b11111,
					QUAD_V2_W[2] = 0b01001,
					QUAD_V3[7] = 0b00111,
					QUAD_V4[2] = 0b10011,
					QUAD_V4[10] = 0b11011,
					QUAD_V4_W[2] = 0b00001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC[3] = 0b10001,
					OUT_LC_N[3] = 0b00101,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_E[3] = 0b10101,
					OUT_LC_WN[3] = 0b11001,
				}
				mux LOCAL_1[4] @[MAIN[6][14], MAIN[7][14], MAIN[7][15], MAIN[7][16], MAIN[7][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[4] = 0b01111,
					QUAD_H1[1] = 0b10111,
					QUAD_H1[9] = 0b11111,
					QUAD_V2_W[5] = 0b01001,
					QUAD_V3[0] = 0b11011,
					QUAD_V3[8] = 0b00111,
					QUAD_V4[5] = 0b10011,
					QUAD_V4_W[5] = 0b00001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC[4] = 0b10001,
					OUT_LC_N[4] = 0b00101,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_E[4] = 0b10101,
					OUT_LC_WN[4] = 0b11001,
				}
				mux LOCAL_1[5] @[MAIN[6][18], MAIN[7][18], MAIN[6][15], MAIN[6][16], MAIN[6][17]] {
					TIE_0 = 0b00000,
					QUAD_H0[5] = 0b01111,
					QUAD_H1[0] = 0b10111,
					QUAD_H1[8] = 0b11111,
					QUAD_V2_W[4] = 0b01001,
					QUAD_V3[1] = 0b11011,
					QUAD_V3[9] = 0b00111,
					QUAD_V4[4] = 0b10011,
					QUAD_V4_W[4] = 0b00001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC[5] = 0b10001,
					OUT_LC_N[5] = 0b00101,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_E[5] = 0b10101,
					OUT_LC_WN[5] = 0b11001,
				}
				mux LOCAL_1[6] @[MAIN[6][25], MAIN[7][25], MAIN[7][24], MAIN[7][23], MAIN[7][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[6] = 0b01111,
					QUAD_H1[3] = 0b10111,
					QUAD_H1[11] = 0b11111,
					QUAD_V2_W[7] = 0b01001,
					QUAD_V3[2] = 0b11011,
					QUAD_V3[10] = 0b00111,
					QUAD_V4[7] = 0b10011,
					QUAD_V4_W[7] = 0b00001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC[6] = 0b10001,
					OUT_LC_N[6] = 0b00101,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_E[6] = 0b10101,
					OUT_LC_WN[6] = 0b11001,
				}
				mux LOCAL_1[7] @[MAIN[6][21], MAIN[7][21], MAIN[6][24], MAIN[6][23], MAIN[6][22]] {
					TIE_0 = 0b00000,
					QUAD_H0[7] = 0b01111,
					QUAD_H1[2] = 0b10111,
					QUAD_H1[10] = 0b11111,
					QUAD_V2_W[6] = 0b01001,
					QUAD_V3[3] = 0b11011,
					QUAD_V3[11] = 0b00111,
					QUAD_V4[6] = 0b10011,
					QUAD_V4_W[6] = 0b00001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC[7] = 0b10001,
					OUT_LC_N[7] = 0b00101,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_E[7] = 0b10101,
					OUT_LC_WN[7] = 0b11001,
				}
				mux LOCAL_2[0] @[MAIN[8][14], MAIN[9][14], MAIN[9][15], MAIN[9][16], MAIN[9][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V1[4] = 0b00111,
					QUAD_V2[1] = 0b10011,
					QUAD_V2[9] = 0b11011,
					QUAD_V2_W[9] = 0b01001,
					QUAD_V4_W[9] = 0b00001,
					LONG_V4[1] = 0b01011,
					LONG_V8[1] = 0b00011,
					LONG_V12[1] = 0b11101,
					OUT_LC[0] = 0b10001,
					OUT_LC_EN[0] = 0b11001,
					OUT_LC_ES[0] = 0b01101,
					OUT_LC_W[0] = 0b10101,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_2[1] @[MAIN[8][18], MAIN[9][18], MAIN[8][15], MAIN[8][16], MAIN[8][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V1[5] = 0b00111,
					QUAD_V2[0] = 0b10011,
					QUAD_V2[8] = 0b11011,
					QUAD_V2_W[8] = 0b01001,
					QUAD_V4_W[8] = 0b00001,
					LONG_V4[0] = 0b01011,
					LONG_V8[0] = 0b00011,
					LONG_V12[0] = 0b11101,
					OUT_LC[1] = 0b10001,
					OUT_LC_EN[1] = 0b11001,
					OUT_LC_ES[1] = 0b01101,
					OUT_LC_W[1] = 0b10101,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_2[2] @[MAIN[8][25], MAIN[9][25], MAIN[9][24], MAIN[9][23], MAIN[9][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V1[6] = 0b00111,
					QUAD_V2[3] = 0b10011,
					QUAD_V2[11] = 0b11011,
					QUAD_V2_W[11] = 0b01001,
					QUAD_V4_W[11] = 0b00001,
					LONG_V3[0] = 0b01011,
					LONG_V7[0] = 0b00011,
					LONG_V11[0] = 0b11101,
					OUT_LC[2] = 0b10001,
					OUT_LC_EN[2] = 0b11001,
					OUT_LC_ES[2] = 0b01101,
					OUT_LC_W[2] = 0b10101,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_2[3] @[MAIN[8][21], MAIN[9][21], MAIN[8][24], MAIN[8][23], MAIN[8][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V1[7] = 0b00111,
					QUAD_V2[2] = 0b10011,
					QUAD_V2[10] = 0b11011,
					QUAD_V2_W[10] = 0b01001,
					QUAD_V4_W[10] = 0b00001,
					LONG_V3[1] = 0b01011,
					LONG_V7[1] = 0b00011,
					LONG_V11[1] = 0b11101,
					OUT_LC[3] = 0b10001,
					OUT_LC_EN[3] = 0b11001,
					OUT_LC_ES[3] = 0b01101,
					OUT_LC_W[3] = 0b10101,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_2[4] @[MAIN[10][14], MAIN[11][14], MAIN[11][15], MAIN[11][16], MAIN[11][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[4] = 0b01111,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b00111,
					QUAD_V1_W[0] = 0b01001,
					QUAD_V2[5] = 0b10011,
					QUAD_V3_W[0] = 0b00001,
					LONG_V2[1] = 0b01011,
					LONG_V6[1] = 0b00011,
					LONG_V10[1] = 0b11101,
					OUT_LC[4] = 0b10001,
					OUT_LC_EN[4] = 0b11001,
					OUT_LC_ES[4] = 0b01101,
					OUT_LC_W[4] = 0b10101,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_2[5] @[MAIN[10][18], MAIN[11][18], MAIN[10][15], MAIN[10][16], MAIN[10][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[5] = 0b01111,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b00111,
					QUAD_V1_W[1] = 0b01001,
					QUAD_V2[4] = 0b10011,
					QUAD_V3_W[1] = 0b00001,
					LONG_V2[0] = 0b01011,
					LONG_V6[0] = 0b00011,
					LONG_V10[0] = 0b11101,
					OUT_LC[5] = 0b10001,
					OUT_LC_EN[5] = 0b11001,
					OUT_LC_ES[5] = 0b01101,
					OUT_LC_W[5] = 0b10101,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_2[6] @[MAIN[10][25], MAIN[11][25], MAIN[11][24], MAIN[11][23], MAIN[11][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[6] = 0b01111,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b00111,
					QUAD_V1_W[2] = 0b01001,
					QUAD_V2[7] = 0b10011,
					QUAD_V3_W[2] = 0b00001,
					LONG_V1[0] = 0b01011,
					LONG_V5[0] = 0b00011,
					LONG_V9[0] = 0b11101,
					OUT_LC[6] = 0b10001,
					OUT_LC_EN[6] = 0b11001,
					OUT_LC_ES[6] = 0b01101,
					OUT_LC_W[6] = 0b10101,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_2[7] @[MAIN[10][21], MAIN[11][21], MAIN[10][24], MAIN[10][23], MAIN[10][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[7] = 0b01111,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b00111,
					QUAD_V1_W[3] = 0b01001,
					QUAD_V2[6] = 0b10011,
					QUAD_V3_W[3] = 0b00001,
					LONG_V1[1] = 0b01011,
					LONG_V5[1] = 0b00011,
					LONG_V9[1] = 0b11101,
					OUT_LC[7] = 0b10001,
					OUT_LC_EN[7] = 0b11001,
					OUT_LC_ES[7] = 0b01101,
					OUT_LC_W[7] = 0b10101,
					OUT_LC_WS[7] = 0b00101,
				}
				mux LOCAL_3[0] @[MAIN[12][14], MAIN[13][14], MAIN[13][15], MAIN[13][16], MAIN[13][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V1[4] = 0b00111,
					QUAD_V1_W[4] = 0b01001,
					QUAD_V2[1] = 0b10011,
					QUAD_V2[9] = 0b11011,
					QUAD_V3_W[4] = 0b00001,
					LONG_V4[1] = 0b01011,
					LONG_V8[1] = 0b00011,
					LONG_V12[1] = 0b11101,
					OUT_LC[0] = 0b10001,
					OUT_LC_EN[0] = 0b11001,
					OUT_LC_ES[0] = 0b01101,
					OUT_LC_W[0] = 0b10101,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_3[1] @[MAIN[12][18], MAIN[13][18], MAIN[12][15], MAIN[12][16], MAIN[12][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V1[5] = 0b00111,
					QUAD_V1_W[5] = 0b01001,
					QUAD_V2[0] = 0b10011,
					QUAD_V2[8] = 0b11011,
					QUAD_V3_W[5] = 0b00001,
					LONG_V4[0] = 0b01011,
					LONG_V8[0] = 0b00011,
					LONG_V12[0] = 0b11101,
					OUT_LC[1] = 0b10001,
					OUT_LC_EN[1] = 0b11001,
					OUT_LC_ES[1] = 0b01101,
					OUT_LC_W[1] = 0b10101,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_3[2] @[MAIN[12][25], MAIN[13][25], MAIN[13][24], MAIN[13][23], MAIN[13][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V1[6] = 0b00111,
					QUAD_V1_W[6] = 0b01001,
					QUAD_V2[3] = 0b10011,
					QUAD_V2[11] = 0b11011,
					QUAD_V3_W[6] = 0b00001,
					LONG_V3[0] = 0b01011,
					LONG_V7[0] = 0b00011,
					LONG_V11[0] = 0b11101,
					OUT_LC[2] = 0b10001,
					OUT_LC_EN[2] = 0b11001,
					OUT_LC_ES[2] = 0b01101,
					OUT_LC_W[2] = 0b10101,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_3[3] @[MAIN[12][21], MAIN[13][21], MAIN[12][24], MAIN[12][23], MAIN[12][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V1[7] = 0b00111,
					QUAD_V1_W[7] = 0b01001,
					QUAD_V2[2] = 0b10011,
					QUAD_V2[10] = 0b11011,
					QUAD_V3_W[7] = 0b00001,
					LONG_V3[1] = 0b01011,
					LONG_V7[1] = 0b00011,
					LONG_V11[1] = 0b11101,
					OUT_LC[3] = 0b10001,
					OUT_LC_EN[3] = 0b11001,
					OUT_LC_ES[3] = 0b01101,
					OUT_LC_W[3] = 0b10101,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_3[4] @[MAIN[14][14], MAIN[15][14], MAIN[15][15], MAIN[15][16], MAIN[15][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[4] = 0b01111,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b00111,
					QUAD_V1_W[8] = 0b01001,
					QUAD_V2[5] = 0b10011,
					QUAD_V3_W[8] = 0b00001,
					LONG_V2[1] = 0b01011,
					LONG_V6[1] = 0b00011,
					LONG_V10[1] = 0b11101,
					OUT_LC[4] = 0b10001,
					OUT_LC_EN[4] = 0b11001,
					OUT_LC_ES[4] = 0b01101,
					OUT_LC_W[4] = 0b10101,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_3[5] @[MAIN[14][18], MAIN[15][18], MAIN[14][15], MAIN[14][16], MAIN[14][17]] {
					TIE_0 = 0b00000,
					QUAD_H2[5] = 0b01111,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b00111,
					QUAD_V1_W[9] = 0b01001,
					QUAD_V2[4] = 0b10011,
					QUAD_V3_W[9] = 0b00001,
					LONG_V2[0] = 0b01011,
					LONG_V6[0] = 0b00011,
					LONG_V10[0] = 0b11101,
					OUT_LC[5] = 0b10001,
					OUT_LC_EN[5] = 0b11001,
					OUT_LC_ES[5] = 0b01101,
					OUT_LC_W[5] = 0b10101,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_3[6] @[MAIN[14][25], MAIN[15][25], MAIN[15][24], MAIN[15][23], MAIN[15][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[6] = 0b01111,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b00111,
					QUAD_V1_W[10] = 0b01001,
					QUAD_V2[7] = 0b10011,
					QUAD_V3_W[10] = 0b00001,
					LONG_V1[0] = 0b01011,
					LONG_V5[0] = 0b00011,
					LONG_V9[0] = 0b11101,
					OUT_LC[6] = 0b10001,
					OUT_LC_EN[6] = 0b11001,
					OUT_LC_ES[6] = 0b01101,
					OUT_LC_W[6] = 0b10101,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_3[7] @[MAIN[14][21], MAIN[15][21], MAIN[14][24], MAIN[14][23], MAIN[14][22]] {
					TIE_0 = 0b00000,
					QUAD_H2[7] = 0b01111,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b00111,
					QUAD_V1_W[11] = 0b01001,
					QUAD_V2[6] = 0b10011,
					QUAD_V3_W[11] = 0b00001,
					LONG_V1[1] = 0b01011,
					LONG_V5[1] = 0b00011,
					LONG_V9[1] = 0b11101,
					OUT_LC[7] = 0b10001,
					OUT_LC_EN[7] = 0b11001,
					OUT_LC_ES[7] = 0b01101,
					OUT_LC_W[7] = 0b10101,
					OUT_LC_WS[7] = 0b00101,
				}
				mux IMUX_LC_I0[0] @[MAIN[1][28], MAIN[1][27], MAIN[0][26], MAIN[1][26], MAIN[1][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[1] @[MAIN[3][28], MAIN[3][27], MAIN[2][26], MAIN[3][26], MAIN[3][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[2] @[MAIN[5][28], MAIN[5][27], MAIN[4][26], MAIN[5][26], MAIN[5][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[3] @[MAIN[7][28], MAIN[7][27], MAIN[6][26], MAIN[7][26], MAIN[7][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[4] @[MAIN[9][28], MAIN[9][27], MAIN[8][26], MAIN[9][26], MAIN[9][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[5] @[MAIN[11][28], MAIN[11][27], MAIN[10][26], MAIN[11][26], MAIN[11][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I0[6] @[MAIN[13][28], MAIN[13][27], MAIN[12][26], MAIN[13][26], MAIN[13][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I0[7] @[MAIN[15][28], MAIN[15][27], MAIN[14][26], MAIN[15][26], MAIN[15][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[0] @[MAIN[0][28], MAIN[0][27], MAIN[0][30], MAIN[1][30], MAIN[0][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[1] @[MAIN[2][28], MAIN[2][27], MAIN[2][30], MAIN[3][30], MAIN[2][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[2] @[MAIN[4][28], MAIN[4][27], MAIN[4][30], MAIN[5][30], MAIN[4][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[3] @[MAIN[6][28], MAIN[6][27], MAIN[6][30], MAIN[7][30], MAIN[6][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[4] @[MAIN[8][28], MAIN[8][27], MAIN[8][30], MAIN[9][30], MAIN[8][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[5] @[MAIN[10][28], MAIN[10][27], MAIN[10][30], MAIN[11][30], MAIN[10][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I1[6] @[MAIN[12][28], MAIN[12][27], MAIN[12][30], MAIN[13][30], MAIN[12][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I1[7] @[MAIN[14][28], MAIN[14][27], MAIN[14][30], MAIN[15][30], MAIN[14][29]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[0] @[MAIN[1][33], MAIN[1][34], MAIN[0][35], MAIN[1][35], MAIN[1][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[1] @[MAIN[3][33], MAIN[3][34], MAIN[2][35], MAIN[3][35], MAIN[3][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[2] @[MAIN[5][33], MAIN[5][34], MAIN[4][35], MAIN[5][35], MAIN[5][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[3] @[MAIN[7][33], MAIN[7][34], MAIN[6][35], MAIN[7][35], MAIN[7][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[4] @[MAIN[9][33], MAIN[9][34], MAIN[8][35], MAIN[9][35], MAIN[9][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[5] @[MAIN[11][33], MAIN[11][34], MAIN[10][35], MAIN[11][35], MAIN[11][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I2[6] @[MAIN[13][33], MAIN[13][34], MAIN[12][35], MAIN[13][35], MAIN[13][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[0] = 0b00001,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I2[7] @[MAIN[15][33], MAIN[15][34], MAIN[14][35], MAIN[15][35], MAIN[15][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[1] = 0b00001,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I3[0] @[MAIN[0][33], MAIN[0][34], MAIN[0][31], MAIN[1][31], MAIN[0][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I3[1] @[MAIN[2][33], MAIN[2][34], MAIN[2][31], MAIN[3][31], MAIN[2][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I3[2] @[MAIN[4][33], MAIN[4][34], MAIN[4][31], MAIN[5][31], MAIN[4][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I3[3] @[MAIN[6][33], MAIN[6][34], MAIN[6][31], MAIN[7][31], MAIN[6][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I3[4] @[MAIN[8][33], MAIN[8][34], MAIN[8][31], MAIN[9][31], MAIN[8][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I3[5] @[MAIN[10][33], MAIN[10][34], MAIN[10][31], MAIN[11][31], MAIN[10][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_LC_I3[6] @[MAIN[12][33], MAIN[12][34], MAIN[12][31], MAIN[13][31], MAIN[12][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[3] = 0b00011,
					LOCAL_0[5] = 0b00101,
					LOCAL_0[7] = 0b00111,
					LOCAL_1[0] = 0b01001,
					LOCAL_1[2] = 0b01011,
					LOCAL_1[4] = 0b01101,
					LOCAL_1[6] = 0b01111,
					LOCAL_2[1] = 0b10001,
					LOCAL_2[3] = 0b10011,
					LOCAL_2[5] = 0b10101,
					LOCAL_2[7] = 0b10111,
					LOCAL_3[0] = 0b11001,
					LOCAL_3[2] = 0b11011,
					LOCAL_3[4] = 0b11101,
					LOCAL_3[6] = 0b11111,
				}
				mux IMUX_LC_I3[7] @[MAIN[14][33], MAIN[14][34], MAIN[14][31], MAIN[15][31], MAIN[14][32]] {
					TIE_0 = 0b00000,
					LOCAL_0[2] = 0b00011,
					LOCAL_0[4] = 0b00101,
					LOCAL_0[6] = 0b00111,
					LOCAL_1[1] = 0b01001,
					LOCAL_1[3] = 0b01011,
					LOCAL_1[5] = 0b01101,
					LOCAL_1[7] = 0b01111,
					LOCAL_2[0] = 0b10001,
					LOCAL_2[2] = 0b10011,
					LOCAL_2[4] = 0b10101,
					LOCAL_2[6] = 0b10111,
					LOCAL_3[1] = 0b11001,
					LOCAL_3[3] = 0b11011,
					LOCAL_3[5] = 0b11101,
					LOCAL_3[7] = 0b11111,
				}
				mux IMUX_CLK @[MAIN[3][2], MAIN[2][1], MAIN[2][0], MAIN[3][0], MAIN[2][2]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_1[1] = 0b10011,
					LOCAL_2[0] = 0b10101,
					LOCAL_3[1] = 0b10111,
				}
				mux IMUX_RST @[MAIN[15][1], MAIN[14][0], MAIN[15][0], MAIN[14][1]] {
					TIE_0 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[2] = 0b0011,
					GLOBAL[4] = 0b0101,
					GLOBAL[6] = 0b0111,
					LOCAL_0[4] = 0b1001,
					LOCAL_1[5] = 0b1011,
					LOCAL_2[4] = 0b1101,
					LOCAL_3[5] = 0b1111,
				}
				mux IMUX_CE @[MAIN[5][1], MAIN[4][0], MAIN[5][0], MAIN[4][1]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_2[2] = 0b1101,
					LOCAL_3[3] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[1][36];
				progbuf QUAD_H0[2] = OUT_LC[1] @MAIN[3][36];
				progbuf QUAD_H0[4] = OUT_LC[2] @MAIN[5][36];
				progbuf QUAD_H0[6] = OUT_LC[3] @MAIN[7][36];
				progbuf QUAD_H0[8] = OUT_LC[4] @MAIN[9][36];
				progbuf QUAD_H0[10] = OUT_LC[5] @MAIN[11][36];
				progbuf QUAD_H1[0] = LONG_H1[1] @MAIN[12][19];
				progbuf QUAD_H1[1] = LONG_H0[0] @MAIN[13][19];
				progbuf QUAD_H1[1] = OUT_LC[6] @MAIN[13][36];
				progbuf QUAD_H1[2] = LONG_H3[1] @MAIN[14][19];
				progbuf QUAD_H1[3] = LONG_H2[0] @MAIN[15][19];
				progbuf QUAD_H1[3] = OUT_LC[7] @MAIN[15][36];
				progbuf QUAD_H1[4] = LONG_H5[1] @MAIN[3][1];
				progbuf QUAD_H1[5] = LONG_H4[0] @MAIN[0][2];
				progbuf QUAD_H1[5] = OUT_LC[0] @MAIN[1][37];
				progbuf QUAD_H1[6] = LONG_H7[1] @MAIN[6][2];
				progbuf QUAD_H1[7] = LONG_H6[0] @MAIN[4][2];
				progbuf QUAD_H1[7] = OUT_LC[1] @MAIN[3][37];
				progbuf QUAD_H1[8] = LONG_H9[1] @MAIN[10][2];
				progbuf QUAD_H1[9] = LONG_H8[0] @MAIN[8][2];
				progbuf QUAD_H1[9] = OUT_LC[2] @MAIN[5][37];
				progbuf QUAD_H1[10] = LONG_H11[1] @MAIN[14][2];
				progbuf QUAD_H1[11] = LONG_H10[0] @MAIN[12][2];
				progbuf QUAD_H1[11] = OUT_LC[3] @MAIN[7][37];
				progbuf QUAD_H2[0] = OUT_LC[4] @MAIN[9][37];
				progbuf QUAD_H2[2] = OUT_LC[5] @MAIN[11][37];
				progbuf QUAD_H2[4] = OUT_LC[6] @MAIN[13][37];
				progbuf QUAD_H2[6] = OUT_LC[7] @MAIN[15][37];
				progbuf QUAD_H2[8] = OUT_LC[0] @MAIN[0][36];
				progbuf QUAD_H2[10] = OUT_LC[1] @MAIN[2][36];
				progbuf QUAD_H3[1] = OUT_LC[2] @MAIN[4][36];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[6][36];
				progbuf QUAD_H3[5] = OUT_LC[4] @MAIN[8][36];
				progbuf QUAD_H3[7] = OUT_LC[5] @MAIN[10][36];
				progbuf QUAD_H3[9] = OUT_LC[6] @MAIN[12][36];
				progbuf QUAD_H3[11] = OUT_LC[7] @MAIN[14][36];
				progbuf QUAD_V1[0] = OUT_LC[2] @MAIN[4][38];
				progbuf QUAD_V1[2] = OUT_LC[3] @MAIN[6][38];
				progbuf QUAD_V1[4] = OUT_LC[4] @MAIN[8][39];
				progbuf QUAD_V1[6] = OUT_LC[5] @MAIN[10][39];
				progbuf QUAD_V1[8] = OUT_LC[6] @MAIN[12][39];
				progbuf QUAD_V1[10] = OUT_LC[7] @MAIN[14][39];
				progbuf QUAD_V1_W[1] = OUT_LC[2] @MAIN[4][41];
				progbuf QUAD_V1_W[3] = OUT_LC[3] @MAIN[6][41];
				progbuf QUAD_V1_W[5] = OUT_LC[4] @MAIN[8][41];
				progbuf QUAD_V1_W[7] = OUT_LC[5] @MAIN[10][41];
				progbuf QUAD_V1_W[9] = OUT_LC[6] @MAIN[12][41];
				progbuf QUAD_V1_W[11] = OUT_LC[7] @MAIN[14][41];
				progbuf QUAD_V2[1] = OUT_LC[4] @MAIN[8][38];
				progbuf QUAD_V2[3] = OUT_LC[5] @MAIN[10][38];
				progbuf QUAD_V2[5] = OUT_LC[6] @MAIN[12][38];
				progbuf QUAD_V2[7] = OUT_LC[7] @MAIN[14][38];
				progbuf QUAD_V2[9] = OUT_LC[0] @MAIN[0][38];
				progbuf QUAD_V2[11] = OUT_LC[1] @MAIN[2][38];
				progbuf QUAD_V2_W[0] = OUT_LC[4] @MAIN[8][40];
				progbuf QUAD_V2_W[2] = OUT_LC[5] @MAIN[10][40];
				progbuf QUAD_V2_W[4] = OUT_LC[6] @MAIN[12][40];
				progbuf QUAD_V2_W[6] = OUT_LC[7] @MAIN[14][40];
				progbuf QUAD_V2_W[8] = OUT_LC[0] @MAIN[0][41];
				progbuf QUAD_V2_W[10] = OUT_LC[1] @MAIN[2][41];
				progbuf QUAD_V3[0] = LONG_V12[0] @MAIN[1][19];
				progbuf QUAD_V3[0] = OUT_LC[6] @MAIN[13][39];
				progbuf QUAD_V3[1] = LONG_V11[1] @MAIN[0][19];
				progbuf QUAD_V3[2] = LONG_V10[0] @MAIN[3][19];
				progbuf QUAD_V3[2] = OUT_LC[7] @MAIN[15][39];
				progbuf QUAD_V3[3] = LONG_V9[1] @MAIN[2][19];
				progbuf QUAD_V3[4] = LONG_V8[0] @MAIN[5][19];
				progbuf QUAD_V3[4] = OUT_LC[0] @MAIN[1][39];
				progbuf QUAD_V3[5] = LONG_V7[1] @MAIN[4][19];
				progbuf QUAD_V3[6] = LONG_V6[0] @MAIN[7][19];
				progbuf QUAD_V3[6] = OUT_LC[1] @MAIN[3][39];
				progbuf QUAD_V3[7] = LONG_V5[1] @MAIN[6][19];
				progbuf QUAD_V3[8] = LONG_V4[0] @MAIN[9][19];
				progbuf QUAD_V3[8] = OUT_LC[2] @MAIN[5][39];
				progbuf QUAD_V3[9] = LONG_V3[1] @MAIN[8][19];
				progbuf QUAD_V3[10] = LONG_V2[0] @MAIN[11][19];
				progbuf QUAD_V3[10] = OUT_LC[3] @MAIN[7][39];
				progbuf QUAD_V3[11] = LONG_V1[1] @MAIN[10][19];
				progbuf QUAD_V3_W[1] = OUT_LC[6] @MAIN[13][41];
				progbuf QUAD_V3_W[3] = OUT_LC[7] @MAIN[15][41];
				progbuf QUAD_V3_W[5] = OUT_LC[0] @MAIN[0][40];
				progbuf QUAD_V3_W[7] = OUT_LC[1] @MAIN[2][40];
				progbuf QUAD_V3_W[9] = OUT_LC[2] @MAIN[4][40];
				progbuf QUAD_V3_W[11] = OUT_LC[3] @MAIN[6][40];
				progbuf QUAD_V4[1] = OUT_LC[0] @MAIN[1][38];
				progbuf QUAD_V4[3] = OUT_LC[1] @MAIN[3][38];
				progbuf QUAD_V4[5] = OUT_LC[2] @MAIN[5][38];
				progbuf QUAD_V4[7] = OUT_LC[3] @MAIN[7][38];
				progbuf QUAD_V4[9] = OUT_LC[4] @MAIN[9][39];
				progbuf QUAD_V4[11] = OUT_LC[5] @MAIN[11][39];
				progbuf QUAD_V4_W[0] = OUT_LC[0] @MAIN[1][41];
				progbuf QUAD_V4_W[2] = OUT_LC[1] @MAIN[3][41];
				progbuf QUAD_V4_W[4] = OUT_LC[2] @MAIN[5][41];
				progbuf QUAD_V4_W[6] = OUT_LC[3] @MAIN[7][41];
				progbuf QUAD_V4_W[8] = OUT_LC[4] @MAIN[9][41];
				progbuf QUAD_V4_W[10] = OUT_LC[5] @MAIN[11][41];
				progbuf LONG_H0[0] = OUT_LC[4] @MAIN[8][37];
				progbuf LONG_H1[1] = OUT_LC[5] @MAIN[10][37];
				progbuf LONG_H2[0] = OUT_LC[6] @MAIN[12][37];
				progbuf LONG_H3[1] = OUT_LC[7] @MAIN[14][37];
				progbuf LONG_H4[0] = OUT_LC[0] @MAIN[0][37];
				progbuf LONG_H5[1] = OUT_LC[1] @MAIN[2][37];
				progbuf LONG_H6[0] = OUT_LC[2] @MAIN[4][37];
				progbuf LONG_H7[1] = OUT_LC[3] @MAIN[6][37];
				progbuf LONG_H8[0] = OUT_LC[4] @MAIN[9][38];
				progbuf LONG_H9[1] = OUT_LC[5] @MAIN[11][38];
				progbuf LONG_H10[0] = OUT_LC[6] @MAIN[13][38];
				progbuf LONG_H11[1] = OUT_LC[7] @MAIN[15][38];
				progbuf LONG_V1[0] = OUT_LC[3] @MAIN[7][40];
				progbuf LONG_V2[1] = OUT_LC[2] @MAIN[5][40];
				progbuf LONG_V3[0] = OUT_LC[1] @MAIN[3][40];
				progbuf LONG_V4[1] = OUT_LC[0] @MAIN[1][40];
				progbuf LONG_V5[0] = OUT_LC[7] @MAIN[15][40];
				progbuf LONG_V6[1] = OUT_LC[6] @MAIN[13][40];
				progbuf LONG_V7[0] = OUT_LC[5] @MAIN[11][40];
				progbuf LONG_V8[1] = OUT_LC[4] @MAIN[9][40];
				progbuf LONG_V9[0] = OUT_LC[3] @MAIN[6][39];
				progbuf LONG_V10[1] = OUT_LC[2] @MAIN[4][39];
				progbuf LONG_V11[0] = OUT_LC[1] @MAIN[2][39];
				progbuf LONG_V12[1] = OUT_LC[0] @MAIN[0][39];
				proginv IMUX_CLK_OPTINV = IMUX_CLK @MAIN[0][0];
			}
		}

		tile_class IOI_W_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox INT {
				mux QUAD_H0[1] @[MAIN[0][3], MAIN[0][4]] {
					QUAD_H2[1] = 0b01,
					QUAD_V0[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[7] @[MAIN[2][3], MAIN[2][4]] {
					QUAD_H2[7] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V4[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H1[0] @[MAIN[6][3], MAIN[6][4]] {
					QUAD_H3[0] = 0b01,
					QUAD_V0[2] = 0b10,
					QUAD_V4[2] = 0b11,
					off = 0b00,
				}
				mux QUAD_H1[6] @[MAIN[12][3], MAIN[12][4]] {
					QUAD_H3[6] = 0b01,
					QUAD_V0[3] = 0b10,
					QUAD_V4[3] = 0b11,
					off = 0b00,
				}
				mux QUAD_H2[1] @[MAIN[1][5], MAIN[1][6]] {
					QUAD_H0[1] = 0b11,
					QUAD_V0[0] = 0b01,
					QUAD_V4[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_H2[7] @[MAIN[3][5], MAIN[3][6]] {
					QUAD_H0[7] = 0b11,
					QUAD_V0[1] = 0b01,
					QUAD_V4[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_H3[0] @[MAIN[7][5], MAIN[7][6]] {
					QUAD_H1[0] = 0b11,
					QUAD_V0[2] = 0b01,
					QUAD_V4[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_H3[6] @[MAIN[13][5], MAIN[13][6]] {
					QUAD_H1[6] = 0b11,
					QUAD_V0[3] = 0b01,
					QUAD_V4[3] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[0] @[MAIN[0][6], MAIN[0][5]] {
					QUAD_H0[1] = 0b11,
					QUAD_H2[1] = 0b01,
					QUAD_V4[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[1] @[MAIN[2][6], MAIN[2][5]] {
					QUAD_H0[7] = 0b11,
					QUAD_H2[7] = 0b01,
					QUAD_V4[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[2] @[MAIN[6][6], MAIN[6][5]] {
					QUAD_H1[0] = 0b11,
					QUAD_H3[0] = 0b01,
					QUAD_V4[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[3] @[MAIN[12][6], MAIN[12][5]] {
					QUAD_H1[6] = 0b11,
					QUAD_H3[6] = 0b01,
					QUAD_V4[3] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[0] @[MAIN[1][3], MAIN[1][4]] {
					QUAD_H0[1] = 0b11,
					QUAD_H2[1] = 0b01,
					QUAD_V0[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[1] @[MAIN[3][3], MAIN[3][4]] {
					QUAD_H0[7] = 0b11,
					QUAD_H2[7] = 0b01,
					QUAD_V0[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[2] @[MAIN[7][3], MAIN[7][4]] {
					QUAD_H1[0] = 0b11,
					QUAD_H3[0] = 0b01,
					QUAD_V0[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[3] @[MAIN[13][3], MAIN[13][4]] {
					QUAD_H1[6] = 0b11,
					QUAD_H3[6] = 0b01,
					QUAD_V0[3] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[1][12], MAIN[1][13], MAIN[0][13], MAIN[1][11], MAIN[1][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H0[8] = 0b01111,
					QUAD_H1[5] = 0b10011,
					QUAD_H2[0] = 0b11011,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V2[0] = 0b10101,
					QUAD_V4[0] = 0b11001,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC_W[0] = 0b01101,
					OUT_LC_WN[0] = 0b10001,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_0[1] @[MAIN[0][12], MAIN[1][9], MAIN[0][9], MAIN[0][11], MAIN[0][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H0[9] = 0b01111,
					QUAD_H1[4] = 0b10011,
					QUAD_H2[1] = 0b11011,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V2[1] = 0b10101,
					QUAD_V4[1] = 0b11001,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC_W[1] = 0b01101,
					OUT_LC_WN[1] = 0b10001,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_0[2] @[MAIN[3][12], MAIN[3][13], MAIN[2][13], MAIN[3][11], MAIN[3][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H0[10] = 0b01111,
					QUAD_H1[7] = 0b10011,
					QUAD_H2[2] = 0b11011,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V2[2] = 0b10101,
					QUAD_V4[2] = 0b11001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC_W[2] = 0b01101,
					OUT_LC_WN[2] = 0b10001,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_0[3] @[MAIN[2][12], MAIN[3][9], MAIN[2][9], MAIN[2][11], MAIN[2][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H0[11] = 0b01111,
					QUAD_H1[6] = 0b10011,
					QUAD_H2[3] = 0b11011,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V2[3] = 0b10101,
					QUAD_V4[3] = 0b11001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC_W[3] = 0b01101,
					OUT_LC_WN[3] = 0b10001,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_0[4] @[MAIN[5][12], MAIN[5][13], MAIN[4][13], MAIN[5][11], MAIN[5][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[4] = 0b00111,
					QUAD_H1[1] = 0b01111,
					QUAD_H1[9] = 0b10011,
					QUAD_H2[4] = 0b11011,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b10101,
					QUAD_V3[0] = 0b11001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC_W[4] = 0b01101,
					OUT_LC_WN[4] = 0b10001,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_0[5] @[MAIN[4][12], MAIN[5][9], MAIN[4][9], MAIN[4][11], MAIN[4][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[5] = 0b00111,
					QUAD_H1[0] = 0b01111,
					QUAD_H1[8] = 0b10011,
					QUAD_H2[5] = 0b11011,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b10101,
					QUAD_V3[1] = 0b11001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC_W[5] = 0b01101,
					OUT_LC_WN[5] = 0b10001,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_0[6] @[MAIN[7][12], MAIN[7][13], MAIN[6][13], MAIN[7][11], MAIN[7][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[6] = 0b00111,
					QUAD_H1[3] = 0b01111,
					QUAD_H1[11] = 0b10011,
					QUAD_H2[6] = 0b11011,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b10101,
					QUAD_V3[2] = 0b11001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC_W[6] = 0b01101,
					OUT_LC_WN[6] = 0b10001,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_0[7] @[MAIN[6][12], MAIN[7][9], MAIN[6][9], MAIN[6][11], MAIN[6][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[7] = 0b00111,
					QUAD_H1[2] = 0b01111,
					QUAD_H1[10] = 0b10011,
					QUAD_H2[7] = 0b11011,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b10101,
					QUAD_V3[3] = 0b11001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC_W[7] = 0b01101,
					OUT_LC_WN[7] = 0b10001,
					OUT_LC_WS[7] = 0b00101,
				}
				mux LOCAL_1[0] @[MAIN[9][12], MAIN[9][13], MAIN[8][13], MAIN[9][11], MAIN[9][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H0[8] = 0b01111,
					QUAD_H1[5] = 0b10011,
					QUAD_H2[0] = 0b11011,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V2[0] = 0b10101,
					QUAD_V4[0] = 0b11001,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC_W[0] = 0b01101,
					OUT_LC_WN[0] = 0b10001,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_1[1] @[MAIN[8][12], MAIN[9][9], MAIN[8][9], MAIN[8][11], MAIN[8][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H0[9] = 0b01111,
					QUAD_H1[4] = 0b10011,
					QUAD_H2[1] = 0b11011,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V2[1] = 0b10101,
					QUAD_V4[1] = 0b11001,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC_W[1] = 0b01101,
					OUT_LC_WN[1] = 0b10001,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_1[2] @[MAIN[11][12], MAIN[11][13], MAIN[10][13], MAIN[11][11], MAIN[11][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H0[10] = 0b01111,
					QUAD_H1[7] = 0b10011,
					QUAD_H2[2] = 0b11011,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V2[2] = 0b10101,
					QUAD_V4[2] = 0b11001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC_W[2] = 0b01101,
					OUT_LC_WN[2] = 0b10001,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_1[3] @[MAIN[10][12], MAIN[11][9], MAIN[10][9], MAIN[10][11], MAIN[10][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H0[11] = 0b01111,
					QUAD_H1[6] = 0b10011,
					QUAD_H2[3] = 0b11011,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V2[3] = 0b10101,
					QUAD_V4[3] = 0b11001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC_W[3] = 0b01101,
					OUT_LC_WN[3] = 0b10001,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_1[4] @[MAIN[13][12], MAIN[13][13], MAIN[12][13], MAIN[13][11], MAIN[13][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[4] = 0b00111,
					QUAD_H1[1] = 0b01111,
					QUAD_H1[9] = 0b10011,
					QUAD_H2[4] = 0b11011,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b10101,
					QUAD_V3[0] = 0b11001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC_W[4] = 0b01101,
					OUT_LC_WN[4] = 0b10001,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_1[5] @[MAIN[12][12], MAIN[13][9], MAIN[12][9], MAIN[12][11], MAIN[12][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[5] = 0b00111,
					QUAD_H1[0] = 0b01111,
					QUAD_H1[8] = 0b10011,
					QUAD_H2[5] = 0b11011,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b10101,
					QUAD_V3[1] = 0b11001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC_W[5] = 0b01101,
					OUT_LC_WN[5] = 0b10001,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_1[6] @[MAIN[15][12], MAIN[15][13], MAIN[14][13], MAIN[15][11], MAIN[15][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[6] = 0b00111,
					QUAD_H1[3] = 0b01111,
					QUAD_H1[11] = 0b10011,
					QUAD_H2[6] = 0b11011,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b10101,
					QUAD_V3[2] = 0b11001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC_W[6] = 0b01101,
					OUT_LC_WN[6] = 0b10001,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_1[7] @[MAIN[14][12], MAIN[15][9], MAIN[14][9], MAIN[14][11], MAIN[14][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[7] = 0b00111,
					QUAD_H1[2] = 0b01111,
					QUAD_H1[10] = 0b10011,
					QUAD_H2[7] = 0b11011,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b10101,
					QUAD_V3[3] = 0b11001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC_W[7] = 0b01101,
					OUT_LC_WN[7] = 0b10001,
					OUT_LC_WS[7] = 0b00101,
				}
				mux IMUX_CE @[MAIN[11][3], MAIN[11][2], MAIN[10][3], MAIN[10][2]] {
					TIE_1 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[2] = 0b0011,
					GLOBAL[4] = 0b0101,
					GLOBAL[6] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[5][4]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[10][5], MAIN[10][4], MAIN[11][5], MAIN[11][4]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[8][6], MAIN[8][7], MAIN[9][7], MAIN[9][6]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[14][6], MAIN[14][7], MAIN[15][7], MAIN[15][6]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[4][6], MAIN[4][7], MAIN[5][7], MAIN[5][6]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[10][6], MAIN[10][7], MAIN[11][7], MAIN[11][6]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[8][4], MAIN[8][3], MAIN[8][5], MAIN[9][5], MAIN[9][2]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[14][4], MAIN[14][3], MAIN[14][5], MAIN[15][5], MAIN[15][2]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[5][3], MAIN[5][2], MAIN[4][3], MAIN[4][2]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[1][17];
				progbuf QUAD_H0[2] = OUT_LC[1] @MAIN[5][17];
				progbuf QUAD_H0[4] = OUT_LC[2] @MAIN[9][17];
				progbuf QUAD_H0[6] = OUT_LC[3] @MAIN[13][17];
				progbuf QUAD_H0[8] = OUT_LC[0] @MAIN[1][16];
				progbuf QUAD_H0[10] = OUT_LC[1] @MAIN[5][16];
				progbuf QUAD_H1[1] = OUT_LC[2] @MAIN[9][16];
				progbuf QUAD_H1[3] = OUT_LC[3] @MAIN[13][16];
				progbuf QUAD_H1[5] = OUT_LC[0] @MAIN[0][17];
				progbuf QUAD_H1[7] = OUT_LC[1] @MAIN[4][17];
				progbuf QUAD_H1[9] = OUT_LC[2] @MAIN[8][17];
				progbuf QUAD_H1[11] = OUT_LC[3] @MAIN[12][17];
				progbuf QUAD_H2[0] = OUT_LC[0] @MAIN[0][16];
				progbuf QUAD_H2[2] = OUT_LC[1] @MAIN[4][16];
				progbuf QUAD_H2[4] = OUT_LC[2] @MAIN[8][16];
				progbuf QUAD_H2[6] = OUT_LC[3] @MAIN[12][16];
				progbuf QUAD_H2[8] = OUT_LC[0] @MAIN[1][15];
				progbuf QUAD_H2[10] = OUT_LC[1] @MAIN[5][15];
				progbuf QUAD_H3[1] = OUT_LC[2] @MAIN[9][15];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[13][15];
				progbuf QUAD_H3[5] = OUT_LC[0] @MAIN[3][17];
				progbuf QUAD_H3[7] = OUT_LC[1] @MAIN[7][17];
				progbuf QUAD_H3[9] = OUT_LC[2] @MAIN[11][17];
				progbuf QUAD_H3[11] = OUT_LC[3] @MAIN[15][17];
				progbuf QUAD_V1[0] = OUT_LC[0] @MAIN[3][15];
				progbuf QUAD_V1[1] = OUT_LC[1] @MAIN[7][15];
				progbuf QUAD_V1[2] = OUT_LC[2] @MAIN[11][15];
				progbuf QUAD_V1[3] = OUT_LC[3] @MAIN[15][15];
				progbuf QUAD_V2[0] = OUT_LC[0] @MAIN[2][16];
				progbuf QUAD_V2[1] = OUT_LC[1] @MAIN[6][16];
				progbuf QUAD_V2[2] = OUT_LC[2] @MAIN[10][16];
				progbuf QUAD_V2[3] = OUT_LC[3] @MAIN[14][16];
				progbuf QUAD_V3[0] = OUT_LC[0] @MAIN[2][17];
				progbuf QUAD_V3[1] = OUT_LC[1] @MAIN[6][17];
				progbuf QUAD_V3[2] = OUT_LC[2] @MAIN[10][17];
				progbuf QUAD_V3[3] = OUT_LC[3] @MAIN[14][17];
				progbuf QUAD_V4[0] = OUT_LC[0] @MAIN[3][16];
				progbuf QUAD_V4[1] = OUT_LC[1] @MAIN[7][16];
				progbuf QUAD_V4[2] = OUT_LC[2] @MAIN[11][16];
				progbuf QUAD_V4[3] = OUT_LC[3] @MAIN[15][16];
				progbuf LONG_H0[0] = OUT_LC[0] @MAIN[1][0];
				progbuf LONG_H1[1] = OUT_LC[1] @MAIN[7][1];
				progbuf LONG_H2[0] = OUT_LC[2] @MAIN[9][1];
				progbuf LONG_H3[1] = OUT_LC[3] @MAIN[11][0];
				progbuf LONG_H4[0] = OUT_LC[0] @MAIN[2][0];
				progbuf LONG_H5[1] = OUT_LC[1] @MAIN[7][0];
				progbuf LONG_H6[0] = OUT_LC[2] @MAIN[9][0];
				progbuf LONG_H7[1] = OUT_LC[3] @MAIN[12][0];
				progbuf LONG_H8[0] = OUT_LC[0] @MAIN[5][0];
				progbuf LONG_H9[1] = OUT_LC[1] @MAIN[6][1];
				progbuf LONG_H10[0] = OUT_LC[2] @MAIN[8][1];
				progbuf LONG_H11[1] = OUT_LC[3] @MAIN[15][0];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[9][4];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[15][4];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[4][0], MAIN[4][1], MAIN[0][1], MAIN[0][0], MAIN[3][1], MAIN[3][0]];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[14][0], MAIN[14][1], MAIN[10][1], MAIN[10][0], MAIN[13][1], MAIN[13][0]];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_E_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox INT {
				mux QUAD_H1[1] @[MAIN[0][14], MAIN[0][13]] {
					QUAD_H3[1] = 0b01,
					QUAD_V0[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H1[7] @[MAIN[2][14], MAIN[2][13]] {
					QUAD_H3[7] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V4[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H2[0] @[MAIN[6][14], MAIN[6][13]] {
					QUAD_H4[0] = 0b01,
					QUAD_V0[2] = 0b10,
					QUAD_V4[2] = 0b11,
					off = 0b00,
				}
				mux QUAD_H2[6] @[MAIN[12][14], MAIN[12][13]] {
					QUAD_H4[6] = 0b01,
					QUAD_V0[3] = 0b10,
					QUAD_V4[3] = 0b11,
					off = 0b00,
				}
				mux QUAD_H3[1] @[MAIN[1][12], MAIN[1][11]] {
					QUAD_H1[1] = 0b11,
					QUAD_V0[0] = 0b01,
					QUAD_V4[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_H3[7] @[MAIN[3][12], MAIN[3][11]] {
					QUAD_H1[7] = 0b11,
					QUAD_V0[1] = 0b01,
					QUAD_V4[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_H4[0] @[MAIN[7][12], MAIN[7][11]] {
					QUAD_H2[0] = 0b11,
					QUAD_V0[2] = 0b01,
					QUAD_V4[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_H4[6] @[MAIN[13][12], MAIN[13][11]] {
					QUAD_H2[6] = 0b11,
					QUAD_V0[3] = 0b01,
					QUAD_V4[3] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[0] @[MAIN[0][11], MAIN[0][12]] {
					QUAD_H1[1] = 0b11,
					QUAD_H3[1] = 0b01,
					QUAD_V4[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[1] @[MAIN[2][11], MAIN[2][12]] {
					QUAD_H1[7] = 0b11,
					QUAD_H3[7] = 0b01,
					QUAD_V4[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[2] @[MAIN[6][11], MAIN[6][12]] {
					QUAD_H2[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V4[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[3] @[MAIN[12][11], MAIN[12][12]] {
					QUAD_H2[6] = 0b11,
					QUAD_H4[6] = 0b01,
					QUAD_V4[3] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[0] @[MAIN[1][14], MAIN[1][13]] {
					QUAD_H1[1] = 0b11,
					QUAD_H3[1] = 0b01,
					QUAD_V0[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[1] @[MAIN[3][14], MAIN[3][13]] {
					QUAD_H1[7] = 0b11,
					QUAD_H3[7] = 0b01,
					QUAD_V0[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[2] @[MAIN[7][14], MAIN[7][13]] {
					QUAD_H2[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V0[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[3] @[MAIN[13][14], MAIN[13][13]] {
					QUAD_H2[6] = 0b11,
					QUAD_H4[6] = 0b01,
					QUAD_V0[3] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[1][5], MAIN[1][4], MAIN[0][4], MAIN[1][6], MAIN[1][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H1[8] = 0b01111,
					QUAD_H2[5] = 0b10011,
					QUAD_H3[0] = 0b11011,
					QUAD_H3[8] = 0b10111,
					QUAD_H4[5] = 0b11111,
					QUAD_V2[0] = 0b10101,
					QUAD_V4[0] = 0b11001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC_E[0] = 0b01101,
					OUT_LC_EN[0] = 0b10001,
					OUT_LC_ES[0] = 0b00101,
				}
				mux LOCAL_0[1] @[MAIN[0][5], MAIN[1][8], MAIN[0][8], MAIN[0][6], MAIN[0][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H1[9] = 0b01111,
					QUAD_H2[4] = 0b10011,
					QUAD_H3[1] = 0b11011,
					QUAD_H3[9] = 0b10111,
					QUAD_H4[4] = 0b11111,
					QUAD_V2[1] = 0b10101,
					QUAD_V4[1] = 0b11001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC_E[1] = 0b01101,
					OUT_LC_EN[1] = 0b10001,
					OUT_LC_ES[1] = 0b00101,
				}
				mux LOCAL_0[2] @[MAIN[3][5], MAIN[3][4], MAIN[2][4], MAIN[3][6], MAIN[3][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H1[10] = 0b01111,
					QUAD_H2[7] = 0b10011,
					QUAD_H3[2] = 0b11011,
					QUAD_H3[10] = 0b10111,
					QUAD_H4[7] = 0b11111,
					QUAD_V2[2] = 0b10101,
					QUAD_V4[2] = 0b11001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC_E[2] = 0b01101,
					OUT_LC_EN[2] = 0b10001,
					OUT_LC_ES[2] = 0b00101,
				}
				mux LOCAL_0[3] @[MAIN[2][5], MAIN[3][8], MAIN[2][8], MAIN[2][6], MAIN[2][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H1[11] = 0b01111,
					QUAD_H2[6] = 0b10011,
					QUAD_H3[3] = 0b11011,
					QUAD_H3[11] = 0b10111,
					QUAD_H4[6] = 0b11111,
					QUAD_V2[3] = 0b10101,
					QUAD_V4[3] = 0b11001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC_E[3] = 0b01101,
					OUT_LC_EN[3] = 0b10001,
					OUT_LC_ES[3] = 0b00101,
				}
				mux LOCAL_0[4] @[MAIN[5][5], MAIN[5][4], MAIN[4][4], MAIN[5][6], MAIN[5][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[4] = 0b00111,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10011,
					QUAD_H3[4] = 0b11011,
					QUAD_H4[1] = 0b10111,
					QUAD_H4[9] = 0b11111,
					QUAD_V1[0] = 0b10101,
					QUAD_V3[0] = 0b11001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC_E[4] = 0b01101,
					OUT_LC_EN[4] = 0b10001,
					OUT_LC_ES[4] = 0b00101,
				}
				mux LOCAL_0[5] @[MAIN[4][5], MAIN[5][8], MAIN[4][8], MAIN[4][6], MAIN[4][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[5] = 0b00111,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10011,
					QUAD_H3[5] = 0b11011,
					QUAD_H4[0] = 0b10111,
					QUAD_H4[8] = 0b11111,
					QUAD_V1[1] = 0b10101,
					QUAD_V3[1] = 0b11001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC_E[5] = 0b01101,
					OUT_LC_EN[5] = 0b10001,
					OUT_LC_ES[5] = 0b00101,
				}
				mux LOCAL_0[6] @[MAIN[7][5], MAIN[7][4], MAIN[6][4], MAIN[7][6], MAIN[7][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[6] = 0b00111,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10011,
					QUAD_H3[6] = 0b11011,
					QUAD_H4[3] = 0b10111,
					QUAD_H4[11] = 0b11111,
					QUAD_V1[2] = 0b10101,
					QUAD_V3[2] = 0b11001,
					LONG_H4[1] = 0b11101,
					LONG_H8[1] = 0b00011,
					LONG_H12[1] = 0b01011,
					OUT_LC_E[6] = 0b01101,
					OUT_LC_EN[6] = 0b10001,
					OUT_LC_ES[6] = 0b00101,
				}
				mux LOCAL_0[7] @[MAIN[6][5], MAIN[7][8], MAIN[6][8], MAIN[6][6], MAIN[6][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[7] = 0b00111,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10011,
					QUAD_H3[7] = 0b11011,
					QUAD_H4[2] = 0b10111,
					QUAD_H4[10] = 0b11111,
					QUAD_V1[3] = 0b10101,
					QUAD_V3[3] = 0b11001,
					LONG_H4[0] = 0b11101,
					LONG_H8[0] = 0b00011,
					LONG_H12[0] = 0b01011,
					OUT_LC_E[7] = 0b01101,
					OUT_LC_EN[7] = 0b10001,
					OUT_LC_ES[7] = 0b00101,
				}
				mux LOCAL_1[0] @[MAIN[9][5], MAIN[9][4], MAIN[8][4], MAIN[9][6], MAIN[9][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H1[8] = 0b01111,
					QUAD_H2[5] = 0b10011,
					QUAD_H3[0] = 0b11011,
					QUAD_H3[8] = 0b10111,
					QUAD_H4[5] = 0b11111,
					QUAD_V2[0] = 0b10101,
					QUAD_V4[0] = 0b11001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC_E[0] = 0b01101,
					OUT_LC_EN[0] = 0b10001,
					OUT_LC_ES[0] = 0b00101,
				}
				mux LOCAL_1[1] @[MAIN[8][5], MAIN[9][8], MAIN[8][8], MAIN[8][6], MAIN[8][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H1[9] = 0b01111,
					QUAD_H2[4] = 0b10011,
					QUAD_H3[1] = 0b11011,
					QUAD_H3[9] = 0b10111,
					QUAD_H4[4] = 0b11111,
					QUAD_V2[1] = 0b10101,
					QUAD_V4[1] = 0b11001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC_E[1] = 0b01101,
					OUT_LC_EN[1] = 0b10001,
					OUT_LC_ES[1] = 0b00101,
				}
				mux LOCAL_1[2] @[MAIN[11][5], MAIN[11][4], MAIN[10][4], MAIN[11][6], MAIN[11][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H1[10] = 0b01111,
					QUAD_H2[7] = 0b10011,
					QUAD_H3[2] = 0b11011,
					QUAD_H3[10] = 0b10111,
					QUAD_H4[7] = 0b11111,
					QUAD_V2[2] = 0b10101,
					QUAD_V4[2] = 0b11001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC_E[2] = 0b01101,
					OUT_LC_EN[2] = 0b10001,
					OUT_LC_ES[2] = 0b00101,
				}
				mux LOCAL_1[3] @[MAIN[10][5], MAIN[11][8], MAIN[10][8], MAIN[10][6], MAIN[10][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H1[11] = 0b01111,
					QUAD_H2[6] = 0b10011,
					QUAD_H3[3] = 0b11011,
					QUAD_H3[11] = 0b10111,
					QUAD_H4[6] = 0b11111,
					QUAD_V2[3] = 0b10101,
					QUAD_V4[3] = 0b11001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC_E[3] = 0b01101,
					OUT_LC_EN[3] = 0b10001,
					OUT_LC_ES[3] = 0b00101,
				}
				mux LOCAL_1[4] @[MAIN[13][5], MAIN[13][4], MAIN[12][4], MAIN[13][6], MAIN[13][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[4] = 0b00111,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10011,
					QUAD_H3[4] = 0b11011,
					QUAD_H4[1] = 0b10111,
					QUAD_H4[9] = 0b11111,
					QUAD_V1[0] = 0b10101,
					QUAD_V3[0] = 0b11001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC_E[4] = 0b01101,
					OUT_LC_EN[4] = 0b10001,
					OUT_LC_ES[4] = 0b00101,
				}
				mux LOCAL_1[5] @[MAIN[12][5], MAIN[13][8], MAIN[12][8], MAIN[12][6], MAIN[12][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[5] = 0b00111,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10011,
					QUAD_H3[5] = 0b11011,
					QUAD_H4[0] = 0b10111,
					QUAD_H4[8] = 0b11111,
					QUAD_V1[1] = 0b10101,
					QUAD_V3[1] = 0b11001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC_E[5] = 0b01101,
					OUT_LC_EN[5] = 0b10001,
					OUT_LC_ES[5] = 0b00101,
				}
				mux LOCAL_1[6] @[MAIN[15][5], MAIN[15][4], MAIN[14][4], MAIN[15][6], MAIN[15][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[6] = 0b00111,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10011,
					QUAD_H3[6] = 0b11011,
					QUAD_H4[3] = 0b10111,
					QUAD_H4[11] = 0b11111,
					QUAD_V1[2] = 0b10101,
					QUAD_V3[2] = 0b11001,
					LONG_H4[1] = 0b11101,
					LONG_H8[1] = 0b00011,
					LONG_H12[1] = 0b01011,
					OUT_LC_E[6] = 0b01101,
					OUT_LC_EN[6] = 0b10001,
					OUT_LC_ES[6] = 0b00101,
				}
				mux LOCAL_1[7] @[MAIN[14][5], MAIN[15][8], MAIN[14][8], MAIN[14][6], MAIN[14][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[7] = 0b00111,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10011,
					QUAD_H3[7] = 0b11011,
					QUAD_H4[2] = 0b10111,
					QUAD_H4[10] = 0b11111,
					QUAD_V1[3] = 0b10101,
					QUAD_V3[3] = 0b11001,
					LONG_H4[0] = 0b11101,
					LONG_H8[0] = 0b00011,
					LONG_H12[0] = 0b01011,
					OUT_LC_E[7] = 0b01101,
					OUT_LC_EN[7] = 0b10001,
					OUT_LC_ES[7] = 0b00101,
				}
				mux IMUX_CE @[MAIN[11][14], MAIN[11][15], MAIN[10][14], MAIN[10][15]] {
					TIE_1 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[2] = 0b0011,
					GLOBAL[4] = 0b0101,
					GLOBAL[6] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[4][12], MAIN[4][13], MAIN[5][12], MAIN[5][13]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[10][12], MAIN[10][13], MAIN[11][12], MAIN[11][13]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[8][11], MAIN[8][10], MAIN[9][10], MAIN[9][11]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][10], MAIN[15][11]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[4][11], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[10][11], MAIN[10][10], MAIN[11][10], MAIN[11][11]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[8][13], MAIN[8][14], MAIN[8][12], MAIN[9][12], MAIN[9][15]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[14][13], MAIN[14][14], MAIN[14][12], MAIN[15][12], MAIN[15][15]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[5][14], MAIN[5][15], MAIN[4][14], MAIN[4][15]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H1[0] = OUT_LC[0] @MAIN[1][0];
				progbuf QUAD_H1[2] = OUT_LC[1] @MAIN[5][0];
				progbuf QUAD_H1[4] = OUT_LC[2] @MAIN[9][0];
				progbuf QUAD_H1[6] = OUT_LC[3] @MAIN[13][0];
				progbuf QUAD_H1[8] = OUT_LC[0] @MAIN[1][1];
				progbuf QUAD_H1[10] = OUT_LC[1] @MAIN[5][1];
				progbuf QUAD_H2[1] = OUT_LC[2] @MAIN[9][1];
				progbuf QUAD_H2[3] = OUT_LC[3] @MAIN[13][1];
				progbuf QUAD_H2[5] = OUT_LC[0] @MAIN[0][0];
				progbuf QUAD_H2[7] = OUT_LC[1] @MAIN[4][0];
				progbuf QUAD_H2[9] = OUT_LC[2] @MAIN[8][0];
				progbuf QUAD_H2[11] = OUT_LC[3] @MAIN[12][0];
				progbuf QUAD_H3[0] = OUT_LC[0] @MAIN[0][1];
				progbuf QUAD_H3[2] = OUT_LC[1] @MAIN[4][1];
				progbuf QUAD_H3[4] = OUT_LC[2] @MAIN[8][1];
				progbuf QUAD_H3[6] = OUT_LC[3] @MAIN[12][1];
				progbuf QUAD_H3[8] = OUT_LC[0] @MAIN[1][2];
				progbuf QUAD_H3[10] = OUT_LC[1] @MAIN[5][2];
				progbuf QUAD_H4[1] = OUT_LC[2] @MAIN[9][2];
				progbuf QUAD_H4[3] = OUT_LC[3] @MAIN[13][2];
				progbuf QUAD_H4[5] = OUT_LC[0] @MAIN[3][0];
				progbuf QUAD_H4[7] = OUT_LC[1] @MAIN[7][0];
				progbuf QUAD_H4[9] = OUT_LC[2] @MAIN[11][0];
				progbuf QUAD_H4[11] = OUT_LC[3] @MAIN[15][0];
				progbuf QUAD_V1[0] = OUT_LC[0] @MAIN[3][2];
				progbuf QUAD_V1[1] = OUT_LC[1] @MAIN[7][2];
				progbuf QUAD_V1[2] = OUT_LC[2] @MAIN[11][2];
				progbuf QUAD_V1[3] = OUT_LC[3] @MAIN[15][2];
				progbuf QUAD_V2[0] = OUT_LC[0] @MAIN[2][1];
				progbuf QUAD_V2[1] = OUT_LC[1] @MAIN[6][1];
				progbuf QUAD_V2[2] = OUT_LC[2] @MAIN[10][1];
				progbuf QUAD_V2[3] = OUT_LC[3] @MAIN[14][1];
				progbuf QUAD_V3[0] = OUT_LC[0] @MAIN[2][0];
				progbuf QUAD_V3[1] = OUT_LC[1] @MAIN[6][0];
				progbuf QUAD_V3[2] = OUT_LC[2] @MAIN[10][0];
				progbuf QUAD_V3[3] = OUT_LC[3] @MAIN[14][0];
				progbuf QUAD_V4[0] = OUT_LC[0] @MAIN[3][1];
				progbuf QUAD_V4[1] = OUT_LC[1] @MAIN[7][1];
				progbuf QUAD_V4[2] = OUT_LC[2] @MAIN[11][1];
				progbuf QUAD_V4[3] = OUT_LC[3] @MAIN[15][1];
				progbuf LONG_H1[0] = OUT_LC[0] @MAIN[1][17];
				progbuf LONG_H2[1] = OUT_LC[1] @MAIN[7][16];
				progbuf LONG_H3[0] = OUT_LC[2] @MAIN[9][16];
				progbuf LONG_H4[1] = OUT_LC[3] @MAIN[11][17];
				progbuf LONG_H5[0] = OUT_LC[0] @MAIN[2][17];
				progbuf LONG_H6[1] = OUT_LC[1] @MAIN[7][17];
				progbuf LONG_H7[0] = OUT_LC[2] @MAIN[9][17];
				progbuf LONG_H8[1] = OUT_LC[3] @MAIN[12][17];
				progbuf LONG_H9[0] = OUT_LC[0] @MAIN[5][17];
				progbuf LONG_H10[1] = OUT_LC[1] @MAIN[6][16];
				progbuf LONG_H11[0] = OUT_LC[2] @MAIN[8][16];
				progbuf LONG_H12[1] = OUT_LC[3] @MAIN[15][17];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[9][13];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[15][13];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[4][17], MAIN[4][16], MAIN[0][16], MAIN[0][17], MAIN[3][16], MAIN[3][17]];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[14][17], MAIN[14][16], MAIN[10][16], MAIN[10][17], MAIN[13][16], MAIN[13][17]];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_W_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox INT {
				mux QUAD_H0[1] @[MAIN[0][3], MAIN[0][4]] {
					QUAD_H2[1] = 0b01,
					QUAD_V0[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[7] @[MAIN[2][3], MAIN[2][4]] {
					QUAD_H2[7] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V4[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H1[0] @[MAIN[6][3], MAIN[6][4]] {
					QUAD_H3[0] = 0b01,
					QUAD_V0[2] = 0b10,
					QUAD_V4[2] = 0b11,
					off = 0b00,
				}
				mux QUAD_H1[6] @[MAIN[12][3], MAIN[12][4]] {
					QUAD_H3[6] = 0b01,
					QUAD_V0[3] = 0b10,
					QUAD_V4[3] = 0b11,
					off = 0b00,
				}
				mux QUAD_H2[1] @[MAIN[1][5], MAIN[1][6]] {
					QUAD_H0[1] = 0b11,
					QUAD_V0[0] = 0b01,
					QUAD_V4[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_H2[7] @[MAIN[3][5], MAIN[3][6]] {
					QUAD_H0[7] = 0b11,
					QUAD_V0[1] = 0b01,
					QUAD_V4[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_H3[0] @[MAIN[7][5], MAIN[7][6]] {
					QUAD_H1[0] = 0b11,
					QUAD_V0[2] = 0b01,
					QUAD_V4[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_H3[6] @[MAIN[13][5], MAIN[13][6]] {
					QUAD_H1[6] = 0b11,
					QUAD_V0[3] = 0b01,
					QUAD_V4[3] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[0] @[MAIN[0][6], MAIN[0][5]] {
					QUAD_H0[1] = 0b11,
					QUAD_H2[1] = 0b01,
					QUAD_V4[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[1] @[MAIN[2][6], MAIN[2][5]] {
					QUAD_H0[7] = 0b11,
					QUAD_H2[7] = 0b01,
					QUAD_V4[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[2] @[MAIN[6][6], MAIN[6][5]] {
					QUAD_H1[0] = 0b11,
					QUAD_H3[0] = 0b01,
					QUAD_V4[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[3] @[MAIN[12][6], MAIN[12][5]] {
					QUAD_H1[6] = 0b11,
					QUAD_H3[6] = 0b01,
					QUAD_V4[3] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[0] @[MAIN[1][3], MAIN[1][4]] {
					QUAD_H0[1] = 0b11,
					QUAD_H2[1] = 0b01,
					QUAD_V0[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[1] @[MAIN[3][3], MAIN[3][4]] {
					QUAD_H0[7] = 0b11,
					QUAD_H2[7] = 0b01,
					QUAD_V0[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[2] @[MAIN[7][3], MAIN[7][4]] {
					QUAD_H1[0] = 0b11,
					QUAD_H3[0] = 0b01,
					QUAD_V0[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[3] @[MAIN[13][3], MAIN[13][4]] {
					QUAD_H1[6] = 0b11,
					QUAD_H3[6] = 0b01,
					QUAD_V0[3] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[1][12], MAIN[1][13], MAIN[0][13], MAIN[1][11], MAIN[1][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H0[8] = 0b01111,
					QUAD_H1[5] = 0b10011,
					QUAD_H2[0] = 0b11011,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V2[0] = 0b10101,
					QUAD_V4[0] = 0b11001,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC_W[0] = 0b01101,
					OUT_LC_WN[0] = 0b10001,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_0[1] @[MAIN[0][12], MAIN[1][9], MAIN[0][9], MAIN[0][11], MAIN[0][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H0[9] = 0b01111,
					QUAD_H1[4] = 0b10011,
					QUAD_H2[1] = 0b11011,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V2[1] = 0b10101,
					QUAD_V4[1] = 0b11001,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC_W[1] = 0b01101,
					OUT_LC_WN[1] = 0b10001,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_0[2] @[MAIN[3][12], MAIN[3][13], MAIN[2][13], MAIN[3][11], MAIN[3][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H0[10] = 0b01111,
					QUAD_H1[7] = 0b10011,
					QUAD_H2[2] = 0b11011,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V2[2] = 0b10101,
					QUAD_V4[2] = 0b11001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC_W[2] = 0b01101,
					OUT_LC_WN[2] = 0b10001,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_0[3] @[MAIN[2][12], MAIN[3][9], MAIN[2][9], MAIN[2][11], MAIN[2][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H0[11] = 0b01111,
					QUAD_H1[6] = 0b10011,
					QUAD_H2[3] = 0b11011,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V2[3] = 0b10101,
					QUAD_V4[3] = 0b11001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC_W[3] = 0b01101,
					OUT_LC_WN[3] = 0b10001,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_0[4] @[MAIN[5][12], MAIN[5][13], MAIN[4][13], MAIN[5][11], MAIN[5][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[4] = 0b00111,
					QUAD_H1[1] = 0b01111,
					QUAD_H1[9] = 0b10011,
					QUAD_H2[4] = 0b11011,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b10101,
					QUAD_V3[0] = 0b11001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC_W[4] = 0b01101,
					OUT_LC_WN[4] = 0b10001,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_0[5] @[MAIN[4][12], MAIN[5][9], MAIN[4][9], MAIN[4][11], MAIN[4][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[5] = 0b00111,
					QUAD_H1[0] = 0b01111,
					QUAD_H1[8] = 0b10011,
					QUAD_H2[5] = 0b11011,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b10101,
					QUAD_V3[1] = 0b11001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC_W[5] = 0b01101,
					OUT_LC_WN[5] = 0b10001,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_0[6] @[MAIN[7][12], MAIN[7][13], MAIN[6][13], MAIN[7][11], MAIN[7][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[6] = 0b00111,
					QUAD_H1[3] = 0b01111,
					QUAD_H1[11] = 0b10011,
					QUAD_H2[6] = 0b11011,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b10101,
					QUAD_V3[2] = 0b11001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC_W[6] = 0b01101,
					OUT_LC_WN[6] = 0b10001,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_0[7] @[MAIN[6][12], MAIN[7][9], MAIN[6][9], MAIN[6][11], MAIN[6][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[7] = 0b00111,
					QUAD_H1[2] = 0b01111,
					QUAD_H1[10] = 0b10011,
					QUAD_H2[7] = 0b11011,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b10101,
					QUAD_V3[3] = 0b11001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC_W[7] = 0b01101,
					OUT_LC_WN[7] = 0b10001,
					OUT_LC_WS[7] = 0b00101,
				}
				mux LOCAL_1[0] @[MAIN[9][12], MAIN[9][13], MAIN[8][13], MAIN[9][11], MAIN[9][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H0[8] = 0b01111,
					QUAD_H1[5] = 0b10011,
					QUAD_H2[0] = 0b11011,
					QUAD_H2[8] = 0b10111,
					QUAD_H3[5] = 0b11111,
					QUAD_V2[0] = 0b10101,
					QUAD_V4[0] = 0b11001,
					LONG_H0[0] = 0b11101,
					LONG_H4[0] = 0b00011,
					LONG_H8[0] = 0b01011,
					OUT_LC_W[0] = 0b01101,
					OUT_LC_WN[0] = 0b10001,
					OUT_LC_WS[0] = 0b00101,
				}
				mux LOCAL_1[1] @[MAIN[8][12], MAIN[9][9], MAIN[8][9], MAIN[8][11], MAIN[8][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H0[9] = 0b01111,
					QUAD_H1[4] = 0b10011,
					QUAD_H2[1] = 0b11011,
					QUAD_H2[9] = 0b10111,
					QUAD_H3[4] = 0b11111,
					QUAD_V2[1] = 0b10101,
					QUAD_V4[1] = 0b11001,
					LONG_H0[1] = 0b11101,
					LONG_H4[1] = 0b00011,
					LONG_H8[1] = 0b01011,
					OUT_LC_W[1] = 0b01101,
					OUT_LC_WN[1] = 0b10001,
					OUT_LC_WS[1] = 0b00101,
				}
				mux LOCAL_1[2] @[MAIN[11][12], MAIN[11][13], MAIN[10][13], MAIN[11][11], MAIN[11][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H0[10] = 0b01111,
					QUAD_H1[7] = 0b10011,
					QUAD_H2[2] = 0b11011,
					QUAD_H2[10] = 0b10111,
					QUAD_H3[7] = 0b11111,
					QUAD_V2[2] = 0b10101,
					QUAD_V4[2] = 0b11001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC_W[2] = 0b01101,
					OUT_LC_WN[2] = 0b10001,
					OUT_LC_WS[2] = 0b00101,
				}
				mux LOCAL_1[3] @[MAIN[10][12], MAIN[11][9], MAIN[10][9], MAIN[10][11], MAIN[10][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H0[11] = 0b01111,
					QUAD_H1[6] = 0b10011,
					QUAD_H2[3] = 0b11011,
					QUAD_H2[11] = 0b10111,
					QUAD_H3[6] = 0b11111,
					QUAD_V2[3] = 0b10101,
					QUAD_V4[3] = 0b11001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC_W[3] = 0b01101,
					OUT_LC_WN[3] = 0b10001,
					OUT_LC_WS[3] = 0b00101,
				}
				mux LOCAL_1[4] @[MAIN[13][12], MAIN[13][13], MAIN[12][13], MAIN[13][11], MAIN[13][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[4] = 0b00111,
					QUAD_H1[1] = 0b01111,
					QUAD_H1[9] = 0b10011,
					QUAD_H2[4] = 0b11011,
					QUAD_H3[1] = 0b10111,
					QUAD_H3[9] = 0b11111,
					QUAD_V1[0] = 0b10101,
					QUAD_V3[0] = 0b11001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC_W[4] = 0b01101,
					OUT_LC_WN[4] = 0b10001,
					OUT_LC_WS[4] = 0b00101,
				}
				mux LOCAL_1[5] @[MAIN[12][12], MAIN[13][9], MAIN[12][9], MAIN[12][11], MAIN[12][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[5] = 0b00111,
					QUAD_H1[0] = 0b01111,
					QUAD_H1[8] = 0b10011,
					QUAD_H2[5] = 0b11011,
					QUAD_H3[0] = 0b10111,
					QUAD_H3[8] = 0b11111,
					QUAD_V1[1] = 0b10101,
					QUAD_V3[1] = 0b11001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC_W[5] = 0b01101,
					OUT_LC_WN[5] = 0b10001,
					OUT_LC_WS[5] = 0b00101,
				}
				mux LOCAL_1[6] @[MAIN[15][12], MAIN[15][13], MAIN[14][13], MAIN[15][11], MAIN[15][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[6] = 0b00111,
					QUAD_H1[3] = 0b01111,
					QUAD_H1[11] = 0b10011,
					QUAD_H2[6] = 0b11011,
					QUAD_H3[3] = 0b10111,
					QUAD_H3[11] = 0b11111,
					QUAD_V1[2] = 0b10101,
					QUAD_V3[2] = 0b11001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC_W[6] = 0b01101,
					OUT_LC_WN[6] = 0b10001,
					OUT_LC_WS[6] = 0b00101,
				}
				mux LOCAL_1[7] @[MAIN[14][12], MAIN[15][9], MAIN[14][9], MAIN[14][11], MAIN[14][10]] {
					TIE_0 = 0b00000,
					QUAD_H0[7] = 0b00111,
					QUAD_H1[2] = 0b01111,
					QUAD_H1[10] = 0b10011,
					QUAD_H2[7] = 0b11011,
					QUAD_H3[2] = 0b10111,
					QUAD_H3[10] = 0b11111,
					QUAD_V1[3] = 0b10101,
					QUAD_V3[3] = 0b11001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC_W[7] = 0b01101,
					OUT_LC_WN[7] = 0b10001,
					OUT_LC_WS[7] = 0b00101,
				}
				mux IMUX_CE @[MAIN[11][3], MAIN[11][2], MAIN[10][3], MAIN[10][2]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[5][4]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[10][5], MAIN[10][4], MAIN[11][5], MAIN[11][4]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[8][6], MAIN[8][7], MAIN[9][7], MAIN[9][6]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[14][6], MAIN[14][7], MAIN[15][7], MAIN[15][6]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[4][6], MAIN[4][7], MAIN[5][7], MAIN[5][6]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[10][6], MAIN[10][7], MAIN[11][7], MAIN[11][6]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[8][4], MAIN[8][3], MAIN[8][5], MAIN[9][5], MAIN[9][2]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[14][4], MAIN[14][3], MAIN[14][5], MAIN[15][5], MAIN[15][2]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[5][3], MAIN[5][2], MAIN[4][3], MAIN[4][2]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[1][17];
				progbuf QUAD_H0[2] = OUT_LC[1] @MAIN[5][17];
				progbuf QUAD_H0[4] = OUT_LC[2] @MAIN[9][17];
				progbuf QUAD_H0[6] = OUT_LC[3] @MAIN[13][17];
				progbuf QUAD_H0[8] = OUT_LC[0] @MAIN[1][16];
				progbuf QUAD_H0[10] = OUT_LC[1] @MAIN[5][16];
				progbuf QUAD_H1[1] = OUT_LC[2] @MAIN[9][16];
				progbuf QUAD_H1[3] = OUT_LC[3] @MAIN[13][16];
				progbuf QUAD_H1[5] = OUT_LC[0] @MAIN[0][17];
				progbuf QUAD_H1[7] = OUT_LC[1] @MAIN[4][17];
				progbuf QUAD_H1[9] = OUT_LC[2] @MAIN[8][17];
				progbuf QUAD_H1[11] = OUT_LC[3] @MAIN[12][17];
				progbuf QUAD_H2[0] = OUT_LC[0] @MAIN[0][16];
				progbuf QUAD_H2[2] = OUT_LC[1] @MAIN[4][16];
				progbuf QUAD_H2[4] = OUT_LC[2] @MAIN[8][16];
				progbuf QUAD_H2[6] = OUT_LC[3] @MAIN[12][16];
				progbuf QUAD_H2[8] = OUT_LC[0] @MAIN[1][15];
				progbuf QUAD_H2[10] = OUT_LC[1] @MAIN[5][15];
				progbuf QUAD_H3[1] = OUT_LC[2] @MAIN[9][15];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[13][15];
				progbuf QUAD_H3[5] = OUT_LC[0] @MAIN[3][17];
				progbuf QUAD_H3[7] = OUT_LC[1] @MAIN[7][17];
				progbuf QUAD_H3[9] = OUT_LC[2] @MAIN[11][17];
				progbuf QUAD_H3[11] = OUT_LC[3] @MAIN[15][17];
				progbuf QUAD_V1[0] = OUT_LC[0] @MAIN[3][15];
				progbuf QUAD_V1[1] = OUT_LC[1] @MAIN[7][15];
				progbuf QUAD_V1[2] = OUT_LC[2] @MAIN[11][15];
				progbuf QUAD_V1[3] = OUT_LC[3] @MAIN[15][15];
				progbuf QUAD_V2[0] = OUT_LC[0] @MAIN[2][16];
				progbuf QUAD_V2[1] = OUT_LC[1] @MAIN[6][16];
				progbuf QUAD_V2[2] = OUT_LC[2] @MAIN[10][16];
				progbuf QUAD_V2[3] = OUT_LC[3] @MAIN[14][16];
				progbuf QUAD_V3[0] = OUT_LC[0] @MAIN[2][17];
				progbuf QUAD_V3[1] = OUT_LC[1] @MAIN[6][17];
				progbuf QUAD_V3[2] = OUT_LC[2] @MAIN[10][17];
				progbuf QUAD_V3[3] = OUT_LC[3] @MAIN[14][17];
				progbuf QUAD_V4[0] = OUT_LC[0] @MAIN[3][16];
				progbuf QUAD_V4[1] = OUT_LC[1] @MAIN[7][16];
				progbuf QUAD_V4[2] = OUT_LC[2] @MAIN[11][16];
				progbuf QUAD_V4[3] = OUT_LC[3] @MAIN[15][16];
				progbuf LONG_H0[0] = OUT_LC[0] @MAIN[1][0];
				progbuf LONG_H1[1] = OUT_LC[1] @MAIN[7][1];
				progbuf LONG_H2[0] = OUT_LC[2] @MAIN[9][1];
				progbuf LONG_H3[1] = OUT_LC[3] @MAIN[11][0];
				progbuf LONG_H4[0] = OUT_LC[0] @MAIN[2][0];
				progbuf LONG_H5[1] = OUT_LC[1] @MAIN[7][0];
				progbuf LONG_H6[0] = OUT_LC[2] @MAIN[9][0];
				progbuf LONG_H7[1] = OUT_LC[3] @MAIN[12][0];
				progbuf LONG_H8[0] = OUT_LC[0] @MAIN[5][0];
				progbuf LONG_H9[1] = OUT_LC[1] @MAIN[6][1];
				progbuf LONG_H10[0] = OUT_LC[2] @MAIN[8][1];
				progbuf LONG_H11[1] = OUT_LC[3] @MAIN[15][0];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[9][4];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[15][4];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[4][0], MAIN[4][1], MAIN[0][1], MAIN[0][0], MAIN[3][1], MAIN[3][0]];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[14][0], MAIN[14][1], MAIN[10][1], MAIN[10][0], MAIN[13][1], MAIN[13][0]];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_E_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox INT {
				mux QUAD_H1[1] @[MAIN[0][14], MAIN[0][13]] {
					QUAD_H3[1] = 0b01,
					QUAD_V0[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H1[7] @[MAIN[2][14], MAIN[2][13]] {
					QUAD_H3[7] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V4[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H2[0] @[MAIN[6][14], MAIN[6][13]] {
					QUAD_H4[0] = 0b01,
					QUAD_V0[2] = 0b10,
					QUAD_V4[2] = 0b11,
					off = 0b00,
				}
				mux QUAD_H2[6] @[MAIN[12][14], MAIN[12][13]] {
					QUAD_H4[6] = 0b01,
					QUAD_V0[3] = 0b10,
					QUAD_V4[3] = 0b11,
					off = 0b00,
				}
				mux QUAD_H3[1] @[MAIN[1][12], MAIN[1][11]] {
					QUAD_H1[1] = 0b11,
					QUAD_V0[0] = 0b01,
					QUAD_V4[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_H3[7] @[MAIN[3][12], MAIN[3][11]] {
					QUAD_H1[7] = 0b11,
					QUAD_V0[1] = 0b01,
					QUAD_V4[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_H4[0] @[MAIN[7][12], MAIN[7][11]] {
					QUAD_H2[0] = 0b11,
					QUAD_V0[2] = 0b01,
					QUAD_V4[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_H4[6] @[MAIN[13][12], MAIN[13][11]] {
					QUAD_H2[6] = 0b11,
					QUAD_V0[3] = 0b01,
					QUAD_V4[3] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[0] @[MAIN[0][11], MAIN[0][12]] {
					QUAD_H1[1] = 0b11,
					QUAD_H3[1] = 0b01,
					QUAD_V4[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[1] @[MAIN[2][11], MAIN[2][12]] {
					QUAD_H1[7] = 0b11,
					QUAD_H3[7] = 0b01,
					QUAD_V4[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[2] @[MAIN[6][11], MAIN[6][12]] {
					QUAD_H2[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V4[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_V0[3] @[MAIN[12][11], MAIN[12][12]] {
					QUAD_H2[6] = 0b11,
					QUAD_H4[6] = 0b01,
					QUAD_V4[3] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[0] @[MAIN[1][14], MAIN[1][13]] {
					QUAD_H1[1] = 0b11,
					QUAD_H3[1] = 0b01,
					QUAD_V0[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[1] @[MAIN[3][14], MAIN[3][13]] {
					QUAD_H1[7] = 0b11,
					QUAD_H3[7] = 0b01,
					QUAD_V0[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[2] @[MAIN[7][14], MAIN[7][13]] {
					QUAD_H2[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V0[2] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[3] @[MAIN[13][14], MAIN[13][13]] {
					QUAD_H2[6] = 0b11,
					QUAD_H4[6] = 0b01,
					QUAD_V0[3] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[1][5], MAIN[1][4], MAIN[0][4], MAIN[1][6], MAIN[1][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H1[8] = 0b01111,
					QUAD_H2[5] = 0b10011,
					QUAD_H3[0] = 0b11011,
					QUAD_H3[8] = 0b10111,
					QUAD_H4[5] = 0b11111,
					QUAD_V2[0] = 0b10101,
					QUAD_V4[0] = 0b11001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC_E[0] = 0b01101,
					OUT_LC_EN[0] = 0b10001,
					OUT_LC_ES[0] = 0b00101,
				}
				mux LOCAL_0[1] @[MAIN[0][5], MAIN[1][8], MAIN[0][8], MAIN[0][6], MAIN[0][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H1[9] = 0b01111,
					QUAD_H2[4] = 0b10011,
					QUAD_H3[1] = 0b11011,
					QUAD_H3[9] = 0b10111,
					QUAD_H4[4] = 0b11111,
					QUAD_V2[1] = 0b10101,
					QUAD_V4[1] = 0b11001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC_E[1] = 0b01101,
					OUT_LC_EN[1] = 0b10001,
					OUT_LC_ES[1] = 0b00101,
				}
				mux LOCAL_0[2] @[MAIN[3][5], MAIN[3][4], MAIN[2][4], MAIN[3][6], MAIN[3][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H1[10] = 0b01111,
					QUAD_H2[7] = 0b10011,
					QUAD_H3[2] = 0b11011,
					QUAD_H3[10] = 0b10111,
					QUAD_H4[7] = 0b11111,
					QUAD_V2[2] = 0b10101,
					QUAD_V4[2] = 0b11001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC_E[2] = 0b01101,
					OUT_LC_EN[2] = 0b10001,
					OUT_LC_ES[2] = 0b00101,
				}
				mux LOCAL_0[3] @[MAIN[2][5], MAIN[3][8], MAIN[2][8], MAIN[2][6], MAIN[2][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H1[11] = 0b01111,
					QUAD_H2[6] = 0b10011,
					QUAD_H3[3] = 0b11011,
					QUAD_H3[11] = 0b10111,
					QUAD_H4[6] = 0b11111,
					QUAD_V2[3] = 0b10101,
					QUAD_V4[3] = 0b11001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC_E[3] = 0b01101,
					OUT_LC_EN[3] = 0b10001,
					OUT_LC_ES[3] = 0b00101,
				}
				mux LOCAL_0[4] @[MAIN[5][5], MAIN[5][4], MAIN[4][4], MAIN[5][6], MAIN[5][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[4] = 0b00111,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10011,
					QUAD_H3[4] = 0b11011,
					QUAD_H4[1] = 0b10111,
					QUAD_H4[9] = 0b11111,
					QUAD_V1[0] = 0b10101,
					QUAD_V3[0] = 0b11001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC_E[4] = 0b01101,
					OUT_LC_EN[4] = 0b10001,
					OUT_LC_ES[4] = 0b00101,
				}
				mux LOCAL_0[5] @[MAIN[4][5], MAIN[5][8], MAIN[4][8], MAIN[4][6], MAIN[4][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[5] = 0b00111,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10011,
					QUAD_H3[5] = 0b11011,
					QUAD_H4[0] = 0b10111,
					QUAD_H4[8] = 0b11111,
					QUAD_V1[1] = 0b10101,
					QUAD_V3[1] = 0b11001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC_E[5] = 0b01101,
					OUT_LC_EN[5] = 0b10001,
					OUT_LC_ES[5] = 0b00101,
				}
				mux LOCAL_0[6] @[MAIN[7][5], MAIN[7][4], MAIN[6][4], MAIN[7][6], MAIN[7][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[6] = 0b00111,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10011,
					QUAD_H3[6] = 0b11011,
					QUAD_H4[3] = 0b10111,
					QUAD_H4[11] = 0b11111,
					QUAD_V1[2] = 0b10101,
					QUAD_V3[2] = 0b11001,
					LONG_H4[1] = 0b11101,
					LONG_H8[1] = 0b00011,
					LONG_H12[1] = 0b01011,
					OUT_LC_E[6] = 0b01101,
					OUT_LC_EN[6] = 0b10001,
					OUT_LC_ES[6] = 0b00101,
				}
				mux LOCAL_0[7] @[MAIN[6][5], MAIN[7][8], MAIN[6][8], MAIN[6][6], MAIN[6][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[7] = 0b00111,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10011,
					QUAD_H3[7] = 0b11011,
					QUAD_H4[2] = 0b10111,
					QUAD_H4[10] = 0b11111,
					QUAD_V1[3] = 0b10101,
					QUAD_V3[3] = 0b11001,
					LONG_H4[0] = 0b11101,
					LONG_H8[0] = 0b00011,
					LONG_H12[0] = 0b01011,
					OUT_LC_E[7] = 0b01101,
					OUT_LC_EN[7] = 0b10001,
					OUT_LC_ES[7] = 0b00101,
				}
				mux LOCAL_1[0] @[MAIN[9][5], MAIN[9][4], MAIN[8][4], MAIN[9][6], MAIN[9][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H1[8] = 0b01111,
					QUAD_H2[5] = 0b10011,
					QUAD_H3[0] = 0b11011,
					QUAD_H3[8] = 0b10111,
					QUAD_H4[5] = 0b11111,
					QUAD_V2[0] = 0b10101,
					QUAD_V4[0] = 0b11001,
					LONG_H1[0] = 0b11101,
					LONG_H5[0] = 0b00011,
					LONG_H9[0] = 0b01011,
					OUT_LC_E[0] = 0b01101,
					OUT_LC_EN[0] = 0b10001,
					OUT_LC_ES[0] = 0b00101,
				}
				mux LOCAL_1[1] @[MAIN[8][5], MAIN[9][8], MAIN[8][8], MAIN[8][6], MAIN[8][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H1[9] = 0b01111,
					QUAD_H2[4] = 0b10011,
					QUAD_H3[1] = 0b11011,
					QUAD_H3[9] = 0b10111,
					QUAD_H4[4] = 0b11111,
					QUAD_V2[1] = 0b10101,
					QUAD_V4[1] = 0b11001,
					LONG_H1[1] = 0b11101,
					LONG_H5[1] = 0b00011,
					LONG_H9[1] = 0b01011,
					OUT_LC_E[1] = 0b01101,
					OUT_LC_EN[1] = 0b10001,
					OUT_LC_ES[1] = 0b00101,
				}
				mux LOCAL_1[2] @[MAIN[11][5], MAIN[11][4], MAIN[10][4], MAIN[11][6], MAIN[11][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H1[10] = 0b01111,
					QUAD_H2[7] = 0b10011,
					QUAD_H3[2] = 0b11011,
					QUAD_H3[10] = 0b10111,
					QUAD_H4[7] = 0b11111,
					QUAD_V2[2] = 0b10101,
					QUAD_V4[2] = 0b11001,
					LONG_H2[1] = 0b11101,
					LONG_H6[1] = 0b00011,
					LONG_H10[1] = 0b01011,
					OUT_LC_E[2] = 0b01101,
					OUT_LC_EN[2] = 0b10001,
					OUT_LC_ES[2] = 0b00101,
				}
				mux LOCAL_1[3] @[MAIN[10][5], MAIN[11][8], MAIN[10][8], MAIN[10][6], MAIN[10][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H1[11] = 0b01111,
					QUAD_H2[6] = 0b10011,
					QUAD_H3[3] = 0b11011,
					QUAD_H3[11] = 0b10111,
					QUAD_H4[6] = 0b11111,
					QUAD_V2[3] = 0b10101,
					QUAD_V4[3] = 0b11001,
					LONG_H2[0] = 0b11101,
					LONG_H6[0] = 0b00011,
					LONG_H10[0] = 0b01011,
					OUT_LC_E[3] = 0b01101,
					OUT_LC_EN[3] = 0b10001,
					OUT_LC_ES[3] = 0b00101,
				}
				mux LOCAL_1[4] @[MAIN[13][5], MAIN[13][4], MAIN[12][4], MAIN[13][6], MAIN[13][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[4] = 0b00111,
					QUAD_H2[1] = 0b01111,
					QUAD_H2[9] = 0b10011,
					QUAD_H3[4] = 0b11011,
					QUAD_H4[1] = 0b10111,
					QUAD_H4[9] = 0b11111,
					QUAD_V1[0] = 0b10101,
					QUAD_V3[0] = 0b11001,
					LONG_H3[0] = 0b11101,
					LONG_H7[0] = 0b00011,
					LONG_H11[0] = 0b01011,
					OUT_LC_E[4] = 0b01101,
					OUT_LC_EN[4] = 0b10001,
					OUT_LC_ES[4] = 0b00101,
				}
				mux LOCAL_1[5] @[MAIN[12][5], MAIN[13][8], MAIN[12][8], MAIN[12][6], MAIN[12][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[5] = 0b00111,
					QUAD_H2[0] = 0b01111,
					QUAD_H2[8] = 0b10011,
					QUAD_H3[5] = 0b11011,
					QUAD_H4[0] = 0b10111,
					QUAD_H4[8] = 0b11111,
					QUAD_V1[1] = 0b10101,
					QUAD_V3[1] = 0b11001,
					LONG_H3[1] = 0b11101,
					LONG_H7[1] = 0b00011,
					LONG_H11[1] = 0b01011,
					OUT_LC_E[5] = 0b01101,
					OUT_LC_EN[5] = 0b10001,
					OUT_LC_ES[5] = 0b00101,
				}
				mux LOCAL_1[6] @[MAIN[15][5], MAIN[15][4], MAIN[14][4], MAIN[15][6], MAIN[15][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[6] = 0b00111,
					QUAD_H2[3] = 0b01111,
					QUAD_H2[11] = 0b10011,
					QUAD_H3[6] = 0b11011,
					QUAD_H4[3] = 0b10111,
					QUAD_H4[11] = 0b11111,
					QUAD_V1[2] = 0b10101,
					QUAD_V3[2] = 0b11001,
					LONG_H4[1] = 0b11101,
					LONG_H8[1] = 0b00011,
					LONG_H12[1] = 0b01011,
					OUT_LC_E[6] = 0b01101,
					OUT_LC_EN[6] = 0b10001,
					OUT_LC_ES[6] = 0b00101,
				}
				mux LOCAL_1[7] @[MAIN[14][5], MAIN[15][8], MAIN[14][8], MAIN[14][6], MAIN[14][7]] {
					TIE_0 = 0b00000,
					QUAD_H1[7] = 0b00111,
					QUAD_H2[2] = 0b01111,
					QUAD_H2[10] = 0b10011,
					QUAD_H3[7] = 0b11011,
					QUAD_H4[2] = 0b10111,
					QUAD_H4[10] = 0b11111,
					QUAD_V1[3] = 0b10101,
					QUAD_V3[3] = 0b11001,
					LONG_H4[0] = 0b11101,
					LONG_H8[0] = 0b00011,
					LONG_H12[0] = 0b01011,
					OUT_LC_E[7] = 0b01101,
					OUT_LC_EN[7] = 0b10001,
					OUT_LC_ES[7] = 0b00101,
				}
				mux IMUX_CE @[MAIN[11][14], MAIN[11][15], MAIN[10][14], MAIN[10][15]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[4][12], MAIN[4][13], MAIN[5][12], MAIN[5][13]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[10][12], MAIN[10][13], MAIN[11][12], MAIN[11][13]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[8][11], MAIN[8][10], MAIN[9][10], MAIN[9][11]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][10], MAIN[15][11]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[4][11], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[10][11], MAIN[10][10], MAIN[11][10], MAIN[11][11]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[8][13], MAIN[8][14], MAIN[8][12], MAIN[9][12], MAIN[9][15]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[14][13], MAIN[14][14], MAIN[14][12], MAIN[15][12], MAIN[15][15]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[5][14], MAIN[5][15], MAIN[4][14], MAIN[4][15]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H1[0] = OUT_LC[0] @MAIN[1][0];
				progbuf QUAD_H1[2] = OUT_LC[1] @MAIN[5][0];
				progbuf QUAD_H1[4] = OUT_LC[2] @MAIN[9][0];
				progbuf QUAD_H1[6] = OUT_LC[3] @MAIN[13][0];
				progbuf QUAD_H1[8] = OUT_LC[0] @MAIN[1][1];
				progbuf QUAD_H1[10] = OUT_LC[1] @MAIN[5][1];
				progbuf QUAD_H2[1] = OUT_LC[2] @MAIN[9][1];
				progbuf QUAD_H2[3] = OUT_LC[3] @MAIN[13][1];
				progbuf QUAD_H2[5] = OUT_LC[0] @MAIN[0][0];
				progbuf QUAD_H2[7] = OUT_LC[1] @MAIN[4][0];
				progbuf QUAD_H2[9] = OUT_LC[2] @MAIN[8][0];
				progbuf QUAD_H2[11] = OUT_LC[3] @MAIN[12][0];
				progbuf QUAD_H3[0] = OUT_LC[0] @MAIN[0][1];
				progbuf QUAD_H3[2] = OUT_LC[1] @MAIN[4][1];
				progbuf QUAD_H3[4] = OUT_LC[2] @MAIN[8][1];
				progbuf QUAD_H3[6] = OUT_LC[3] @MAIN[12][1];
				progbuf QUAD_H3[8] = OUT_LC[0] @MAIN[1][2];
				progbuf QUAD_H3[10] = OUT_LC[1] @MAIN[5][2];
				progbuf QUAD_H4[1] = OUT_LC[2] @MAIN[9][2];
				progbuf QUAD_H4[3] = OUT_LC[3] @MAIN[13][2];
				progbuf QUAD_H4[5] = OUT_LC[0] @MAIN[3][0];
				progbuf QUAD_H4[7] = OUT_LC[1] @MAIN[7][0];
				progbuf QUAD_H4[9] = OUT_LC[2] @MAIN[11][0];
				progbuf QUAD_H4[11] = OUT_LC[3] @MAIN[15][0];
				progbuf QUAD_V1[0] = OUT_LC[0] @MAIN[3][2];
				progbuf QUAD_V1[1] = OUT_LC[1] @MAIN[7][2];
				progbuf QUAD_V1[2] = OUT_LC[2] @MAIN[11][2];
				progbuf QUAD_V1[3] = OUT_LC[3] @MAIN[15][2];
				progbuf QUAD_V2[0] = OUT_LC[0] @MAIN[2][1];
				progbuf QUAD_V2[1] = OUT_LC[1] @MAIN[6][1];
				progbuf QUAD_V2[2] = OUT_LC[2] @MAIN[10][1];
				progbuf QUAD_V2[3] = OUT_LC[3] @MAIN[14][1];
				progbuf QUAD_V3[0] = OUT_LC[0] @MAIN[2][0];
				progbuf QUAD_V3[1] = OUT_LC[1] @MAIN[6][0];
				progbuf QUAD_V3[2] = OUT_LC[2] @MAIN[10][0];
				progbuf QUAD_V3[3] = OUT_LC[3] @MAIN[14][0];
				progbuf QUAD_V4[0] = OUT_LC[0] @MAIN[3][1];
				progbuf QUAD_V4[1] = OUT_LC[1] @MAIN[7][1];
				progbuf QUAD_V4[2] = OUT_LC[2] @MAIN[11][1];
				progbuf QUAD_V4[3] = OUT_LC[3] @MAIN[15][1];
				progbuf LONG_H1[0] = OUT_LC[0] @MAIN[1][17];
				progbuf LONG_H2[1] = OUT_LC[1] @MAIN[7][16];
				progbuf LONG_H3[0] = OUT_LC[2] @MAIN[9][16];
				progbuf LONG_H4[1] = OUT_LC[3] @MAIN[11][17];
				progbuf LONG_H5[0] = OUT_LC[0] @MAIN[2][17];
				progbuf LONG_H6[1] = OUT_LC[1] @MAIN[7][17];
				progbuf LONG_H7[0] = OUT_LC[2] @MAIN[9][17];
				progbuf LONG_H8[1] = OUT_LC[3] @MAIN[12][17];
				progbuf LONG_H9[0] = OUT_LC[0] @MAIN[5][17];
				progbuf LONG_H10[1] = OUT_LC[1] @MAIN[6][16];
				progbuf LONG_H11[0] = OUT_LC[2] @MAIN[8][16];
				progbuf LONG_H12[1] = OUT_LC[3] @MAIN[15][17];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[9][13];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[15][13];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[4][17], MAIN[4][16], MAIN[0][16], MAIN[0][17], MAIN[3][16], MAIN[3][17]];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[14][17], MAIN[14][16], MAIN[10][16], MAIN[10][17], MAIN[13][16], MAIN[13][17]];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_S_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] @[MAIN[14][35], MAIN[14][36]] {
					QUAD_H4[0] = 0b01,
					QUAD_V1[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[1] @[MAIN[13][35], MAIN[13][36]] {
					QUAD_H4[1] = 0b01,
					QUAD_V1[6] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[2] @[MAIN[9][35], MAIN[9][36]] {
					QUAD_H4[2] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[3] @[MAIN[2][35], MAIN[2][36]] {
					QUAD_H4[3] = 0b01,
					QUAD_V0[7] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[0] @[MAIN[15][34], MAIN[15][33]] {
					QUAD_H0[0] = 0b01,
					QUAD_V1[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[1] @[MAIN[12][34], MAIN[12][33]] {
					QUAD_H0[1] = 0b01,
					QUAD_V1[6] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[2] @[MAIN[8][34], MAIN[8][33]] {
					QUAD_H0[2] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[3] @[MAIN[3][34], MAIN[3][33]] {
					QUAD_H0[3] = 0b01,
					QUAD_V0[7] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V0[1] @[MAIN[9][33], MAIN[9][34]] {
					QUAD_H0[2] = 0b01,
					QUAD_H4[2] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_V0[7] @[MAIN[2][33], MAIN[2][34]] {
					QUAD_H0[3] = 0b01,
					QUAD_H4[3] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[0] @[MAIN[14][33], MAIN[14][34]] {
					QUAD_H0[0] = 0b01,
					QUAD_H4[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[6] @[MAIN[13][33], MAIN[13][34]] {
					QUAD_H0[1] = 0b01,
					QUAD_H4[1] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[1] @[MAIN[8][35], MAIN[8][36]] {
					QUAD_H0[2] = 0b11,
					QUAD_H4[2] = 0b01,
					QUAD_V0[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V2[7] @[MAIN[3][35], MAIN[3][36]] {
					QUAD_H0[3] = 0b11,
					QUAD_H4[3] = 0b01,
					QUAD_V0[7] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[0] @[MAIN[15][35], MAIN[15][36]] {
					QUAD_H0[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V1[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[6] @[MAIN[12][35], MAIN[12][36]] {
					QUAD_H0[1] = 0b11,
					QUAD_H4[1] = 0b01,
					QUAD_V1[6] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[14][18], MAIN[15][16], MAIN[14][16], MAIN[14][17], MAIN[14][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V0[4] = 0b11111,
					QUAD_V1[1] = 0b10111,
					QUAD_V1[9] = 0b11011,
					QUAD_V2[4] = 0b10011,
					QUAD_V3[1] = 0b11001,
					QUAD_V3[9] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_ES[0] = 0b01001,
					OUT_LC_WS[0] = 0b00011,
				}
				mux LOCAL_0[1] @[MAIN[15][18], MAIN[15][20], MAIN[14][20], MAIN[15][17], MAIN[15][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V0[5] = 0b11111,
					QUAD_V1[0] = 0b10111,
					QUAD_V1[8] = 0b11011,
					QUAD_V2[5] = 0b10011,
					QUAD_V3[0] = 0b11001,
					QUAD_V3[8] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_ES[1] = 0b01001,
					OUT_LC_WS[1] = 0b00011,
				}
				mux LOCAL_0[2] @[MAIN[13][18], MAIN[12][16], MAIN[13][16], MAIN[13][17], MAIN[13][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V0[6] = 0b11111,
					QUAD_V1[3] = 0b10111,
					QUAD_V1[11] = 0b11011,
					QUAD_V2[6] = 0b10011,
					QUAD_V3[3] = 0b11001,
					QUAD_V3[11] = 0b11101,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_ES[2] = 0b01001,
					OUT_LC_WS[2] = 0b00011,
				}
				mux LOCAL_0[3] @[MAIN[12][18], MAIN[12][20], MAIN[13][20], MAIN[12][17], MAIN[12][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V0[7] = 0b11111,
					QUAD_V1[2] = 0b10111,
					QUAD_V1[10] = 0b11011,
					QUAD_V2[7] = 0b10011,
					QUAD_V3[2] = 0b11001,
					QUAD_V3[10] = 0b11101,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_ES[3] = 0b01001,
					OUT_LC_WS[3] = 0b00011,
				}
				mux LOCAL_0[4] @[MAIN[10][18], MAIN[11][16], MAIN[10][16], MAIN[10][17], MAIN[10][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V0[0] = 0b11011,
					QUAD_V0[8] = 0b11111,
					QUAD_V1[5] = 0b10111,
					QUAD_V2[0] = 0b11101,
					QUAD_V2[8] = 0b10011,
					QUAD_V3[5] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_ES[4] = 0b01001,
					OUT_LC_WS[4] = 0b00011,
				}
				mux LOCAL_0[5] @[MAIN[11][18], MAIN[11][20], MAIN[10][20], MAIN[11][17], MAIN[11][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V0[1] = 0b11011,
					QUAD_V0[9] = 0b11111,
					QUAD_V1[4] = 0b10111,
					QUAD_V2[1] = 0b11101,
					QUAD_V2[9] = 0b10011,
					QUAD_V3[4] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_ES[5] = 0b01001,
					OUT_LC_WS[5] = 0b00011,
				}
				mux LOCAL_0[6] @[MAIN[9][18], MAIN[8][16], MAIN[9][16], MAIN[9][17], MAIN[9][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V0[2] = 0b11011,
					QUAD_V0[10] = 0b11111,
					QUAD_V1[7] = 0b10111,
					QUAD_V2[2] = 0b11101,
					QUAD_V2[10] = 0b10011,
					QUAD_V3[7] = 0b11001,
					LONG_V0[0] = 0b10101,
					LONG_V4[0] = 0b10001,
					LONG_V8[0] = 0b01111,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_ES[6] = 0b01001,
					OUT_LC_WS[6] = 0b00011,
				}
				mux LOCAL_0[7] @[MAIN[8][18], MAIN[8][20], MAIN[9][20], MAIN[8][17], MAIN[8][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V0[3] = 0b11011,
					QUAD_V0[11] = 0b11111,
					QUAD_V1[6] = 0b10111,
					QUAD_V2[3] = 0b11101,
					QUAD_V2[11] = 0b10011,
					QUAD_V3[6] = 0b11001,
					LONG_V0[1] = 0b10101,
					LONG_V4[1] = 0b10001,
					LONG_V8[1] = 0b01111,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_ES[7] = 0b01001,
					OUT_LC_WS[7] = 0b00011,
				}
				mux LOCAL_1[0] @[MAIN[6][18], MAIN[7][16], MAIN[6][16], MAIN[6][17], MAIN[6][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V0[4] = 0b11111,
					QUAD_V1[1] = 0b10111,
					QUAD_V1[9] = 0b11011,
					QUAD_V2[4] = 0b10011,
					QUAD_V3[1] = 0b11001,
					QUAD_V3[9] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_ES[0] = 0b01001,
					OUT_LC_WS[0] = 0b00011,
				}
				mux LOCAL_1[1] @[MAIN[7][18], MAIN[7][20], MAIN[6][20], MAIN[7][17], MAIN[7][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V0[5] = 0b11111,
					QUAD_V1[0] = 0b10111,
					QUAD_V1[8] = 0b11011,
					QUAD_V2[5] = 0b10011,
					QUAD_V3[0] = 0b11001,
					QUAD_V3[8] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_ES[1] = 0b01001,
					OUT_LC_WS[1] = 0b00011,
				}
				mux LOCAL_1[2] @[MAIN[5][18], MAIN[4][16], MAIN[5][16], MAIN[5][17], MAIN[5][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V0[6] = 0b11111,
					QUAD_V1[3] = 0b10111,
					QUAD_V1[11] = 0b11011,
					QUAD_V2[6] = 0b10011,
					QUAD_V3[3] = 0b11001,
					QUAD_V3[11] = 0b11101,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_ES[2] = 0b01001,
					OUT_LC_WS[2] = 0b00011,
				}
				mux LOCAL_1[3] @[MAIN[4][18], MAIN[4][20], MAIN[5][20], MAIN[4][17], MAIN[4][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V0[7] = 0b11111,
					QUAD_V1[2] = 0b10111,
					QUAD_V1[10] = 0b11011,
					QUAD_V2[7] = 0b10011,
					QUAD_V3[2] = 0b11001,
					QUAD_V3[10] = 0b11101,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_ES[3] = 0b01001,
					OUT_LC_WS[3] = 0b00011,
				}
				mux LOCAL_1[4] @[MAIN[2][18], MAIN[3][16], MAIN[2][16], MAIN[2][17], MAIN[2][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V0[0] = 0b11011,
					QUAD_V0[8] = 0b11111,
					QUAD_V1[5] = 0b10111,
					QUAD_V2[0] = 0b11101,
					QUAD_V2[8] = 0b10011,
					QUAD_V3[5] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_ES[4] = 0b01001,
					OUT_LC_WS[4] = 0b00011,
				}
				mux LOCAL_1[5] @[MAIN[3][18], MAIN[3][20], MAIN[2][20], MAIN[3][17], MAIN[3][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V0[1] = 0b11011,
					QUAD_V0[9] = 0b11111,
					QUAD_V1[4] = 0b10111,
					QUAD_V2[1] = 0b11101,
					QUAD_V2[9] = 0b10011,
					QUAD_V3[4] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_ES[5] = 0b01001,
					OUT_LC_WS[5] = 0b00011,
				}
				mux LOCAL_1[6] @[MAIN[1][18], MAIN[0][16], MAIN[1][16], MAIN[1][17], MAIN[1][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V0[2] = 0b11011,
					QUAD_V0[10] = 0b11111,
					QUAD_V1[7] = 0b10111,
					QUAD_V2[2] = 0b11101,
					QUAD_V2[10] = 0b10011,
					QUAD_V3[7] = 0b11001,
					LONG_V0[0] = 0b10101,
					LONG_V4[0] = 0b10001,
					LONG_V8[0] = 0b01111,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_ES[6] = 0b01001,
					OUT_LC_WS[6] = 0b00011,
				}
				mux LOCAL_1[7] @[MAIN[0][18], MAIN[0][20], MAIN[1][20], MAIN[0][17], MAIN[0][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V0[3] = 0b11011,
					QUAD_V0[11] = 0b11111,
					QUAD_V1[6] = 0b10111,
					QUAD_V2[3] = 0b11101,
					QUAD_V2[11] = 0b10011,
					QUAD_V3[6] = 0b11001,
					LONG_V0[1] = 0b10101,
					LONG_V4[1] = 0b10001,
					LONG_V8[1] = 0b01111,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_ES[7] = 0b01001,
					OUT_LC_WS[7] = 0b00011,
				}
				mux IMUX_CE @[MAIN[5][36], MAIN[5][37], MAIN[4][36], MAIN[4][37]] {
					TIE_1 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[2] = 0b0011,
					GLOBAL[4] = 0b0101,
					GLOBAL[6] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[11][34], MAIN[11][35], MAIN[10][34], MAIN[10][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[4][34], MAIN[4][35], MAIN[5][34], MAIN[5][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[7][33], MAIN[7][32], MAIN[6][32], MAIN[6][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[0][33], MAIN[0][32], MAIN[1][32], MAIN[1][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[11][33], MAIN[11][32], MAIN[10][32], MAIN[10][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[4][33], MAIN[4][32], MAIN[5][32], MAIN[5][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[7][35], MAIN[7][36], MAIN[7][34], MAIN[6][34], MAIN[6][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[0][35], MAIN[0][36], MAIN[0][34], MAIN[1][34], MAIN[1][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[10][36], MAIN[10][37], MAIN[11][36], MAIN[11][37]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[13][25];
				progbuf QUAD_H0[1] = OUT_LC[1] @MAIN[9][25];
				progbuf QUAD_H0[2] = OUT_LC[2] @MAIN[5][25];
				progbuf QUAD_H0[3] = OUT_LC[3] @MAIN[1][25];
				progbuf QUAD_H1[0] = OUT_LC[0] @MAIN[12][23];
				progbuf QUAD_H1[1] = OUT_LC[1] @MAIN[8][23];
				progbuf QUAD_H1[2] = OUT_LC[2] @MAIN[4][23];
				progbuf QUAD_H1[3] = OUT_LC[3] @MAIN[0][23];
				progbuf QUAD_H2[0] = OUT_LC[0] @MAIN[12][25];
				progbuf QUAD_H2[1] = OUT_LC[1] @MAIN[8][25];
				progbuf QUAD_H2[2] = OUT_LC[2] @MAIN[4][25];
				progbuf QUAD_H2[3] = OUT_LC[3] @MAIN[0][25];
				progbuf QUAD_H3[0] = OUT_LC[0] @MAIN[13][26];
				progbuf QUAD_H3[1] = OUT_LC[1] @MAIN[9][26];
				progbuf QUAD_H3[2] = OUT_LC[2] @MAIN[5][26];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[1][26];
				progbuf QUAD_V0[0] = OUT_LC[2] @MAIN[6][26];
				progbuf QUAD_V0[2] = OUT_LC[3] @MAIN[2][26];
				progbuf QUAD_V0[4] = OUT_LC[0] @MAIN[13][23];
				progbuf QUAD_V0[6] = OUT_LC[1] @MAIN[9][23];
				progbuf QUAD_V0[8] = OUT_LC[2] @MAIN[5][23];
				progbuf QUAD_V0[10] = OUT_LC[3] @MAIN[1][23];
				progbuf QUAD_V1[1] = OUT_LC[0] @MAIN[15][25];
				progbuf QUAD_V1[3] = OUT_LC[1] @MAIN[11][25];
				progbuf QUAD_V1[5] = OUT_LC[2] @MAIN[7][25];
				progbuf QUAD_V1[7] = OUT_LC[3] @MAIN[3][25];
				progbuf QUAD_V1[9] = OUT_LC[0] @MAIN[14][26];
				progbuf QUAD_V1[11] = OUT_LC[1] @MAIN[10][26];
				progbuf QUAD_V2[0] = OUT_LC[2] @MAIN[6][25];
				progbuf QUAD_V2[2] = OUT_LC[3] @MAIN[2][25];
				progbuf QUAD_V2[4] = OUT_LC[0] @MAIN[15][23];
				progbuf QUAD_V2[6] = OUT_LC[1] @MAIN[11][23];
				progbuf QUAD_V2[8] = OUT_LC[2] @MAIN[7][23];
				progbuf QUAD_V2[10] = OUT_LC[3] @MAIN[3][23];
				progbuf QUAD_V3[1] = OUT_LC[0] @MAIN[14][23];
				progbuf QUAD_V3[3] = OUT_LC[1] @MAIN[10][23];
				progbuf QUAD_V3[5] = OUT_LC[2] @MAIN[6][23];
				progbuf QUAD_V3[7] = OUT_LC[3] @MAIN[2][23];
				progbuf QUAD_V3[9] = OUT_LC[0] @MAIN[14][25];
				progbuf QUAD_V3[11] = OUT_LC[1] @MAIN[10][25];
				progbuf LONG_V0[0] = OUT_LC[3] @MAIN[1][5];
				progbuf LONG_V1[1] = OUT_LC[2] @MAIN[7][4];
				progbuf LONG_V2[0] = OUT_LC[1] @MAIN[8][4];
				progbuf LONG_V3[1] = OUT_LC[0] @MAIN[10][5];
				progbuf LONG_V4[0] = OUT_LC[3] @MAIN[3][5];
				progbuf LONG_V5[1] = OUT_LC[2] @MAIN[6][5];
				progbuf LONG_V6[0] = OUT_LC[1] @MAIN[9][5];
				progbuf LONG_V7[1] = OUT_LC[0] @MAIN[12][5];
				progbuf LONG_V8[0] = OUT_LC[3] @MAIN[5][5];
				progbuf LONG_V9[1] = OUT_LC[2] @MAIN[6][4];
				progbuf LONG_V10[0] = OUT_LC[1] @MAIN[9][4];
				progbuf LONG_V11[1] = OUT_LC[0] @MAIN[14][5];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[6][35];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[1][35];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[11][5], MAIN[11][4], MAIN[15][4], MAIN[15][5], MAIN[13][4], MAIN[13][5]];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[0][5], MAIN[0][4], MAIN[4][4], MAIN[4][5], MAIN[2][4], MAIN[2][5]];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_N_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] @[MAIN[1][35], MAIN[1][36]] {
					QUAD_H4[0] = 0b01,
					QUAD_V2[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[1] @[MAIN[2][35], MAIN[2][36]] {
					QUAD_H4[1] = 0b01,
					QUAD_V2[6] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[2] @[MAIN[6][35], MAIN[6][36]] {
					QUAD_H4[2] = 0b01,
					QUAD_V1[1] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[3] @[MAIN[13][35], MAIN[13][36]] {
					QUAD_H4[3] = 0b01,
					QUAD_V1[7] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[0] @[MAIN[0][34], MAIN[0][33]] {
					QUAD_H0[0] = 0b01,
					QUAD_V2[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[1] @[MAIN[3][34], MAIN[3][33]] {
					QUAD_H0[1] = 0b01,
					QUAD_V2[6] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[2] @[MAIN[7][34], MAIN[7][33]] {
					QUAD_H0[2] = 0b01,
					QUAD_V1[1] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[3] @[MAIN[12][34], MAIN[12][33]] {
					QUAD_H0[3] = 0b01,
					QUAD_V1[7] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[1] @[MAIN[6][33], MAIN[6][34]] {
					QUAD_H0[2] = 0b01,
					QUAD_H4[2] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[7] @[MAIN[13][33], MAIN[13][34]] {
					QUAD_H0[3] = 0b01,
					QUAD_H4[3] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[0] @[MAIN[1][33], MAIN[1][34]] {
					QUAD_H0[0] = 0b01,
					QUAD_H4[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[6] @[MAIN[2][33], MAIN[2][34]] {
					QUAD_H0[1] = 0b01,
					QUAD_H4[1] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_V3[1] @[MAIN[7][35], MAIN[7][36]] {
					QUAD_H0[2] = 0b11,
					QUAD_H4[2] = 0b01,
					QUAD_V1[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[7] @[MAIN[12][35], MAIN[12][36]] {
					QUAD_H0[3] = 0b11,
					QUAD_H4[3] = 0b01,
					QUAD_V1[7] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[0] @[MAIN[0][35], MAIN[0][36]] {
					QUAD_H0[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V2[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[6] @[MAIN[3][35], MAIN[3][36]] {
					QUAD_H0[1] = 0b11,
					QUAD_H4[1] = 0b01,
					QUAD_V2[6] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[1][18], MAIN[0][16], MAIN[1][16], MAIN[1][17], MAIN[1][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V1[4] = 0b11111,
					QUAD_V2[1] = 0b10111,
					QUAD_V2[9] = 0b11011,
					QUAD_V3[4] = 0b10011,
					QUAD_V4[1] = 0b11001,
					QUAD_V4[9] = 0b11101,
					LONG_V4[1] = 0b10101,
					LONG_V8[1] = 0b10001,
					LONG_V12[1] = 0b01111,
					OUT_LC_N[0] = 0b01101,
					OUT_LC_EN[0] = 0b01001,
					OUT_LC_WN[0] = 0b00011,
				}
				mux LOCAL_0[1] @[MAIN[0][18], MAIN[0][20], MAIN[1][20], MAIN[0][17], MAIN[0][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V1[5] = 0b11111,
					QUAD_V2[0] = 0b10111,
					QUAD_V2[8] = 0b11011,
					QUAD_V3[5] = 0b10011,
					QUAD_V4[0] = 0b11001,
					QUAD_V4[8] = 0b11101,
					LONG_V4[0] = 0b10101,
					LONG_V8[0] = 0b10001,
					LONG_V12[0] = 0b01111,
					OUT_LC_N[1] = 0b01101,
					OUT_LC_EN[1] = 0b01001,
					OUT_LC_WN[1] = 0b00011,
				}
				mux LOCAL_0[2] @[MAIN[2][18], MAIN[3][16], MAIN[2][16], MAIN[2][17], MAIN[2][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V1[6] = 0b11111,
					QUAD_V2[3] = 0b10111,
					QUAD_V2[11] = 0b11011,
					QUAD_V3[6] = 0b10011,
					QUAD_V4[3] = 0b11001,
					QUAD_V4[11] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_N[2] = 0b01101,
					OUT_LC_EN[2] = 0b01001,
					OUT_LC_WN[2] = 0b00011,
				}
				mux LOCAL_0[3] @[MAIN[3][18], MAIN[3][20], MAIN[2][20], MAIN[3][17], MAIN[3][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V1[7] = 0b11111,
					QUAD_V2[2] = 0b10111,
					QUAD_V2[10] = 0b11011,
					QUAD_V3[7] = 0b10011,
					QUAD_V4[2] = 0b11001,
					QUAD_V4[10] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_N[3] = 0b01101,
					OUT_LC_EN[3] = 0b01001,
					OUT_LC_WN[3] = 0b00011,
				}
				mux LOCAL_0[4] @[MAIN[5][18], MAIN[4][16], MAIN[5][16], MAIN[5][17], MAIN[5][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b11111,
					QUAD_V2[5] = 0b10111,
					QUAD_V3[0] = 0b11101,
					QUAD_V3[8] = 0b10011,
					QUAD_V4[5] = 0b11001,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_N[4] = 0b01101,
					OUT_LC_EN[4] = 0b01001,
					OUT_LC_WN[4] = 0b00011,
				}
				mux LOCAL_0[5] @[MAIN[4][18], MAIN[4][20], MAIN[5][20], MAIN[4][17], MAIN[4][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b11111,
					QUAD_V2[4] = 0b10111,
					QUAD_V3[1] = 0b11101,
					QUAD_V3[9] = 0b10011,
					QUAD_V4[4] = 0b11001,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_N[5] = 0b01101,
					OUT_LC_EN[5] = 0b01001,
					OUT_LC_WN[5] = 0b00011,
				}
				mux LOCAL_0[6] @[MAIN[6][18], MAIN[7][16], MAIN[6][16], MAIN[6][17], MAIN[6][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b11111,
					QUAD_V2[7] = 0b10111,
					QUAD_V3[2] = 0b11101,
					QUAD_V3[10] = 0b10011,
					QUAD_V4[7] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_N[6] = 0b01101,
					OUT_LC_EN[6] = 0b01001,
					OUT_LC_WN[6] = 0b00011,
				}
				mux LOCAL_0[7] @[MAIN[7][18], MAIN[7][20], MAIN[6][20], MAIN[7][17], MAIN[7][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b11111,
					QUAD_V2[6] = 0b10111,
					QUAD_V3[3] = 0b11101,
					QUAD_V3[11] = 0b10011,
					QUAD_V4[6] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_N[7] = 0b01101,
					OUT_LC_EN[7] = 0b01001,
					OUT_LC_WN[7] = 0b00011,
				}
				mux LOCAL_1[0] @[MAIN[9][18], MAIN[8][16], MAIN[9][16], MAIN[9][17], MAIN[9][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V1[4] = 0b11111,
					QUAD_V2[1] = 0b10111,
					QUAD_V2[9] = 0b11011,
					QUAD_V3[4] = 0b10011,
					QUAD_V4[1] = 0b11001,
					QUAD_V4[9] = 0b11101,
					LONG_V4[1] = 0b10101,
					LONG_V8[1] = 0b10001,
					LONG_V12[1] = 0b01111,
					OUT_LC_N[0] = 0b01101,
					OUT_LC_EN[0] = 0b01001,
					OUT_LC_WN[0] = 0b00011,
				}
				mux LOCAL_1[1] @[MAIN[8][18], MAIN[8][20], MAIN[9][20], MAIN[8][17], MAIN[8][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V1[5] = 0b11111,
					QUAD_V2[0] = 0b10111,
					QUAD_V2[8] = 0b11011,
					QUAD_V3[5] = 0b10011,
					QUAD_V4[0] = 0b11001,
					QUAD_V4[8] = 0b11101,
					LONG_V4[0] = 0b10101,
					LONG_V8[0] = 0b10001,
					LONG_V12[0] = 0b01111,
					OUT_LC_N[1] = 0b01101,
					OUT_LC_EN[1] = 0b01001,
					OUT_LC_WN[1] = 0b00011,
				}
				mux LOCAL_1[2] @[MAIN[10][18], MAIN[11][16], MAIN[10][16], MAIN[10][17], MAIN[10][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V1[6] = 0b11111,
					QUAD_V2[3] = 0b10111,
					QUAD_V2[11] = 0b11011,
					QUAD_V3[6] = 0b10011,
					QUAD_V4[3] = 0b11001,
					QUAD_V4[11] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_N[2] = 0b01101,
					OUT_LC_EN[2] = 0b01001,
					OUT_LC_WN[2] = 0b00011,
				}
				mux LOCAL_1[3] @[MAIN[11][18], MAIN[11][20], MAIN[10][20], MAIN[11][17], MAIN[11][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V1[7] = 0b11111,
					QUAD_V2[2] = 0b10111,
					QUAD_V2[10] = 0b11011,
					QUAD_V3[7] = 0b10011,
					QUAD_V4[2] = 0b11001,
					QUAD_V4[10] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_N[3] = 0b01101,
					OUT_LC_EN[3] = 0b01001,
					OUT_LC_WN[3] = 0b00011,
				}
				mux LOCAL_1[4] @[MAIN[13][18], MAIN[12][16], MAIN[13][16], MAIN[13][17], MAIN[13][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b11111,
					QUAD_V2[5] = 0b10111,
					QUAD_V3[0] = 0b11101,
					QUAD_V3[8] = 0b10011,
					QUAD_V4[5] = 0b11001,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_N[4] = 0b01101,
					OUT_LC_EN[4] = 0b01001,
					OUT_LC_WN[4] = 0b00011,
				}
				mux LOCAL_1[5] @[MAIN[12][18], MAIN[12][20], MAIN[13][20], MAIN[12][17], MAIN[12][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b11111,
					QUAD_V2[4] = 0b10111,
					QUAD_V3[1] = 0b11101,
					QUAD_V3[9] = 0b10011,
					QUAD_V4[4] = 0b11001,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_N[5] = 0b01101,
					OUT_LC_EN[5] = 0b01001,
					OUT_LC_WN[5] = 0b00011,
				}
				mux LOCAL_1[6] @[MAIN[14][18], MAIN[15][16], MAIN[14][16], MAIN[14][17], MAIN[14][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b11111,
					QUAD_V2[7] = 0b10111,
					QUAD_V3[2] = 0b11101,
					QUAD_V3[10] = 0b10011,
					QUAD_V4[7] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_N[6] = 0b01101,
					OUT_LC_EN[6] = 0b01001,
					OUT_LC_WN[6] = 0b00011,
				}
				mux LOCAL_1[7] @[MAIN[15][18], MAIN[15][20], MAIN[14][20], MAIN[15][17], MAIN[15][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b11111,
					QUAD_V2[6] = 0b10111,
					QUAD_V3[3] = 0b11101,
					QUAD_V3[11] = 0b10011,
					QUAD_V4[6] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_N[7] = 0b01101,
					OUT_LC_EN[7] = 0b01001,
					OUT_LC_WN[7] = 0b00011,
				}
				mux IMUX_CE @[MAIN[10][36], MAIN[10][37], MAIN[11][36], MAIN[11][37]] {
					TIE_1 = 0b0000,
					GLOBAL[0] = 0b0001,
					GLOBAL[2] = 0b0011,
					GLOBAL[4] = 0b0101,
					GLOBAL[6] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[4][34], MAIN[4][35], MAIN[5][34], MAIN[5][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[11][34], MAIN[11][35], MAIN[10][34], MAIN[10][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[8][33], MAIN[8][32], MAIN[9][32], MAIN[9][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[15][33], MAIN[15][32], MAIN[14][32], MAIN[14][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[4][33], MAIN[4][32], MAIN[5][32], MAIN[5][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[11][33], MAIN[11][32], MAIN[10][32], MAIN[10][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][34], MAIN[9][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[15][35], MAIN[15][36], MAIN[15][34], MAIN[14][34], MAIN[14][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[5][36], MAIN[5][37], MAIN[4][36], MAIN[4][37]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[2][25];
				progbuf QUAD_H0[1] = OUT_LC[1] @MAIN[6][25];
				progbuf QUAD_H0[2] = OUT_LC[2] @MAIN[10][25];
				progbuf QUAD_H0[3] = OUT_LC[3] @MAIN[14][25];
				progbuf QUAD_H1[0] = OUT_LC[0] @MAIN[3][23];
				progbuf QUAD_H1[1] = OUT_LC[1] @MAIN[7][23];
				progbuf QUAD_H1[2] = OUT_LC[2] @MAIN[11][23];
				progbuf QUAD_H1[3] = OUT_LC[3] @MAIN[15][23];
				progbuf QUAD_H2[0] = OUT_LC[0] @MAIN[3][25];
				progbuf QUAD_H2[1] = OUT_LC[1] @MAIN[7][25];
				progbuf QUAD_H2[2] = OUT_LC[2] @MAIN[11][25];
				progbuf QUAD_H2[3] = OUT_LC[3] @MAIN[15][25];
				progbuf QUAD_H3[0] = OUT_LC[0] @MAIN[2][26];
				progbuf QUAD_H3[1] = OUT_LC[1] @MAIN[6][26];
				progbuf QUAD_H3[2] = OUT_LC[2] @MAIN[10][26];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[14][26];
				progbuf QUAD_V1[0] = OUT_LC[2] @MAIN[9][26];
				progbuf QUAD_V1[2] = OUT_LC[3] @MAIN[13][26];
				progbuf QUAD_V1[4] = OUT_LC[0] @MAIN[2][23];
				progbuf QUAD_V1[6] = OUT_LC[1] @MAIN[6][23];
				progbuf QUAD_V1[8] = OUT_LC[2] @MAIN[10][23];
				progbuf QUAD_V1[10] = OUT_LC[3] @MAIN[14][23];
				progbuf QUAD_V2[1] = OUT_LC[0] @MAIN[0][25];
				progbuf QUAD_V2[3] = OUT_LC[1] @MAIN[4][25];
				progbuf QUAD_V2[5] = OUT_LC[2] @MAIN[8][25];
				progbuf QUAD_V2[7] = OUT_LC[3] @MAIN[12][25];
				progbuf QUAD_V2[9] = OUT_LC[0] @MAIN[1][26];
				progbuf QUAD_V2[11] = OUT_LC[1] @MAIN[5][26];
				progbuf QUAD_V3[0] = OUT_LC[2] @MAIN[9][25];
				progbuf QUAD_V3[2] = OUT_LC[3] @MAIN[13][25];
				progbuf QUAD_V3[4] = OUT_LC[0] @MAIN[0][23];
				progbuf QUAD_V3[6] = OUT_LC[1] @MAIN[4][23];
				progbuf QUAD_V3[8] = OUT_LC[2] @MAIN[8][23];
				progbuf QUAD_V3[10] = OUT_LC[3] @MAIN[12][23];
				progbuf QUAD_V4[1] = OUT_LC[0] @MAIN[1][23];
				progbuf QUAD_V4[3] = OUT_LC[1] @MAIN[5][23];
				progbuf QUAD_V4[5] = OUT_LC[2] @MAIN[9][23];
				progbuf QUAD_V4[7] = OUT_LC[3] @MAIN[13][23];
				progbuf QUAD_V4[9] = OUT_LC[0] @MAIN[1][25];
				progbuf QUAD_V4[11] = OUT_LC[1] @MAIN[5][25];
				progbuf LONG_V1[0] = OUT_LC[3] @MAIN[14][5];
				progbuf LONG_V2[1] = OUT_LC[2] @MAIN[8][4];
				progbuf LONG_V3[0] = OUT_LC[1] @MAIN[7][4];
				progbuf LONG_V4[1] = OUT_LC[0] @MAIN[5][5];
				progbuf LONG_V5[0] = OUT_LC[3] @MAIN[12][5];
				progbuf LONG_V6[1] = OUT_LC[2] @MAIN[9][5];
				progbuf LONG_V7[0] = OUT_LC[1] @MAIN[6][5];
				progbuf LONG_V8[1] = OUT_LC[0] @MAIN[3][5];
				progbuf LONG_V9[0] = OUT_LC[3] @MAIN[10][5];
				progbuf LONG_V10[1] = OUT_LC[2] @MAIN[9][4];
				progbuf LONG_V11[0] = OUT_LC[1] @MAIN[6][4];
				progbuf LONG_V12[1] = OUT_LC[0] @MAIN[1][5];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[9][35];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[14][35];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[4][5], MAIN[4][4], MAIN[0][4], MAIN[0][5], MAIN[2][4], MAIN[2][5]];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[15][5], MAIN[15][4], MAIN[11][4], MAIN[11][5], MAIN[13][4], MAIN[13][5]];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_S_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] @[MAIN[14][35], MAIN[14][36]] {
					QUAD_H4[0] = 0b01,
					QUAD_V1[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[1] @[MAIN[13][35], MAIN[13][36]] {
					QUAD_H4[1] = 0b01,
					QUAD_V1[6] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[2] @[MAIN[9][35], MAIN[9][36]] {
					QUAD_H4[2] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[3] @[MAIN[2][35], MAIN[2][36]] {
					QUAD_H4[3] = 0b01,
					QUAD_V0[7] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[0] @[MAIN[15][34], MAIN[15][33]] {
					QUAD_H0[0] = 0b01,
					QUAD_V1[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[1] @[MAIN[12][34], MAIN[12][33]] {
					QUAD_H0[1] = 0b01,
					QUAD_V1[6] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[2] @[MAIN[8][34], MAIN[8][33]] {
					QUAD_H0[2] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[3] @[MAIN[3][34], MAIN[3][33]] {
					QUAD_H0[3] = 0b01,
					QUAD_V0[7] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V0[1] @[MAIN[9][33], MAIN[9][34]] {
					QUAD_H0[2] = 0b01,
					QUAD_H4[2] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_V0[7] @[MAIN[2][33], MAIN[2][34]] {
					QUAD_H0[3] = 0b01,
					QUAD_H4[3] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[0] @[MAIN[14][33], MAIN[14][34]] {
					QUAD_H0[0] = 0b01,
					QUAD_H4[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[6] @[MAIN[13][33], MAIN[13][34]] {
					QUAD_H0[1] = 0b01,
					QUAD_H4[1] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[1] @[MAIN[8][35], MAIN[8][36]] {
					QUAD_H0[2] = 0b11,
					QUAD_H4[2] = 0b01,
					QUAD_V0[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V2[7] @[MAIN[3][35], MAIN[3][36]] {
					QUAD_H0[3] = 0b11,
					QUAD_H4[3] = 0b01,
					QUAD_V0[7] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[0] @[MAIN[15][35], MAIN[15][36]] {
					QUAD_H0[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V1[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[6] @[MAIN[12][35], MAIN[12][36]] {
					QUAD_H0[1] = 0b11,
					QUAD_H4[1] = 0b01,
					QUAD_V1[6] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[14][18], MAIN[15][16], MAIN[14][16], MAIN[14][17], MAIN[14][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V0[4] = 0b11111,
					QUAD_V1[1] = 0b10111,
					QUAD_V1[9] = 0b11011,
					QUAD_V2[4] = 0b10011,
					QUAD_V3[1] = 0b11001,
					QUAD_V3[9] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_ES[0] = 0b01001,
					OUT_LC_WS[0] = 0b00011,
				}
				mux LOCAL_0[1] @[MAIN[15][18], MAIN[15][20], MAIN[14][20], MAIN[15][17], MAIN[15][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V0[5] = 0b11111,
					QUAD_V1[0] = 0b10111,
					QUAD_V1[8] = 0b11011,
					QUAD_V2[5] = 0b10011,
					QUAD_V3[0] = 0b11001,
					QUAD_V3[8] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_ES[1] = 0b01001,
					OUT_LC_WS[1] = 0b00011,
				}
				mux LOCAL_0[2] @[MAIN[13][18], MAIN[12][16], MAIN[13][16], MAIN[13][17], MAIN[13][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V0[6] = 0b11111,
					QUAD_V1[3] = 0b10111,
					QUAD_V1[11] = 0b11011,
					QUAD_V2[6] = 0b10011,
					QUAD_V3[3] = 0b11001,
					QUAD_V3[11] = 0b11101,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_ES[2] = 0b01001,
					OUT_LC_WS[2] = 0b00011,
				}
				mux LOCAL_0[3] @[MAIN[12][18], MAIN[12][20], MAIN[13][20], MAIN[12][17], MAIN[12][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V0[7] = 0b11111,
					QUAD_V1[2] = 0b10111,
					QUAD_V1[10] = 0b11011,
					QUAD_V2[7] = 0b10011,
					QUAD_V3[2] = 0b11001,
					QUAD_V3[10] = 0b11101,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_ES[3] = 0b01001,
					OUT_LC_WS[3] = 0b00011,
				}
				mux LOCAL_0[4] @[MAIN[10][18], MAIN[11][16], MAIN[10][16], MAIN[10][17], MAIN[10][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V0[0] = 0b11011,
					QUAD_V0[8] = 0b11111,
					QUAD_V1[5] = 0b10111,
					QUAD_V2[0] = 0b11101,
					QUAD_V2[8] = 0b10011,
					QUAD_V3[5] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_ES[4] = 0b01001,
					OUT_LC_WS[4] = 0b00011,
				}
				mux LOCAL_0[5] @[MAIN[11][18], MAIN[11][20], MAIN[10][20], MAIN[11][17], MAIN[11][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V0[1] = 0b11011,
					QUAD_V0[9] = 0b11111,
					QUAD_V1[4] = 0b10111,
					QUAD_V2[1] = 0b11101,
					QUAD_V2[9] = 0b10011,
					QUAD_V3[4] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_ES[5] = 0b01001,
					OUT_LC_WS[5] = 0b00011,
				}
				mux LOCAL_0[6] @[MAIN[9][18], MAIN[8][16], MAIN[9][16], MAIN[9][17], MAIN[9][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V0[2] = 0b11011,
					QUAD_V0[10] = 0b11111,
					QUAD_V1[7] = 0b10111,
					QUAD_V2[2] = 0b11101,
					QUAD_V2[10] = 0b10011,
					QUAD_V3[7] = 0b11001,
					LONG_V0[0] = 0b10101,
					LONG_V4[0] = 0b10001,
					LONG_V8[0] = 0b01111,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_ES[6] = 0b01001,
					OUT_LC_WS[6] = 0b00011,
				}
				mux LOCAL_0[7] @[MAIN[8][18], MAIN[8][20], MAIN[9][20], MAIN[8][17], MAIN[8][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V0[3] = 0b11011,
					QUAD_V0[11] = 0b11111,
					QUAD_V1[6] = 0b10111,
					QUAD_V2[3] = 0b11101,
					QUAD_V2[11] = 0b10011,
					QUAD_V3[6] = 0b11001,
					LONG_V0[1] = 0b10101,
					LONG_V4[1] = 0b10001,
					LONG_V8[1] = 0b01111,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_ES[7] = 0b01001,
					OUT_LC_WS[7] = 0b00011,
				}
				mux LOCAL_1[0] @[MAIN[6][18], MAIN[7][16], MAIN[6][16], MAIN[6][17], MAIN[6][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V0[4] = 0b11111,
					QUAD_V1[1] = 0b10111,
					QUAD_V1[9] = 0b11011,
					QUAD_V2[4] = 0b10011,
					QUAD_V3[1] = 0b11001,
					QUAD_V3[9] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_ES[0] = 0b01001,
					OUT_LC_WS[0] = 0b00011,
				}
				mux LOCAL_1[1] @[MAIN[7][18], MAIN[7][20], MAIN[6][20], MAIN[7][17], MAIN[7][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V0[5] = 0b11111,
					QUAD_V1[0] = 0b10111,
					QUAD_V1[8] = 0b11011,
					QUAD_V2[5] = 0b10011,
					QUAD_V3[0] = 0b11001,
					QUAD_V3[8] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_ES[1] = 0b01001,
					OUT_LC_WS[1] = 0b00011,
				}
				mux LOCAL_1[2] @[MAIN[5][18], MAIN[4][16], MAIN[5][16], MAIN[5][17], MAIN[5][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V0[6] = 0b11111,
					QUAD_V1[3] = 0b10111,
					QUAD_V1[11] = 0b11011,
					QUAD_V2[6] = 0b10011,
					QUAD_V3[3] = 0b11001,
					QUAD_V3[11] = 0b11101,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_ES[2] = 0b01001,
					OUT_LC_WS[2] = 0b00011,
				}
				mux LOCAL_1[3] @[MAIN[4][18], MAIN[4][20], MAIN[5][20], MAIN[4][17], MAIN[4][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V0[7] = 0b11111,
					QUAD_V1[2] = 0b10111,
					QUAD_V1[10] = 0b11011,
					QUAD_V2[7] = 0b10011,
					QUAD_V3[2] = 0b11001,
					QUAD_V3[10] = 0b11101,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_ES[3] = 0b01001,
					OUT_LC_WS[3] = 0b00011,
				}
				mux LOCAL_1[4] @[MAIN[2][18], MAIN[3][16], MAIN[2][16], MAIN[2][17], MAIN[2][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V0[0] = 0b11011,
					QUAD_V0[8] = 0b11111,
					QUAD_V1[5] = 0b10111,
					QUAD_V2[0] = 0b11101,
					QUAD_V2[8] = 0b10011,
					QUAD_V3[5] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_ES[4] = 0b01001,
					OUT_LC_WS[4] = 0b00011,
				}
				mux LOCAL_1[5] @[MAIN[3][18], MAIN[3][20], MAIN[2][20], MAIN[3][17], MAIN[3][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V0[1] = 0b11011,
					QUAD_V0[9] = 0b11111,
					QUAD_V1[4] = 0b10111,
					QUAD_V2[1] = 0b11101,
					QUAD_V2[9] = 0b10011,
					QUAD_V3[4] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_ES[5] = 0b01001,
					OUT_LC_WS[5] = 0b00011,
				}
				mux LOCAL_1[6] @[MAIN[1][18], MAIN[0][16], MAIN[1][16], MAIN[1][17], MAIN[1][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V0[2] = 0b11011,
					QUAD_V0[10] = 0b11111,
					QUAD_V1[7] = 0b10111,
					QUAD_V2[2] = 0b11101,
					QUAD_V2[10] = 0b10011,
					QUAD_V3[7] = 0b11001,
					LONG_V0[0] = 0b10101,
					LONG_V4[0] = 0b10001,
					LONG_V8[0] = 0b01111,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_ES[6] = 0b01001,
					OUT_LC_WS[6] = 0b00011,
				}
				mux LOCAL_1[7] @[MAIN[0][18], MAIN[0][20], MAIN[1][20], MAIN[0][17], MAIN[0][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V0[3] = 0b11011,
					QUAD_V0[11] = 0b11111,
					QUAD_V1[6] = 0b10111,
					QUAD_V2[3] = 0b11101,
					QUAD_V2[11] = 0b10011,
					QUAD_V3[6] = 0b11001,
					LONG_V0[1] = 0b10101,
					LONG_V4[1] = 0b10001,
					LONG_V8[1] = 0b01111,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_ES[7] = 0b01001,
					OUT_LC_WS[7] = 0b00011,
				}
				mux IMUX_CE @[MAIN[5][36], MAIN[5][37], MAIN[4][36], MAIN[4][37]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[11][34], MAIN[11][35], MAIN[10][34], MAIN[10][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[4][34], MAIN[4][35], MAIN[5][34], MAIN[5][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[7][33], MAIN[7][32], MAIN[6][32], MAIN[6][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[0][33], MAIN[0][32], MAIN[1][32], MAIN[1][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[11][33], MAIN[11][32], MAIN[10][32], MAIN[10][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[4][33], MAIN[4][32], MAIN[5][32], MAIN[5][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[7][35], MAIN[7][36], MAIN[7][34], MAIN[6][34], MAIN[6][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[0][35], MAIN[0][36], MAIN[0][34], MAIN[1][34], MAIN[1][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[10][36], MAIN[10][37], MAIN[11][36], MAIN[11][37]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[13][25];
				progbuf QUAD_H0[1] = OUT_LC[1] @MAIN[9][25];
				progbuf QUAD_H0[2] = OUT_LC[2] @MAIN[5][25];
				progbuf QUAD_H0[3] = OUT_LC[3] @MAIN[1][25];
				progbuf QUAD_H1[0] = OUT_LC[0] @MAIN[12][23];
				progbuf QUAD_H1[1] = OUT_LC[1] @MAIN[8][23];
				progbuf QUAD_H1[2] = OUT_LC[2] @MAIN[4][23];
				progbuf QUAD_H1[3] = OUT_LC[3] @MAIN[0][23];
				progbuf QUAD_H2[0] = OUT_LC[0] @MAIN[12][25];
				progbuf QUAD_H2[1] = OUT_LC[1] @MAIN[8][25];
				progbuf QUAD_H2[2] = OUT_LC[2] @MAIN[4][25];
				progbuf QUAD_H2[3] = OUT_LC[3] @MAIN[0][25];
				progbuf QUAD_H3[0] = OUT_LC[0] @MAIN[13][26];
				progbuf QUAD_H3[1] = OUT_LC[1] @MAIN[9][26];
				progbuf QUAD_H3[2] = OUT_LC[2] @MAIN[5][26];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[1][26];
				progbuf QUAD_V0[0] = OUT_LC[2] @MAIN[6][26];
				progbuf QUAD_V0[2] = OUT_LC[3] @MAIN[2][26];
				progbuf QUAD_V0[4] = OUT_LC[0] @MAIN[13][23];
				progbuf QUAD_V0[6] = OUT_LC[1] @MAIN[9][23];
				progbuf QUAD_V0[8] = OUT_LC[2] @MAIN[5][23];
				progbuf QUAD_V0[10] = OUT_LC[3] @MAIN[1][23];
				progbuf QUAD_V1[1] = OUT_LC[0] @MAIN[15][25];
				progbuf QUAD_V1[3] = OUT_LC[1] @MAIN[11][25];
				progbuf QUAD_V1[5] = OUT_LC[2] @MAIN[7][25];
				progbuf QUAD_V1[7] = OUT_LC[3] @MAIN[3][25];
				progbuf QUAD_V1[9] = OUT_LC[0] @MAIN[14][26];
				progbuf QUAD_V1[11] = OUT_LC[1] @MAIN[10][26];
				progbuf QUAD_V2[0] = OUT_LC[2] @MAIN[6][25];
				progbuf QUAD_V2[2] = OUT_LC[3] @MAIN[2][25];
				progbuf QUAD_V2[4] = OUT_LC[0] @MAIN[15][23];
				progbuf QUAD_V2[6] = OUT_LC[1] @MAIN[11][23];
				progbuf QUAD_V2[8] = OUT_LC[2] @MAIN[7][23];
				progbuf QUAD_V2[10] = OUT_LC[3] @MAIN[3][23];
				progbuf QUAD_V3[1] = OUT_LC[0] @MAIN[14][23];
				progbuf QUAD_V3[3] = OUT_LC[1] @MAIN[10][23];
				progbuf QUAD_V3[5] = OUT_LC[2] @MAIN[6][23];
				progbuf QUAD_V3[7] = OUT_LC[3] @MAIN[2][23];
				progbuf QUAD_V3[9] = OUT_LC[0] @MAIN[14][25];
				progbuf QUAD_V3[11] = OUT_LC[1] @MAIN[10][25];
				progbuf LONG_V0[0] = OUT_LC[3] @MAIN[1][5];
				progbuf LONG_V1[1] = OUT_LC[2] @MAIN[7][4];
				progbuf LONG_V2[0] = OUT_LC[1] @MAIN[8][4];
				progbuf LONG_V3[1] = OUT_LC[0] @MAIN[10][5];
				progbuf LONG_V4[0] = OUT_LC[3] @MAIN[3][5];
				progbuf LONG_V5[1] = OUT_LC[2] @MAIN[6][5];
				progbuf LONG_V6[0] = OUT_LC[1] @MAIN[9][5];
				progbuf LONG_V7[1] = OUT_LC[0] @MAIN[12][5];
				progbuf LONG_V8[0] = OUT_LC[3] @MAIN[5][5];
				progbuf LONG_V9[1] = OUT_LC[2] @MAIN[6][4];
				progbuf LONG_V10[0] = OUT_LC[1] @MAIN[9][4];
				progbuf LONG_V11[1] = OUT_LC[0] @MAIN[14][5];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[6][35];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[1][35];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[11][5], MAIN[11][4], MAIN[15][4], MAIN[15][5], MAIN[13][4], MAIN[13][5]];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[0][5], MAIN[0][4], MAIN[4][4], MAIN[4][5], MAIN[2][4], MAIN[2][5]];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_N_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] @[MAIN[1][35], MAIN[1][36]] {
					QUAD_H4[0] = 0b01,
					QUAD_V2[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[1] @[MAIN[2][35], MAIN[2][36]] {
					QUAD_H4[1] = 0b01,
					QUAD_V2[6] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[2] @[MAIN[6][35], MAIN[6][36]] {
					QUAD_H4[2] = 0b01,
					QUAD_V1[1] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[3] @[MAIN[13][35], MAIN[13][36]] {
					QUAD_H4[3] = 0b01,
					QUAD_V1[7] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[0] @[MAIN[0][34], MAIN[0][33]] {
					QUAD_H0[0] = 0b01,
					QUAD_V2[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[1] @[MAIN[3][34], MAIN[3][33]] {
					QUAD_H0[1] = 0b01,
					QUAD_V2[6] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[2] @[MAIN[7][34], MAIN[7][33]] {
					QUAD_H0[2] = 0b01,
					QUAD_V1[1] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[3] @[MAIN[12][34], MAIN[12][33]] {
					QUAD_H0[3] = 0b01,
					QUAD_V1[7] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[1] @[MAIN[6][33], MAIN[6][34]] {
					QUAD_H0[2] = 0b01,
					QUAD_H4[2] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[7] @[MAIN[13][33], MAIN[13][34]] {
					QUAD_H0[3] = 0b01,
					QUAD_H4[3] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[0] @[MAIN[1][33], MAIN[1][34]] {
					QUAD_H0[0] = 0b01,
					QUAD_H4[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[6] @[MAIN[2][33], MAIN[2][34]] {
					QUAD_H0[1] = 0b01,
					QUAD_H4[1] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_V3[1] @[MAIN[7][35], MAIN[7][36]] {
					QUAD_H0[2] = 0b11,
					QUAD_H4[2] = 0b01,
					QUAD_V1[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[7] @[MAIN[12][35], MAIN[12][36]] {
					QUAD_H0[3] = 0b11,
					QUAD_H4[3] = 0b01,
					QUAD_V1[7] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[0] @[MAIN[0][35], MAIN[0][36]] {
					QUAD_H0[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V2[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[6] @[MAIN[3][35], MAIN[3][36]] {
					QUAD_H0[1] = 0b11,
					QUAD_H4[1] = 0b01,
					QUAD_V2[6] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[1][18], MAIN[0][16], MAIN[1][16], MAIN[1][17], MAIN[1][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V1[4] = 0b11111,
					QUAD_V2[1] = 0b10111,
					QUAD_V2[9] = 0b11011,
					QUAD_V3[4] = 0b10011,
					QUAD_V4[1] = 0b11001,
					QUAD_V4[9] = 0b11101,
					LONG_V4[1] = 0b10101,
					LONG_V8[1] = 0b10001,
					LONG_V12[1] = 0b01111,
					OUT_LC_N[0] = 0b01101,
					OUT_LC_EN[0] = 0b01001,
					OUT_LC_WN[0] = 0b00011,
				}
				mux LOCAL_0[1] @[MAIN[0][18], MAIN[0][20], MAIN[1][20], MAIN[0][17], MAIN[0][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V1[5] = 0b11111,
					QUAD_V2[0] = 0b10111,
					QUAD_V2[8] = 0b11011,
					QUAD_V3[5] = 0b10011,
					QUAD_V4[0] = 0b11001,
					QUAD_V4[8] = 0b11101,
					LONG_V4[0] = 0b10101,
					LONG_V8[0] = 0b10001,
					LONG_V12[0] = 0b01111,
					OUT_LC_N[1] = 0b01101,
					OUT_LC_EN[1] = 0b01001,
					OUT_LC_WN[1] = 0b00011,
				}
				mux LOCAL_0[2] @[MAIN[2][18], MAIN[3][16], MAIN[2][16], MAIN[2][17], MAIN[2][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V1[6] = 0b11111,
					QUAD_V2[3] = 0b10111,
					QUAD_V2[11] = 0b11011,
					QUAD_V3[6] = 0b10011,
					QUAD_V4[3] = 0b11001,
					QUAD_V4[11] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_N[2] = 0b01101,
					OUT_LC_EN[2] = 0b01001,
					OUT_LC_WN[2] = 0b00011,
				}
				mux LOCAL_0[3] @[MAIN[3][18], MAIN[3][20], MAIN[2][20], MAIN[3][17], MAIN[3][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V1[7] = 0b11111,
					QUAD_V2[2] = 0b10111,
					QUAD_V2[10] = 0b11011,
					QUAD_V3[7] = 0b10011,
					QUAD_V4[2] = 0b11001,
					QUAD_V4[10] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_N[3] = 0b01101,
					OUT_LC_EN[3] = 0b01001,
					OUT_LC_WN[3] = 0b00011,
				}
				mux LOCAL_0[4] @[MAIN[5][18], MAIN[4][16], MAIN[5][16], MAIN[5][17], MAIN[5][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b11111,
					QUAD_V2[5] = 0b10111,
					QUAD_V3[0] = 0b11101,
					QUAD_V3[8] = 0b10011,
					QUAD_V4[5] = 0b11001,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_N[4] = 0b01101,
					OUT_LC_EN[4] = 0b01001,
					OUT_LC_WN[4] = 0b00011,
				}
				mux LOCAL_0[5] @[MAIN[4][18], MAIN[4][20], MAIN[5][20], MAIN[4][17], MAIN[4][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b11111,
					QUAD_V2[4] = 0b10111,
					QUAD_V3[1] = 0b11101,
					QUAD_V3[9] = 0b10011,
					QUAD_V4[4] = 0b11001,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_N[5] = 0b01101,
					OUT_LC_EN[5] = 0b01001,
					OUT_LC_WN[5] = 0b00011,
				}
				mux LOCAL_0[6] @[MAIN[6][18], MAIN[7][16], MAIN[6][16], MAIN[6][17], MAIN[6][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b11111,
					QUAD_V2[7] = 0b10111,
					QUAD_V3[2] = 0b11101,
					QUAD_V3[10] = 0b10011,
					QUAD_V4[7] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_N[6] = 0b01101,
					OUT_LC_EN[6] = 0b01001,
					OUT_LC_WN[6] = 0b00011,
				}
				mux LOCAL_0[7] @[MAIN[7][18], MAIN[7][20], MAIN[6][20], MAIN[7][17], MAIN[7][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b11111,
					QUAD_V2[6] = 0b10111,
					QUAD_V3[3] = 0b11101,
					QUAD_V3[11] = 0b10011,
					QUAD_V4[6] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_N[7] = 0b01101,
					OUT_LC_EN[7] = 0b01001,
					OUT_LC_WN[7] = 0b00011,
				}
				mux LOCAL_1[0] @[MAIN[9][18], MAIN[8][16], MAIN[9][16], MAIN[9][17], MAIN[9][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V1[4] = 0b11111,
					QUAD_V2[1] = 0b10111,
					QUAD_V2[9] = 0b11011,
					QUAD_V3[4] = 0b10011,
					QUAD_V4[1] = 0b11001,
					QUAD_V4[9] = 0b11101,
					LONG_V4[1] = 0b10101,
					LONG_V8[1] = 0b10001,
					LONG_V12[1] = 0b01111,
					OUT_LC_N[0] = 0b01101,
					OUT_LC_EN[0] = 0b01001,
					OUT_LC_WN[0] = 0b00011,
				}
				mux LOCAL_1[1] @[MAIN[8][18], MAIN[8][20], MAIN[9][20], MAIN[8][17], MAIN[8][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V1[5] = 0b11111,
					QUAD_V2[0] = 0b10111,
					QUAD_V2[8] = 0b11011,
					QUAD_V3[5] = 0b10011,
					QUAD_V4[0] = 0b11001,
					QUAD_V4[8] = 0b11101,
					LONG_V4[0] = 0b10101,
					LONG_V8[0] = 0b10001,
					LONG_V12[0] = 0b01111,
					OUT_LC_N[1] = 0b01101,
					OUT_LC_EN[1] = 0b01001,
					OUT_LC_WN[1] = 0b00011,
				}
				mux LOCAL_1[2] @[MAIN[10][18], MAIN[11][16], MAIN[10][16], MAIN[10][17], MAIN[10][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V1[6] = 0b11111,
					QUAD_V2[3] = 0b10111,
					QUAD_V2[11] = 0b11011,
					QUAD_V3[6] = 0b10011,
					QUAD_V4[3] = 0b11001,
					QUAD_V4[11] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_N[2] = 0b01101,
					OUT_LC_EN[2] = 0b01001,
					OUT_LC_WN[2] = 0b00011,
				}
				mux LOCAL_1[3] @[MAIN[11][18], MAIN[11][20], MAIN[10][20], MAIN[11][17], MAIN[11][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V1[7] = 0b11111,
					QUAD_V2[2] = 0b10111,
					QUAD_V2[10] = 0b11011,
					QUAD_V3[7] = 0b10011,
					QUAD_V4[2] = 0b11001,
					QUAD_V4[10] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_N[3] = 0b01101,
					OUT_LC_EN[3] = 0b01001,
					OUT_LC_WN[3] = 0b00011,
				}
				mux LOCAL_1[4] @[MAIN[13][18], MAIN[12][16], MAIN[13][16], MAIN[13][17], MAIN[13][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b11111,
					QUAD_V2[5] = 0b10111,
					QUAD_V3[0] = 0b11101,
					QUAD_V3[8] = 0b10011,
					QUAD_V4[5] = 0b11001,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_N[4] = 0b01101,
					OUT_LC_EN[4] = 0b01001,
					OUT_LC_WN[4] = 0b00011,
				}
				mux LOCAL_1[5] @[MAIN[12][18], MAIN[12][20], MAIN[13][20], MAIN[12][17], MAIN[12][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b11111,
					QUAD_V2[4] = 0b10111,
					QUAD_V3[1] = 0b11101,
					QUAD_V3[9] = 0b10011,
					QUAD_V4[4] = 0b11001,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_N[5] = 0b01101,
					OUT_LC_EN[5] = 0b01001,
					OUT_LC_WN[5] = 0b00011,
				}
				mux LOCAL_1[6] @[MAIN[14][18], MAIN[15][16], MAIN[14][16], MAIN[14][17], MAIN[14][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b11111,
					QUAD_V2[7] = 0b10111,
					QUAD_V3[2] = 0b11101,
					QUAD_V3[10] = 0b10011,
					QUAD_V4[7] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_N[6] = 0b01101,
					OUT_LC_EN[6] = 0b01001,
					OUT_LC_WN[6] = 0b00011,
				}
				mux LOCAL_1[7] @[MAIN[15][18], MAIN[15][20], MAIN[14][20], MAIN[15][17], MAIN[15][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b11111,
					QUAD_V2[6] = 0b10111,
					QUAD_V3[3] = 0b11101,
					QUAD_V3[11] = 0b10011,
					QUAD_V4[6] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_N[7] = 0b01101,
					OUT_LC_EN[7] = 0b01001,
					OUT_LC_WN[7] = 0b00011,
				}
				mux IMUX_CE @[MAIN[10][36], MAIN[10][37], MAIN[11][36], MAIN[11][37]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[4][34], MAIN[4][35], MAIN[5][34], MAIN[5][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[11][34], MAIN[11][35], MAIN[10][34], MAIN[10][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[8][33], MAIN[8][32], MAIN[9][32], MAIN[9][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[15][33], MAIN[15][32], MAIN[14][32], MAIN[14][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[4][33], MAIN[4][32], MAIN[5][32], MAIN[5][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[11][33], MAIN[11][32], MAIN[10][32], MAIN[10][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][34], MAIN[9][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[15][35], MAIN[15][36], MAIN[15][34], MAIN[14][34], MAIN[14][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[5][36], MAIN[5][37], MAIN[4][36], MAIN[4][37]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[2][25];
				progbuf QUAD_H0[1] = OUT_LC[1] @MAIN[6][25];
				progbuf QUAD_H0[2] = OUT_LC[2] @MAIN[10][25];
				progbuf QUAD_H0[3] = OUT_LC[3] @MAIN[14][25];
				progbuf QUAD_H1[0] = OUT_LC[0] @MAIN[3][23];
				progbuf QUAD_H1[1] = OUT_LC[1] @MAIN[7][23];
				progbuf QUAD_H1[2] = OUT_LC[2] @MAIN[11][23];
				progbuf QUAD_H1[3] = OUT_LC[3] @MAIN[15][23];
				progbuf QUAD_H2[0] = OUT_LC[0] @MAIN[3][25];
				progbuf QUAD_H2[1] = OUT_LC[1] @MAIN[7][25];
				progbuf QUAD_H2[2] = OUT_LC[2] @MAIN[11][25];
				progbuf QUAD_H2[3] = OUT_LC[3] @MAIN[15][25];
				progbuf QUAD_H3[0] = OUT_LC[0] @MAIN[2][26];
				progbuf QUAD_H3[1] = OUT_LC[1] @MAIN[6][26];
				progbuf QUAD_H3[2] = OUT_LC[2] @MAIN[10][26];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[14][26];
				progbuf QUAD_V1[0] = OUT_LC[2] @MAIN[9][26];
				progbuf QUAD_V1[2] = OUT_LC[3] @MAIN[13][26];
				progbuf QUAD_V1[4] = OUT_LC[0] @MAIN[2][23];
				progbuf QUAD_V1[6] = OUT_LC[1] @MAIN[6][23];
				progbuf QUAD_V1[8] = OUT_LC[2] @MAIN[10][23];
				progbuf QUAD_V1[10] = OUT_LC[3] @MAIN[14][23];
				progbuf QUAD_V2[1] = OUT_LC[0] @MAIN[0][25];
				progbuf QUAD_V2[3] = OUT_LC[1] @MAIN[4][25];
				progbuf QUAD_V2[5] = OUT_LC[2] @MAIN[8][25];
				progbuf QUAD_V2[7] = OUT_LC[3] @MAIN[12][25];
				progbuf QUAD_V2[9] = OUT_LC[0] @MAIN[1][26];
				progbuf QUAD_V2[11] = OUT_LC[1] @MAIN[5][26];
				progbuf QUAD_V3[0] = OUT_LC[2] @MAIN[9][25];
				progbuf QUAD_V3[2] = OUT_LC[3] @MAIN[13][25];
				progbuf QUAD_V3[4] = OUT_LC[0] @MAIN[0][23];
				progbuf QUAD_V3[6] = OUT_LC[1] @MAIN[4][23];
				progbuf QUAD_V3[8] = OUT_LC[2] @MAIN[8][23];
				progbuf QUAD_V3[10] = OUT_LC[3] @MAIN[12][23];
				progbuf QUAD_V4[1] = OUT_LC[0] @MAIN[1][23];
				progbuf QUAD_V4[3] = OUT_LC[1] @MAIN[5][23];
				progbuf QUAD_V4[5] = OUT_LC[2] @MAIN[9][23];
				progbuf QUAD_V4[7] = OUT_LC[3] @MAIN[13][23];
				progbuf QUAD_V4[9] = OUT_LC[0] @MAIN[1][25];
				progbuf QUAD_V4[11] = OUT_LC[1] @MAIN[5][25];
				progbuf LONG_V1[0] = OUT_LC[3] @MAIN[14][5];
				progbuf LONG_V2[1] = OUT_LC[2] @MAIN[8][4];
				progbuf LONG_V3[0] = OUT_LC[1] @MAIN[7][4];
				progbuf LONG_V4[1] = OUT_LC[0] @MAIN[5][5];
				progbuf LONG_V5[0] = OUT_LC[3] @MAIN[12][5];
				progbuf LONG_V6[1] = OUT_LC[2] @MAIN[9][5];
				progbuf LONG_V7[0] = OUT_LC[1] @MAIN[6][5];
				progbuf LONG_V8[1] = OUT_LC[0] @MAIN[3][5];
				progbuf LONG_V9[0] = OUT_LC[3] @MAIN[10][5];
				progbuf LONG_V10[1] = OUT_LC[2] @MAIN[9][4];
				progbuf LONG_V11[0] = OUT_LC[1] @MAIN[6][4];
				progbuf LONG_V12[1] = OUT_LC[0] @MAIN[1][5];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[9][35];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[14][35];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[4][5], MAIN[4][4], MAIN[0][4], MAIN[0][5], MAIN[2][4], MAIN[2][5]];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[15][5], MAIN[15][4], MAIN[11][4], MAIN[11][5], MAIN[13][4], MAIN[13][5]];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_S_T04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] @[MAIN[14][35], MAIN[14][36]] {
					QUAD_H4[0] = 0b01,
					QUAD_V1[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[1] @[MAIN[13][35], MAIN[13][36]] {
					QUAD_H4[1] = 0b01,
					QUAD_V1[6] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[2] @[MAIN[9][35], MAIN[9][36]] {
					QUAD_H4[2] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[3] @[MAIN[2][35], MAIN[2][36]] {
					QUAD_H4[3] = 0b01,
					QUAD_V0[7] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[0] @[MAIN[15][34], MAIN[15][33]] {
					QUAD_H0[0] = 0b01,
					QUAD_V1[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[1] @[MAIN[12][34], MAIN[12][33]] {
					QUAD_H0[1] = 0b01,
					QUAD_V1[6] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[2] @[MAIN[8][34], MAIN[8][33]] {
					QUAD_H0[2] = 0b01,
					QUAD_V0[1] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[3] @[MAIN[3][34], MAIN[3][33]] {
					QUAD_H0[3] = 0b01,
					QUAD_V0[7] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V0[1] @[MAIN[9][33], MAIN[9][34]] {
					QUAD_H0[2] = 0b01,
					QUAD_H4[2] = 0b10,
					QUAD_V2[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_V0[7] @[MAIN[2][33], MAIN[2][34]] {
					QUAD_H0[3] = 0b01,
					QUAD_H4[3] = 0b10,
					QUAD_V2[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[0] @[MAIN[14][33], MAIN[14][34]] {
					QUAD_H0[0] = 0b01,
					QUAD_H4[0] = 0b10,
					QUAD_V3[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[6] @[MAIN[13][33], MAIN[13][34]] {
					QUAD_H0[1] = 0b01,
					QUAD_H4[1] = 0b10,
					QUAD_V3[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[1] @[MAIN[8][35], MAIN[8][36]] {
					QUAD_H0[2] = 0b11,
					QUAD_H4[2] = 0b01,
					QUAD_V0[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V2[7] @[MAIN[3][35], MAIN[3][36]] {
					QUAD_H0[3] = 0b11,
					QUAD_H4[3] = 0b01,
					QUAD_V0[7] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[0] @[MAIN[15][35], MAIN[15][36]] {
					QUAD_H0[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V1[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[6] @[MAIN[12][35], MAIN[12][36]] {
					QUAD_H0[1] = 0b11,
					QUAD_H4[1] = 0b01,
					QUAD_V1[6] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[14][18], MAIN[15][16], MAIN[14][16], MAIN[14][17], MAIN[14][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V0[4] = 0b11111,
					QUAD_V1[1] = 0b10111,
					QUAD_V1[9] = 0b11011,
					QUAD_V2[4] = 0b10011,
					QUAD_V3[1] = 0b11001,
					QUAD_V3[9] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_ES[0] = 0b01001,
					OUT_LC_WS[0] = 0b00011,
				}
				mux LOCAL_0[1] @[MAIN[15][18], MAIN[15][20], MAIN[14][20], MAIN[15][17], MAIN[15][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V0[5] = 0b11111,
					QUAD_V1[0] = 0b10111,
					QUAD_V1[8] = 0b11011,
					QUAD_V2[5] = 0b10011,
					QUAD_V3[0] = 0b11001,
					QUAD_V3[8] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_ES[1] = 0b01001,
					OUT_LC_WS[1] = 0b00011,
				}
				mux LOCAL_0[2] @[MAIN[13][18], MAIN[12][16], MAIN[13][16], MAIN[13][17], MAIN[13][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V0[6] = 0b11111,
					QUAD_V1[3] = 0b10111,
					QUAD_V1[11] = 0b11011,
					QUAD_V2[6] = 0b10011,
					QUAD_V3[3] = 0b11001,
					QUAD_V3[11] = 0b11101,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_ES[2] = 0b01001,
					OUT_LC_WS[2] = 0b00011,
				}
				mux LOCAL_0[3] @[MAIN[12][18], MAIN[12][20], MAIN[13][20], MAIN[12][17], MAIN[12][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V0[7] = 0b11111,
					QUAD_V1[2] = 0b10111,
					QUAD_V1[10] = 0b11011,
					QUAD_V2[7] = 0b10011,
					QUAD_V3[2] = 0b11001,
					QUAD_V3[10] = 0b11101,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_ES[3] = 0b01001,
					OUT_LC_WS[3] = 0b00011,
				}
				mux LOCAL_0[4] @[MAIN[10][18], MAIN[11][16], MAIN[10][16], MAIN[10][17], MAIN[10][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V0[0] = 0b11011,
					QUAD_V0[8] = 0b11111,
					QUAD_V1[5] = 0b10111,
					QUAD_V2[0] = 0b11101,
					QUAD_V2[8] = 0b10011,
					QUAD_V3[5] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_ES[4] = 0b01001,
					OUT_LC_WS[4] = 0b00011,
				}
				mux LOCAL_0[5] @[MAIN[11][18], MAIN[11][20], MAIN[10][20], MAIN[11][17], MAIN[11][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V0[1] = 0b11011,
					QUAD_V0[9] = 0b11111,
					QUAD_V1[4] = 0b10111,
					QUAD_V2[1] = 0b11101,
					QUAD_V2[9] = 0b10011,
					QUAD_V3[4] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_ES[5] = 0b01001,
					OUT_LC_WS[5] = 0b00011,
				}
				mux LOCAL_0[6] @[MAIN[9][18], MAIN[8][16], MAIN[9][16], MAIN[9][17], MAIN[9][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V0[2] = 0b11011,
					QUAD_V0[10] = 0b11111,
					QUAD_V1[7] = 0b10111,
					QUAD_V2[2] = 0b11101,
					QUAD_V2[10] = 0b10011,
					QUAD_V3[7] = 0b11001,
					LONG_V0[0] = 0b10101,
					LONG_V4[0] = 0b10001,
					LONG_V8[0] = 0b01111,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_ES[6] = 0b01001,
					OUT_LC_WS[6] = 0b00011,
				}
				mux LOCAL_0[7] @[MAIN[8][18], MAIN[8][20], MAIN[9][20], MAIN[8][17], MAIN[8][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V0[3] = 0b11011,
					QUAD_V0[11] = 0b11111,
					QUAD_V1[6] = 0b10111,
					QUAD_V2[3] = 0b11101,
					QUAD_V2[11] = 0b10011,
					QUAD_V3[6] = 0b11001,
					LONG_V0[1] = 0b10101,
					LONG_V4[1] = 0b10001,
					LONG_V8[1] = 0b01111,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_ES[7] = 0b01001,
					OUT_LC_WS[7] = 0b00011,
				}
				mux LOCAL_1[0] @[MAIN[6][18], MAIN[7][16], MAIN[6][16], MAIN[6][17], MAIN[6][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V0[4] = 0b11111,
					QUAD_V1[1] = 0b10111,
					QUAD_V1[9] = 0b11011,
					QUAD_V2[4] = 0b10011,
					QUAD_V3[1] = 0b11001,
					QUAD_V3[9] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_S[0] = 0b01101,
					OUT_LC_ES[0] = 0b01001,
					OUT_LC_WS[0] = 0b00011,
				}
				mux LOCAL_1[1] @[MAIN[7][18], MAIN[7][20], MAIN[6][20], MAIN[7][17], MAIN[7][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V0[5] = 0b11111,
					QUAD_V1[0] = 0b10111,
					QUAD_V1[8] = 0b11011,
					QUAD_V2[5] = 0b10011,
					QUAD_V3[0] = 0b11001,
					QUAD_V3[8] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_S[1] = 0b01101,
					OUT_LC_ES[1] = 0b01001,
					OUT_LC_WS[1] = 0b00011,
				}
				mux LOCAL_1[2] @[MAIN[5][18], MAIN[4][16], MAIN[5][16], MAIN[5][17], MAIN[5][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V0[6] = 0b11111,
					QUAD_V1[3] = 0b10111,
					QUAD_V1[11] = 0b11011,
					QUAD_V2[6] = 0b10011,
					QUAD_V3[3] = 0b11001,
					QUAD_V3[11] = 0b11101,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_S[2] = 0b01101,
					OUT_LC_ES[2] = 0b01001,
					OUT_LC_WS[2] = 0b00011,
				}
				mux LOCAL_1[3] @[MAIN[4][18], MAIN[4][20], MAIN[5][20], MAIN[4][17], MAIN[4][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V0[7] = 0b11111,
					QUAD_V1[2] = 0b10111,
					QUAD_V1[10] = 0b11011,
					QUAD_V2[7] = 0b10011,
					QUAD_V3[2] = 0b11001,
					QUAD_V3[10] = 0b11101,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_S[3] = 0b01101,
					OUT_LC_ES[3] = 0b01001,
					OUT_LC_WS[3] = 0b00011,
				}
				mux LOCAL_1[4] @[MAIN[2][18], MAIN[3][16], MAIN[2][16], MAIN[2][17], MAIN[2][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V0[0] = 0b11011,
					QUAD_V0[8] = 0b11111,
					QUAD_V1[5] = 0b10111,
					QUAD_V2[0] = 0b11101,
					QUAD_V2[8] = 0b10011,
					QUAD_V3[5] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_S[4] = 0b01101,
					OUT_LC_ES[4] = 0b01001,
					OUT_LC_WS[4] = 0b00011,
				}
				mux LOCAL_1[5] @[MAIN[3][18], MAIN[3][20], MAIN[2][20], MAIN[3][17], MAIN[3][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V0[1] = 0b11011,
					QUAD_V0[9] = 0b11111,
					QUAD_V1[4] = 0b10111,
					QUAD_V2[1] = 0b11101,
					QUAD_V2[9] = 0b10011,
					QUAD_V3[4] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_S[5] = 0b01101,
					OUT_LC_ES[5] = 0b01001,
					OUT_LC_WS[5] = 0b00011,
				}
				mux LOCAL_1[6] @[MAIN[1][18], MAIN[0][16], MAIN[1][16], MAIN[1][17], MAIN[1][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V0[2] = 0b11011,
					QUAD_V0[10] = 0b11111,
					QUAD_V1[7] = 0b10111,
					QUAD_V2[2] = 0b11101,
					QUAD_V2[10] = 0b10011,
					QUAD_V3[7] = 0b11001,
					LONG_V0[0] = 0b10101,
					LONG_V4[0] = 0b10001,
					LONG_V8[0] = 0b01111,
					OUT_LC_S[6] = 0b01101,
					OUT_LC_ES[6] = 0b01001,
					OUT_LC_WS[6] = 0b00011,
				}
				mux LOCAL_1[7] @[MAIN[0][18], MAIN[0][20], MAIN[1][20], MAIN[0][17], MAIN[0][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V0[3] = 0b11011,
					QUAD_V0[11] = 0b11111,
					QUAD_V1[6] = 0b10111,
					QUAD_V2[3] = 0b11101,
					QUAD_V2[11] = 0b10011,
					QUAD_V3[6] = 0b11001,
					LONG_V0[1] = 0b10101,
					LONG_V4[1] = 0b10001,
					LONG_V8[1] = 0b01111,
					OUT_LC_S[7] = 0b01101,
					OUT_LC_ES[7] = 0b01001,
					OUT_LC_WS[7] = 0b00011,
				}
				mux IMUX_CE @[MAIN[5][36], MAIN[5][37], MAIN[4][36], MAIN[4][37]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[11][34], MAIN[11][35], MAIN[10][34], MAIN[10][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[4][34], MAIN[4][35], MAIN[5][34], MAIN[5][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[7][33], MAIN[7][32], MAIN[6][32], MAIN[6][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[0][33], MAIN[0][32], MAIN[1][32], MAIN[1][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[11][33], MAIN[11][32], MAIN[10][32], MAIN[10][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[4][33], MAIN[4][32], MAIN[5][32], MAIN[5][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[7][35], MAIN[7][36], MAIN[7][34], MAIN[6][34], MAIN[6][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[0][35], MAIN[0][36], MAIN[0][34], MAIN[1][34], MAIN[1][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[10][36], MAIN[10][37], MAIN[11][36], MAIN[11][37]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[13][25];
				progbuf QUAD_H0[1] = OUT_LC[1] @MAIN[9][25];
				progbuf QUAD_H0[2] = OUT_LC[2] @MAIN[5][25];
				progbuf QUAD_H0[3] = OUT_LC[3] @MAIN[1][25];
				progbuf QUAD_H1[0] = OUT_LC[0] @MAIN[12][23];
				progbuf QUAD_H1[1] = OUT_LC[1] @MAIN[8][23];
				progbuf QUAD_H1[2] = OUT_LC[2] @MAIN[4][23];
				progbuf QUAD_H1[3] = OUT_LC[3] @MAIN[0][23];
				progbuf QUAD_H2[0] = OUT_LC[0] @MAIN[12][25];
				progbuf QUAD_H2[1] = OUT_LC[1] @MAIN[8][25];
				progbuf QUAD_H2[2] = OUT_LC[2] @MAIN[4][25];
				progbuf QUAD_H2[3] = OUT_LC[3] @MAIN[0][25];
				progbuf QUAD_H3[0] = OUT_LC[0] @MAIN[13][26];
				progbuf QUAD_H3[1] = OUT_LC[1] @MAIN[9][26];
				progbuf QUAD_H3[2] = OUT_LC[2] @MAIN[5][26];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[1][26];
				progbuf QUAD_V0[0] = OUT_LC[2] @MAIN[6][26];
				progbuf QUAD_V0[2] = OUT_LC[3] @MAIN[2][26];
				progbuf QUAD_V0[4] = OUT_LC[0] @MAIN[13][23];
				progbuf QUAD_V0[6] = OUT_LC[1] @MAIN[9][23];
				progbuf QUAD_V0[8] = OUT_LC[2] @MAIN[5][23];
				progbuf QUAD_V0[10] = OUT_LC[3] @MAIN[1][23];
				progbuf QUAD_V1[1] = OUT_LC[0] @MAIN[15][25];
				progbuf QUAD_V1[3] = OUT_LC[1] @MAIN[11][25];
				progbuf QUAD_V1[5] = OUT_LC[2] @MAIN[7][25];
				progbuf QUAD_V1[7] = OUT_LC[3] @MAIN[3][25];
				progbuf QUAD_V1[9] = OUT_LC[0] @MAIN[14][26];
				progbuf QUAD_V1[11] = OUT_LC[1] @MAIN[10][26];
				progbuf QUAD_V2[0] = OUT_LC[2] @MAIN[6][25];
				progbuf QUAD_V2[2] = OUT_LC[3] @MAIN[2][25];
				progbuf QUAD_V2[4] = OUT_LC[0] @MAIN[15][23];
				progbuf QUAD_V2[6] = OUT_LC[1] @MAIN[11][23];
				progbuf QUAD_V2[8] = OUT_LC[2] @MAIN[7][23];
				progbuf QUAD_V2[10] = OUT_LC[3] @MAIN[3][23];
				progbuf QUAD_V3[1] = OUT_LC[0] @MAIN[14][23];
				progbuf QUAD_V3[3] = OUT_LC[1] @MAIN[10][23];
				progbuf QUAD_V3[5] = OUT_LC[2] @MAIN[6][23];
				progbuf QUAD_V3[7] = OUT_LC[3] @MAIN[2][23];
				progbuf QUAD_V3[9] = OUT_LC[0] @MAIN[14][25];
				progbuf QUAD_V3[11] = OUT_LC[1] @MAIN[10][25];
				progbuf LONG_V0[0] = OUT_LC[3] @MAIN[1][5];
				progbuf LONG_V1[1] = OUT_LC[2] @MAIN[7][4];
				progbuf LONG_V2[0] = OUT_LC[1] @MAIN[8][4];
				progbuf LONG_V3[1] = OUT_LC[0] @MAIN[10][5];
				progbuf LONG_V4[0] = OUT_LC[3] @MAIN[3][5];
				progbuf LONG_V5[1] = OUT_LC[2] @MAIN[6][5];
				progbuf LONG_V6[0] = OUT_LC[1] @MAIN[9][5];
				progbuf LONG_V7[1] = OUT_LC[0] @MAIN[12][5];
				progbuf LONG_V8[0] = OUT_LC[3] @MAIN[5][5];
				progbuf LONG_V9[1] = OUT_LC[2] @MAIN[6][4];
				progbuf LONG_V10[0] = OUT_LC[1] @MAIN[9][4];
				progbuf LONG_V11[1] = OUT_LC[0] @MAIN[14][5];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[6][35];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[1][35];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[11][5], MAIN[11][4], MAIN[15][4], MAIN[15][5], MAIN[13][4], MAIN[13][5]];
				attribute OUTPUT_ENABLE @!MAIN[1][36];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[0][5], MAIN[0][4], MAIN[4][4], MAIN[4][5], MAIN[2][4], MAIN[2][5]];
				attribute OUTPUT_ENABLE @!MAIN[0][37];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}

		tile_class IOI_N_T04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] @[MAIN[1][35], MAIN[1][36]] {
					QUAD_H4[0] = 0b01,
					QUAD_V2[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[1] @[MAIN[2][35], MAIN[2][36]] {
					QUAD_H4[1] = 0b01,
					QUAD_V2[6] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[2] @[MAIN[6][35], MAIN[6][36]] {
					QUAD_H4[2] = 0b01,
					QUAD_V1[1] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H0[3] @[MAIN[13][35], MAIN[13][36]] {
					QUAD_H4[3] = 0b01,
					QUAD_V1[7] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[0] @[MAIN[0][34], MAIN[0][33]] {
					QUAD_H0[0] = 0b01,
					QUAD_V2[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[1] @[MAIN[3][34], MAIN[3][33]] {
					QUAD_H0[1] = 0b01,
					QUAD_V2[6] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[2] @[MAIN[7][34], MAIN[7][33]] {
					QUAD_H0[2] = 0b01,
					QUAD_V1[1] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_H4[3] @[MAIN[12][34], MAIN[12][33]] {
					QUAD_H0[3] = 0b01,
					QUAD_V1[7] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[1] @[MAIN[6][33], MAIN[6][34]] {
					QUAD_H0[2] = 0b01,
					QUAD_H4[2] = 0b10,
					QUAD_V3[1] = 0b11,
					off = 0b00,
				}
				mux QUAD_V1[7] @[MAIN[13][33], MAIN[13][34]] {
					QUAD_H0[3] = 0b01,
					QUAD_H4[3] = 0b10,
					QUAD_V3[7] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[0] @[MAIN[1][33], MAIN[1][34]] {
					QUAD_H0[0] = 0b01,
					QUAD_H4[0] = 0b10,
					QUAD_V4[0] = 0b11,
					off = 0b00,
				}
				mux QUAD_V2[6] @[MAIN[2][33], MAIN[2][34]] {
					QUAD_H0[1] = 0b01,
					QUAD_H4[1] = 0b10,
					QUAD_V4[6] = 0b11,
					off = 0b00,
				}
				mux QUAD_V3[1] @[MAIN[7][35], MAIN[7][36]] {
					QUAD_H0[2] = 0b11,
					QUAD_H4[2] = 0b01,
					QUAD_V1[1] = 0b10,
					off = 0b00,
				}
				mux QUAD_V3[7] @[MAIN[12][35], MAIN[12][36]] {
					QUAD_H0[3] = 0b11,
					QUAD_H4[3] = 0b01,
					QUAD_V1[7] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[0] @[MAIN[0][35], MAIN[0][36]] {
					QUAD_H0[0] = 0b11,
					QUAD_H4[0] = 0b01,
					QUAD_V2[0] = 0b10,
					off = 0b00,
				}
				mux QUAD_V4[6] @[MAIN[3][35], MAIN[3][36]] {
					QUAD_H0[1] = 0b11,
					QUAD_H4[1] = 0b01,
					QUAD_V2[6] = 0b10,
					off = 0b00,
				}
				mux LOCAL_0[0] @[MAIN[1][18], MAIN[0][16], MAIN[1][16], MAIN[1][17], MAIN[1][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V1[4] = 0b11111,
					QUAD_V2[1] = 0b10111,
					QUAD_V2[9] = 0b11011,
					QUAD_V3[4] = 0b10011,
					QUAD_V4[1] = 0b11001,
					QUAD_V4[9] = 0b11101,
					LONG_V4[1] = 0b10101,
					LONG_V8[1] = 0b10001,
					LONG_V12[1] = 0b01111,
					OUT_LC_N[0] = 0b01101,
					OUT_LC_EN[0] = 0b01001,
					OUT_LC_WN[0] = 0b00011,
				}
				mux LOCAL_0[1] @[MAIN[0][18], MAIN[0][20], MAIN[1][20], MAIN[0][17], MAIN[0][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V1[5] = 0b11111,
					QUAD_V2[0] = 0b10111,
					QUAD_V2[8] = 0b11011,
					QUAD_V3[5] = 0b10011,
					QUAD_V4[0] = 0b11001,
					QUAD_V4[8] = 0b11101,
					LONG_V4[0] = 0b10101,
					LONG_V8[0] = 0b10001,
					LONG_V12[0] = 0b01111,
					OUT_LC_N[1] = 0b01101,
					OUT_LC_EN[1] = 0b01001,
					OUT_LC_WN[1] = 0b00011,
				}
				mux LOCAL_0[2] @[MAIN[2][18], MAIN[3][16], MAIN[2][16], MAIN[2][17], MAIN[2][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V1[6] = 0b11111,
					QUAD_V2[3] = 0b10111,
					QUAD_V2[11] = 0b11011,
					QUAD_V3[6] = 0b10011,
					QUAD_V4[3] = 0b11001,
					QUAD_V4[11] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_N[2] = 0b01101,
					OUT_LC_EN[2] = 0b01001,
					OUT_LC_WN[2] = 0b00011,
				}
				mux LOCAL_0[3] @[MAIN[3][18], MAIN[3][20], MAIN[2][20], MAIN[3][17], MAIN[3][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V1[7] = 0b11111,
					QUAD_V2[2] = 0b10111,
					QUAD_V2[10] = 0b11011,
					QUAD_V3[7] = 0b10011,
					QUAD_V4[2] = 0b11001,
					QUAD_V4[10] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_N[3] = 0b01101,
					OUT_LC_EN[3] = 0b01001,
					OUT_LC_WN[3] = 0b00011,
				}
				mux LOCAL_0[4] @[MAIN[5][18], MAIN[4][16], MAIN[5][16], MAIN[5][17], MAIN[5][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b11111,
					QUAD_V2[5] = 0b10111,
					QUAD_V3[0] = 0b11101,
					QUAD_V3[8] = 0b10011,
					QUAD_V4[5] = 0b11001,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_N[4] = 0b01101,
					OUT_LC_EN[4] = 0b01001,
					OUT_LC_WN[4] = 0b00011,
				}
				mux LOCAL_0[5] @[MAIN[4][18], MAIN[4][20], MAIN[5][20], MAIN[4][17], MAIN[4][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b11111,
					QUAD_V2[4] = 0b10111,
					QUAD_V3[1] = 0b11101,
					QUAD_V3[9] = 0b10011,
					QUAD_V4[4] = 0b11001,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_N[5] = 0b01101,
					OUT_LC_EN[5] = 0b01001,
					OUT_LC_WN[5] = 0b00011,
				}
				mux LOCAL_0[6] @[MAIN[6][18], MAIN[7][16], MAIN[6][16], MAIN[6][17], MAIN[6][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b11111,
					QUAD_V2[7] = 0b10111,
					QUAD_V3[2] = 0b11101,
					QUAD_V3[10] = 0b10011,
					QUAD_V4[7] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_N[6] = 0b01101,
					OUT_LC_EN[6] = 0b01001,
					OUT_LC_WN[6] = 0b00011,
				}
				mux LOCAL_0[7] @[MAIN[7][18], MAIN[7][20], MAIN[6][20], MAIN[7][17], MAIN[7][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b11111,
					QUAD_V2[6] = 0b10111,
					QUAD_V3[3] = 0b11101,
					QUAD_V3[11] = 0b10011,
					QUAD_V4[6] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_N[7] = 0b01101,
					OUT_LC_EN[7] = 0b01001,
					OUT_LC_WN[7] = 0b00011,
				}
				mux LOCAL_1[0] @[MAIN[9][18], MAIN[8][16], MAIN[9][16], MAIN[9][17], MAIN[9][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[0] = 0b00111,
					QUAD_H2[0] = 0b01011,
					QUAD_V1[4] = 0b11111,
					QUAD_V2[1] = 0b10111,
					QUAD_V2[9] = 0b11011,
					QUAD_V3[4] = 0b10011,
					QUAD_V4[1] = 0b11001,
					QUAD_V4[9] = 0b11101,
					LONG_V4[1] = 0b10101,
					LONG_V8[1] = 0b10001,
					LONG_V12[1] = 0b01111,
					OUT_LC_N[0] = 0b01101,
					OUT_LC_EN[0] = 0b01001,
					OUT_LC_WN[0] = 0b00011,
				}
				mux LOCAL_1[1] @[MAIN[8][18], MAIN[8][20], MAIN[9][20], MAIN[8][17], MAIN[8][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[1] = 0b00111,
					QUAD_H2[1] = 0b01011,
					QUAD_V1[5] = 0b11111,
					QUAD_V2[0] = 0b10111,
					QUAD_V2[8] = 0b11011,
					QUAD_V3[5] = 0b10011,
					QUAD_V4[0] = 0b11001,
					QUAD_V4[8] = 0b11101,
					LONG_V4[0] = 0b10101,
					LONG_V8[0] = 0b10001,
					LONG_V12[0] = 0b01111,
					OUT_LC_N[1] = 0b01101,
					OUT_LC_EN[1] = 0b01001,
					OUT_LC_WN[1] = 0b00011,
				}
				mux LOCAL_1[2] @[MAIN[10][18], MAIN[11][16], MAIN[10][16], MAIN[10][17], MAIN[10][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[2] = 0b00111,
					QUAD_H2[2] = 0b01011,
					QUAD_V1[6] = 0b11111,
					QUAD_V2[3] = 0b10111,
					QUAD_V2[11] = 0b11011,
					QUAD_V3[6] = 0b10011,
					QUAD_V4[3] = 0b11001,
					QUAD_V4[11] = 0b11101,
					LONG_V3[0] = 0b10101,
					LONG_V7[0] = 0b10001,
					LONG_V11[0] = 0b01111,
					OUT_LC_N[2] = 0b01101,
					OUT_LC_EN[2] = 0b01001,
					OUT_LC_WN[2] = 0b00011,
				}
				mux LOCAL_1[3] @[MAIN[11][18], MAIN[11][20], MAIN[10][20], MAIN[11][17], MAIN[11][19]] {
					TIE_0 = 0b00000,
					QUAD_H0[3] = 0b00111,
					QUAD_H2[3] = 0b01011,
					QUAD_V1[7] = 0b11111,
					QUAD_V2[2] = 0b10111,
					QUAD_V2[10] = 0b11011,
					QUAD_V3[7] = 0b10011,
					QUAD_V4[2] = 0b11001,
					QUAD_V4[10] = 0b11101,
					LONG_V3[1] = 0b10101,
					LONG_V7[1] = 0b10001,
					LONG_V11[1] = 0b01111,
					OUT_LC_N[3] = 0b01101,
					OUT_LC_EN[3] = 0b01001,
					OUT_LC_WN[3] = 0b00011,
				}
				mux LOCAL_1[4] @[MAIN[13][18], MAIN[12][16], MAIN[13][16], MAIN[13][17], MAIN[13][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[0] = 0b00111,
					QUAD_H3[0] = 0b01011,
					QUAD_V1[0] = 0b11011,
					QUAD_V1[8] = 0b11111,
					QUAD_V2[5] = 0b10111,
					QUAD_V3[0] = 0b11101,
					QUAD_V3[8] = 0b10011,
					QUAD_V4[5] = 0b11001,
					LONG_V2[1] = 0b10101,
					LONG_V6[1] = 0b10001,
					LONG_V10[1] = 0b01111,
					OUT_LC_N[4] = 0b01101,
					OUT_LC_EN[4] = 0b01001,
					OUT_LC_WN[4] = 0b00011,
				}
				mux LOCAL_1[5] @[MAIN[12][18], MAIN[12][20], MAIN[13][20], MAIN[12][17], MAIN[12][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[1] = 0b00111,
					QUAD_H3[1] = 0b01011,
					QUAD_V1[1] = 0b11011,
					QUAD_V1[9] = 0b11111,
					QUAD_V2[4] = 0b10111,
					QUAD_V3[1] = 0b11101,
					QUAD_V3[9] = 0b10011,
					QUAD_V4[4] = 0b11001,
					LONG_V2[0] = 0b10101,
					LONG_V6[0] = 0b10001,
					LONG_V10[0] = 0b01111,
					OUT_LC_N[5] = 0b01101,
					OUT_LC_EN[5] = 0b01001,
					OUT_LC_WN[5] = 0b00011,
				}
				mux LOCAL_1[6] @[MAIN[14][18], MAIN[15][16], MAIN[14][16], MAIN[14][17], MAIN[14][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[2] = 0b00111,
					QUAD_H3[2] = 0b01011,
					QUAD_V1[2] = 0b11011,
					QUAD_V1[10] = 0b11111,
					QUAD_V2[7] = 0b10111,
					QUAD_V3[2] = 0b11101,
					QUAD_V3[10] = 0b10011,
					QUAD_V4[7] = 0b11001,
					LONG_V1[0] = 0b10101,
					LONG_V5[0] = 0b10001,
					LONG_V9[0] = 0b01111,
					OUT_LC_N[6] = 0b01101,
					OUT_LC_EN[6] = 0b01001,
					OUT_LC_WN[6] = 0b00011,
				}
				mux LOCAL_1[7] @[MAIN[15][18], MAIN[15][20], MAIN[14][20], MAIN[15][17], MAIN[15][19]] {
					TIE_0 = 0b00000,
					QUAD_H1[3] = 0b00111,
					QUAD_H3[3] = 0b01011,
					QUAD_V1[3] = 0b11011,
					QUAD_V1[11] = 0b11111,
					QUAD_V2[6] = 0b10111,
					QUAD_V3[3] = 0b11101,
					QUAD_V3[11] = 0b10011,
					QUAD_V4[6] = 0b11001,
					LONG_V1[1] = 0b10101,
					LONG_V5[1] = 0b10001,
					LONG_V9[1] = 0b01111,
					OUT_LC_N[7] = 0b01101,
					OUT_LC_EN[7] = 0b01001,
					OUT_LC_WN[7] = 0b00011,
				}
				mux IMUX_CE @[MAIN[10][36], MAIN[10][37], MAIN[11][36], MAIN[11][37]] {
					TIE_1 = 0b0000,
					GLOBAL[1] = 0b0001,
					GLOBAL[3] = 0b0011,
					GLOBAL[5] = 0b0101,
					GLOBAL[7] = 0b0111,
					LOCAL_0[2] = 0b1001,
					LOCAL_0[5] = 0b1011,
					LOCAL_1[2] = 0b1101,
					LOCAL_1[5] = 0b1111,
				}
				mux IMUX_IO_DOUT0[0] @[MAIN[4][34], MAIN[4][35], MAIN[5][34], MAIN[5][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_DOUT0[1] @[MAIN[11][34], MAIN[11][35], MAIN[10][34], MAIN[10][35]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[0] @[MAIN[8][33], MAIN[8][32], MAIN[9][32], MAIN[9][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_DOUT1[1] @[MAIN[15][33], MAIN[15][32], MAIN[14][32], MAIN[14][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_OE[0] @[MAIN[4][33], MAIN[4][32], MAIN[5][32], MAIN[5][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				mux IMUX_IO_OE[1] @[MAIN[11][33], MAIN[11][32], MAIN[10][32], MAIN[10][33]] {
					TIE_0 = 0b0000,
					LOCAL_0[0] = 0b0001,
					LOCAL_0[2] = 0b0011,
					LOCAL_0[4] = 0b0101,
					LOCAL_0[6] = 0b0111,
					LOCAL_1[1] = 0b1001,
					LOCAL_1[3] = 0b1011,
					LOCAL_1[5] = 0b1101,
					LOCAL_1[7] = 0b1111,
				}
				mux IMUX_IO_ICLK @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][34], MAIN[9][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[0] = 0b10001,
					LOCAL_0[3] = 0b10011,
					LOCAL_1[0] = 0b10101,
					LOCAL_1[3] = 0b10111,
				}
				mux IMUX_IO_OCLK @[MAIN[15][35], MAIN[15][36], MAIN[15][34], MAIN[14][34], MAIN[14][37]] {
					TIE_0 = 0b00000,
					GLOBAL[0] = 0b00001,
					GLOBAL[1] = 0b00011,
					GLOBAL[2] = 0b00101,
					GLOBAL[3] = 0b00111,
					GLOBAL[4] = 0b01001,
					GLOBAL[5] = 0b01011,
					GLOBAL[6] = 0b01101,
					GLOBAL[7] = 0b01111,
					LOCAL_0[1] = 0b10001,
					LOCAL_0[4] = 0b10011,
					LOCAL_1[1] = 0b10101,
					LOCAL_1[4] = 0b10111,
				}
				mux IMUX_IO_EXTRA @[MAIN[5][36], MAIN[5][37], MAIN[4][36], MAIN[4][37]] {
					TIE_0 = 0b0000,
					LOCAL_0[1] = 0b0001,
					LOCAL_0[3] = 0b0011,
					LOCAL_0[5] = 0b0101,
					LOCAL_0[7] = 0b0111,
					LOCAL_1[0] = 0b1001,
					LOCAL_1[2] = 0b1011,
					LOCAL_1[4] = 0b1101,
					LOCAL_1[6] = 0b1111,
				}
				progbuf QUAD_H0[0] = OUT_LC[0] @MAIN[2][25];
				progbuf QUAD_H0[1] = OUT_LC[1] @MAIN[6][25];
				progbuf QUAD_H0[2] = OUT_LC[2] @MAIN[10][25];
				progbuf QUAD_H0[3] = OUT_LC[3] @MAIN[14][25];
				progbuf QUAD_H1[0] = OUT_LC[0] @MAIN[3][23];
				progbuf QUAD_H1[1] = OUT_LC[1] @MAIN[7][23];
				progbuf QUAD_H1[2] = OUT_LC[2] @MAIN[11][23];
				progbuf QUAD_H1[3] = OUT_LC[3] @MAIN[15][23];
				progbuf QUAD_H2[0] = OUT_LC[0] @MAIN[3][25];
				progbuf QUAD_H2[1] = OUT_LC[1] @MAIN[7][25];
				progbuf QUAD_H2[2] = OUT_LC[2] @MAIN[11][25];
				progbuf QUAD_H2[3] = OUT_LC[3] @MAIN[15][25];
				progbuf QUAD_H3[0] = OUT_LC[0] @MAIN[2][26];
				progbuf QUAD_H3[1] = OUT_LC[1] @MAIN[6][26];
				progbuf QUAD_H3[2] = OUT_LC[2] @MAIN[10][26];
				progbuf QUAD_H3[3] = OUT_LC[3] @MAIN[14][26];
				progbuf QUAD_V1[0] = OUT_LC[2] @MAIN[9][26];
				progbuf QUAD_V1[2] = OUT_LC[3] @MAIN[13][26];
				progbuf QUAD_V1[4] = OUT_LC[0] @MAIN[2][23];
				progbuf QUAD_V1[6] = OUT_LC[1] @MAIN[6][23];
				progbuf QUAD_V1[8] = OUT_LC[2] @MAIN[10][23];
				progbuf QUAD_V1[10] = OUT_LC[3] @MAIN[14][23];
				progbuf QUAD_V2[1] = OUT_LC[0] @MAIN[0][25];
				progbuf QUAD_V2[3] = OUT_LC[1] @MAIN[4][25];
				progbuf QUAD_V2[5] = OUT_LC[2] @MAIN[8][25];
				progbuf QUAD_V2[7] = OUT_LC[3] @MAIN[12][25];
				progbuf QUAD_V2[9] = OUT_LC[0] @MAIN[1][26];
				progbuf QUAD_V2[11] = OUT_LC[1] @MAIN[5][26];
				progbuf QUAD_V3[0] = OUT_LC[2] @MAIN[9][25];
				progbuf QUAD_V3[2] = OUT_LC[3] @MAIN[13][25];
				progbuf QUAD_V3[4] = OUT_LC[0] @MAIN[0][23];
				progbuf QUAD_V3[6] = OUT_LC[1] @MAIN[4][23];
				progbuf QUAD_V3[8] = OUT_LC[2] @MAIN[8][23];
				progbuf QUAD_V3[10] = OUT_LC[3] @MAIN[12][23];
				progbuf QUAD_V4[1] = OUT_LC[0] @MAIN[1][23];
				progbuf QUAD_V4[3] = OUT_LC[1] @MAIN[5][23];
				progbuf QUAD_V4[5] = OUT_LC[2] @MAIN[9][23];
				progbuf QUAD_V4[7] = OUT_LC[3] @MAIN[13][23];
				progbuf QUAD_V4[9] = OUT_LC[0] @MAIN[1][25];
				progbuf QUAD_V4[11] = OUT_LC[1] @MAIN[5][25];
				progbuf LONG_V1[0] = OUT_LC[3] @MAIN[14][5];
				progbuf LONG_V2[1] = OUT_LC[2] @MAIN[8][4];
				progbuf LONG_V3[0] = OUT_LC[1] @MAIN[7][4];
				progbuf LONG_V4[1] = OUT_LC[0] @MAIN[5][5];
				progbuf LONG_V5[0] = OUT_LC[3] @MAIN[12][5];
				progbuf LONG_V6[1] = OUT_LC[2] @MAIN[9][5];
				progbuf LONG_V7[0] = OUT_LC[1] @MAIN[6][5];
				progbuf LONG_V8[1] = OUT_LC[0] @MAIN[3][5];
				progbuf LONG_V9[0] = OUT_LC[3] @MAIN[10][5];
				progbuf LONG_V10[1] = OUT_LC[2] @MAIN[9][4];
				progbuf LONG_V11[0] = OUT_LC[1] @MAIN[6][4];
				progbuf LONG_V12[1] = OUT_LC[0] @MAIN[1][5];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @MAIN[9][35];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @MAIN[14][35];
			}

			bel IOI[0] {
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input OE = IMUX_IO_OE[0];
				input IOB_DIN = IOB_DIN[0];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				output IOB_DOUT = IOB_DOUT[0];
				attribute PIN_TYPE @[MAIN[4][5], MAIN[4][4], MAIN[0][4], MAIN[0][5], MAIN[2][4], MAIN[2][5]];
				attribute OUTPUT_ENABLE @!MAIN[14][36];
			}

			bel IOI[1] {
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input OE = IMUX_IO_OE[1];
				input IOB_DIN = IOB_DIN[1];
				input CE = IMUX_CE;
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input LATCH = IO_LATCH;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				output IOB_DOUT = IOB_DOUT[1];
				attribute PIN_TYPE @[MAIN[15][5], MAIN[15][4], MAIN[11][4], MAIN[11][5], MAIN[13][4], MAIN[13][5]];
				attribute OUTPUT_ENABLE @!MAIN[15][37];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
			// wire IO_LATCH                       IOI[0].LATCH IOI[1].LATCH
			// wire IOB_DIN[0]                     IOI[0].IOB_DIN
			// wire IOB_DIN[1]                     IOI[1].IOB_DIN
			// wire IOB_DOUT[0]                    IOI[0].IOB_DOUT
			// wire IOB_DOUT[1]                    IOI[1].IOB_DOUT
		}
	}

	tile_slot COLBUF {
		bel_slot COLBUF: routing;

		tile_class COLBUF_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox COLBUF {
				progbuf GLOBAL[0] = GLOBAL_ROOT[0] @MAIN[0][1];
				progbuf GLOBAL[1] = GLOBAL_ROOT[1] @MAIN[1][2];
				progbuf GLOBAL[2] = GLOBAL_ROOT[2] @MAIN[5][2];
				progbuf GLOBAL[3] = GLOBAL_ROOT[3] @MAIN[7][2];
				progbuf GLOBAL[4] = GLOBAL_ROOT[4] @MAIN[9][2];
				progbuf GLOBAL[5] = GLOBAL_ROOT[5] @MAIN[11][2];
				progbuf GLOBAL[6] = GLOBAL_ROOT[6] @MAIN[13][2];
				progbuf GLOBAL[7] = GLOBAL_ROOT[7] @MAIN[15][2];
			}
		}

		tile_class COLBUF_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox COLBUF {
				progbuf GLOBAL[0] = GLOBAL_ROOT[0] @MAIN[9][7];
				progbuf GLOBAL[1] = GLOBAL_ROOT[1] @MAIN[8][7];
				progbuf GLOBAL[2] = GLOBAL_ROOT[2] @MAIN[11][7];
				progbuf GLOBAL[3] = GLOBAL_ROOT[3] @MAIN[10][7];
				progbuf GLOBAL[4] = GLOBAL_ROOT[4] @MAIN[13][7];
				progbuf GLOBAL[5] = GLOBAL_ROOT[5] @MAIN[12][7];
				progbuf GLOBAL[6] = GLOBAL_ROOT[6] @MAIN[15][7];
				progbuf GLOBAL[7] = GLOBAL_ROOT[7] @MAIN[14][7];
			}
		}

		tile_class COLBUF_IO_W {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox COLBUF {
				progbuf GLOBAL[0] = GLOBAL_ROOT[0] @MAIN[1][8];
				progbuf GLOBAL[1] = GLOBAL_ROOT[1] @MAIN[0][8];
				progbuf GLOBAL[2] = GLOBAL_ROOT[2] @MAIN[3][8];
				progbuf GLOBAL[3] = GLOBAL_ROOT[3] @MAIN[2][8];
				progbuf GLOBAL[4] = GLOBAL_ROOT[4] @MAIN[5][8];
				progbuf GLOBAL[5] = GLOBAL_ROOT[5] @MAIN[4][8];
				progbuf GLOBAL[6] = GLOBAL_ROOT[6] @MAIN[7][8];
				progbuf GLOBAL[7] = GLOBAL_ROOT[7] @MAIN[6][8];
			}
		}

		tile_class COLBUF_IO_E {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox COLBUF {
				progbuf GLOBAL[0] = GLOBAL_ROOT[0] @MAIN[1][9];
				progbuf GLOBAL[1] = GLOBAL_ROOT[1] @MAIN[0][9];
				progbuf GLOBAL[2] = GLOBAL_ROOT[2] @MAIN[3][9];
				progbuf GLOBAL[3] = GLOBAL_ROOT[3] @MAIN[2][9];
				progbuf GLOBAL[4] = GLOBAL_ROOT[4] @MAIN[5][9];
				progbuf GLOBAL[5] = GLOBAL_ROOT[5] @MAIN[4][9];
				progbuf GLOBAL[6] = GLOBAL_ROOT[6] @MAIN[7][9];
				progbuf GLOBAL[7] = GLOBAL_ROOT[7] @MAIN[6][9];
			}
		}

		tile_class COLBUF_FIXED {
			cell CELL;

			switchbox COLBUF {
				permabuf GLOBAL[0] = GLOBAL_ROOT[0];
				permabuf GLOBAL[1] = GLOBAL_ROOT[1];
				permabuf GLOBAL[2] = GLOBAL_ROOT[2];
				permabuf GLOBAL[3] = GLOBAL_ROOT[3];
				permabuf GLOBAL[4] = GLOBAL_ROOT[4];
				permabuf GLOBAL[5] = GLOBAL_ROOT[5];
				permabuf GLOBAL[6] = GLOBAL_ROOT[6];
				permabuf GLOBAL[7] = GLOBAL_ROOT[7];
			}
		}
	}

	tile_slot GB_ROOT {
		bel_slot GB_ROOT: routing;

		tile_class GB_ROOT_L04 {
			cell SE;
			cell NE;
			cell EN;
			cell WN;
			cell NW;
			cell SW;
			cell WS;
			cell ES;
			bitrect CLK[0]: Horizontal (16, 2);
			bitrect CLK[1]: Horizontal (16, 2);

			switchbox GB_ROOT {
				mux SE.GLOBAL_ROOT[0] @[CLK[0][15][0]] {
					SE.IMUX_IO_EXTRA = 0b0,
					ES.IO_GLOBAL = 0b1,
				}
				mux SE.GLOBAL_ROOT[1] @[CLK[0][15][1]] {
					NE.IMUX_IO_EXTRA = 0b0,
					WS.IO_GLOBAL = 0b1,
				}
				mux SE.GLOBAL_ROOT[2] @[CLK[1][1][0]] {
					NE.IO_GLOBAL = 0b1,
					EN.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[3] @[CLK[1][1][1]] {
					SE.IO_GLOBAL = 0b1,
					WN.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[4] @[CLK[1][0][0]] {
					WN.IO_GLOBAL = 0b1,
					NW.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[5] @[CLK[1][0][1]] {
					EN.IO_GLOBAL = 0b1,
					SW.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[6] @[CLK[0][14][0]] {
					SW.IO_GLOBAL = 0b1,
					WS.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[7] @[CLK[0][14][1]] {
					NW.IO_GLOBAL = 0b1,
					ES.IMUX_IO_EXTRA = 0b0,
				}
			}
		}

		tile_class GB_ROOT_L08 {
			cell SE;
			cell NE;
			cell EN;
			cell WN;
			cell NW;
			cell SW;
			cell WS;
			cell ES;
			bitrect CLK[0]: Horizontal (16, 2);
			bitrect CLK[1]: Horizontal (16, 2);

			switchbox GB_ROOT {
				mux SE.GLOBAL_ROOT[0] @[CLK[0][14][0]] {
					SE.IMUX_IO_EXTRA = 0b0,
					ES.IO_GLOBAL = 0b1,
				}
				mux SE.GLOBAL_ROOT[1] @[CLK[0][14][1]] {
					NE.IMUX_IO_EXTRA = 0b0,
					WS.IO_GLOBAL = 0b1,
				}
				mux SE.GLOBAL_ROOT[2] @[CLK[1][0][0]] {
					NE.IO_GLOBAL = 0b1,
					EN.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[3] @[CLK[1][0][1]] {
					SE.IO_GLOBAL = 0b1,
					WN.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[4] @[CLK[1][1][0]] {
					WN.IO_GLOBAL = 0b1,
					NW.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[5] @[CLK[1][1][1]] {
					EN.IO_GLOBAL = 0b1,
					SW.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[6] @[CLK[0][15][0]] {
					SW.IO_GLOBAL = 0b1,
					WS.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[7] @[CLK[0][15][1]] {
					NW.IO_GLOBAL = 0b1,
					ES.IMUX_IO_EXTRA = 0b0,
				}
			}
		}

		tile_class GB_ROOT_R04 {
			cell SE;
			cell NE;
			cell EN;
			cell WN;
			cell NW;
			cell SW;
			cell WS;
			cell ES;
			bitrect CLK[0]: Horizontal (16, 2);
			bitrect CLK[1]: Horizontal (16, 2);

			switchbox GB_ROOT {
				mux SE.GLOBAL_ROOT[0] @[CLK[0][14][0]] {
					SE.IMUX_IO_EXTRA = 0b0,
					ES.IO_GLOBAL = 0b1,
				}
				mux SE.GLOBAL_ROOT[1] @[CLK[0][14][1]] {
					NE.IMUX_IO_EXTRA = 0b0,
					WS.IO_GLOBAL = 0b1,
				}
				mux SE.GLOBAL_ROOT[2] @[CLK[1][0][0]] {
					NE.IO_GLOBAL = 0b1,
					EN.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[3] @[CLK[1][0][1]] {
					SE.IO_GLOBAL = 0b1,
					WN.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[4] @[CLK[1][1][0]] {
					SE.HSOSC_GLOBAL = 0b1,
					NW.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[5] @[CLK[1][1][1]] {
					SE.LSOSC_GLOBAL = 0b1,
					SW.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[6] @[CLK[0][15][0]] {
					SW.IO_GLOBAL = 0b1,
					WS.IMUX_IO_EXTRA = 0b0,
				}
				mux SE.GLOBAL_ROOT[7] @[CLK[0][15][1]] {
					NW.IO_GLOBAL = 0b1,
					ES.IMUX_IO_EXTRA = 0b0,
				}
			}
		}
	}

	tile_slot BEL {
		bel_slot IO_LATCH: routing;
		bel_slot BRAM: BRAM;
		bel_slot MAC16: MAC16;
		bel_slot SPRAM[0]: SPRAM;
		bel_slot SPRAM[1]: SPRAM;
		bel_slot PLL65: PLL65;
		bel_slot PLL40: PLL40;
		bel_slot SPI: SPI;
		bel_slot I2C: I2C;
		bel_slot I2C_FIFO: I2C_FIFO;
		bel_slot LSOSC: LSOSC;
		bel_slot HSOSC: HSOSC;
		bel_slot WARMBOOT: WARMBOOT;
		bel_slot HFOSC: HFOSC;
		bel_slot LFOSC: LFOSC;
		bel_slot LED_DRV_CUR: LED_DRV_CUR;
		bel_slot RGB_DRV: RGB_DRV;
		bel_slot IR_DRV: IR_DRV;
		bel_slot IR500_DRV: IR500_DRV;
		bel_slot LEDD_IP: LEDD_IP;
		bel_slot IR_IP: IR_IP;
		bel_slot IOB_I3C[0]: IOB_I3C;
		bel_slot IOB_I3C[1]: IOB_I3C;
		bel_slot FILTER[0]: FILTER;
		bel_slot FILTER[1]: FILTER;
		bel_slot SMCCLK: SMCCLK;

		tile_class IO_LATCH {
			cell CELL;

			switchbox IO_LATCH {
				permabuf IO_LATCH = IMUX_IO_EXTRA;
			}
		}

		tile_class BRAM_L04 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Horizontal (16, 42);
			bitrect MAIN[1]: Horizontal (16, 42);
			bitrect DATA: Horizontal (256, 16);

			bel BRAM {
				input MASK[0] = CELL[0].IMUX_LC_I3[0];
				input MASK[1] = CELL[0].IMUX_LC_I3[1];
				input MASK[2] = CELL[0].IMUX_LC_I3[2];
				input MASK[3] = CELL[0].IMUX_LC_I3[3];
				input MASK[4] = CELL[0].IMUX_LC_I3[4];
				input MASK[5] = CELL[0].IMUX_LC_I3[5];
				input MASK[6] = CELL[0].IMUX_LC_I3[6];
				input MASK[7] = CELL[0].IMUX_LC_I3[7];
				input MASK[8] = CELL[1].IMUX_LC_I3[0];
				input MASK[9] = CELL[1].IMUX_LC_I3[1];
				input MASK[10] = CELL[1].IMUX_LC_I3[2];
				input MASK[11] = CELL[1].IMUX_LC_I3[3];
				input MASK[12] = CELL[1].IMUX_LC_I3[4];
				input MASK[13] = CELL[1].IMUX_LC_I3[5];
				input MASK[14] = CELL[1].IMUX_LC_I3[6];
				input MASK[15] = CELL[1].IMUX_LC_I3[7];
				input WADDR[0] = CELL[0].IMUX_LC_I0[0];
				input WADDR[1] = CELL[0].IMUX_LC_I0[1];
				input WADDR[2] = CELL[0].IMUX_LC_I0[2];
				input WADDR[3] = CELL[0].IMUX_LC_I0[3];
				input WADDR[4] = CELL[0].IMUX_LC_I0[4];
				input WADDR[5] = CELL[0].IMUX_LC_I0[5];
				input WADDR[6] = CELL[0].IMUX_LC_I0[6];
				input WADDR[7] = CELL[0].IMUX_LC_I0[7];
				input RADDR[0] = CELL[1].IMUX_LC_I0[0];
				input RADDR[1] = CELL[1].IMUX_LC_I0[1];
				input RADDR[2] = CELL[1].IMUX_LC_I0[2];
				input RADDR[3] = CELL[1].IMUX_LC_I0[3];
				input RADDR[4] = CELL[1].IMUX_LC_I0[4];
				input RADDR[5] = CELL[1].IMUX_LC_I0[5];
				input RADDR[6] = CELL[1].IMUX_LC_I0[6];
				input RADDR[7] = CELL[1].IMUX_LC_I0[7];
				input WDATA[0] = CELL[0].IMUX_LC_I1[0];
				input WDATA[1] = CELL[0].IMUX_LC_I1[1];
				input WDATA[2] = CELL[0].IMUX_LC_I1[2];
				input WDATA[3] = CELL[0].IMUX_LC_I1[3];
				input WDATA[4] = CELL[0].IMUX_LC_I1[4];
				input WDATA[5] = CELL[0].IMUX_LC_I1[5];
				input WDATA[6] = CELL[0].IMUX_LC_I1[6];
				input WDATA[7] = CELL[0].IMUX_LC_I1[7];
				input WDATA[8] = CELL[1].IMUX_LC_I1[0];
				input WDATA[9] = CELL[1].IMUX_LC_I1[1];
				input WDATA[10] = CELL[1].IMUX_LC_I1[2];
				input WDATA[11] = CELL[1].IMUX_LC_I1[3];
				input WDATA[12] = CELL[1].IMUX_LC_I1[4];
				input WDATA[13] = CELL[1].IMUX_LC_I1[5];
				input WDATA[14] = CELL[1].IMUX_LC_I1[6];
				input WDATA[15] = CELL[1].IMUX_LC_I1[7];
				input WCLK = CELL[0].IMUX_CLK_OPTINV;
				input WCLKE = CELL[0].IMUX_CE;
				input WE = CELL[0].IMUX_RST;
				input RCLK = CELL[1].IMUX_CLK_OPTINV;
				input RCLKE = CELL[1].IMUX_CE;
				input RE = CELL[1].IMUX_RST;
				output RDATA[0] = CELL[0].OUT_LC[0];
				output RDATA[1] = CELL[0].OUT_LC[1];
				output RDATA[2] = CELL[0].OUT_LC[2];
				output RDATA[3] = CELL[0].OUT_LC[3];
				output RDATA[4] = CELL[0].OUT_LC[4];
				output RDATA[5] = CELL[0].OUT_LC[5];
				output RDATA[6] = CELL[0].OUT_LC[6];
				output RDATA[7] = CELL[0].OUT_LC[7];
				output RDATA[8] = CELL[1].OUT_LC[0];
				output RDATA[9] = CELL[1].OUT_LC[1];
				output RDATA[10] = CELL[1].OUT_LC[2];
				output RDATA[11] = CELL[1].OUT_LC[3];
				output RDATA[12] = CELL[1].OUT_LC[4];
				output RDATA[13] = CELL[1].OUT_LC[5];
				output RDATA[14] = CELL[1].OUT_LC[6];
				output RDATA[15] = CELL[1].OUT_LC[7];
				attribute INIT @[DATA[255][0], DATA[255][1], DATA[255][2], DATA[255][3], DATA[255][4], DATA[255][5], DATA[255][6], DATA[255][7], DATA[255][8], DATA[255][9], DATA[255][10], DATA[255][11], DATA[255][12], DATA[255][13], DATA[255][14], DATA[255][15], DATA[254][0], DATA[254][1], DATA[254][2], DATA[254][3], DATA[254][4], DATA[254][5], DATA[254][6], DATA[254][7], DATA[254][8], DATA[254][9], DATA[254][10], DATA[254][11], DATA[254][12], DATA[254][13], DATA[254][14], DATA[254][15], DATA[253][0], DATA[253][1], DATA[253][2], DATA[253][3], DATA[253][4], DATA[253][5], DATA[253][6], DATA[253][7], DATA[253][8], DATA[253][9], DATA[253][10], DATA[253][11], DATA[253][12], DATA[253][13], DATA[253][14], DATA[253][15], DATA[252][0], DATA[252][1], DATA[252][2], DATA[252][3], DATA[252][4], DATA[252][5], DATA[252][6], DATA[252][7], DATA[252][8], DATA[252][9], DATA[252][10], DATA[252][11], DATA[252][12], DATA[252][13], DATA[252][14], DATA[252][15], DATA[251][0], DATA[251][1], DATA[251][2], DATA[251][3], DATA[251][4], DATA[251][5], DATA[251][6], DATA[251][7], DATA[251][8], DATA[251][9], DATA[251][10], DATA[251][11], DATA[251][12], DATA[251][13], DATA[251][14], DATA[251][15], DATA[250][0], DATA[250][1], DATA[250][2], DATA[250][3], DATA[250][4], DATA[250][5], DATA[250][6], DATA[250][7], DATA[250][8], DATA[250][9], DATA[250][10], DATA[250][11], DATA[250][12], DATA[250][13], DATA[250][14], DATA[250][15], DATA[249][0], DATA[249][1], DATA[249][2], DATA[249][3], DATA[249][4], DATA[249][5], DATA[249][6], DATA[249][7], DATA[249][8], DATA[249][9], DATA[249][10], DATA[249][11], DATA[249][12], DATA[249][13], DATA[249][14], DATA[249][15], DATA[248][0], DATA[248][1], DATA[248][2], DATA[248][3], DATA[248][4], DATA[248][5], DATA[248][6], DATA[248][7], DATA[248][8], DATA[248][9], DATA[248][10], DATA[248][11], DATA[248][12], DATA[248][13], DATA[248][14], DATA[248][15], DATA[247][0], DATA[247][1], DATA[247][2], DATA[247][3], DATA[247][4], DATA[247][5], DATA[247][6], DATA[247][7], DATA[247][8], DATA[247][9], DATA[247][10], DATA[247][11], DATA[247][12], DATA[247][13], DATA[247][14], DATA[247][15], DATA[246][0], DATA[246][1], DATA[246][2], DATA[246][3], DATA[246][4], DATA[246][5], DATA[246][6], DATA[246][7], DATA[246][8], DATA[246][9], DATA[246][10], DATA[246][11], DATA[246][12], DATA[246][13], DATA[246][14], DATA[246][15], DATA[245][0], DATA[245][1], DATA[245][2], DATA[245][3], DATA[245][4], DATA[245][5], DATA[245][6], DATA[245][7], DATA[245][8], DATA[245][9], DATA[245][10], DATA[245][11], DATA[245][12], DATA[245][13], DATA[245][14], DATA[245][15], DATA[244][0], DATA[244][1], DATA[244][2], DATA[244][3], DATA[244][4], DATA[244][5], DATA[244][6], DATA[244][7], DATA[244][8], DATA[244][9], DATA[244][10], DATA[244][11], DATA[244][12], DATA[244][13], DATA[244][14], DATA[244][15], DATA[243][0], DATA[243][1], DATA[243][2], DATA[243][3], DATA[243][4], DATA[243][5], DATA[243][6], DATA[243][7], DATA[243][8], DATA[243][9], DATA[243][10], DATA[243][11], DATA[243][12], DATA[243][13], DATA[243][14], DATA[243][15], DATA[242][0], DATA[242][1], DATA[242][2], DATA[242][3], DATA[242][4], DATA[242][5], DATA[242][6], DATA[242][7], DATA[242][8], DATA[242][9], DATA[242][10], DATA[242][11], DATA[242][12], DATA[242][13], DATA[242][14], DATA[242][15], DATA[241][0], DATA[241][1], DATA[241][2], DATA[241][3], DATA[241][4], DATA[241][5], DATA[241][6], DATA[241][7], DATA[241][8], DATA[241][9], DATA[241][10], DATA[241][11], DATA[241][12], DATA[241][13], DATA[241][14], DATA[241][15], DATA[240][0], DATA[240][1], DATA[240][2], DATA[240][3], DATA[240][4], DATA[240][5], DATA[240][6], DATA[240][7], DATA[240][8], DATA[240][9], DATA[240][10], DATA[240][11], DATA[240][12], DATA[240][13], DATA[240][14], DATA[240][15], DATA[239][0], DATA[239][1], DATA[239][2], DATA[239][3], DATA[239][4], DATA[239][5], DATA[239][6], DATA[239][7], DATA[239][8], DATA[239][9], DATA[239][10], DATA[239][11], DATA[239][12], DATA[239][13], DATA[239][14], DATA[239][15], DATA[238][0], DATA[238][1], DATA[238][2], DATA[238][3], DATA[238][4], DATA[238][5], DATA[238][6], DATA[238][7], DATA[238][8], DATA[238][9], DATA[238][10], DATA[238][11], DATA[238][12], DATA[238][13], DATA[238][14], DATA[238][15], DATA[237][0], DATA[237][1], DATA[237][2], DATA[237][3], DATA[237][4], DATA[237][5], DATA[237][6], DATA[237][7], DATA[237][8], DATA[237][9], DATA[237][10], DATA[237][11], DATA[237][12], DATA[237][13], DATA[237][14], DATA[237][15], DATA[236][0], DATA[236][1], DATA[236][2], DATA[236][3], DATA[236][4], DATA[236][5], DATA[236][6], DATA[236][7], DATA[236][8], DATA[236][9], DATA[236][10], DATA[236][11], DATA[236][12], DATA[236][13], DATA[236][14], DATA[236][15], DATA[235][0], DATA[235][1], DATA[235][2], DATA[235][3], DATA[235][4], DATA[235][5], DATA[235][6], DATA[235][7], DATA[235][8], DATA[235][9], DATA[235][10], DATA[235][11], DATA[235][12], DATA[235][13], DATA[235][14], DATA[235][15], DATA[234][0], DATA[234][1], DATA[234][2], DATA[234][3], DATA[234][4], DATA[234][5], DATA[234][6], DATA[234][7], DATA[234][8], DATA[234][9], DATA[234][10], DATA[234][11], DATA[234][12], DATA[234][13], DATA[234][14], DATA[234][15], DATA[233][0], DATA[233][1], DATA[233][2], DATA[233][3], DATA[233][4], DATA[233][5], DATA[233][6], DATA[233][7], DATA[233][8], DATA[233][9], DATA[233][10], DATA[233][11], DATA[233][12], DATA[233][13], DATA[233][14], DATA[233][15], DATA[232][0], DATA[232][1], DATA[232][2], DATA[232][3], DATA[232][4], DATA[232][5], DATA[232][6], DATA[232][7], DATA[232][8], DATA[232][9], DATA[232][10], DATA[232][11], DATA[232][12], DATA[232][13], DATA[232][14], DATA[232][15], DATA[231][0], DATA[231][1], DATA[231][2], DATA[231][3], DATA[231][4], DATA[231][5], DATA[231][6], DATA[231][7], DATA[231][8], DATA[231][9], DATA[231][10], DATA[231][11], DATA[231][12], DATA[231][13], DATA[231][14], DATA[231][15], DATA[230][0], DATA[230][1], DATA[230][2], DATA[230][3], DATA[230][4], DATA[230][5], DATA[230][6], DATA[230][7], DATA[230][8], DATA[230][9], DATA[230][10], DATA[230][11], DATA[230][12], DATA[230][13], DATA[230][14], DATA[230][15], DATA[229][0], DATA[229][1], DATA[229][2], DATA[229][3], DATA[229][4], DATA[229][5], DATA[229][6], DATA[229][7], DATA[229][8], DATA[229][9], DATA[229][10], DATA[229][11], DATA[229][12], DATA[229][13], DATA[229][14], DATA[229][15], DATA[228][0], DATA[228][1], DATA[228][2], DATA[228][3], DATA[228][4], DATA[228][5], DATA[228][6], DATA[228][7], DATA[228][8], DATA[228][9], DATA[228][10], DATA[228][11], DATA[228][12], DATA[228][13], DATA[228][14], DATA[228][15], DATA[227][0], DATA[227][1], DATA[227][2], DATA[227][3], DATA[227][4], DATA[227][5], DATA[227][6], DATA[227][7], DATA[227][8], DATA[227][9], DATA[227][10], DATA[227][11], DATA[227][12], DATA[227][13], DATA[227][14], DATA[227][15], DATA[226][0], DATA[226][1], DATA[226][2], DATA[226][3], DATA[226][4], DATA[226][5], DATA[226][6], DATA[226][7], DATA[226][8], DATA[226][9], DATA[226][10], DATA[226][11], DATA[226][12], DATA[226][13], DATA[226][14], DATA[226][15], DATA[225][0], DATA[225][1], DATA[225][2], DATA[225][3], DATA[225][4], DATA[225][5], DATA[225][6], DATA[225][7], DATA[225][8], DATA[225][9], DATA[225][10], DATA[225][11], DATA[225][12], DATA[225][13], DATA[225][14], DATA[225][15], DATA[224][0], DATA[224][1], DATA[224][2], DATA[224][3], DATA[224][4], DATA[224][5], DATA[224][6], DATA[224][7], DATA[224][8], DATA[224][9], DATA[224][10], DATA[224][11], DATA[224][12], DATA[224][13], DATA[224][14], DATA[224][15], DATA[223][0], DATA[223][1], DATA[223][2], DATA[223][3], DATA[223][4], DATA[223][5], DATA[223][6], DATA[223][7], DATA[223][8], DATA[223][9], DATA[223][10], DATA[223][11], DATA[223][12], DATA[223][13], DATA[223][14], DATA[223][15], DATA[222][0], DATA[222][1], DATA[222][2], DATA[222][3], DATA[222][4], DATA[222][5], DATA[222][6], DATA[222][7], DATA[222][8], DATA[222][9], DATA[222][10], DATA[222][11], DATA[222][12], DATA[222][13], DATA[222][14], DATA[222][15], DATA[221][0], DATA[221][1], DATA[221][2], DATA[221][3], DATA[221][4], DATA[221][5], DATA[221][6], DATA[221][7], DATA[221][8], DATA[221][9], DATA[221][10], DATA[221][11], DATA[221][12], DATA[221][13], DATA[221][14], DATA[221][15], DATA[220][0], DATA[220][1], DATA[220][2], DATA[220][3], DATA[220][4], DATA[220][5], DATA[220][6], DATA[220][7], DATA[220][8], DATA[220][9], DATA[220][10], DATA[220][11], DATA[220][12], DATA[220][13], DATA[220][14], DATA[220][15], DATA[219][0], DATA[219][1], DATA[219][2], DATA[219][3], DATA[219][4], DATA[219][5], DATA[219][6], DATA[219][7], DATA[219][8], DATA[219][9], DATA[219][10], DATA[219][11], DATA[219][12], DATA[219][13], DATA[219][14], DATA[219][15], DATA[218][0], DATA[218][1], DATA[218][2], DATA[218][3], DATA[218][4], DATA[218][5], DATA[218][6], DATA[218][7], DATA[218][8], DATA[218][9], DATA[218][10], DATA[218][11], DATA[218][12], DATA[218][13], DATA[218][14], DATA[218][15], DATA[217][0], DATA[217][1], DATA[217][2], DATA[217][3], DATA[217][4], DATA[217][5], DATA[217][6], DATA[217][7], DATA[217][8], DATA[217][9], DATA[217][10], DATA[217][11], DATA[217][12], DATA[217][13], DATA[217][14], DATA[217][15], DATA[216][0], DATA[216][1], DATA[216][2], DATA[216][3], DATA[216][4], DATA[216][5], DATA[216][6], DATA[216][7], DATA[216][8], DATA[216][9], DATA[216][10], DATA[216][11], DATA[216][12], DATA[216][13], DATA[216][14], DATA[216][15], DATA[215][0], DATA[215][1], DATA[215][2], DATA[215][3], DATA[215][4], DATA[215][5], DATA[215][6], DATA[215][7], DATA[215][8], DATA[215][9], DATA[215][10], DATA[215][11], DATA[215][12], DATA[215][13], DATA[215][14], DATA[215][15], DATA[214][0], DATA[214][1], DATA[214][2], DATA[214][3], DATA[214][4], DATA[214][5], DATA[214][6], DATA[214][7], DATA[214][8], DATA[214][9], DATA[214][10], DATA[214][11], DATA[214][12], DATA[214][13], DATA[214][14], DATA[214][15], DATA[213][0], DATA[213][1], DATA[213][2], DATA[213][3], DATA[213][4], DATA[213][5], DATA[213][6], DATA[213][7], DATA[213][8], DATA[213][9], DATA[213][10], DATA[213][11], DATA[213][12], DATA[213][13], DATA[213][14], DATA[213][15], DATA[212][0], DATA[212][1], DATA[212][2], DATA[212][3], DATA[212][4], DATA[212][5], DATA[212][6], DATA[212][7], DATA[212][8], DATA[212][9], DATA[212][10], DATA[212][11], DATA[212][12], DATA[212][13], DATA[212][14], DATA[212][15], DATA[211][0], DATA[211][1], DATA[211][2], DATA[211][3], DATA[211][4], DATA[211][5], DATA[211][6], DATA[211][7], DATA[211][8], DATA[211][9], DATA[211][10], DATA[211][11], DATA[211][12], DATA[211][13], DATA[211][14], DATA[211][15], DATA[210][0], DATA[210][1], DATA[210][2], DATA[210][3], DATA[210][4], DATA[210][5], DATA[210][6], DATA[210][7], DATA[210][8], DATA[210][9], DATA[210][10], DATA[210][11], DATA[210][12], DATA[210][13], DATA[210][14], DATA[210][15], DATA[209][0], DATA[209][1], DATA[209][2], DATA[209][3], DATA[209][4], DATA[209][5], DATA[209][6], DATA[209][7], DATA[209][8], DATA[209][9], DATA[209][10], DATA[209][11], DATA[209][12], DATA[209][13], DATA[209][14], DATA[209][15], DATA[208][0], DATA[208][1], DATA[208][2], DATA[208][3], DATA[208][4], DATA[208][5], DATA[208][6], DATA[208][7], DATA[208][8], DATA[208][9], DATA[208][10], DATA[208][11], DATA[208][12], DATA[208][13], DATA[208][14], DATA[208][15], DATA[207][0], DATA[207][1], DATA[207][2], DATA[207][3], DATA[207][4], DATA[207][5], DATA[207][6], DATA[207][7], DATA[207][8], DATA[207][9], DATA[207][10], DATA[207][11], DATA[207][12], DATA[207][13], DATA[207][14], DATA[207][15], DATA[206][0], DATA[206][1], DATA[206][2], DATA[206][3], DATA[206][4], DATA[206][5], DATA[206][6], DATA[206][7], DATA[206][8], DATA[206][9], DATA[206][10], DATA[206][11], DATA[206][12], DATA[206][13], DATA[206][14], DATA[206][15], DATA[205][0], DATA[205][1], DATA[205][2], DATA[205][3], DATA[205][4], DATA[205][5], DATA[205][6], DATA[205][7], DATA[205][8], DATA[205][9], DATA[205][10], DATA[205][11], DATA[205][12], DATA[205][13], DATA[205][14], DATA[205][15], DATA[204][0], DATA[204][1], DATA[204][2], DATA[204][3], DATA[204][4], DATA[204][5], DATA[204][6], DATA[204][7], DATA[204][8], DATA[204][9], DATA[204][10], DATA[204][11], DATA[204][12], DATA[204][13], DATA[204][14], DATA[204][15], DATA[203][0], DATA[203][1], DATA[203][2], DATA[203][3], DATA[203][4], DATA[203][5], DATA[203][6], DATA[203][7], DATA[203][8], DATA[203][9], DATA[203][10], DATA[203][11], DATA[203][12], DATA[203][13], DATA[203][14], DATA[203][15], DATA[202][0], DATA[202][1], DATA[202][2], DATA[202][3], DATA[202][4], DATA[202][5], DATA[202][6], DATA[202][7], DATA[202][8], DATA[202][9], DATA[202][10], DATA[202][11], DATA[202][12], DATA[202][13], DATA[202][14], DATA[202][15], DATA[201][0], DATA[201][1], DATA[201][2], DATA[201][3], DATA[201][4], DATA[201][5], DATA[201][6], DATA[201][7], DATA[201][8], DATA[201][9], DATA[201][10], DATA[201][11], DATA[201][12], DATA[201][13], DATA[201][14], DATA[201][15], DATA[200][0], DATA[200][1], DATA[200][2], DATA[200][3], DATA[200][4], DATA[200][5], DATA[200][6], DATA[200][7], DATA[200][8], DATA[200][9], DATA[200][10], DATA[200][11], DATA[200][12], DATA[200][13], DATA[200][14], DATA[200][15], DATA[199][0], DATA[199][1], DATA[199][2], DATA[199][3], DATA[199][4], DATA[199][5], DATA[199][6], DATA[199][7], DATA[199][8], DATA[199][9], DATA[199][10], DATA[199][11], DATA[199][12], DATA[199][13], DATA[199][14], DATA[199][15], DATA[198][0], DATA[198][1], DATA[198][2], DATA[198][3], DATA[198][4], DATA[198][5], DATA[198][6], DATA[198][7], DATA[198][8], DATA[198][9], DATA[198][10], DATA[198][11], DATA[198][12], DATA[198][13], DATA[198][14], DATA[198][15], DATA[197][0], DATA[197][1], DATA[197][2], DATA[197][3], DATA[197][4], DATA[197][5], DATA[197][6], DATA[197][7], DATA[197][8], DATA[197][9], DATA[197][10], DATA[197][11], DATA[197][12], DATA[197][13], DATA[197][14], DATA[197][15], DATA[196][0], DATA[196][1], DATA[196][2], DATA[196][3], DATA[196][4], DATA[196][5], DATA[196][6], DATA[196][7], DATA[196][8], DATA[196][9], DATA[196][10], DATA[196][11], DATA[196][12], DATA[196][13], DATA[196][14], DATA[196][15], DATA[195][0], DATA[195][1], DATA[195][2], DATA[195][3], DATA[195][4], DATA[195][5], DATA[195][6], DATA[195][7], DATA[195][8], DATA[195][9], DATA[195][10], DATA[195][11], DATA[195][12], DATA[195][13], DATA[195][14], DATA[195][15], DATA[194][0], DATA[194][1], DATA[194][2], DATA[194][3], DATA[194][4], DATA[194][5], DATA[194][6], DATA[194][7], DATA[194][8], DATA[194][9], DATA[194][10], DATA[194][11], DATA[194][12], DATA[194][13], DATA[194][14], DATA[194][15], DATA[193][0], DATA[193][1], DATA[193][2], DATA[193][3], DATA[193][4], DATA[193][5], DATA[193][6], DATA[193][7], DATA[193][8], DATA[193][9], DATA[193][10], DATA[193][11], DATA[193][12], DATA[193][13], DATA[193][14], DATA[193][15], DATA[192][0], DATA[192][1], DATA[192][2], DATA[192][3], DATA[192][4], DATA[192][5], DATA[192][6], DATA[192][7], DATA[192][8], DATA[192][9], DATA[192][10], DATA[192][11], DATA[192][12], DATA[192][13], DATA[192][14], DATA[192][15], DATA[191][0], DATA[191][1], DATA[191][2], DATA[191][3], DATA[191][4], DATA[191][5], DATA[191][6], DATA[191][7], DATA[191][8], DATA[191][9], DATA[191][10], DATA[191][11], DATA[191][12], DATA[191][13], DATA[191][14], DATA[191][15], DATA[190][0], DATA[190][1], DATA[190][2], DATA[190][3], DATA[190][4], DATA[190][5], DATA[190][6], DATA[190][7], DATA[190][8], DATA[190][9], DATA[190][10], DATA[190][11], DATA[190][12], DATA[190][13], DATA[190][14], DATA[190][15], DATA[189][0], DATA[189][1], DATA[189][2], DATA[189][3], DATA[189][4], DATA[189][5], DATA[189][6], DATA[189][7], DATA[189][8], DATA[189][9], DATA[189][10], DATA[189][11], DATA[189][12], DATA[189][13], DATA[189][14], DATA[189][15], DATA[188][0], DATA[188][1], DATA[188][2], DATA[188][3], DATA[188][4], DATA[188][5], DATA[188][6], DATA[188][7], DATA[188][8], DATA[188][9], DATA[188][10], DATA[188][11], DATA[188][12], DATA[188][13], DATA[188][14], DATA[188][15], DATA[187][0], DATA[187][1], DATA[187][2], DATA[187][3], DATA[187][4], DATA[187][5], DATA[187][6], DATA[187][7], DATA[187][8], DATA[187][9], DATA[187][10], DATA[187][11], DATA[187][12], DATA[187][13], DATA[187][14], DATA[187][15], DATA[186][0], DATA[186][1], DATA[186][2], DATA[186][3], DATA[186][4], DATA[186][5], DATA[186][6], DATA[186][7], DATA[186][8], DATA[186][9], DATA[186][10], DATA[186][11], DATA[186][12], DATA[186][13], DATA[186][14], DATA[186][15], DATA[185][0], DATA[185][1], DATA[185][2], DATA[185][3], DATA[185][4], DATA[185][5], DATA[185][6], DATA[185][7], DATA[185][8], DATA[185][9], DATA[185][10], DATA[185][11], DATA[185][12], DATA[185][13], DATA[185][14], DATA[185][15], DATA[184][0], DATA[184][1], DATA[184][2], DATA[184][3], DATA[184][4], DATA[184][5], DATA[184][6], DATA[184][7], DATA[184][8], DATA[184][9], DATA[184][10], DATA[184][11], DATA[184][12], DATA[184][13], DATA[184][14], DATA[184][15], DATA[183][0], DATA[183][1], DATA[183][2], DATA[183][3], DATA[183][4], DATA[183][5], DATA[183][6], DATA[183][7], DATA[183][8], DATA[183][9], DATA[183][10], DATA[183][11], DATA[183][12], DATA[183][13], DATA[183][14], DATA[183][15], DATA[182][0], DATA[182][1], DATA[182][2], DATA[182][3], DATA[182][4], DATA[182][5], DATA[182][6], DATA[182][7], DATA[182][8], DATA[182][9], DATA[182][10], DATA[182][11], DATA[182][12], DATA[182][13], DATA[182][14], DATA[182][15], DATA[181][0], DATA[181][1], DATA[181][2], DATA[181][3], DATA[181][4], DATA[181][5], DATA[181][6], DATA[181][7], DATA[181][8], DATA[181][9], DATA[181][10], DATA[181][11], DATA[181][12], DATA[181][13], DATA[181][14], DATA[181][15], DATA[180][0], DATA[180][1], DATA[180][2], DATA[180][3], DATA[180][4], DATA[180][5], DATA[180][6], DATA[180][7], DATA[180][8], DATA[180][9], DATA[180][10], DATA[180][11], DATA[180][12], DATA[180][13], DATA[180][14], DATA[180][15], DATA[179][0], DATA[179][1], DATA[179][2], DATA[179][3], DATA[179][4], DATA[179][5], DATA[179][6], DATA[179][7], DATA[179][8], DATA[179][9], DATA[179][10], DATA[179][11], DATA[179][12], DATA[179][13], DATA[179][14], DATA[179][15], DATA[178][0], DATA[178][1], DATA[178][2], DATA[178][3], DATA[178][4], DATA[178][5], DATA[178][6], DATA[178][7], DATA[178][8], DATA[178][9], DATA[178][10], DATA[178][11], DATA[178][12], DATA[178][13], DATA[178][14], DATA[178][15], DATA[177][0], DATA[177][1], DATA[177][2], DATA[177][3], DATA[177][4], DATA[177][5], DATA[177][6], DATA[177][7], DATA[177][8], DATA[177][9], DATA[177][10], DATA[177][11], DATA[177][12], DATA[177][13], DATA[177][14], DATA[177][15], DATA[176][0], DATA[176][1], DATA[176][2], DATA[176][3], DATA[176][4], DATA[176][5], DATA[176][6], DATA[176][7], DATA[176][8], DATA[176][9], DATA[176][10], DATA[176][11], DATA[176][12], DATA[176][13], DATA[176][14], DATA[176][15], DATA[175][0], DATA[175][1], DATA[175][2], DATA[175][3], DATA[175][4], DATA[175][5], DATA[175][6], DATA[175][7], DATA[175][8], DATA[175][9], DATA[175][10], DATA[175][11], DATA[175][12], DATA[175][13], DATA[175][14], DATA[175][15], DATA[174][0], DATA[174][1], DATA[174][2], DATA[174][3], DATA[174][4], DATA[174][5], DATA[174][6], DATA[174][7], DATA[174][8], DATA[174][9], DATA[174][10], DATA[174][11], DATA[174][12], DATA[174][13], DATA[174][14], DATA[174][15], DATA[173][0], DATA[173][1], DATA[173][2], DATA[173][3], DATA[173][4], DATA[173][5], DATA[173][6], DATA[173][7], DATA[173][8], DATA[173][9], DATA[173][10], DATA[173][11], DATA[173][12], DATA[173][13], DATA[173][14], DATA[173][15], DATA[172][0], DATA[172][1], DATA[172][2], DATA[172][3], DATA[172][4], DATA[172][5], DATA[172][6], DATA[172][7], DATA[172][8], DATA[172][9], DATA[172][10], DATA[172][11], DATA[172][12], DATA[172][13], DATA[172][14], DATA[172][15], DATA[171][0], DATA[171][1], DATA[171][2], DATA[171][3], DATA[171][4], DATA[171][5], DATA[171][6], DATA[171][7], DATA[171][8], DATA[171][9], DATA[171][10], DATA[171][11], DATA[171][12], DATA[171][13], DATA[171][14], DATA[171][15], DATA[170][0], DATA[170][1], DATA[170][2], DATA[170][3], DATA[170][4], DATA[170][5], DATA[170][6], DATA[170][7], DATA[170][8], DATA[170][9], DATA[170][10], DATA[170][11], DATA[170][12], DATA[170][13], DATA[170][14], DATA[170][15], DATA[169][0], DATA[169][1], DATA[169][2], DATA[169][3], DATA[169][4], DATA[169][5], DATA[169][6], DATA[169][7], DATA[169][8], DATA[169][9], DATA[169][10], DATA[169][11], DATA[169][12], DATA[169][13], DATA[169][14], DATA[169][15], DATA[168][0], DATA[168][1], DATA[168][2], DATA[168][3], DATA[168][4], DATA[168][5], DATA[168][6], DATA[168][7], DATA[168][8], DATA[168][9], DATA[168][10], DATA[168][11], DATA[168][12], DATA[168][13], DATA[168][14], DATA[168][15], DATA[167][0], DATA[167][1], DATA[167][2], DATA[167][3], DATA[167][4], DATA[167][5], DATA[167][6], DATA[167][7], DATA[167][8], DATA[167][9], DATA[167][10], DATA[167][11], DATA[167][12], DATA[167][13], DATA[167][14], DATA[167][15], DATA[166][0], DATA[166][1], DATA[166][2], DATA[166][3], DATA[166][4], DATA[166][5], DATA[166][6], DATA[166][7], DATA[166][8], DATA[166][9], DATA[166][10], DATA[166][11], DATA[166][12], DATA[166][13], DATA[166][14], DATA[166][15], DATA[165][0], DATA[165][1], DATA[165][2], DATA[165][3], DATA[165][4], DATA[165][5], DATA[165][6], DATA[165][7], DATA[165][8], DATA[165][9], DATA[165][10], DATA[165][11], DATA[165][12], DATA[165][13], DATA[165][14], DATA[165][15], DATA[164][0], DATA[164][1], DATA[164][2], DATA[164][3], DATA[164][4], DATA[164][5], DATA[164][6], DATA[164][7], DATA[164][8], DATA[164][9], DATA[164][10], DATA[164][11], DATA[164][12], DATA[164][13], DATA[164][14], DATA[164][15], DATA[163][0], DATA[163][1], DATA[163][2], DATA[163][3], DATA[163][4], DATA[163][5], DATA[163][6], DATA[163][7], DATA[163][8], DATA[163][9], DATA[163][10], DATA[163][11], DATA[163][12], DATA[163][13], DATA[163][14], DATA[163][15], DATA[162][0], DATA[162][1], DATA[162][2], DATA[162][3], DATA[162][4], DATA[162][5], DATA[162][6], DATA[162][7], DATA[162][8], DATA[162][9], DATA[162][10], DATA[162][11], DATA[162][12], DATA[162][13], DATA[162][14], DATA[162][15], DATA[161][0], DATA[161][1], DATA[161][2], DATA[161][3], DATA[161][4], DATA[161][5], DATA[161][6], DATA[161][7], DATA[161][8], DATA[161][9], DATA[161][10], DATA[161][11], DATA[161][12], DATA[161][13], DATA[161][14], DATA[161][15], DATA[160][0], DATA[160][1], DATA[160][2], DATA[160][3], DATA[160][4], DATA[160][5], DATA[160][6], DATA[160][7], DATA[160][8], DATA[160][9], DATA[160][10], DATA[160][11], DATA[160][12], DATA[160][13], DATA[160][14], DATA[160][15], DATA[159][0], DATA[159][1], DATA[159][2], DATA[159][3], DATA[159][4], DATA[159][5], DATA[159][6], DATA[159][7], DATA[159][8], DATA[159][9], DATA[159][10], DATA[159][11], DATA[159][12], DATA[159][13], DATA[159][14], DATA[159][15], DATA[158][0], DATA[158][1], DATA[158][2], DATA[158][3], DATA[158][4], DATA[158][5], DATA[158][6], DATA[158][7], DATA[158][8], DATA[158][9], DATA[158][10], DATA[158][11], DATA[158][12], DATA[158][13], DATA[158][14], DATA[158][15], DATA[157][0], DATA[157][1], DATA[157][2], DATA[157][3], DATA[157][4], DATA[157][5], DATA[157][6], DATA[157][7], DATA[157][8], DATA[157][9], DATA[157][10], DATA[157][11], DATA[157][12], DATA[157][13], DATA[157][14], DATA[157][15], DATA[156][0], DATA[156][1], DATA[156][2], DATA[156][3], DATA[156][4], DATA[156][5], DATA[156][6], DATA[156][7], DATA[156][8], DATA[156][9], DATA[156][10], DATA[156][11], DATA[156][12], DATA[156][13], DATA[156][14], DATA[156][15], DATA[155][0], DATA[155][1], DATA[155][2], DATA[155][3], DATA[155][4], DATA[155][5], DATA[155][6], DATA[155][7], DATA[155][8], DATA[155][9], DATA[155][10], DATA[155][11], DATA[155][12], DATA[155][13], DATA[155][14], DATA[155][15], DATA[154][0], DATA[154][1], DATA[154][2], DATA[154][3], DATA[154][4], DATA[154][5], DATA[154][6], DATA[154][7], DATA[154][8], DATA[154][9], DATA[154][10], DATA[154][11], DATA[154][12], DATA[154][13], DATA[154][14], DATA[154][15], DATA[153][0], DATA[153][1], DATA[153][2], DATA[153][3], DATA[153][4], DATA[153][5], DATA[153][6], DATA[153][7], DATA[153][8], DATA[153][9], DATA[153][10], DATA[153][11], DATA[153][12], DATA[153][13], DATA[153][14], DATA[153][15], DATA[152][0], DATA[152][1], DATA[152][2], DATA[152][3], DATA[152][4], DATA[152][5], DATA[152][6], DATA[152][7], DATA[152][8], DATA[152][9], DATA[152][10], DATA[152][11], DATA[152][12], DATA[152][13], DATA[152][14], DATA[152][15], DATA[151][0], DATA[151][1], DATA[151][2], DATA[151][3], DATA[151][4], DATA[151][5], DATA[151][6], DATA[151][7], DATA[151][8], DATA[151][9], DATA[151][10], DATA[151][11], DATA[151][12], DATA[151][13], DATA[151][14], DATA[151][15], DATA[150][0], DATA[150][1], DATA[150][2], DATA[150][3], DATA[150][4], DATA[150][5], DATA[150][6], DATA[150][7], DATA[150][8], DATA[150][9], DATA[150][10], DATA[150][11], DATA[150][12], DATA[150][13], DATA[150][14], DATA[150][15], DATA[149][0], DATA[149][1], DATA[149][2], DATA[149][3], DATA[149][4], DATA[149][5], DATA[149][6], DATA[149][7], DATA[149][8], DATA[149][9], DATA[149][10], DATA[149][11], DATA[149][12], DATA[149][13], DATA[149][14], DATA[149][15], DATA[148][0], DATA[148][1], DATA[148][2], DATA[148][3], DATA[148][4], DATA[148][5], DATA[148][6], DATA[148][7], DATA[148][8], DATA[148][9], DATA[148][10], DATA[148][11], DATA[148][12], DATA[148][13], DATA[148][14], DATA[148][15], DATA[147][0], DATA[147][1], DATA[147][2], DATA[147][3], DATA[147][4], DATA[147][5], DATA[147][6], DATA[147][7], DATA[147][8], DATA[147][9], DATA[147][10], DATA[147][11], DATA[147][12], DATA[147][13], DATA[147][14], DATA[147][15], DATA[146][0], DATA[146][1], DATA[146][2], DATA[146][3], DATA[146][4], DATA[146][5], DATA[146][6], DATA[146][7], DATA[146][8], DATA[146][9], DATA[146][10], DATA[146][11], DATA[146][12], DATA[146][13], DATA[146][14], DATA[146][15], DATA[145][0], DATA[145][1], DATA[145][2], DATA[145][3], DATA[145][4], DATA[145][5], DATA[145][6], DATA[145][7], DATA[145][8], DATA[145][9], DATA[145][10], DATA[145][11], DATA[145][12], DATA[145][13], DATA[145][14], DATA[145][15], DATA[144][0], DATA[144][1], DATA[144][2], DATA[144][3], DATA[144][4], DATA[144][5], DATA[144][6], DATA[144][7], DATA[144][8], DATA[144][9], DATA[144][10], DATA[144][11], DATA[144][12], DATA[144][13], DATA[144][14], DATA[144][15], DATA[143][0], DATA[143][1], DATA[143][2], DATA[143][3], DATA[143][4], DATA[143][5], DATA[143][6], DATA[143][7], DATA[143][8], DATA[143][9], DATA[143][10], DATA[143][11], DATA[143][12], DATA[143][13], DATA[143][14], DATA[143][15], DATA[142][0], DATA[142][1], DATA[142][2], DATA[142][3], DATA[142][4], DATA[142][5], DATA[142][6], DATA[142][7], DATA[142][8], DATA[142][9], DATA[142][10], DATA[142][11], DATA[142][12], DATA[142][13], DATA[142][14], DATA[142][15], DATA[141][0], DATA[141][1], DATA[141][2], DATA[141][3], DATA[141][4], DATA[141][5], DATA[141][6], DATA[141][7], DATA[141][8], DATA[141][9], DATA[141][10], DATA[141][11], DATA[141][12], DATA[141][13], DATA[141][14], DATA[141][15], DATA[140][0], DATA[140][1], DATA[140][2], DATA[140][3], DATA[140][4], DATA[140][5], DATA[140][6], DATA[140][7], DATA[140][8], DATA[140][9], DATA[140][10], DATA[140][11], DATA[140][12], DATA[140][13], DATA[140][14], DATA[140][15], DATA[139][0], DATA[139][1], DATA[139][2], DATA[139][3], DATA[139][4], DATA[139][5], DATA[139][6], DATA[139][7], DATA[139][8], DATA[139][9], DATA[139][10], DATA[139][11], DATA[139][12], DATA[139][13], DATA[139][14], DATA[139][15], DATA[138][0], DATA[138][1], DATA[138][2], DATA[138][3], DATA[138][4], DATA[138][5], DATA[138][6], DATA[138][7], DATA[138][8], DATA[138][9], DATA[138][10], DATA[138][11], DATA[138][12], DATA[138][13], DATA[138][14], DATA[138][15], DATA[137][0], DATA[137][1], DATA[137][2], DATA[137][3], DATA[137][4], DATA[137][5], DATA[137][6], DATA[137][7], DATA[137][8], DATA[137][9], DATA[137][10], DATA[137][11], DATA[137][12], DATA[137][13], DATA[137][14], DATA[137][15], DATA[136][0], DATA[136][1], DATA[136][2], DATA[136][3], DATA[136][4], DATA[136][5], DATA[136][6], DATA[136][7], DATA[136][8], DATA[136][9], DATA[136][10], DATA[136][11], DATA[136][12], DATA[136][13], DATA[136][14], DATA[136][15], DATA[135][0], DATA[135][1], DATA[135][2], DATA[135][3], DATA[135][4], DATA[135][5], DATA[135][6], DATA[135][7], DATA[135][8], DATA[135][9], DATA[135][10], DATA[135][11], DATA[135][12], DATA[135][13], DATA[135][14], DATA[135][15], DATA[134][0], DATA[134][1], DATA[134][2], DATA[134][3], DATA[134][4], DATA[134][5], DATA[134][6], DATA[134][7], DATA[134][8], DATA[134][9], DATA[134][10], DATA[134][11], DATA[134][12], DATA[134][13], DATA[134][14], DATA[134][15], DATA[133][0], DATA[133][1], DATA[133][2], DATA[133][3], DATA[133][4], DATA[133][5], DATA[133][6], DATA[133][7], DATA[133][8], DATA[133][9], DATA[133][10], DATA[133][11], DATA[133][12], DATA[133][13], DATA[133][14], DATA[133][15], DATA[132][0], DATA[132][1], DATA[132][2], DATA[132][3], DATA[132][4], DATA[132][5], DATA[132][6], DATA[132][7], DATA[132][8], DATA[132][9], DATA[132][10], DATA[132][11], DATA[132][12], DATA[132][13], DATA[132][14], DATA[132][15], DATA[131][0], DATA[131][1], DATA[131][2], DATA[131][3], DATA[131][4], DATA[131][5], DATA[131][6], DATA[131][7], DATA[131][8], DATA[131][9], DATA[131][10], DATA[131][11], DATA[131][12], DATA[131][13], DATA[131][14], DATA[131][15], DATA[130][0], DATA[130][1], DATA[130][2], DATA[130][3], DATA[130][4], DATA[130][5], DATA[130][6], DATA[130][7], DATA[130][8], DATA[130][9], DATA[130][10], DATA[130][11], DATA[130][12], DATA[130][13], DATA[130][14], DATA[130][15], DATA[129][0], DATA[129][1], DATA[129][2], DATA[129][3], DATA[129][4], DATA[129][5], DATA[129][6], DATA[129][7], DATA[129][8], DATA[129][9], DATA[129][10], DATA[129][11], DATA[129][12], DATA[129][13], DATA[129][14], DATA[129][15], DATA[128][0], DATA[128][1], DATA[128][2], DATA[128][3], DATA[128][4], DATA[128][5], DATA[128][6], DATA[128][7], DATA[128][8], DATA[128][9], DATA[128][10], DATA[128][11], DATA[128][12], DATA[128][13], DATA[128][14], DATA[128][15], DATA[127][0], DATA[127][1], DATA[127][2], DATA[127][3], DATA[127][4], DATA[127][5], DATA[127][6], DATA[127][7], DATA[127][8], DATA[127][9], DATA[127][10], DATA[127][11], DATA[127][12], DATA[127][13], DATA[127][14], DATA[127][15], DATA[126][0], DATA[126][1], DATA[126][2], DATA[126][3], DATA[126][4], DATA[126][5], DATA[126][6], DATA[126][7], DATA[126][8], DATA[126][9], DATA[126][10], DATA[126][11], DATA[126][12], DATA[126][13], DATA[126][14], DATA[126][15], DATA[125][0], DATA[125][1], DATA[125][2], DATA[125][3], DATA[125][4], DATA[125][5], DATA[125][6], DATA[125][7], DATA[125][8], DATA[125][9], DATA[125][10], DATA[125][11], DATA[125][12], DATA[125][13], DATA[125][14], DATA[125][15], DATA[124][0], DATA[124][1], DATA[124][2], DATA[124][3], DATA[124][4], DATA[124][5], DATA[124][6], DATA[124][7], DATA[124][8], DATA[124][9], DATA[124][10], DATA[124][11], DATA[124][12], DATA[124][13], DATA[124][14], DATA[124][15], DATA[123][0], DATA[123][1], DATA[123][2], DATA[123][3], DATA[123][4], DATA[123][5], DATA[123][6], DATA[123][7], DATA[123][8], DATA[123][9], DATA[123][10], DATA[123][11], DATA[123][12], DATA[123][13], DATA[123][14], DATA[123][15], DATA[122][0], DATA[122][1], DATA[122][2], DATA[122][3], DATA[122][4], DATA[122][5], DATA[122][6], DATA[122][7], DATA[122][8], DATA[122][9], DATA[122][10], DATA[122][11], DATA[122][12], DATA[122][13], DATA[122][14], DATA[122][15], DATA[121][0], DATA[121][1], DATA[121][2], DATA[121][3], DATA[121][4], DATA[121][5], DATA[121][6], DATA[121][7], DATA[121][8], DATA[121][9], DATA[121][10], DATA[121][11], DATA[121][12], DATA[121][13], DATA[121][14], DATA[121][15], DATA[120][0], DATA[120][1], DATA[120][2], DATA[120][3], DATA[120][4], DATA[120][5], DATA[120][6], DATA[120][7], DATA[120][8], DATA[120][9], DATA[120][10], DATA[120][11], DATA[120][12], DATA[120][13], DATA[120][14], DATA[120][15], DATA[119][0], DATA[119][1], DATA[119][2], DATA[119][3], DATA[119][4], DATA[119][5], DATA[119][6], DATA[119][7], DATA[119][8], DATA[119][9], DATA[119][10], DATA[119][11], DATA[119][12], DATA[119][13], DATA[119][14], DATA[119][15], DATA[118][0], DATA[118][1], DATA[118][2], DATA[118][3], DATA[118][4], DATA[118][5], DATA[118][6], DATA[118][7], DATA[118][8], DATA[118][9], DATA[118][10], DATA[118][11], DATA[118][12], DATA[118][13], DATA[118][14], DATA[118][15], DATA[117][0], DATA[117][1], DATA[117][2], DATA[117][3], DATA[117][4], DATA[117][5], DATA[117][6], DATA[117][7], DATA[117][8], DATA[117][9], DATA[117][10], DATA[117][11], DATA[117][12], DATA[117][13], DATA[117][14], DATA[117][15], DATA[116][0], DATA[116][1], DATA[116][2], DATA[116][3], DATA[116][4], DATA[116][5], DATA[116][6], DATA[116][7], DATA[116][8], DATA[116][9], DATA[116][10], DATA[116][11], DATA[116][12], DATA[116][13], DATA[116][14], DATA[116][15], DATA[115][0], DATA[115][1], DATA[115][2], DATA[115][3], DATA[115][4], DATA[115][5], DATA[115][6], DATA[115][7], DATA[115][8], DATA[115][9], DATA[115][10], DATA[115][11], DATA[115][12], DATA[115][13], DATA[115][14], DATA[115][15], DATA[114][0], DATA[114][1], DATA[114][2], DATA[114][3], DATA[114][4], DATA[114][5], DATA[114][6], DATA[114][7], DATA[114][8], DATA[114][9], DATA[114][10], DATA[114][11], DATA[114][12], DATA[114][13], DATA[114][14], DATA[114][15], DATA[113][0], DATA[113][1], DATA[113][2], DATA[113][3], DATA[113][4], DATA[113][5], DATA[113][6], DATA[113][7], DATA[113][8], DATA[113][9], DATA[113][10], DATA[113][11], DATA[113][12], DATA[113][13], DATA[113][14], DATA[113][15], DATA[112][0], DATA[112][1], DATA[112][2], DATA[112][3], DATA[112][4], DATA[112][5], DATA[112][6], DATA[112][7], DATA[112][8], DATA[112][9], DATA[112][10], DATA[112][11], DATA[112][12], DATA[112][13], DATA[112][14], DATA[112][15], DATA[111][0], DATA[111][1], DATA[111][2], DATA[111][3], DATA[111][4], DATA[111][5], DATA[111][6], DATA[111][7], DATA[111][8], DATA[111][9], DATA[111][10], DATA[111][11], DATA[111][12], DATA[111][13], DATA[111][14], DATA[111][15], DATA[110][0], DATA[110][1], DATA[110][2], DATA[110][3], DATA[110][4], DATA[110][5], DATA[110][6], DATA[110][7], DATA[110][8], DATA[110][9], DATA[110][10], DATA[110][11], DATA[110][12], DATA[110][13], DATA[110][14], DATA[110][15], DATA[109][0], DATA[109][1], DATA[109][2], DATA[109][3], DATA[109][4], DATA[109][5], DATA[109][6], DATA[109][7], DATA[109][8], DATA[109][9], DATA[109][10], DATA[109][11], DATA[109][12], DATA[109][13], DATA[109][14], DATA[109][15], DATA[108][0], DATA[108][1], DATA[108][2], DATA[108][3], DATA[108][4], DATA[108][5], DATA[108][6], DATA[108][7], DATA[108][8], DATA[108][9], DATA[108][10], DATA[108][11], DATA[108][12], DATA[108][13], DATA[108][14], DATA[108][15], DATA[107][0], DATA[107][1], DATA[107][2], DATA[107][3], DATA[107][4], DATA[107][5], DATA[107][6], DATA[107][7], DATA[107][8], DATA[107][9], DATA[107][10], DATA[107][11], DATA[107][12], DATA[107][13], DATA[107][14], DATA[107][15], DATA[106][0], DATA[106][1], DATA[106][2], DATA[106][3], DATA[106][4], DATA[106][5], DATA[106][6], DATA[106][7], DATA[106][8], DATA[106][9], DATA[106][10], DATA[106][11], DATA[106][12], DATA[106][13], DATA[106][14], DATA[106][15], DATA[105][0], DATA[105][1], DATA[105][2], DATA[105][3], DATA[105][4], DATA[105][5], DATA[105][6], DATA[105][7], DATA[105][8], DATA[105][9], DATA[105][10], DATA[105][11], DATA[105][12], DATA[105][13], DATA[105][14], DATA[105][15], DATA[104][0], DATA[104][1], DATA[104][2], DATA[104][3], DATA[104][4], DATA[104][5], DATA[104][6], DATA[104][7], DATA[104][8], DATA[104][9], DATA[104][10], DATA[104][11], DATA[104][12], DATA[104][13], DATA[104][14], DATA[104][15], DATA[103][0], DATA[103][1], DATA[103][2], DATA[103][3], DATA[103][4], DATA[103][5], DATA[103][6], DATA[103][7], DATA[103][8], DATA[103][9], DATA[103][10], DATA[103][11], DATA[103][12], DATA[103][13], DATA[103][14], DATA[103][15], DATA[102][0], DATA[102][1], DATA[102][2], DATA[102][3], DATA[102][4], DATA[102][5], DATA[102][6], DATA[102][7], DATA[102][8], DATA[102][9], DATA[102][10], DATA[102][11], DATA[102][12], DATA[102][13], DATA[102][14], DATA[102][15], DATA[101][0], DATA[101][1], DATA[101][2], DATA[101][3], DATA[101][4], DATA[101][5], DATA[101][6], DATA[101][7], DATA[101][8], DATA[101][9], DATA[101][10], DATA[101][11], DATA[101][12], DATA[101][13], DATA[101][14], DATA[101][15], DATA[100][0], DATA[100][1], DATA[100][2], DATA[100][3], DATA[100][4], DATA[100][5], DATA[100][6], DATA[100][7], DATA[100][8], DATA[100][9], DATA[100][10], DATA[100][11], DATA[100][12], DATA[100][13], DATA[100][14], DATA[100][15], DATA[99][0], DATA[99][1], DATA[99][2], DATA[99][3], DATA[99][4], DATA[99][5], DATA[99][6], DATA[99][7], DATA[99][8], DATA[99][9], DATA[99][10], DATA[99][11], DATA[99][12], DATA[99][13], DATA[99][14], DATA[99][15], DATA[98][0], DATA[98][1], DATA[98][2], DATA[98][3], DATA[98][4], DATA[98][5], DATA[98][6], DATA[98][7], DATA[98][8], DATA[98][9], DATA[98][10], DATA[98][11], DATA[98][12], DATA[98][13], DATA[98][14], DATA[98][15], DATA[97][0], DATA[97][1], DATA[97][2], DATA[97][3], DATA[97][4], DATA[97][5], DATA[97][6], DATA[97][7], DATA[97][8], DATA[97][9], DATA[97][10], DATA[97][11], DATA[97][12], DATA[97][13], DATA[97][14], DATA[97][15], DATA[96][0], DATA[96][1], DATA[96][2], DATA[96][3], DATA[96][4], DATA[96][5], DATA[96][6], DATA[96][7], DATA[96][8], DATA[96][9], DATA[96][10], DATA[96][11], DATA[96][12], DATA[96][13], DATA[96][14], DATA[96][15], DATA[95][0], DATA[95][1], DATA[95][2], DATA[95][3], DATA[95][4], DATA[95][5], DATA[95][6], DATA[95][7], DATA[95][8], DATA[95][9], DATA[95][10], DATA[95][11], DATA[95][12], DATA[95][13], DATA[95][14], DATA[95][15], DATA[94][0], DATA[94][1], DATA[94][2], DATA[94][3], DATA[94][4], DATA[94][5], DATA[94][6], DATA[94][7], DATA[94][8], DATA[94][9], DATA[94][10], DATA[94][11], DATA[94][12], DATA[94][13], DATA[94][14], DATA[94][15], DATA[93][0], DATA[93][1], DATA[93][2], DATA[93][3], DATA[93][4], DATA[93][5], DATA[93][6], DATA[93][7], DATA[93][8], DATA[93][9], DATA[93][10], DATA[93][11], DATA[93][12], DATA[93][13], DATA[93][14], DATA[93][15], DATA[92][0], DATA[92][1], DATA[92][2], DATA[92][3], DATA[92][4], DATA[92][5], DATA[92][6], DATA[92][7], DATA[92][8], DATA[92][9], DATA[92][10], DATA[92][11], DATA[92][12], DATA[92][13], DATA[92][14], DATA[92][15], DATA[91][0], DATA[91][1], DATA[91][2], DATA[91][3], DATA[91][4], DATA[91][5], DATA[91][6], DATA[91][7], DATA[91][8], DATA[91][9], DATA[91][10], DATA[91][11], DATA[91][12], DATA[91][13], DATA[91][14], DATA[91][15], DATA[90][0], DATA[90][1], DATA[90][2], DATA[90][3], DATA[90][4], DATA[90][5], DATA[90][6], DATA[90][7], DATA[90][8], DATA[90][9], DATA[90][10], DATA[90][11], DATA[90][12], DATA[90][13], DATA[90][14], DATA[90][15], DATA[89][0], DATA[89][1], DATA[89][2], DATA[89][3], DATA[89][4], DATA[89][5], DATA[89][6], DATA[89][7], DATA[89][8], DATA[89][9], DATA[89][10], DATA[89][11], DATA[89][12], DATA[89][13], DATA[89][14], DATA[89][15], DATA[88][0], DATA[88][1], DATA[88][2], DATA[88][3], DATA[88][4], DATA[88][5], DATA[88][6], DATA[88][7], DATA[88][8], DATA[88][9], DATA[88][10], DATA[88][11], DATA[88][12], DATA[88][13], DATA[88][14], DATA[88][15], DATA[87][0], DATA[87][1], DATA[87][2], DATA[87][3], DATA[87][4], DATA[87][5], DATA[87][6], DATA[87][7], DATA[87][8], DATA[87][9], DATA[87][10], DATA[87][11], DATA[87][12], DATA[87][13], DATA[87][14], DATA[87][15], DATA[86][0], DATA[86][1], DATA[86][2], DATA[86][3], DATA[86][4], DATA[86][5], DATA[86][6], DATA[86][7], DATA[86][8], DATA[86][9], DATA[86][10], DATA[86][11], DATA[86][12], DATA[86][13], DATA[86][14], DATA[86][15], DATA[85][0], DATA[85][1], DATA[85][2], DATA[85][3], DATA[85][4], DATA[85][5], DATA[85][6], DATA[85][7], DATA[85][8], DATA[85][9], DATA[85][10], DATA[85][11], DATA[85][12], DATA[85][13], DATA[85][14], DATA[85][15], DATA[84][0], DATA[84][1], DATA[84][2], DATA[84][3], DATA[84][4], DATA[84][5], DATA[84][6], DATA[84][7], DATA[84][8], DATA[84][9], DATA[84][10], DATA[84][11], DATA[84][12], DATA[84][13], DATA[84][14], DATA[84][15], DATA[83][0], DATA[83][1], DATA[83][2], DATA[83][3], DATA[83][4], DATA[83][5], DATA[83][6], DATA[83][7], DATA[83][8], DATA[83][9], DATA[83][10], DATA[83][11], DATA[83][12], DATA[83][13], DATA[83][14], DATA[83][15], DATA[82][0], DATA[82][1], DATA[82][2], DATA[82][3], DATA[82][4], DATA[82][5], DATA[82][6], DATA[82][7], DATA[82][8], DATA[82][9], DATA[82][10], DATA[82][11], DATA[82][12], DATA[82][13], DATA[82][14], DATA[82][15], DATA[81][0], DATA[81][1], DATA[81][2], DATA[81][3], DATA[81][4], DATA[81][5], DATA[81][6], DATA[81][7], DATA[81][8], DATA[81][9], DATA[81][10], DATA[81][11], DATA[81][12], DATA[81][13], DATA[81][14], DATA[81][15], DATA[80][0], DATA[80][1], DATA[80][2], DATA[80][3], DATA[80][4], DATA[80][5], DATA[80][6], DATA[80][7], DATA[80][8], DATA[80][9], DATA[80][10], DATA[80][11], DATA[80][12], DATA[80][13], DATA[80][14], DATA[80][15], DATA[79][0], DATA[79][1], DATA[79][2], DATA[79][3], DATA[79][4], DATA[79][5], DATA[79][6], DATA[79][7], DATA[79][8], DATA[79][9], DATA[79][10], DATA[79][11], DATA[79][12], DATA[79][13], DATA[79][14], DATA[79][15], DATA[78][0], DATA[78][1], DATA[78][2], DATA[78][3], DATA[78][4], DATA[78][5], DATA[78][6], DATA[78][7], DATA[78][8], DATA[78][9], DATA[78][10], DATA[78][11], DATA[78][12], DATA[78][13], DATA[78][14], DATA[78][15], DATA[77][0], DATA[77][1], DATA[77][2], DATA[77][3], DATA[77][4], DATA[77][5], DATA[77][6], DATA[77][7], DATA[77][8], DATA[77][9], DATA[77][10], DATA[77][11], DATA[77][12], DATA[77][13], DATA[77][14], DATA[77][15], DATA[76][0], DATA[76][1], DATA[76][2], DATA[76][3], DATA[76][4], DATA[76][5], DATA[76][6], DATA[76][7], DATA[76][8], DATA[76][9], DATA[76][10], DATA[76][11], DATA[76][12], DATA[76][13], DATA[76][14], DATA[76][15], DATA[75][0], DATA[75][1], DATA[75][2], DATA[75][3], DATA[75][4], DATA[75][5], DATA[75][6], DATA[75][7], DATA[75][8], DATA[75][9], DATA[75][10], DATA[75][11], DATA[75][12], DATA[75][13], DATA[75][14], DATA[75][15], DATA[74][0], DATA[74][1], DATA[74][2], DATA[74][3], DATA[74][4], DATA[74][5], DATA[74][6], DATA[74][7], DATA[74][8], DATA[74][9], DATA[74][10], DATA[74][11], DATA[74][12], DATA[74][13], DATA[74][14], DATA[74][15], DATA[73][0], DATA[73][1], DATA[73][2], DATA[73][3], DATA[73][4], DATA[73][5], DATA[73][6], DATA[73][7], DATA[73][8], DATA[73][9], DATA[73][10], DATA[73][11], DATA[73][12], DATA[73][13], DATA[73][14], DATA[73][15], DATA[72][0], DATA[72][1], DATA[72][2], DATA[72][3], DATA[72][4], DATA[72][5], DATA[72][6], DATA[72][7], DATA[72][8], DATA[72][9], DATA[72][10], DATA[72][11], DATA[72][12], DATA[72][13], DATA[72][14], DATA[72][15], DATA[71][0], DATA[71][1], DATA[71][2], DATA[71][3], DATA[71][4], DATA[71][5], DATA[71][6], DATA[71][7], DATA[71][8], DATA[71][9], DATA[71][10], DATA[71][11], DATA[71][12], DATA[71][13], DATA[71][14], DATA[71][15], DATA[70][0], DATA[70][1], DATA[70][2], DATA[70][3], DATA[70][4], DATA[70][5], DATA[70][6], DATA[70][7], DATA[70][8], DATA[70][9], DATA[70][10], DATA[70][11], DATA[70][12], DATA[70][13], DATA[70][14], DATA[70][15], DATA[69][0], DATA[69][1], DATA[69][2], DATA[69][3], DATA[69][4], DATA[69][5], DATA[69][6], DATA[69][7], DATA[69][8], DATA[69][9], DATA[69][10], DATA[69][11], DATA[69][12], DATA[69][13], DATA[69][14], DATA[69][15], DATA[68][0], DATA[68][1], DATA[68][2], DATA[68][3], DATA[68][4], DATA[68][5], DATA[68][6], DATA[68][7], DATA[68][8], DATA[68][9], DATA[68][10], DATA[68][11], DATA[68][12], DATA[68][13], DATA[68][14], DATA[68][15], DATA[67][0], DATA[67][1], DATA[67][2], DATA[67][3], DATA[67][4], DATA[67][5], DATA[67][6], DATA[67][7], DATA[67][8], DATA[67][9], DATA[67][10], DATA[67][11], DATA[67][12], DATA[67][13], DATA[67][14], DATA[67][15], DATA[66][0], DATA[66][1], DATA[66][2], DATA[66][3], DATA[66][4], DATA[66][5], DATA[66][6], DATA[66][7], DATA[66][8], DATA[66][9], DATA[66][10], DATA[66][11], DATA[66][12], DATA[66][13], DATA[66][14], DATA[66][15], DATA[65][0], DATA[65][1], DATA[65][2], DATA[65][3], DATA[65][4], DATA[65][5], DATA[65][6], DATA[65][7], DATA[65][8], DATA[65][9], DATA[65][10], DATA[65][11], DATA[65][12], DATA[65][13], DATA[65][14], DATA[65][15], DATA[64][0], DATA[64][1], DATA[64][2], DATA[64][3], DATA[64][4], DATA[64][5], DATA[64][6], DATA[64][7], DATA[64][8], DATA[64][9], DATA[64][10], DATA[64][11], DATA[64][12], DATA[64][13], DATA[64][14], DATA[64][15], DATA[63][0], DATA[63][1], DATA[63][2], DATA[63][3], DATA[63][4], DATA[63][5], DATA[63][6], DATA[63][7], DATA[63][8], DATA[63][9], DATA[63][10], DATA[63][11], DATA[63][12], DATA[63][13], DATA[63][14], DATA[63][15], DATA[62][0], DATA[62][1], DATA[62][2], DATA[62][3], DATA[62][4], DATA[62][5], DATA[62][6], DATA[62][7], DATA[62][8], DATA[62][9], DATA[62][10], DATA[62][11], DATA[62][12], DATA[62][13], DATA[62][14], DATA[62][15], DATA[61][0], DATA[61][1], DATA[61][2], DATA[61][3], DATA[61][4], DATA[61][5], DATA[61][6], DATA[61][7], DATA[61][8], DATA[61][9], DATA[61][10], DATA[61][11], DATA[61][12], DATA[61][13], DATA[61][14], DATA[61][15], DATA[60][0], DATA[60][1], DATA[60][2], DATA[60][3], DATA[60][4], DATA[60][5], DATA[60][6], DATA[60][7], DATA[60][8], DATA[60][9], DATA[60][10], DATA[60][11], DATA[60][12], DATA[60][13], DATA[60][14], DATA[60][15], DATA[59][0], DATA[59][1], DATA[59][2], DATA[59][3], DATA[59][4], DATA[59][5], DATA[59][6], DATA[59][7], DATA[59][8], DATA[59][9], DATA[59][10], DATA[59][11], DATA[59][12], DATA[59][13], DATA[59][14], DATA[59][15], DATA[58][0], DATA[58][1], DATA[58][2], DATA[58][3], DATA[58][4], DATA[58][5], DATA[58][6], DATA[58][7], DATA[58][8], DATA[58][9], DATA[58][10], DATA[58][11], DATA[58][12], DATA[58][13], DATA[58][14], DATA[58][15], DATA[57][0], DATA[57][1], DATA[57][2], DATA[57][3], DATA[57][4], DATA[57][5], DATA[57][6], DATA[57][7], DATA[57][8], DATA[57][9], DATA[57][10], DATA[57][11], DATA[57][12], DATA[57][13], DATA[57][14], DATA[57][15], DATA[56][0], DATA[56][1], DATA[56][2], DATA[56][3], DATA[56][4], DATA[56][5], DATA[56][6], DATA[56][7], DATA[56][8], DATA[56][9], DATA[56][10], DATA[56][11], DATA[56][12], DATA[56][13], DATA[56][14], DATA[56][15], DATA[55][0], DATA[55][1], DATA[55][2], DATA[55][3], DATA[55][4], DATA[55][5], DATA[55][6], DATA[55][7], DATA[55][8], DATA[55][9], DATA[55][10], DATA[55][11], DATA[55][12], DATA[55][13], DATA[55][14], DATA[55][15], DATA[54][0], DATA[54][1], DATA[54][2], DATA[54][3], DATA[54][4], DATA[54][5], DATA[54][6], DATA[54][7], DATA[54][8], DATA[54][9], DATA[54][10], DATA[54][11], DATA[54][12], DATA[54][13], DATA[54][14], DATA[54][15], DATA[53][0], DATA[53][1], DATA[53][2], DATA[53][3], DATA[53][4], DATA[53][5], DATA[53][6], DATA[53][7], DATA[53][8], DATA[53][9], DATA[53][10], DATA[53][11], DATA[53][12], DATA[53][13], DATA[53][14], DATA[53][15], DATA[52][0], DATA[52][1], DATA[52][2], DATA[52][3], DATA[52][4], DATA[52][5], DATA[52][6], DATA[52][7], DATA[52][8], DATA[52][9], DATA[52][10], DATA[52][11], DATA[52][12], DATA[52][13], DATA[52][14], DATA[52][15], DATA[51][0], DATA[51][1], DATA[51][2], DATA[51][3], DATA[51][4], DATA[51][5], DATA[51][6], DATA[51][7], DATA[51][8], DATA[51][9], DATA[51][10], DATA[51][11], DATA[51][12], DATA[51][13], DATA[51][14], DATA[51][15], DATA[50][0], DATA[50][1], DATA[50][2], DATA[50][3], DATA[50][4], DATA[50][5], DATA[50][6], DATA[50][7], DATA[50][8], DATA[50][9], DATA[50][10], DATA[50][11], DATA[50][12], DATA[50][13], DATA[50][14], DATA[50][15], DATA[49][0], DATA[49][1], DATA[49][2], DATA[49][3], DATA[49][4], DATA[49][5], DATA[49][6], DATA[49][7], DATA[49][8], DATA[49][9], DATA[49][10], DATA[49][11], DATA[49][12], DATA[49][13], DATA[49][14], DATA[49][15], DATA[48][0], DATA[48][1], DATA[48][2], DATA[48][3], DATA[48][4], DATA[48][5], DATA[48][6], DATA[48][7], DATA[48][8], DATA[48][9], DATA[48][10], DATA[48][11], DATA[48][12], DATA[48][13], DATA[48][14], DATA[48][15], DATA[47][0], DATA[47][1], DATA[47][2], DATA[47][3], DATA[47][4], DATA[47][5], DATA[47][6], DATA[47][7], DATA[47][8], DATA[47][9], DATA[47][10], DATA[47][11], DATA[47][12], DATA[47][13], DATA[47][14], DATA[47][15], DATA[46][0], DATA[46][1], DATA[46][2], DATA[46][3], DATA[46][4], DATA[46][5], DATA[46][6], DATA[46][7], DATA[46][8], DATA[46][9], DATA[46][10], DATA[46][11], DATA[46][12], DATA[46][13], DATA[46][14], DATA[46][15], DATA[45][0], DATA[45][1], DATA[45][2], DATA[45][3], DATA[45][4], DATA[45][5], DATA[45][6], DATA[45][7], DATA[45][8], DATA[45][9], DATA[45][10], DATA[45][11], DATA[45][12], DATA[45][13], DATA[45][14], DATA[45][15], DATA[44][0], DATA[44][1], DATA[44][2], DATA[44][3], DATA[44][4], DATA[44][5], DATA[44][6], DATA[44][7], DATA[44][8], DATA[44][9], DATA[44][10], DATA[44][11], DATA[44][12], DATA[44][13], DATA[44][14], DATA[44][15], DATA[43][0], DATA[43][1], DATA[43][2], DATA[43][3], DATA[43][4], DATA[43][5], DATA[43][6], DATA[43][7], DATA[43][8], DATA[43][9], DATA[43][10], DATA[43][11], DATA[43][12], DATA[43][13], DATA[43][14], DATA[43][15], DATA[42][0], DATA[42][1], DATA[42][2], DATA[42][3], DATA[42][4], DATA[42][5], DATA[42][6], DATA[42][7], DATA[42][8], DATA[42][9], DATA[42][10], DATA[42][11], DATA[42][12], DATA[42][13], DATA[42][14], DATA[42][15], DATA[41][0], DATA[41][1], DATA[41][2], DATA[41][3], DATA[41][4], DATA[41][5], DATA[41][6], DATA[41][7], DATA[41][8], DATA[41][9], DATA[41][10], DATA[41][11], DATA[41][12], DATA[41][13], DATA[41][14], DATA[41][15], DATA[40][0], DATA[40][1], DATA[40][2], DATA[40][3], DATA[40][4], DATA[40][5], DATA[40][6], DATA[40][7], DATA[40][8], DATA[40][9], DATA[40][10], DATA[40][11], DATA[40][12], DATA[40][13], DATA[40][14], DATA[40][15], DATA[39][0], DATA[39][1], DATA[39][2], DATA[39][3], DATA[39][4], DATA[39][5], DATA[39][6], DATA[39][7], DATA[39][8], DATA[39][9], DATA[39][10], DATA[39][11], DATA[39][12], DATA[39][13], DATA[39][14], DATA[39][15], DATA[38][0], DATA[38][1], DATA[38][2], DATA[38][3], DATA[38][4], DATA[38][5], DATA[38][6], DATA[38][7], DATA[38][8], DATA[38][9], DATA[38][10], DATA[38][11], DATA[38][12], DATA[38][13], DATA[38][14], DATA[38][15], DATA[37][0], DATA[37][1], DATA[37][2], DATA[37][3], DATA[37][4], DATA[37][5], DATA[37][6], DATA[37][7], DATA[37][8], DATA[37][9], DATA[37][10], DATA[37][11], DATA[37][12], DATA[37][13], DATA[37][14], DATA[37][15], DATA[36][0], DATA[36][1], DATA[36][2], DATA[36][3], DATA[36][4], DATA[36][5], DATA[36][6], DATA[36][7], DATA[36][8], DATA[36][9], DATA[36][10], DATA[36][11], DATA[36][12], DATA[36][13], DATA[36][14], DATA[36][15], DATA[35][0], DATA[35][1], DATA[35][2], DATA[35][3], DATA[35][4], DATA[35][5], DATA[35][6], DATA[35][7], DATA[35][8], DATA[35][9], DATA[35][10], DATA[35][11], DATA[35][12], DATA[35][13], DATA[35][14], DATA[35][15], DATA[34][0], DATA[34][1], DATA[34][2], DATA[34][3], DATA[34][4], DATA[34][5], DATA[34][6], DATA[34][7], DATA[34][8], DATA[34][9], DATA[34][10], DATA[34][11], DATA[34][12], DATA[34][13], DATA[34][14], DATA[34][15], DATA[33][0], DATA[33][1], DATA[33][2], DATA[33][3], DATA[33][4], DATA[33][5], DATA[33][6], DATA[33][7], DATA[33][8], DATA[33][9], DATA[33][10], DATA[33][11], DATA[33][12], DATA[33][13], DATA[33][14], DATA[33][15], DATA[32][0], DATA[32][1], DATA[32][2], DATA[32][3], DATA[32][4], DATA[32][5], DATA[32][6], DATA[32][7], DATA[32][8], DATA[32][9], DATA[32][10], DATA[32][11], DATA[32][12], DATA[32][13], DATA[32][14], DATA[32][15], DATA[31][0], DATA[31][1], DATA[31][2], DATA[31][3], DATA[31][4], DATA[31][5], DATA[31][6], DATA[31][7], DATA[31][8], DATA[31][9], DATA[31][10], DATA[31][11], DATA[31][12], DATA[31][13], DATA[31][14], DATA[31][15], DATA[30][0], DATA[30][1], DATA[30][2], DATA[30][3], DATA[30][4], DATA[30][5], DATA[30][6], DATA[30][7], DATA[30][8], DATA[30][9], DATA[30][10], DATA[30][11], DATA[30][12], DATA[30][13], DATA[30][14], DATA[30][15], DATA[29][0], DATA[29][1], DATA[29][2], DATA[29][3], DATA[29][4], DATA[29][5], DATA[29][6], DATA[29][7], DATA[29][8], DATA[29][9], DATA[29][10], DATA[29][11], DATA[29][12], DATA[29][13], DATA[29][14], DATA[29][15], DATA[28][0], DATA[28][1], DATA[28][2], DATA[28][3], DATA[28][4], DATA[28][5], DATA[28][6], DATA[28][7], DATA[28][8], DATA[28][9], DATA[28][10], DATA[28][11], DATA[28][12], DATA[28][13], DATA[28][14], DATA[28][15], DATA[27][0], DATA[27][1], DATA[27][2], DATA[27][3], DATA[27][4], DATA[27][5], DATA[27][6], DATA[27][7], DATA[27][8], DATA[27][9], DATA[27][10], DATA[27][11], DATA[27][12], DATA[27][13], DATA[27][14], DATA[27][15], DATA[26][0], DATA[26][1], DATA[26][2], DATA[26][3], DATA[26][4], DATA[26][5], DATA[26][6], DATA[26][7], DATA[26][8], DATA[26][9], DATA[26][10], DATA[26][11], DATA[26][12], DATA[26][13], DATA[26][14], DATA[26][15], DATA[25][0], DATA[25][1], DATA[25][2], DATA[25][3], DATA[25][4], DATA[25][5], DATA[25][6], DATA[25][7], DATA[25][8], DATA[25][9], DATA[25][10], DATA[25][11], DATA[25][12], DATA[25][13], DATA[25][14], DATA[25][15], DATA[24][0], DATA[24][1], DATA[24][2], DATA[24][3], DATA[24][4], DATA[24][5], DATA[24][6], DATA[24][7], DATA[24][8], DATA[24][9], DATA[24][10], DATA[24][11], DATA[24][12], DATA[24][13], DATA[24][14], DATA[24][15], DATA[23][0], DATA[23][1], DATA[23][2], DATA[23][3], DATA[23][4], DATA[23][5], DATA[23][6], DATA[23][7], DATA[23][8], DATA[23][9], DATA[23][10], DATA[23][11], DATA[23][12], DATA[23][13], DATA[23][14], DATA[23][15], DATA[22][0], DATA[22][1], DATA[22][2], DATA[22][3], DATA[22][4], DATA[22][5], DATA[22][6], DATA[22][7], DATA[22][8], DATA[22][9], DATA[22][10], DATA[22][11], DATA[22][12], DATA[22][13], DATA[22][14], DATA[22][15], DATA[21][0], DATA[21][1], DATA[21][2], DATA[21][3], DATA[21][4], DATA[21][5], DATA[21][6], DATA[21][7], DATA[21][8], DATA[21][9], DATA[21][10], DATA[21][11], DATA[21][12], DATA[21][13], DATA[21][14], DATA[21][15], DATA[20][0], DATA[20][1], DATA[20][2], DATA[20][3], DATA[20][4], DATA[20][5], DATA[20][6], DATA[20][7], DATA[20][8], DATA[20][9], DATA[20][10], DATA[20][11], DATA[20][12], DATA[20][13], DATA[20][14], DATA[20][15], DATA[19][0], DATA[19][1], DATA[19][2], DATA[19][3], DATA[19][4], DATA[19][5], DATA[19][6], DATA[19][7], DATA[19][8], DATA[19][9], DATA[19][10], DATA[19][11], DATA[19][12], DATA[19][13], DATA[19][14], DATA[19][15], DATA[18][0], DATA[18][1], DATA[18][2], DATA[18][3], DATA[18][4], DATA[18][5], DATA[18][6], DATA[18][7], DATA[18][8], DATA[18][9], DATA[18][10], DATA[18][11], DATA[18][12], DATA[18][13], DATA[18][14], DATA[18][15], DATA[17][0], DATA[17][1], DATA[17][2], DATA[17][3], DATA[17][4], DATA[17][5], DATA[17][6], DATA[17][7], DATA[17][8], DATA[17][9], DATA[17][10], DATA[17][11], DATA[17][12], DATA[17][13], DATA[17][14], DATA[17][15], DATA[16][0], DATA[16][1], DATA[16][2], DATA[16][3], DATA[16][4], DATA[16][5], DATA[16][6], DATA[16][7], DATA[16][8], DATA[16][9], DATA[16][10], DATA[16][11], DATA[16][12], DATA[16][13], DATA[16][14], DATA[16][15], DATA[15][0], DATA[15][1], DATA[15][2], DATA[15][3], DATA[15][4], DATA[15][5], DATA[15][6], DATA[15][7], DATA[15][8], DATA[15][9], DATA[15][10], DATA[15][11], DATA[15][12], DATA[15][13], DATA[15][14], DATA[15][15], DATA[14][0], DATA[14][1], DATA[14][2], DATA[14][3], DATA[14][4], DATA[14][5], DATA[14][6], DATA[14][7], DATA[14][8], DATA[14][9], DATA[14][10], DATA[14][11], DATA[14][12], DATA[14][13], DATA[14][14], DATA[14][15], DATA[13][0], DATA[13][1], DATA[13][2], DATA[13][3], DATA[13][4], DATA[13][5], DATA[13][6], DATA[13][7], DATA[13][8], DATA[13][9], DATA[13][10], DATA[13][11], DATA[13][12], DATA[13][13], DATA[13][14], DATA[13][15], DATA[12][0], DATA[12][1], DATA[12][2], DATA[12][3], DATA[12][4], DATA[12][5], DATA[12][6], DATA[12][7], DATA[12][8], DATA[12][9], DATA[12][10], DATA[12][11], DATA[12][12], DATA[12][13], DATA[12][14], DATA[12][15], DATA[11][0], DATA[11][1], DATA[11][2], DATA[11][3], DATA[11][4], DATA[11][5], DATA[11][6], DATA[11][7], DATA[11][8], DATA[11][9], DATA[11][10], DATA[11][11], DATA[11][12], DATA[11][13], DATA[11][14], DATA[11][15], DATA[10][0], DATA[10][1], DATA[10][2], DATA[10][3], DATA[10][4], DATA[10][5], DATA[10][6], DATA[10][7], DATA[10][8], DATA[10][9], DATA[10][10], DATA[10][11], DATA[10][12], DATA[10][13], DATA[10][14], DATA[10][15], DATA[9][0], DATA[9][1], DATA[9][2], DATA[9][3], DATA[9][4], DATA[9][5], DATA[9][6], DATA[9][7], DATA[9][8], DATA[9][9], DATA[9][10], DATA[9][11], DATA[9][12], DATA[9][13], DATA[9][14], DATA[9][15], DATA[8][0], DATA[8][1], DATA[8][2], DATA[8][3], DATA[8][4], DATA[8][5], DATA[8][6], DATA[8][7], DATA[8][8], DATA[8][9], DATA[8][10], DATA[8][11], DATA[8][12], DATA[8][13], DATA[8][14], DATA[8][15], DATA[7][0], DATA[7][1], DATA[7][2], DATA[7][3], DATA[7][4], DATA[7][5], DATA[7][6], DATA[7][7], DATA[7][8], DATA[7][9], DATA[7][10], DATA[7][11], DATA[7][12], DATA[7][13], DATA[7][14], DATA[7][15], DATA[6][0], DATA[6][1], DATA[6][2], DATA[6][3], DATA[6][4], DATA[6][5], DATA[6][6], DATA[6][7], DATA[6][8], DATA[6][9], DATA[6][10], DATA[6][11], DATA[6][12], DATA[6][13], DATA[6][14], DATA[6][15], DATA[5][0], DATA[5][1], DATA[5][2], DATA[5][3], DATA[5][4], DATA[5][5], DATA[5][6], DATA[5][7], DATA[5][8], DATA[5][9], DATA[5][10], DATA[5][11], DATA[5][12], DATA[5][13], DATA[5][14], DATA[5][15], DATA[4][0], DATA[4][1], DATA[4][2], DATA[4][3], DATA[4][4], DATA[4][5], DATA[4][6], DATA[4][7], DATA[4][8], DATA[4][9], DATA[4][10], DATA[4][11], DATA[4][12], DATA[4][13], DATA[4][14], DATA[4][15], DATA[3][0], DATA[3][1], DATA[3][2], DATA[3][3], DATA[3][4], DATA[3][5], DATA[3][6], DATA[3][7], DATA[3][8], DATA[3][9], DATA[3][10], DATA[3][11], DATA[3][12], DATA[3][13], DATA[3][14], DATA[3][15], DATA[2][0], DATA[2][1], DATA[2][2], DATA[2][3], DATA[2][4], DATA[2][5], DATA[2][6], DATA[2][7], DATA[2][8], DATA[2][9], DATA[2][10], DATA[2][11], DATA[2][12], DATA[2][13], DATA[2][14], DATA[2][15], DATA[1][0], DATA[1][1], DATA[1][2], DATA[1][3], DATA[1][4], DATA[1][5], DATA[1][6], DATA[1][7], DATA[1][8], DATA[1][9], DATA[1][10], DATA[1][11], DATA[1][12], DATA[1][13], DATA[1][14], DATA[1][15], DATA[0][0], DATA[0][1], DATA[0][2], DATA[0][3], DATA[0][4], DATA[0][5], DATA[0][6], DATA[0][7], DATA[0][8], DATA[0][9], DATA[0][10], DATA[0][11], DATA[0][12], DATA[0][13], DATA[0][14], DATA[0][15]];
			}

			// wire CELL[0].IMUX_LC_I0[0]          BRAM.WADDR[0]
			// wire CELL[0].IMUX_LC_I0[1]          BRAM.WADDR[1]
			// wire CELL[0].IMUX_LC_I0[2]          BRAM.WADDR[2]
			// wire CELL[0].IMUX_LC_I0[3]          BRAM.WADDR[3]
			// wire CELL[0].IMUX_LC_I0[4]          BRAM.WADDR[4]
			// wire CELL[0].IMUX_LC_I0[5]          BRAM.WADDR[5]
			// wire CELL[0].IMUX_LC_I0[6]          BRAM.WADDR[6]
			// wire CELL[0].IMUX_LC_I0[7]          BRAM.WADDR[7]
			// wire CELL[0].IMUX_LC_I1[0]          BRAM.WDATA[0]
			// wire CELL[0].IMUX_LC_I1[1]          BRAM.WDATA[1]
			// wire CELL[0].IMUX_LC_I1[2]          BRAM.WDATA[2]
			// wire CELL[0].IMUX_LC_I1[3]          BRAM.WDATA[3]
			// wire CELL[0].IMUX_LC_I1[4]          BRAM.WDATA[4]
			// wire CELL[0].IMUX_LC_I1[5]          BRAM.WDATA[5]
			// wire CELL[0].IMUX_LC_I1[6]          BRAM.WDATA[6]
			// wire CELL[0].IMUX_LC_I1[7]          BRAM.WDATA[7]
			// wire CELL[0].IMUX_LC_I3[0]          BRAM.MASK[0]
			// wire CELL[0].IMUX_LC_I3[1]          BRAM.MASK[1]
			// wire CELL[0].IMUX_LC_I3[2]          BRAM.MASK[2]
			// wire CELL[0].IMUX_LC_I3[3]          BRAM.MASK[3]
			// wire CELL[0].IMUX_LC_I3[4]          BRAM.MASK[4]
			// wire CELL[0].IMUX_LC_I3[5]          BRAM.MASK[5]
			// wire CELL[0].IMUX_LC_I3[6]          BRAM.MASK[6]
			// wire CELL[0].IMUX_LC_I3[7]          BRAM.MASK[7]
			// wire CELL[0].IMUX_CLK_OPTINV        BRAM.WCLK
			// wire CELL[0].IMUX_RST               BRAM.WE
			// wire CELL[0].IMUX_CE                BRAM.WCLKE
			// wire CELL[0].OUT_LC[0]              BRAM.RDATA[0]
			// wire CELL[0].OUT_LC[1]              BRAM.RDATA[1]
			// wire CELL[0].OUT_LC[2]              BRAM.RDATA[2]
			// wire CELL[0].OUT_LC[3]              BRAM.RDATA[3]
			// wire CELL[0].OUT_LC[4]              BRAM.RDATA[4]
			// wire CELL[0].OUT_LC[5]              BRAM.RDATA[5]
			// wire CELL[0].OUT_LC[6]              BRAM.RDATA[6]
			// wire CELL[0].OUT_LC[7]              BRAM.RDATA[7]
			// wire CELL[1].IMUX_LC_I0[0]          BRAM.RADDR[0]
			// wire CELL[1].IMUX_LC_I0[1]          BRAM.RADDR[1]
			// wire CELL[1].IMUX_LC_I0[2]          BRAM.RADDR[2]
			// wire CELL[1].IMUX_LC_I0[3]          BRAM.RADDR[3]
			// wire CELL[1].IMUX_LC_I0[4]          BRAM.RADDR[4]
			// wire CELL[1].IMUX_LC_I0[5]          BRAM.RADDR[5]
			// wire CELL[1].IMUX_LC_I0[6]          BRAM.RADDR[6]
			// wire CELL[1].IMUX_LC_I0[7]          BRAM.RADDR[7]
			// wire CELL[1].IMUX_LC_I1[0]          BRAM.WDATA[8]
			// wire CELL[1].IMUX_LC_I1[1]          BRAM.WDATA[9]
			// wire CELL[1].IMUX_LC_I1[2]          BRAM.WDATA[10]
			// wire CELL[1].IMUX_LC_I1[3]          BRAM.WDATA[11]
			// wire CELL[1].IMUX_LC_I1[4]          BRAM.WDATA[12]
			// wire CELL[1].IMUX_LC_I1[5]          BRAM.WDATA[13]
			// wire CELL[1].IMUX_LC_I1[6]          BRAM.WDATA[14]
			// wire CELL[1].IMUX_LC_I1[7]          BRAM.WDATA[15]
			// wire CELL[1].IMUX_LC_I3[0]          BRAM.MASK[8]
			// wire CELL[1].IMUX_LC_I3[1]          BRAM.MASK[9]
			// wire CELL[1].IMUX_LC_I3[2]          BRAM.MASK[10]
			// wire CELL[1].IMUX_LC_I3[3]          BRAM.MASK[11]
			// wire CELL[1].IMUX_LC_I3[4]          BRAM.MASK[12]
			// wire CELL[1].IMUX_LC_I3[5]          BRAM.MASK[13]
			// wire CELL[1].IMUX_LC_I3[6]          BRAM.MASK[14]
			// wire CELL[1].IMUX_LC_I3[7]          BRAM.MASK[15]
			// wire CELL[1].IMUX_CLK_OPTINV        BRAM.RCLK
			// wire CELL[1].IMUX_RST               BRAM.RE
			// wire CELL[1].IMUX_CE                BRAM.RCLKE
			// wire CELL[1].OUT_LC[0]              BRAM.RDATA[8]
			// wire CELL[1].OUT_LC[1]              BRAM.RDATA[9]
			// wire CELL[1].OUT_LC[2]              BRAM.RDATA[10]
			// wire CELL[1].OUT_LC[3]              BRAM.RDATA[11]
			// wire CELL[1].OUT_LC[4]              BRAM.RDATA[12]
			// wire CELL[1].OUT_LC[5]              BRAM.RDATA[13]
			// wire CELL[1].OUT_LC[6]              BRAM.RDATA[14]
			// wire CELL[1].OUT_LC[7]              BRAM.RDATA[15]
		}

		tile_class BRAM_P01 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Horizontal (16, 42);
			bitrect MAIN[1]: Horizontal (16, 42);
			bitrect DATA: Horizontal (256, 16);

			bel BRAM {
				input MASK[0] = CELL[0].IMUX_LC_I3[0];
				input MASK[1] = CELL[0].IMUX_LC_I3[1];
				input MASK[2] = CELL[0].IMUX_LC_I3[2];
				input MASK[3] = CELL[0].IMUX_LC_I3[3];
				input MASK[4] = CELL[0].IMUX_LC_I3[4];
				input MASK[5] = CELL[0].IMUX_LC_I3[5];
				input MASK[6] = CELL[0].IMUX_LC_I3[6];
				input MASK[7] = CELL[0].IMUX_LC_I3[7];
				input MASK[8] = CELL[1].IMUX_LC_I3[0];
				input MASK[9] = CELL[1].IMUX_LC_I3[1];
				input MASK[10] = CELL[1].IMUX_LC_I3[2];
				input MASK[11] = CELL[1].IMUX_LC_I3[3];
				input MASK[12] = CELL[1].IMUX_LC_I3[4];
				input MASK[13] = CELL[1].IMUX_LC_I3[5];
				input MASK[14] = CELL[1].IMUX_LC_I3[6];
				input MASK[15] = CELL[1].IMUX_LC_I3[7];
				input WADDR[0] = CELL[0].IMUX_LC_I0[0];
				input WADDR[1] = CELL[0].IMUX_LC_I0[1];
				input WADDR[2] = CELL[0].IMUX_LC_I0[2];
				input WADDR[3] = CELL[0].IMUX_LC_I0[3];
				input WADDR[4] = CELL[0].IMUX_LC_I0[4];
				input WADDR[5] = CELL[0].IMUX_LC_I0[5];
				input WADDR[6] = CELL[0].IMUX_LC_I0[6];
				input WADDR[7] = CELL[0].IMUX_LC_I0[7];
				input WADDR[8] = CELL[0].IMUX_LC_I2[0];
				input WADDR[9] = CELL[0].IMUX_LC_I2[1];
				input WADDR[10] = CELL[0].IMUX_LC_I2[2];
				input RADDR[0] = CELL[1].IMUX_LC_I0[0];
				input RADDR[1] = CELL[1].IMUX_LC_I0[1];
				input RADDR[2] = CELL[1].IMUX_LC_I0[2];
				input RADDR[3] = CELL[1].IMUX_LC_I0[3];
				input RADDR[4] = CELL[1].IMUX_LC_I0[4];
				input RADDR[5] = CELL[1].IMUX_LC_I0[5];
				input RADDR[6] = CELL[1].IMUX_LC_I0[6];
				input RADDR[7] = CELL[1].IMUX_LC_I0[7];
				input RADDR[8] = CELL[1].IMUX_LC_I2[0];
				input RADDR[9] = CELL[1].IMUX_LC_I2[1];
				input RADDR[10] = CELL[1].IMUX_LC_I2[2];
				input WDATA[0] = CELL[0].IMUX_LC_I1[0];
				input WDATA[1] = CELL[0].IMUX_LC_I1[1];
				input WDATA[2] = CELL[0].IMUX_LC_I1[2];
				input WDATA[3] = CELL[0].IMUX_LC_I1[3];
				input WDATA[4] = CELL[0].IMUX_LC_I1[4];
				input WDATA[5] = CELL[0].IMUX_LC_I1[5];
				input WDATA[6] = CELL[0].IMUX_LC_I1[6];
				input WDATA[7] = CELL[0].IMUX_LC_I1[7];
				input WDATA[8] = CELL[1].IMUX_LC_I1[0];
				input WDATA[9] = CELL[1].IMUX_LC_I1[1];
				input WDATA[10] = CELL[1].IMUX_LC_I1[2];
				input WDATA[11] = CELL[1].IMUX_LC_I1[3];
				input WDATA[12] = CELL[1].IMUX_LC_I1[4];
				input WDATA[13] = CELL[1].IMUX_LC_I1[5];
				input WDATA[14] = CELL[1].IMUX_LC_I1[6];
				input WDATA[15] = CELL[1].IMUX_LC_I1[7];
				input WCLK = CELL[0].IMUX_CLK_OPTINV;
				input WCLKE = CELL[0].IMUX_CE;
				input WE = CELL[0].IMUX_RST;
				input RCLK = CELL[1].IMUX_CLK_OPTINV;
				input RCLKE = CELL[1].IMUX_CE;
				input RE = CELL[1].IMUX_RST;
				output RDATA[0] = CELL[0].OUT_LC[0];
				output RDATA[1] = CELL[0].OUT_LC[1];
				output RDATA[2] = CELL[0].OUT_LC[2];
				output RDATA[3] = CELL[0].OUT_LC[3];
				output RDATA[4] = CELL[0].OUT_LC[4];
				output RDATA[5] = CELL[0].OUT_LC[5];
				output RDATA[6] = CELL[0].OUT_LC[6];
				output RDATA[7] = CELL[0].OUT_LC[7];
				output RDATA[8] = CELL[1].OUT_LC[0];
				output RDATA[9] = CELL[1].OUT_LC[1];
				output RDATA[10] = CELL[1].OUT_LC[2];
				output RDATA[11] = CELL[1].OUT_LC[3];
				output RDATA[12] = CELL[1].OUT_LC[4];
				output RDATA[13] = CELL[1].OUT_LC[5];
				output RDATA[14] = CELL[1].OUT_LC[6];
				output RDATA[15] = CELL[1].OUT_LC[7];
				attribute ENABLE @!MAIN[0][1][7];
				attribute WRITE_MODE @[MAIN[1][0][7], MAIN[1][1][7]] {
					_0 = 0b00,
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
				}
				attribute READ_MODE @[MAIN[1][2][7], MAIN[1][3][7]] {
					_0 = 0b00,
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
				}
				attribute CASCADE_IN_WADDR @MAIN[1][5][7];
				attribute CASCADE_OUT_WADDR @MAIN[1][4][7];
				attribute CASCADE_IN_RADDR @MAIN[1][7][7];
				attribute CASCADE_OUT_RADDR @MAIN[1][6][7];
				attribute INIT @[DATA[255][0], DATA[255][1], DATA[255][2], DATA[255][3], DATA[255][4], DATA[255][5], DATA[255][6], DATA[255][7], DATA[255][8], DATA[255][9], DATA[255][10], DATA[255][11], DATA[255][12], DATA[255][13], DATA[255][14], DATA[255][15], DATA[254][0], DATA[254][1], DATA[254][2], DATA[254][3], DATA[254][4], DATA[254][5], DATA[254][6], DATA[254][7], DATA[254][8], DATA[254][9], DATA[254][10], DATA[254][11], DATA[254][12], DATA[254][13], DATA[254][14], DATA[254][15], DATA[253][0], DATA[253][1], DATA[253][2], DATA[253][3], DATA[253][4], DATA[253][5], DATA[253][6], DATA[253][7], DATA[253][8], DATA[253][9], DATA[253][10], DATA[253][11], DATA[253][12], DATA[253][13], DATA[253][14], DATA[253][15], DATA[252][0], DATA[252][1], DATA[252][2], DATA[252][3], DATA[252][4], DATA[252][5], DATA[252][6], DATA[252][7], DATA[252][8], DATA[252][9], DATA[252][10], DATA[252][11], DATA[252][12], DATA[252][13], DATA[252][14], DATA[252][15], DATA[251][0], DATA[251][1], DATA[251][2], DATA[251][3], DATA[251][4], DATA[251][5], DATA[251][6], DATA[251][7], DATA[251][8], DATA[251][9], DATA[251][10], DATA[251][11], DATA[251][12], DATA[251][13], DATA[251][14], DATA[251][15], DATA[250][0], DATA[250][1], DATA[250][2], DATA[250][3], DATA[250][4], DATA[250][5], DATA[250][6], DATA[250][7], DATA[250][8], DATA[250][9], DATA[250][10], DATA[250][11], DATA[250][12], DATA[250][13], DATA[250][14], DATA[250][15], DATA[249][0], DATA[249][1], DATA[249][2], DATA[249][3], DATA[249][4], DATA[249][5], DATA[249][6], DATA[249][7], DATA[249][8], DATA[249][9], DATA[249][10], DATA[249][11], DATA[249][12], DATA[249][13], DATA[249][14], DATA[249][15], DATA[248][0], DATA[248][1], DATA[248][2], DATA[248][3], DATA[248][4], DATA[248][5], DATA[248][6], DATA[248][7], DATA[248][8], DATA[248][9], DATA[248][10], DATA[248][11], DATA[248][12], DATA[248][13], DATA[248][14], DATA[248][15], DATA[247][0], DATA[247][1], DATA[247][2], DATA[247][3], DATA[247][4], DATA[247][5], DATA[247][6], DATA[247][7], DATA[247][8], DATA[247][9], DATA[247][10], DATA[247][11], DATA[247][12], DATA[247][13], DATA[247][14], DATA[247][15], DATA[246][0], DATA[246][1], DATA[246][2], DATA[246][3], DATA[246][4], DATA[246][5], DATA[246][6], DATA[246][7], DATA[246][8], DATA[246][9], DATA[246][10], DATA[246][11], DATA[246][12], DATA[246][13], DATA[246][14], DATA[246][15], DATA[245][0], DATA[245][1], DATA[245][2], DATA[245][3], DATA[245][4], DATA[245][5], DATA[245][6], DATA[245][7], DATA[245][8], DATA[245][9], DATA[245][10], DATA[245][11], DATA[245][12], DATA[245][13], DATA[245][14], DATA[245][15], DATA[244][0], DATA[244][1], DATA[244][2], DATA[244][3], DATA[244][4], DATA[244][5], DATA[244][6], DATA[244][7], DATA[244][8], DATA[244][9], DATA[244][10], DATA[244][11], DATA[244][12], DATA[244][13], DATA[244][14], DATA[244][15], DATA[243][0], DATA[243][1], DATA[243][2], DATA[243][3], DATA[243][4], DATA[243][5], DATA[243][6], DATA[243][7], DATA[243][8], DATA[243][9], DATA[243][10], DATA[243][11], DATA[243][12], DATA[243][13], DATA[243][14], DATA[243][15], DATA[242][0], DATA[242][1], DATA[242][2], DATA[242][3], DATA[242][4], DATA[242][5], DATA[242][6], DATA[242][7], DATA[242][8], DATA[242][9], DATA[242][10], DATA[242][11], DATA[242][12], DATA[242][13], DATA[242][14], DATA[242][15], DATA[241][0], DATA[241][1], DATA[241][2], DATA[241][3], DATA[241][4], DATA[241][5], DATA[241][6], DATA[241][7], DATA[241][8], DATA[241][9], DATA[241][10], DATA[241][11], DATA[241][12], DATA[241][13], DATA[241][14], DATA[241][15], DATA[240][0], DATA[240][1], DATA[240][2], DATA[240][3], DATA[240][4], DATA[240][5], DATA[240][6], DATA[240][7], DATA[240][8], DATA[240][9], DATA[240][10], DATA[240][11], DATA[240][12], DATA[240][13], DATA[240][14], DATA[240][15], DATA[239][0], DATA[239][1], DATA[239][2], DATA[239][3], DATA[239][4], DATA[239][5], DATA[239][6], DATA[239][7], DATA[239][8], DATA[239][9], DATA[239][10], DATA[239][11], DATA[239][12], DATA[239][13], DATA[239][14], DATA[239][15], DATA[238][0], DATA[238][1], DATA[238][2], DATA[238][3], DATA[238][4], DATA[238][5], DATA[238][6], DATA[238][7], DATA[238][8], DATA[238][9], DATA[238][10], DATA[238][11], DATA[238][12], DATA[238][13], DATA[238][14], DATA[238][15], DATA[237][0], DATA[237][1], DATA[237][2], DATA[237][3], DATA[237][4], DATA[237][5], DATA[237][6], DATA[237][7], DATA[237][8], DATA[237][9], DATA[237][10], DATA[237][11], DATA[237][12], DATA[237][13], DATA[237][14], DATA[237][15], DATA[236][0], DATA[236][1], DATA[236][2], DATA[236][3], DATA[236][4], DATA[236][5], DATA[236][6], DATA[236][7], DATA[236][8], DATA[236][9], DATA[236][10], DATA[236][11], DATA[236][12], DATA[236][13], DATA[236][14], DATA[236][15], DATA[235][0], DATA[235][1], DATA[235][2], DATA[235][3], DATA[235][4], DATA[235][5], DATA[235][6], DATA[235][7], DATA[235][8], DATA[235][9], DATA[235][10], DATA[235][11], DATA[235][12], DATA[235][13], DATA[235][14], DATA[235][15], DATA[234][0], DATA[234][1], DATA[234][2], DATA[234][3], DATA[234][4], DATA[234][5], DATA[234][6], DATA[234][7], DATA[234][8], DATA[234][9], DATA[234][10], DATA[234][11], DATA[234][12], DATA[234][13], DATA[234][14], DATA[234][15], DATA[233][0], DATA[233][1], DATA[233][2], DATA[233][3], DATA[233][4], DATA[233][5], DATA[233][6], DATA[233][7], DATA[233][8], DATA[233][9], DATA[233][10], DATA[233][11], DATA[233][12], DATA[233][13], DATA[233][14], DATA[233][15], DATA[232][0], DATA[232][1], DATA[232][2], DATA[232][3], DATA[232][4], DATA[232][5], DATA[232][6], DATA[232][7], DATA[232][8], DATA[232][9], DATA[232][10], DATA[232][11], DATA[232][12], DATA[232][13], DATA[232][14], DATA[232][15], DATA[231][0], DATA[231][1], DATA[231][2], DATA[231][3], DATA[231][4], DATA[231][5], DATA[231][6], DATA[231][7], DATA[231][8], DATA[231][9], DATA[231][10], DATA[231][11], DATA[231][12], DATA[231][13], DATA[231][14], DATA[231][15], DATA[230][0], DATA[230][1], DATA[230][2], DATA[230][3], DATA[230][4], DATA[230][5], DATA[230][6], DATA[230][7], DATA[230][8], DATA[230][9], DATA[230][10], DATA[230][11], DATA[230][12], DATA[230][13], DATA[230][14], DATA[230][15], DATA[229][0], DATA[229][1], DATA[229][2], DATA[229][3], DATA[229][4], DATA[229][5], DATA[229][6], DATA[229][7], DATA[229][8], DATA[229][9], DATA[229][10], DATA[229][11], DATA[229][12], DATA[229][13], DATA[229][14], DATA[229][15], DATA[228][0], DATA[228][1], DATA[228][2], DATA[228][3], DATA[228][4], DATA[228][5], DATA[228][6], DATA[228][7], DATA[228][8], DATA[228][9], DATA[228][10], DATA[228][11], DATA[228][12], DATA[228][13], DATA[228][14], DATA[228][15], DATA[227][0], DATA[227][1], DATA[227][2], DATA[227][3], DATA[227][4], DATA[227][5], DATA[227][6], DATA[227][7], DATA[227][8], DATA[227][9], DATA[227][10], DATA[227][11], DATA[227][12], DATA[227][13], DATA[227][14], DATA[227][15], DATA[226][0], DATA[226][1], DATA[226][2], DATA[226][3], DATA[226][4], DATA[226][5], DATA[226][6], DATA[226][7], DATA[226][8], DATA[226][9], DATA[226][10], DATA[226][11], DATA[226][12], DATA[226][13], DATA[226][14], DATA[226][15], DATA[225][0], DATA[225][1], DATA[225][2], DATA[225][3], DATA[225][4], DATA[225][5], DATA[225][6], DATA[225][7], DATA[225][8], DATA[225][9], DATA[225][10], DATA[225][11], DATA[225][12], DATA[225][13], DATA[225][14], DATA[225][15], DATA[224][0], DATA[224][1], DATA[224][2], DATA[224][3], DATA[224][4], DATA[224][5], DATA[224][6], DATA[224][7], DATA[224][8], DATA[224][9], DATA[224][10], DATA[224][11], DATA[224][12], DATA[224][13], DATA[224][14], DATA[224][15], DATA[223][0], DATA[223][1], DATA[223][2], DATA[223][3], DATA[223][4], DATA[223][5], DATA[223][6], DATA[223][7], DATA[223][8], DATA[223][9], DATA[223][10], DATA[223][11], DATA[223][12], DATA[223][13], DATA[223][14], DATA[223][15], DATA[222][0], DATA[222][1], DATA[222][2], DATA[222][3], DATA[222][4], DATA[222][5], DATA[222][6], DATA[222][7], DATA[222][8], DATA[222][9], DATA[222][10], DATA[222][11], DATA[222][12], DATA[222][13], DATA[222][14], DATA[222][15], DATA[221][0], DATA[221][1], DATA[221][2], DATA[221][3], DATA[221][4], DATA[221][5], DATA[221][6], DATA[221][7], DATA[221][8], DATA[221][9], DATA[221][10], DATA[221][11], DATA[221][12], DATA[221][13], DATA[221][14], DATA[221][15], DATA[220][0], DATA[220][1], DATA[220][2], DATA[220][3], DATA[220][4], DATA[220][5], DATA[220][6], DATA[220][7], DATA[220][8], DATA[220][9], DATA[220][10], DATA[220][11], DATA[220][12], DATA[220][13], DATA[220][14], DATA[220][15], DATA[219][0], DATA[219][1], DATA[219][2], DATA[219][3], DATA[219][4], DATA[219][5], DATA[219][6], DATA[219][7], DATA[219][8], DATA[219][9], DATA[219][10], DATA[219][11], DATA[219][12], DATA[219][13], DATA[219][14], DATA[219][15], DATA[218][0], DATA[218][1], DATA[218][2], DATA[218][3], DATA[218][4], DATA[218][5], DATA[218][6], DATA[218][7], DATA[218][8], DATA[218][9], DATA[218][10], DATA[218][11], DATA[218][12], DATA[218][13], DATA[218][14], DATA[218][15], DATA[217][0], DATA[217][1], DATA[217][2], DATA[217][3], DATA[217][4], DATA[217][5], DATA[217][6], DATA[217][7], DATA[217][8], DATA[217][9], DATA[217][10], DATA[217][11], DATA[217][12], DATA[217][13], DATA[217][14], DATA[217][15], DATA[216][0], DATA[216][1], DATA[216][2], DATA[216][3], DATA[216][4], DATA[216][5], DATA[216][6], DATA[216][7], DATA[216][8], DATA[216][9], DATA[216][10], DATA[216][11], DATA[216][12], DATA[216][13], DATA[216][14], DATA[216][15], DATA[215][0], DATA[215][1], DATA[215][2], DATA[215][3], DATA[215][4], DATA[215][5], DATA[215][6], DATA[215][7], DATA[215][8], DATA[215][9], DATA[215][10], DATA[215][11], DATA[215][12], DATA[215][13], DATA[215][14], DATA[215][15], DATA[214][0], DATA[214][1], DATA[214][2], DATA[214][3], DATA[214][4], DATA[214][5], DATA[214][6], DATA[214][7], DATA[214][8], DATA[214][9], DATA[214][10], DATA[214][11], DATA[214][12], DATA[214][13], DATA[214][14], DATA[214][15], DATA[213][0], DATA[213][1], DATA[213][2], DATA[213][3], DATA[213][4], DATA[213][5], DATA[213][6], DATA[213][7], DATA[213][8], DATA[213][9], DATA[213][10], DATA[213][11], DATA[213][12], DATA[213][13], DATA[213][14], DATA[213][15], DATA[212][0], DATA[212][1], DATA[212][2], DATA[212][3], DATA[212][4], DATA[212][5], DATA[212][6], DATA[212][7], DATA[212][8], DATA[212][9], DATA[212][10], DATA[212][11], DATA[212][12], DATA[212][13], DATA[212][14], DATA[212][15], DATA[211][0], DATA[211][1], DATA[211][2], DATA[211][3], DATA[211][4], DATA[211][5], DATA[211][6], DATA[211][7], DATA[211][8], DATA[211][9], DATA[211][10], DATA[211][11], DATA[211][12], DATA[211][13], DATA[211][14], DATA[211][15], DATA[210][0], DATA[210][1], DATA[210][2], DATA[210][3], DATA[210][4], DATA[210][5], DATA[210][6], DATA[210][7], DATA[210][8], DATA[210][9], DATA[210][10], DATA[210][11], DATA[210][12], DATA[210][13], DATA[210][14], DATA[210][15], DATA[209][0], DATA[209][1], DATA[209][2], DATA[209][3], DATA[209][4], DATA[209][5], DATA[209][6], DATA[209][7], DATA[209][8], DATA[209][9], DATA[209][10], DATA[209][11], DATA[209][12], DATA[209][13], DATA[209][14], DATA[209][15], DATA[208][0], DATA[208][1], DATA[208][2], DATA[208][3], DATA[208][4], DATA[208][5], DATA[208][6], DATA[208][7], DATA[208][8], DATA[208][9], DATA[208][10], DATA[208][11], DATA[208][12], DATA[208][13], DATA[208][14], DATA[208][15], DATA[207][0], DATA[207][1], DATA[207][2], DATA[207][3], DATA[207][4], DATA[207][5], DATA[207][6], DATA[207][7], DATA[207][8], DATA[207][9], DATA[207][10], DATA[207][11], DATA[207][12], DATA[207][13], DATA[207][14], DATA[207][15], DATA[206][0], DATA[206][1], DATA[206][2], DATA[206][3], DATA[206][4], DATA[206][5], DATA[206][6], DATA[206][7], DATA[206][8], DATA[206][9], DATA[206][10], DATA[206][11], DATA[206][12], DATA[206][13], DATA[206][14], DATA[206][15], DATA[205][0], DATA[205][1], DATA[205][2], DATA[205][3], DATA[205][4], DATA[205][5], DATA[205][6], DATA[205][7], DATA[205][8], DATA[205][9], DATA[205][10], DATA[205][11], DATA[205][12], DATA[205][13], DATA[205][14], DATA[205][15], DATA[204][0], DATA[204][1], DATA[204][2], DATA[204][3], DATA[204][4], DATA[204][5], DATA[204][6], DATA[204][7], DATA[204][8], DATA[204][9], DATA[204][10], DATA[204][11], DATA[204][12], DATA[204][13], DATA[204][14], DATA[204][15], DATA[203][0], DATA[203][1], DATA[203][2], DATA[203][3], DATA[203][4], DATA[203][5], DATA[203][6], DATA[203][7], DATA[203][8], DATA[203][9], DATA[203][10], DATA[203][11], DATA[203][12], DATA[203][13], DATA[203][14], DATA[203][15], DATA[202][0], DATA[202][1], DATA[202][2], DATA[202][3], DATA[202][4], DATA[202][5], DATA[202][6], DATA[202][7], DATA[202][8], DATA[202][9], DATA[202][10], DATA[202][11], DATA[202][12], DATA[202][13], DATA[202][14], DATA[202][15], DATA[201][0], DATA[201][1], DATA[201][2], DATA[201][3], DATA[201][4], DATA[201][5], DATA[201][6], DATA[201][7], DATA[201][8], DATA[201][9], DATA[201][10], DATA[201][11], DATA[201][12], DATA[201][13], DATA[201][14], DATA[201][15], DATA[200][0], DATA[200][1], DATA[200][2], DATA[200][3], DATA[200][4], DATA[200][5], DATA[200][6], DATA[200][7], DATA[200][8], DATA[200][9], DATA[200][10], DATA[200][11], DATA[200][12], DATA[200][13], DATA[200][14], DATA[200][15], DATA[199][0], DATA[199][1], DATA[199][2], DATA[199][3], DATA[199][4], DATA[199][5], DATA[199][6], DATA[199][7], DATA[199][8], DATA[199][9], DATA[199][10], DATA[199][11], DATA[199][12], DATA[199][13], DATA[199][14], DATA[199][15], DATA[198][0], DATA[198][1], DATA[198][2], DATA[198][3], DATA[198][4], DATA[198][5], DATA[198][6], DATA[198][7], DATA[198][8], DATA[198][9], DATA[198][10], DATA[198][11], DATA[198][12], DATA[198][13], DATA[198][14], DATA[198][15], DATA[197][0], DATA[197][1], DATA[197][2], DATA[197][3], DATA[197][4], DATA[197][5], DATA[197][6], DATA[197][7], DATA[197][8], DATA[197][9], DATA[197][10], DATA[197][11], DATA[197][12], DATA[197][13], DATA[197][14], DATA[197][15], DATA[196][0], DATA[196][1], DATA[196][2], DATA[196][3], DATA[196][4], DATA[196][5], DATA[196][6], DATA[196][7], DATA[196][8], DATA[196][9], DATA[196][10], DATA[196][11], DATA[196][12], DATA[196][13], DATA[196][14], DATA[196][15], DATA[195][0], DATA[195][1], DATA[195][2], DATA[195][3], DATA[195][4], DATA[195][5], DATA[195][6], DATA[195][7], DATA[195][8], DATA[195][9], DATA[195][10], DATA[195][11], DATA[195][12], DATA[195][13], DATA[195][14], DATA[195][15], DATA[194][0], DATA[194][1], DATA[194][2], DATA[194][3], DATA[194][4], DATA[194][5], DATA[194][6], DATA[194][7], DATA[194][8], DATA[194][9], DATA[194][10], DATA[194][11], DATA[194][12], DATA[194][13], DATA[194][14], DATA[194][15], DATA[193][0], DATA[193][1], DATA[193][2], DATA[193][3], DATA[193][4], DATA[193][5], DATA[193][6], DATA[193][7], DATA[193][8], DATA[193][9], DATA[193][10], DATA[193][11], DATA[193][12], DATA[193][13], DATA[193][14], DATA[193][15], DATA[192][0], DATA[192][1], DATA[192][2], DATA[192][3], DATA[192][4], DATA[192][5], DATA[192][6], DATA[192][7], DATA[192][8], DATA[192][9], DATA[192][10], DATA[192][11], DATA[192][12], DATA[192][13], DATA[192][14], DATA[192][15], DATA[191][0], DATA[191][1], DATA[191][2], DATA[191][3], DATA[191][4], DATA[191][5], DATA[191][6], DATA[191][7], DATA[191][8], DATA[191][9], DATA[191][10], DATA[191][11], DATA[191][12], DATA[191][13], DATA[191][14], DATA[191][15], DATA[190][0], DATA[190][1], DATA[190][2], DATA[190][3], DATA[190][4], DATA[190][5], DATA[190][6], DATA[190][7], DATA[190][8], DATA[190][9], DATA[190][10], DATA[190][11], DATA[190][12], DATA[190][13], DATA[190][14], DATA[190][15], DATA[189][0], DATA[189][1], DATA[189][2], DATA[189][3], DATA[189][4], DATA[189][5], DATA[189][6], DATA[189][7], DATA[189][8], DATA[189][9], DATA[189][10], DATA[189][11], DATA[189][12], DATA[189][13], DATA[189][14], DATA[189][15], DATA[188][0], DATA[188][1], DATA[188][2], DATA[188][3], DATA[188][4], DATA[188][5], DATA[188][6], DATA[188][7], DATA[188][8], DATA[188][9], DATA[188][10], DATA[188][11], DATA[188][12], DATA[188][13], DATA[188][14], DATA[188][15], DATA[187][0], DATA[187][1], DATA[187][2], DATA[187][3], DATA[187][4], DATA[187][5], DATA[187][6], DATA[187][7], DATA[187][8], DATA[187][9], DATA[187][10], DATA[187][11], DATA[187][12], DATA[187][13], DATA[187][14], DATA[187][15], DATA[186][0], DATA[186][1], DATA[186][2], DATA[186][3], DATA[186][4], DATA[186][5], DATA[186][6], DATA[186][7], DATA[186][8], DATA[186][9], DATA[186][10], DATA[186][11], DATA[186][12], DATA[186][13], DATA[186][14], DATA[186][15], DATA[185][0], DATA[185][1], DATA[185][2], DATA[185][3], DATA[185][4], DATA[185][5], DATA[185][6], DATA[185][7], DATA[185][8], DATA[185][9], DATA[185][10], DATA[185][11], DATA[185][12], DATA[185][13], DATA[185][14], DATA[185][15], DATA[184][0], DATA[184][1], DATA[184][2], DATA[184][3], DATA[184][4], DATA[184][5], DATA[184][6], DATA[184][7], DATA[184][8], DATA[184][9], DATA[184][10], DATA[184][11], DATA[184][12], DATA[184][13], DATA[184][14], DATA[184][15], DATA[183][0], DATA[183][1], DATA[183][2], DATA[183][3], DATA[183][4], DATA[183][5], DATA[183][6], DATA[183][7], DATA[183][8], DATA[183][9], DATA[183][10], DATA[183][11], DATA[183][12], DATA[183][13], DATA[183][14], DATA[183][15], DATA[182][0], DATA[182][1], DATA[182][2], DATA[182][3], DATA[182][4], DATA[182][5], DATA[182][6], DATA[182][7], DATA[182][8], DATA[182][9], DATA[182][10], DATA[182][11], DATA[182][12], DATA[182][13], DATA[182][14], DATA[182][15], DATA[181][0], DATA[181][1], DATA[181][2], DATA[181][3], DATA[181][4], DATA[181][5], DATA[181][6], DATA[181][7], DATA[181][8], DATA[181][9], DATA[181][10], DATA[181][11], DATA[181][12], DATA[181][13], DATA[181][14], DATA[181][15], DATA[180][0], DATA[180][1], DATA[180][2], DATA[180][3], DATA[180][4], DATA[180][5], DATA[180][6], DATA[180][7], DATA[180][8], DATA[180][9], DATA[180][10], DATA[180][11], DATA[180][12], DATA[180][13], DATA[180][14], DATA[180][15], DATA[179][0], DATA[179][1], DATA[179][2], DATA[179][3], DATA[179][4], DATA[179][5], DATA[179][6], DATA[179][7], DATA[179][8], DATA[179][9], DATA[179][10], DATA[179][11], DATA[179][12], DATA[179][13], DATA[179][14], DATA[179][15], DATA[178][0], DATA[178][1], DATA[178][2], DATA[178][3], DATA[178][4], DATA[178][5], DATA[178][6], DATA[178][7], DATA[178][8], DATA[178][9], DATA[178][10], DATA[178][11], DATA[178][12], DATA[178][13], DATA[178][14], DATA[178][15], DATA[177][0], DATA[177][1], DATA[177][2], DATA[177][3], DATA[177][4], DATA[177][5], DATA[177][6], DATA[177][7], DATA[177][8], DATA[177][9], DATA[177][10], DATA[177][11], DATA[177][12], DATA[177][13], DATA[177][14], DATA[177][15], DATA[176][0], DATA[176][1], DATA[176][2], DATA[176][3], DATA[176][4], DATA[176][5], DATA[176][6], DATA[176][7], DATA[176][8], DATA[176][9], DATA[176][10], DATA[176][11], DATA[176][12], DATA[176][13], DATA[176][14], DATA[176][15], DATA[175][0], DATA[175][1], DATA[175][2], DATA[175][3], DATA[175][4], DATA[175][5], DATA[175][6], DATA[175][7], DATA[175][8], DATA[175][9], DATA[175][10], DATA[175][11], DATA[175][12], DATA[175][13], DATA[175][14], DATA[175][15], DATA[174][0], DATA[174][1], DATA[174][2], DATA[174][3], DATA[174][4], DATA[174][5], DATA[174][6], DATA[174][7], DATA[174][8], DATA[174][9], DATA[174][10], DATA[174][11], DATA[174][12], DATA[174][13], DATA[174][14], DATA[174][15], DATA[173][0], DATA[173][1], DATA[173][2], DATA[173][3], DATA[173][4], DATA[173][5], DATA[173][6], DATA[173][7], DATA[173][8], DATA[173][9], DATA[173][10], DATA[173][11], DATA[173][12], DATA[173][13], DATA[173][14], DATA[173][15], DATA[172][0], DATA[172][1], DATA[172][2], DATA[172][3], DATA[172][4], DATA[172][5], DATA[172][6], DATA[172][7], DATA[172][8], DATA[172][9], DATA[172][10], DATA[172][11], DATA[172][12], DATA[172][13], DATA[172][14], DATA[172][15], DATA[171][0], DATA[171][1], DATA[171][2], DATA[171][3], DATA[171][4], DATA[171][5], DATA[171][6], DATA[171][7], DATA[171][8], DATA[171][9], DATA[171][10], DATA[171][11], DATA[171][12], DATA[171][13], DATA[171][14], DATA[171][15], DATA[170][0], DATA[170][1], DATA[170][2], DATA[170][3], DATA[170][4], DATA[170][5], DATA[170][6], DATA[170][7], DATA[170][8], DATA[170][9], DATA[170][10], DATA[170][11], DATA[170][12], DATA[170][13], DATA[170][14], DATA[170][15], DATA[169][0], DATA[169][1], DATA[169][2], DATA[169][3], DATA[169][4], DATA[169][5], DATA[169][6], DATA[169][7], DATA[169][8], DATA[169][9], DATA[169][10], DATA[169][11], DATA[169][12], DATA[169][13], DATA[169][14], DATA[169][15], DATA[168][0], DATA[168][1], DATA[168][2], DATA[168][3], DATA[168][4], DATA[168][5], DATA[168][6], DATA[168][7], DATA[168][8], DATA[168][9], DATA[168][10], DATA[168][11], DATA[168][12], DATA[168][13], DATA[168][14], DATA[168][15], DATA[167][0], DATA[167][1], DATA[167][2], DATA[167][3], DATA[167][4], DATA[167][5], DATA[167][6], DATA[167][7], DATA[167][8], DATA[167][9], DATA[167][10], DATA[167][11], DATA[167][12], DATA[167][13], DATA[167][14], DATA[167][15], DATA[166][0], DATA[166][1], DATA[166][2], DATA[166][3], DATA[166][4], DATA[166][5], DATA[166][6], DATA[166][7], DATA[166][8], DATA[166][9], DATA[166][10], DATA[166][11], DATA[166][12], DATA[166][13], DATA[166][14], DATA[166][15], DATA[165][0], DATA[165][1], DATA[165][2], DATA[165][3], DATA[165][4], DATA[165][5], DATA[165][6], DATA[165][7], DATA[165][8], DATA[165][9], DATA[165][10], DATA[165][11], DATA[165][12], DATA[165][13], DATA[165][14], DATA[165][15], DATA[164][0], DATA[164][1], DATA[164][2], DATA[164][3], DATA[164][4], DATA[164][5], DATA[164][6], DATA[164][7], DATA[164][8], DATA[164][9], DATA[164][10], DATA[164][11], DATA[164][12], DATA[164][13], DATA[164][14], DATA[164][15], DATA[163][0], DATA[163][1], DATA[163][2], DATA[163][3], DATA[163][4], DATA[163][5], DATA[163][6], DATA[163][7], DATA[163][8], DATA[163][9], DATA[163][10], DATA[163][11], DATA[163][12], DATA[163][13], DATA[163][14], DATA[163][15], DATA[162][0], DATA[162][1], DATA[162][2], DATA[162][3], DATA[162][4], DATA[162][5], DATA[162][6], DATA[162][7], DATA[162][8], DATA[162][9], DATA[162][10], DATA[162][11], DATA[162][12], DATA[162][13], DATA[162][14], DATA[162][15], DATA[161][0], DATA[161][1], DATA[161][2], DATA[161][3], DATA[161][4], DATA[161][5], DATA[161][6], DATA[161][7], DATA[161][8], DATA[161][9], DATA[161][10], DATA[161][11], DATA[161][12], DATA[161][13], DATA[161][14], DATA[161][15], DATA[160][0], DATA[160][1], DATA[160][2], DATA[160][3], DATA[160][4], DATA[160][5], DATA[160][6], DATA[160][7], DATA[160][8], DATA[160][9], DATA[160][10], DATA[160][11], DATA[160][12], DATA[160][13], DATA[160][14], DATA[160][15], DATA[159][0], DATA[159][1], DATA[159][2], DATA[159][3], DATA[159][4], DATA[159][5], DATA[159][6], DATA[159][7], DATA[159][8], DATA[159][9], DATA[159][10], DATA[159][11], DATA[159][12], DATA[159][13], DATA[159][14], DATA[159][15], DATA[158][0], DATA[158][1], DATA[158][2], DATA[158][3], DATA[158][4], DATA[158][5], DATA[158][6], DATA[158][7], DATA[158][8], DATA[158][9], DATA[158][10], DATA[158][11], DATA[158][12], DATA[158][13], DATA[158][14], DATA[158][15], DATA[157][0], DATA[157][1], DATA[157][2], DATA[157][3], DATA[157][4], DATA[157][5], DATA[157][6], DATA[157][7], DATA[157][8], DATA[157][9], DATA[157][10], DATA[157][11], DATA[157][12], DATA[157][13], DATA[157][14], DATA[157][15], DATA[156][0], DATA[156][1], DATA[156][2], DATA[156][3], DATA[156][4], DATA[156][5], DATA[156][6], DATA[156][7], DATA[156][8], DATA[156][9], DATA[156][10], DATA[156][11], DATA[156][12], DATA[156][13], DATA[156][14], DATA[156][15], DATA[155][0], DATA[155][1], DATA[155][2], DATA[155][3], DATA[155][4], DATA[155][5], DATA[155][6], DATA[155][7], DATA[155][8], DATA[155][9], DATA[155][10], DATA[155][11], DATA[155][12], DATA[155][13], DATA[155][14], DATA[155][15], DATA[154][0], DATA[154][1], DATA[154][2], DATA[154][3], DATA[154][4], DATA[154][5], DATA[154][6], DATA[154][7], DATA[154][8], DATA[154][9], DATA[154][10], DATA[154][11], DATA[154][12], DATA[154][13], DATA[154][14], DATA[154][15], DATA[153][0], DATA[153][1], DATA[153][2], DATA[153][3], DATA[153][4], DATA[153][5], DATA[153][6], DATA[153][7], DATA[153][8], DATA[153][9], DATA[153][10], DATA[153][11], DATA[153][12], DATA[153][13], DATA[153][14], DATA[153][15], DATA[152][0], DATA[152][1], DATA[152][2], DATA[152][3], DATA[152][4], DATA[152][5], DATA[152][6], DATA[152][7], DATA[152][8], DATA[152][9], DATA[152][10], DATA[152][11], DATA[152][12], DATA[152][13], DATA[152][14], DATA[152][15], DATA[151][0], DATA[151][1], DATA[151][2], DATA[151][3], DATA[151][4], DATA[151][5], DATA[151][6], DATA[151][7], DATA[151][8], DATA[151][9], DATA[151][10], DATA[151][11], DATA[151][12], DATA[151][13], DATA[151][14], DATA[151][15], DATA[150][0], DATA[150][1], DATA[150][2], DATA[150][3], DATA[150][4], DATA[150][5], DATA[150][6], DATA[150][7], DATA[150][8], DATA[150][9], DATA[150][10], DATA[150][11], DATA[150][12], DATA[150][13], DATA[150][14], DATA[150][15], DATA[149][0], DATA[149][1], DATA[149][2], DATA[149][3], DATA[149][4], DATA[149][5], DATA[149][6], DATA[149][7], DATA[149][8], DATA[149][9], DATA[149][10], DATA[149][11], DATA[149][12], DATA[149][13], DATA[149][14], DATA[149][15], DATA[148][0], DATA[148][1], DATA[148][2], DATA[148][3], DATA[148][4], DATA[148][5], DATA[148][6], DATA[148][7], DATA[148][8], DATA[148][9], DATA[148][10], DATA[148][11], DATA[148][12], DATA[148][13], DATA[148][14], DATA[148][15], DATA[147][0], DATA[147][1], DATA[147][2], DATA[147][3], DATA[147][4], DATA[147][5], DATA[147][6], DATA[147][7], DATA[147][8], DATA[147][9], DATA[147][10], DATA[147][11], DATA[147][12], DATA[147][13], DATA[147][14], DATA[147][15], DATA[146][0], DATA[146][1], DATA[146][2], DATA[146][3], DATA[146][4], DATA[146][5], DATA[146][6], DATA[146][7], DATA[146][8], DATA[146][9], DATA[146][10], DATA[146][11], DATA[146][12], DATA[146][13], DATA[146][14], DATA[146][15], DATA[145][0], DATA[145][1], DATA[145][2], DATA[145][3], DATA[145][4], DATA[145][5], DATA[145][6], DATA[145][7], DATA[145][8], DATA[145][9], DATA[145][10], DATA[145][11], DATA[145][12], DATA[145][13], DATA[145][14], DATA[145][15], DATA[144][0], DATA[144][1], DATA[144][2], DATA[144][3], DATA[144][4], DATA[144][5], DATA[144][6], DATA[144][7], DATA[144][8], DATA[144][9], DATA[144][10], DATA[144][11], DATA[144][12], DATA[144][13], DATA[144][14], DATA[144][15], DATA[143][0], DATA[143][1], DATA[143][2], DATA[143][3], DATA[143][4], DATA[143][5], DATA[143][6], DATA[143][7], DATA[143][8], DATA[143][9], DATA[143][10], DATA[143][11], DATA[143][12], DATA[143][13], DATA[143][14], DATA[143][15], DATA[142][0], DATA[142][1], DATA[142][2], DATA[142][3], DATA[142][4], DATA[142][5], DATA[142][6], DATA[142][7], DATA[142][8], DATA[142][9], DATA[142][10], DATA[142][11], DATA[142][12], DATA[142][13], DATA[142][14], DATA[142][15], DATA[141][0], DATA[141][1], DATA[141][2], DATA[141][3], DATA[141][4], DATA[141][5], DATA[141][6], DATA[141][7], DATA[141][8], DATA[141][9], DATA[141][10], DATA[141][11], DATA[141][12], DATA[141][13], DATA[141][14], DATA[141][15], DATA[140][0], DATA[140][1], DATA[140][2], DATA[140][3], DATA[140][4], DATA[140][5], DATA[140][6], DATA[140][7], DATA[140][8], DATA[140][9], DATA[140][10], DATA[140][11], DATA[140][12], DATA[140][13], DATA[140][14], DATA[140][15], DATA[139][0], DATA[139][1], DATA[139][2], DATA[139][3], DATA[139][4], DATA[139][5], DATA[139][6], DATA[139][7], DATA[139][8], DATA[139][9], DATA[139][10], DATA[139][11], DATA[139][12], DATA[139][13], DATA[139][14], DATA[139][15], DATA[138][0], DATA[138][1], DATA[138][2], DATA[138][3], DATA[138][4], DATA[138][5], DATA[138][6], DATA[138][7], DATA[138][8], DATA[138][9], DATA[138][10], DATA[138][11], DATA[138][12], DATA[138][13], DATA[138][14], DATA[138][15], DATA[137][0], DATA[137][1], DATA[137][2], DATA[137][3], DATA[137][4], DATA[137][5], DATA[137][6], DATA[137][7], DATA[137][8], DATA[137][9], DATA[137][10], DATA[137][11], DATA[137][12], DATA[137][13], DATA[137][14], DATA[137][15], DATA[136][0], DATA[136][1], DATA[136][2], DATA[136][3], DATA[136][4], DATA[136][5], DATA[136][6], DATA[136][7], DATA[136][8], DATA[136][9], DATA[136][10], DATA[136][11], DATA[136][12], DATA[136][13], DATA[136][14], DATA[136][15], DATA[135][0], DATA[135][1], DATA[135][2], DATA[135][3], DATA[135][4], DATA[135][5], DATA[135][6], DATA[135][7], DATA[135][8], DATA[135][9], DATA[135][10], DATA[135][11], DATA[135][12], DATA[135][13], DATA[135][14], DATA[135][15], DATA[134][0], DATA[134][1], DATA[134][2], DATA[134][3], DATA[134][4], DATA[134][5], DATA[134][6], DATA[134][7], DATA[134][8], DATA[134][9], DATA[134][10], DATA[134][11], DATA[134][12], DATA[134][13], DATA[134][14], DATA[134][15], DATA[133][0], DATA[133][1], DATA[133][2], DATA[133][3], DATA[133][4], DATA[133][5], DATA[133][6], DATA[133][7], DATA[133][8], DATA[133][9], DATA[133][10], DATA[133][11], DATA[133][12], DATA[133][13], DATA[133][14], DATA[133][15], DATA[132][0], DATA[132][1], DATA[132][2], DATA[132][3], DATA[132][4], DATA[132][5], DATA[132][6], DATA[132][7], DATA[132][8], DATA[132][9], DATA[132][10], DATA[132][11], DATA[132][12], DATA[132][13], DATA[132][14], DATA[132][15], DATA[131][0], DATA[131][1], DATA[131][2], DATA[131][3], DATA[131][4], DATA[131][5], DATA[131][6], DATA[131][7], DATA[131][8], DATA[131][9], DATA[131][10], DATA[131][11], DATA[131][12], DATA[131][13], DATA[131][14], DATA[131][15], DATA[130][0], DATA[130][1], DATA[130][2], DATA[130][3], DATA[130][4], DATA[130][5], DATA[130][6], DATA[130][7], DATA[130][8], DATA[130][9], DATA[130][10], DATA[130][11], DATA[130][12], DATA[130][13], DATA[130][14], DATA[130][15], DATA[129][0], DATA[129][1], DATA[129][2], DATA[129][3], DATA[129][4], DATA[129][5], DATA[129][6], DATA[129][7], DATA[129][8], DATA[129][9], DATA[129][10], DATA[129][11], DATA[129][12], DATA[129][13], DATA[129][14], DATA[129][15], DATA[128][0], DATA[128][1], DATA[128][2], DATA[128][3], DATA[128][4], DATA[128][5], DATA[128][6], DATA[128][7], DATA[128][8], DATA[128][9], DATA[128][10], DATA[128][11], DATA[128][12], DATA[128][13], DATA[128][14], DATA[128][15], DATA[127][0], DATA[127][1], DATA[127][2], DATA[127][3], DATA[127][4], DATA[127][5], DATA[127][6], DATA[127][7], DATA[127][8], DATA[127][9], DATA[127][10], DATA[127][11], DATA[127][12], DATA[127][13], DATA[127][14], DATA[127][15], DATA[126][0], DATA[126][1], DATA[126][2], DATA[126][3], DATA[126][4], DATA[126][5], DATA[126][6], DATA[126][7], DATA[126][8], DATA[126][9], DATA[126][10], DATA[126][11], DATA[126][12], DATA[126][13], DATA[126][14], DATA[126][15], DATA[125][0], DATA[125][1], DATA[125][2], DATA[125][3], DATA[125][4], DATA[125][5], DATA[125][6], DATA[125][7], DATA[125][8], DATA[125][9], DATA[125][10], DATA[125][11], DATA[125][12], DATA[125][13], DATA[125][14], DATA[125][15], DATA[124][0], DATA[124][1], DATA[124][2], DATA[124][3], DATA[124][4], DATA[124][5], DATA[124][6], DATA[124][7], DATA[124][8], DATA[124][9], DATA[124][10], DATA[124][11], DATA[124][12], DATA[124][13], DATA[124][14], DATA[124][15], DATA[123][0], DATA[123][1], DATA[123][2], DATA[123][3], DATA[123][4], DATA[123][5], DATA[123][6], DATA[123][7], DATA[123][8], DATA[123][9], DATA[123][10], DATA[123][11], DATA[123][12], DATA[123][13], DATA[123][14], DATA[123][15], DATA[122][0], DATA[122][1], DATA[122][2], DATA[122][3], DATA[122][4], DATA[122][5], DATA[122][6], DATA[122][7], DATA[122][8], DATA[122][9], DATA[122][10], DATA[122][11], DATA[122][12], DATA[122][13], DATA[122][14], DATA[122][15], DATA[121][0], DATA[121][1], DATA[121][2], DATA[121][3], DATA[121][4], DATA[121][5], DATA[121][6], DATA[121][7], DATA[121][8], DATA[121][9], DATA[121][10], DATA[121][11], DATA[121][12], DATA[121][13], DATA[121][14], DATA[121][15], DATA[120][0], DATA[120][1], DATA[120][2], DATA[120][3], DATA[120][4], DATA[120][5], DATA[120][6], DATA[120][7], DATA[120][8], DATA[120][9], DATA[120][10], DATA[120][11], DATA[120][12], DATA[120][13], DATA[120][14], DATA[120][15], DATA[119][0], DATA[119][1], DATA[119][2], DATA[119][3], DATA[119][4], DATA[119][5], DATA[119][6], DATA[119][7], DATA[119][8], DATA[119][9], DATA[119][10], DATA[119][11], DATA[119][12], DATA[119][13], DATA[119][14], DATA[119][15], DATA[118][0], DATA[118][1], DATA[118][2], DATA[118][3], DATA[118][4], DATA[118][5], DATA[118][6], DATA[118][7], DATA[118][8], DATA[118][9], DATA[118][10], DATA[118][11], DATA[118][12], DATA[118][13], DATA[118][14], DATA[118][15], DATA[117][0], DATA[117][1], DATA[117][2], DATA[117][3], DATA[117][4], DATA[117][5], DATA[117][6], DATA[117][7], DATA[117][8], DATA[117][9], DATA[117][10], DATA[117][11], DATA[117][12], DATA[117][13], DATA[117][14], DATA[117][15], DATA[116][0], DATA[116][1], DATA[116][2], DATA[116][3], DATA[116][4], DATA[116][5], DATA[116][6], DATA[116][7], DATA[116][8], DATA[116][9], DATA[116][10], DATA[116][11], DATA[116][12], DATA[116][13], DATA[116][14], DATA[116][15], DATA[115][0], DATA[115][1], DATA[115][2], DATA[115][3], DATA[115][4], DATA[115][5], DATA[115][6], DATA[115][7], DATA[115][8], DATA[115][9], DATA[115][10], DATA[115][11], DATA[115][12], DATA[115][13], DATA[115][14], DATA[115][15], DATA[114][0], DATA[114][1], DATA[114][2], DATA[114][3], DATA[114][4], DATA[114][5], DATA[114][6], DATA[114][7], DATA[114][8], DATA[114][9], DATA[114][10], DATA[114][11], DATA[114][12], DATA[114][13], DATA[114][14], DATA[114][15], DATA[113][0], DATA[113][1], DATA[113][2], DATA[113][3], DATA[113][4], DATA[113][5], DATA[113][6], DATA[113][7], DATA[113][8], DATA[113][9], DATA[113][10], DATA[113][11], DATA[113][12], DATA[113][13], DATA[113][14], DATA[113][15], DATA[112][0], DATA[112][1], DATA[112][2], DATA[112][3], DATA[112][4], DATA[112][5], DATA[112][6], DATA[112][7], DATA[112][8], DATA[112][9], DATA[112][10], DATA[112][11], DATA[112][12], DATA[112][13], DATA[112][14], DATA[112][15], DATA[111][0], DATA[111][1], DATA[111][2], DATA[111][3], DATA[111][4], DATA[111][5], DATA[111][6], DATA[111][7], DATA[111][8], DATA[111][9], DATA[111][10], DATA[111][11], DATA[111][12], DATA[111][13], DATA[111][14], DATA[111][15], DATA[110][0], DATA[110][1], DATA[110][2], DATA[110][3], DATA[110][4], DATA[110][5], DATA[110][6], DATA[110][7], DATA[110][8], DATA[110][9], DATA[110][10], DATA[110][11], DATA[110][12], DATA[110][13], DATA[110][14], DATA[110][15], DATA[109][0], DATA[109][1], DATA[109][2], DATA[109][3], DATA[109][4], DATA[109][5], DATA[109][6], DATA[109][7], DATA[109][8], DATA[109][9], DATA[109][10], DATA[109][11], DATA[109][12], DATA[109][13], DATA[109][14], DATA[109][15], DATA[108][0], DATA[108][1], DATA[108][2], DATA[108][3], DATA[108][4], DATA[108][5], DATA[108][6], DATA[108][7], DATA[108][8], DATA[108][9], DATA[108][10], DATA[108][11], DATA[108][12], DATA[108][13], DATA[108][14], DATA[108][15], DATA[107][0], DATA[107][1], DATA[107][2], DATA[107][3], DATA[107][4], DATA[107][5], DATA[107][6], DATA[107][7], DATA[107][8], DATA[107][9], DATA[107][10], DATA[107][11], DATA[107][12], DATA[107][13], DATA[107][14], DATA[107][15], DATA[106][0], DATA[106][1], DATA[106][2], DATA[106][3], DATA[106][4], DATA[106][5], DATA[106][6], DATA[106][7], DATA[106][8], DATA[106][9], DATA[106][10], DATA[106][11], DATA[106][12], DATA[106][13], DATA[106][14], DATA[106][15], DATA[105][0], DATA[105][1], DATA[105][2], DATA[105][3], DATA[105][4], DATA[105][5], DATA[105][6], DATA[105][7], DATA[105][8], DATA[105][9], DATA[105][10], DATA[105][11], DATA[105][12], DATA[105][13], DATA[105][14], DATA[105][15], DATA[104][0], DATA[104][1], DATA[104][2], DATA[104][3], DATA[104][4], DATA[104][5], DATA[104][6], DATA[104][7], DATA[104][8], DATA[104][9], DATA[104][10], DATA[104][11], DATA[104][12], DATA[104][13], DATA[104][14], DATA[104][15], DATA[103][0], DATA[103][1], DATA[103][2], DATA[103][3], DATA[103][4], DATA[103][5], DATA[103][6], DATA[103][7], DATA[103][8], DATA[103][9], DATA[103][10], DATA[103][11], DATA[103][12], DATA[103][13], DATA[103][14], DATA[103][15], DATA[102][0], DATA[102][1], DATA[102][2], DATA[102][3], DATA[102][4], DATA[102][5], DATA[102][6], DATA[102][7], DATA[102][8], DATA[102][9], DATA[102][10], DATA[102][11], DATA[102][12], DATA[102][13], DATA[102][14], DATA[102][15], DATA[101][0], DATA[101][1], DATA[101][2], DATA[101][3], DATA[101][4], DATA[101][5], DATA[101][6], DATA[101][7], DATA[101][8], DATA[101][9], DATA[101][10], DATA[101][11], DATA[101][12], DATA[101][13], DATA[101][14], DATA[101][15], DATA[100][0], DATA[100][1], DATA[100][2], DATA[100][3], DATA[100][4], DATA[100][5], DATA[100][6], DATA[100][7], DATA[100][8], DATA[100][9], DATA[100][10], DATA[100][11], DATA[100][12], DATA[100][13], DATA[100][14], DATA[100][15], DATA[99][0], DATA[99][1], DATA[99][2], DATA[99][3], DATA[99][4], DATA[99][5], DATA[99][6], DATA[99][7], DATA[99][8], DATA[99][9], DATA[99][10], DATA[99][11], DATA[99][12], DATA[99][13], DATA[99][14], DATA[99][15], DATA[98][0], DATA[98][1], DATA[98][2], DATA[98][3], DATA[98][4], DATA[98][5], DATA[98][6], DATA[98][7], DATA[98][8], DATA[98][9], DATA[98][10], DATA[98][11], DATA[98][12], DATA[98][13], DATA[98][14], DATA[98][15], DATA[97][0], DATA[97][1], DATA[97][2], DATA[97][3], DATA[97][4], DATA[97][5], DATA[97][6], DATA[97][7], DATA[97][8], DATA[97][9], DATA[97][10], DATA[97][11], DATA[97][12], DATA[97][13], DATA[97][14], DATA[97][15], DATA[96][0], DATA[96][1], DATA[96][2], DATA[96][3], DATA[96][4], DATA[96][5], DATA[96][6], DATA[96][7], DATA[96][8], DATA[96][9], DATA[96][10], DATA[96][11], DATA[96][12], DATA[96][13], DATA[96][14], DATA[96][15], DATA[95][0], DATA[95][1], DATA[95][2], DATA[95][3], DATA[95][4], DATA[95][5], DATA[95][6], DATA[95][7], DATA[95][8], DATA[95][9], DATA[95][10], DATA[95][11], DATA[95][12], DATA[95][13], DATA[95][14], DATA[95][15], DATA[94][0], DATA[94][1], DATA[94][2], DATA[94][3], DATA[94][4], DATA[94][5], DATA[94][6], DATA[94][7], DATA[94][8], DATA[94][9], DATA[94][10], DATA[94][11], DATA[94][12], DATA[94][13], DATA[94][14], DATA[94][15], DATA[93][0], DATA[93][1], DATA[93][2], DATA[93][3], DATA[93][4], DATA[93][5], DATA[93][6], DATA[93][7], DATA[93][8], DATA[93][9], DATA[93][10], DATA[93][11], DATA[93][12], DATA[93][13], DATA[93][14], DATA[93][15], DATA[92][0], DATA[92][1], DATA[92][2], DATA[92][3], DATA[92][4], DATA[92][5], DATA[92][6], DATA[92][7], DATA[92][8], DATA[92][9], DATA[92][10], DATA[92][11], DATA[92][12], DATA[92][13], DATA[92][14], DATA[92][15], DATA[91][0], DATA[91][1], DATA[91][2], DATA[91][3], DATA[91][4], DATA[91][5], DATA[91][6], DATA[91][7], DATA[91][8], DATA[91][9], DATA[91][10], DATA[91][11], DATA[91][12], DATA[91][13], DATA[91][14], DATA[91][15], DATA[90][0], DATA[90][1], DATA[90][2], DATA[90][3], DATA[90][4], DATA[90][5], DATA[90][6], DATA[90][7], DATA[90][8], DATA[90][9], DATA[90][10], DATA[90][11], DATA[90][12], DATA[90][13], DATA[90][14], DATA[90][15], DATA[89][0], DATA[89][1], DATA[89][2], DATA[89][3], DATA[89][4], DATA[89][5], DATA[89][6], DATA[89][7], DATA[89][8], DATA[89][9], DATA[89][10], DATA[89][11], DATA[89][12], DATA[89][13], DATA[89][14], DATA[89][15], DATA[88][0], DATA[88][1], DATA[88][2], DATA[88][3], DATA[88][4], DATA[88][5], DATA[88][6], DATA[88][7], DATA[88][8], DATA[88][9], DATA[88][10], DATA[88][11], DATA[88][12], DATA[88][13], DATA[88][14], DATA[88][15], DATA[87][0], DATA[87][1], DATA[87][2], DATA[87][3], DATA[87][4], DATA[87][5], DATA[87][6], DATA[87][7], DATA[87][8], DATA[87][9], DATA[87][10], DATA[87][11], DATA[87][12], DATA[87][13], DATA[87][14], DATA[87][15], DATA[86][0], DATA[86][1], DATA[86][2], DATA[86][3], DATA[86][4], DATA[86][5], DATA[86][6], DATA[86][7], DATA[86][8], DATA[86][9], DATA[86][10], DATA[86][11], DATA[86][12], DATA[86][13], DATA[86][14], DATA[86][15], DATA[85][0], DATA[85][1], DATA[85][2], DATA[85][3], DATA[85][4], DATA[85][5], DATA[85][6], DATA[85][7], DATA[85][8], DATA[85][9], DATA[85][10], DATA[85][11], DATA[85][12], DATA[85][13], DATA[85][14], DATA[85][15], DATA[84][0], DATA[84][1], DATA[84][2], DATA[84][3], DATA[84][4], DATA[84][5], DATA[84][6], DATA[84][7], DATA[84][8], DATA[84][9], DATA[84][10], DATA[84][11], DATA[84][12], DATA[84][13], DATA[84][14], DATA[84][15], DATA[83][0], DATA[83][1], DATA[83][2], DATA[83][3], DATA[83][4], DATA[83][5], DATA[83][6], DATA[83][7], DATA[83][8], DATA[83][9], DATA[83][10], DATA[83][11], DATA[83][12], DATA[83][13], DATA[83][14], DATA[83][15], DATA[82][0], DATA[82][1], DATA[82][2], DATA[82][3], DATA[82][4], DATA[82][5], DATA[82][6], DATA[82][7], DATA[82][8], DATA[82][9], DATA[82][10], DATA[82][11], DATA[82][12], DATA[82][13], DATA[82][14], DATA[82][15], DATA[81][0], DATA[81][1], DATA[81][2], DATA[81][3], DATA[81][4], DATA[81][5], DATA[81][6], DATA[81][7], DATA[81][8], DATA[81][9], DATA[81][10], DATA[81][11], DATA[81][12], DATA[81][13], DATA[81][14], DATA[81][15], DATA[80][0], DATA[80][1], DATA[80][2], DATA[80][3], DATA[80][4], DATA[80][5], DATA[80][6], DATA[80][7], DATA[80][8], DATA[80][9], DATA[80][10], DATA[80][11], DATA[80][12], DATA[80][13], DATA[80][14], DATA[80][15], DATA[79][0], DATA[79][1], DATA[79][2], DATA[79][3], DATA[79][4], DATA[79][5], DATA[79][6], DATA[79][7], DATA[79][8], DATA[79][9], DATA[79][10], DATA[79][11], DATA[79][12], DATA[79][13], DATA[79][14], DATA[79][15], DATA[78][0], DATA[78][1], DATA[78][2], DATA[78][3], DATA[78][4], DATA[78][5], DATA[78][6], DATA[78][7], DATA[78][8], DATA[78][9], DATA[78][10], DATA[78][11], DATA[78][12], DATA[78][13], DATA[78][14], DATA[78][15], DATA[77][0], DATA[77][1], DATA[77][2], DATA[77][3], DATA[77][4], DATA[77][5], DATA[77][6], DATA[77][7], DATA[77][8], DATA[77][9], DATA[77][10], DATA[77][11], DATA[77][12], DATA[77][13], DATA[77][14], DATA[77][15], DATA[76][0], DATA[76][1], DATA[76][2], DATA[76][3], DATA[76][4], DATA[76][5], DATA[76][6], DATA[76][7], DATA[76][8], DATA[76][9], DATA[76][10], DATA[76][11], DATA[76][12], DATA[76][13], DATA[76][14], DATA[76][15], DATA[75][0], DATA[75][1], DATA[75][2], DATA[75][3], DATA[75][4], DATA[75][5], DATA[75][6], DATA[75][7], DATA[75][8], DATA[75][9], DATA[75][10], DATA[75][11], DATA[75][12], DATA[75][13], DATA[75][14], DATA[75][15], DATA[74][0], DATA[74][1], DATA[74][2], DATA[74][3], DATA[74][4], DATA[74][5], DATA[74][6], DATA[74][7], DATA[74][8], DATA[74][9], DATA[74][10], DATA[74][11], DATA[74][12], DATA[74][13], DATA[74][14], DATA[74][15], DATA[73][0], DATA[73][1], DATA[73][2], DATA[73][3], DATA[73][4], DATA[73][5], DATA[73][6], DATA[73][7], DATA[73][8], DATA[73][9], DATA[73][10], DATA[73][11], DATA[73][12], DATA[73][13], DATA[73][14], DATA[73][15], DATA[72][0], DATA[72][1], DATA[72][2], DATA[72][3], DATA[72][4], DATA[72][5], DATA[72][6], DATA[72][7], DATA[72][8], DATA[72][9], DATA[72][10], DATA[72][11], DATA[72][12], DATA[72][13], DATA[72][14], DATA[72][15], DATA[71][0], DATA[71][1], DATA[71][2], DATA[71][3], DATA[71][4], DATA[71][5], DATA[71][6], DATA[71][7], DATA[71][8], DATA[71][9], DATA[71][10], DATA[71][11], DATA[71][12], DATA[71][13], DATA[71][14], DATA[71][15], DATA[70][0], DATA[70][1], DATA[70][2], DATA[70][3], DATA[70][4], DATA[70][5], DATA[70][6], DATA[70][7], DATA[70][8], DATA[70][9], DATA[70][10], DATA[70][11], DATA[70][12], DATA[70][13], DATA[70][14], DATA[70][15], DATA[69][0], DATA[69][1], DATA[69][2], DATA[69][3], DATA[69][4], DATA[69][5], DATA[69][6], DATA[69][7], DATA[69][8], DATA[69][9], DATA[69][10], DATA[69][11], DATA[69][12], DATA[69][13], DATA[69][14], DATA[69][15], DATA[68][0], DATA[68][1], DATA[68][2], DATA[68][3], DATA[68][4], DATA[68][5], DATA[68][6], DATA[68][7], DATA[68][8], DATA[68][9], DATA[68][10], DATA[68][11], DATA[68][12], DATA[68][13], DATA[68][14], DATA[68][15], DATA[67][0], DATA[67][1], DATA[67][2], DATA[67][3], DATA[67][4], DATA[67][5], DATA[67][6], DATA[67][7], DATA[67][8], DATA[67][9], DATA[67][10], DATA[67][11], DATA[67][12], DATA[67][13], DATA[67][14], DATA[67][15], DATA[66][0], DATA[66][1], DATA[66][2], DATA[66][3], DATA[66][4], DATA[66][5], DATA[66][6], DATA[66][7], DATA[66][8], DATA[66][9], DATA[66][10], DATA[66][11], DATA[66][12], DATA[66][13], DATA[66][14], DATA[66][15], DATA[65][0], DATA[65][1], DATA[65][2], DATA[65][3], DATA[65][4], DATA[65][5], DATA[65][6], DATA[65][7], DATA[65][8], DATA[65][9], DATA[65][10], DATA[65][11], DATA[65][12], DATA[65][13], DATA[65][14], DATA[65][15], DATA[64][0], DATA[64][1], DATA[64][2], DATA[64][3], DATA[64][4], DATA[64][5], DATA[64][6], DATA[64][7], DATA[64][8], DATA[64][9], DATA[64][10], DATA[64][11], DATA[64][12], DATA[64][13], DATA[64][14], DATA[64][15], DATA[63][0], DATA[63][1], DATA[63][2], DATA[63][3], DATA[63][4], DATA[63][5], DATA[63][6], DATA[63][7], DATA[63][8], DATA[63][9], DATA[63][10], DATA[63][11], DATA[63][12], DATA[63][13], DATA[63][14], DATA[63][15], DATA[62][0], DATA[62][1], DATA[62][2], DATA[62][3], DATA[62][4], DATA[62][5], DATA[62][6], DATA[62][7], DATA[62][8], DATA[62][9], DATA[62][10], DATA[62][11], DATA[62][12], DATA[62][13], DATA[62][14], DATA[62][15], DATA[61][0], DATA[61][1], DATA[61][2], DATA[61][3], DATA[61][4], DATA[61][5], DATA[61][6], DATA[61][7], DATA[61][8], DATA[61][9], DATA[61][10], DATA[61][11], DATA[61][12], DATA[61][13], DATA[61][14], DATA[61][15], DATA[60][0], DATA[60][1], DATA[60][2], DATA[60][3], DATA[60][4], DATA[60][5], DATA[60][6], DATA[60][7], DATA[60][8], DATA[60][9], DATA[60][10], DATA[60][11], DATA[60][12], DATA[60][13], DATA[60][14], DATA[60][15], DATA[59][0], DATA[59][1], DATA[59][2], DATA[59][3], DATA[59][4], DATA[59][5], DATA[59][6], DATA[59][7], DATA[59][8], DATA[59][9], DATA[59][10], DATA[59][11], DATA[59][12], DATA[59][13], DATA[59][14], DATA[59][15], DATA[58][0], DATA[58][1], DATA[58][2], DATA[58][3], DATA[58][4], DATA[58][5], DATA[58][6], DATA[58][7], DATA[58][8], DATA[58][9], DATA[58][10], DATA[58][11], DATA[58][12], DATA[58][13], DATA[58][14], DATA[58][15], DATA[57][0], DATA[57][1], DATA[57][2], DATA[57][3], DATA[57][4], DATA[57][5], DATA[57][6], DATA[57][7], DATA[57][8], DATA[57][9], DATA[57][10], DATA[57][11], DATA[57][12], DATA[57][13], DATA[57][14], DATA[57][15], DATA[56][0], DATA[56][1], DATA[56][2], DATA[56][3], DATA[56][4], DATA[56][5], DATA[56][6], DATA[56][7], DATA[56][8], DATA[56][9], DATA[56][10], DATA[56][11], DATA[56][12], DATA[56][13], DATA[56][14], DATA[56][15], DATA[55][0], DATA[55][1], DATA[55][2], DATA[55][3], DATA[55][4], DATA[55][5], DATA[55][6], DATA[55][7], DATA[55][8], DATA[55][9], DATA[55][10], DATA[55][11], DATA[55][12], DATA[55][13], DATA[55][14], DATA[55][15], DATA[54][0], DATA[54][1], DATA[54][2], DATA[54][3], DATA[54][4], DATA[54][5], DATA[54][6], DATA[54][7], DATA[54][8], DATA[54][9], DATA[54][10], DATA[54][11], DATA[54][12], DATA[54][13], DATA[54][14], DATA[54][15], DATA[53][0], DATA[53][1], DATA[53][2], DATA[53][3], DATA[53][4], DATA[53][5], DATA[53][6], DATA[53][7], DATA[53][8], DATA[53][9], DATA[53][10], DATA[53][11], DATA[53][12], DATA[53][13], DATA[53][14], DATA[53][15], DATA[52][0], DATA[52][1], DATA[52][2], DATA[52][3], DATA[52][4], DATA[52][5], DATA[52][6], DATA[52][7], DATA[52][8], DATA[52][9], DATA[52][10], DATA[52][11], DATA[52][12], DATA[52][13], DATA[52][14], DATA[52][15], DATA[51][0], DATA[51][1], DATA[51][2], DATA[51][3], DATA[51][4], DATA[51][5], DATA[51][6], DATA[51][7], DATA[51][8], DATA[51][9], DATA[51][10], DATA[51][11], DATA[51][12], DATA[51][13], DATA[51][14], DATA[51][15], DATA[50][0], DATA[50][1], DATA[50][2], DATA[50][3], DATA[50][4], DATA[50][5], DATA[50][6], DATA[50][7], DATA[50][8], DATA[50][9], DATA[50][10], DATA[50][11], DATA[50][12], DATA[50][13], DATA[50][14], DATA[50][15], DATA[49][0], DATA[49][1], DATA[49][2], DATA[49][3], DATA[49][4], DATA[49][5], DATA[49][6], DATA[49][7], DATA[49][8], DATA[49][9], DATA[49][10], DATA[49][11], DATA[49][12], DATA[49][13], DATA[49][14], DATA[49][15], DATA[48][0], DATA[48][1], DATA[48][2], DATA[48][3], DATA[48][4], DATA[48][5], DATA[48][6], DATA[48][7], DATA[48][8], DATA[48][9], DATA[48][10], DATA[48][11], DATA[48][12], DATA[48][13], DATA[48][14], DATA[48][15], DATA[47][0], DATA[47][1], DATA[47][2], DATA[47][3], DATA[47][4], DATA[47][5], DATA[47][6], DATA[47][7], DATA[47][8], DATA[47][9], DATA[47][10], DATA[47][11], DATA[47][12], DATA[47][13], DATA[47][14], DATA[47][15], DATA[46][0], DATA[46][1], DATA[46][2], DATA[46][3], DATA[46][4], DATA[46][5], DATA[46][6], DATA[46][7], DATA[46][8], DATA[46][9], DATA[46][10], DATA[46][11], DATA[46][12], DATA[46][13], DATA[46][14], DATA[46][15], DATA[45][0], DATA[45][1], DATA[45][2], DATA[45][3], DATA[45][4], DATA[45][5], DATA[45][6], DATA[45][7], DATA[45][8], DATA[45][9], DATA[45][10], DATA[45][11], DATA[45][12], DATA[45][13], DATA[45][14], DATA[45][15], DATA[44][0], DATA[44][1], DATA[44][2], DATA[44][3], DATA[44][4], DATA[44][5], DATA[44][6], DATA[44][7], DATA[44][8], DATA[44][9], DATA[44][10], DATA[44][11], DATA[44][12], DATA[44][13], DATA[44][14], DATA[44][15], DATA[43][0], DATA[43][1], DATA[43][2], DATA[43][3], DATA[43][4], DATA[43][5], DATA[43][6], DATA[43][7], DATA[43][8], DATA[43][9], DATA[43][10], DATA[43][11], DATA[43][12], DATA[43][13], DATA[43][14], DATA[43][15], DATA[42][0], DATA[42][1], DATA[42][2], DATA[42][3], DATA[42][4], DATA[42][5], DATA[42][6], DATA[42][7], DATA[42][8], DATA[42][9], DATA[42][10], DATA[42][11], DATA[42][12], DATA[42][13], DATA[42][14], DATA[42][15], DATA[41][0], DATA[41][1], DATA[41][2], DATA[41][3], DATA[41][4], DATA[41][5], DATA[41][6], DATA[41][7], DATA[41][8], DATA[41][9], DATA[41][10], DATA[41][11], DATA[41][12], DATA[41][13], DATA[41][14], DATA[41][15], DATA[40][0], DATA[40][1], DATA[40][2], DATA[40][3], DATA[40][4], DATA[40][5], DATA[40][6], DATA[40][7], DATA[40][8], DATA[40][9], DATA[40][10], DATA[40][11], DATA[40][12], DATA[40][13], DATA[40][14], DATA[40][15], DATA[39][0], DATA[39][1], DATA[39][2], DATA[39][3], DATA[39][4], DATA[39][5], DATA[39][6], DATA[39][7], DATA[39][8], DATA[39][9], DATA[39][10], DATA[39][11], DATA[39][12], DATA[39][13], DATA[39][14], DATA[39][15], DATA[38][0], DATA[38][1], DATA[38][2], DATA[38][3], DATA[38][4], DATA[38][5], DATA[38][6], DATA[38][7], DATA[38][8], DATA[38][9], DATA[38][10], DATA[38][11], DATA[38][12], DATA[38][13], DATA[38][14], DATA[38][15], DATA[37][0], DATA[37][1], DATA[37][2], DATA[37][3], DATA[37][4], DATA[37][5], DATA[37][6], DATA[37][7], DATA[37][8], DATA[37][9], DATA[37][10], DATA[37][11], DATA[37][12], DATA[37][13], DATA[37][14], DATA[37][15], DATA[36][0], DATA[36][1], DATA[36][2], DATA[36][3], DATA[36][4], DATA[36][5], DATA[36][6], DATA[36][7], DATA[36][8], DATA[36][9], DATA[36][10], DATA[36][11], DATA[36][12], DATA[36][13], DATA[36][14], DATA[36][15], DATA[35][0], DATA[35][1], DATA[35][2], DATA[35][3], DATA[35][4], DATA[35][5], DATA[35][6], DATA[35][7], DATA[35][8], DATA[35][9], DATA[35][10], DATA[35][11], DATA[35][12], DATA[35][13], DATA[35][14], DATA[35][15], DATA[34][0], DATA[34][1], DATA[34][2], DATA[34][3], DATA[34][4], DATA[34][5], DATA[34][6], DATA[34][7], DATA[34][8], DATA[34][9], DATA[34][10], DATA[34][11], DATA[34][12], DATA[34][13], DATA[34][14], DATA[34][15], DATA[33][0], DATA[33][1], DATA[33][2], DATA[33][3], DATA[33][4], DATA[33][5], DATA[33][6], DATA[33][7], DATA[33][8], DATA[33][9], DATA[33][10], DATA[33][11], DATA[33][12], DATA[33][13], DATA[33][14], DATA[33][15], DATA[32][0], DATA[32][1], DATA[32][2], DATA[32][3], DATA[32][4], DATA[32][5], DATA[32][6], DATA[32][7], DATA[32][8], DATA[32][9], DATA[32][10], DATA[32][11], DATA[32][12], DATA[32][13], DATA[32][14], DATA[32][15], DATA[31][0], DATA[31][1], DATA[31][2], DATA[31][3], DATA[31][4], DATA[31][5], DATA[31][6], DATA[31][7], DATA[31][8], DATA[31][9], DATA[31][10], DATA[31][11], DATA[31][12], DATA[31][13], DATA[31][14], DATA[31][15], DATA[30][0], DATA[30][1], DATA[30][2], DATA[30][3], DATA[30][4], DATA[30][5], DATA[30][6], DATA[30][7], DATA[30][8], DATA[30][9], DATA[30][10], DATA[30][11], DATA[30][12], DATA[30][13], DATA[30][14], DATA[30][15], DATA[29][0], DATA[29][1], DATA[29][2], DATA[29][3], DATA[29][4], DATA[29][5], DATA[29][6], DATA[29][7], DATA[29][8], DATA[29][9], DATA[29][10], DATA[29][11], DATA[29][12], DATA[29][13], DATA[29][14], DATA[29][15], DATA[28][0], DATA[28][1], DATA[28][2], DATA[28][3], DATA[28][4], DATA[28][5], DATA[28][6], DATA[28][7], DATA[28][8], DATA[28][9], DATA[28][10], DATA[28][11], DATA[28][12], DATA[28][13], DATA[28][14], DATA[28][15], DATA[27][0], DATA[27][1], DATA[27][2], DATA[27][3], DATA[27][4], DATA[27][5], DATA[27][6], DATA[27][7], DATA[27][8], DATA[27][9], DATA[27][10], DATA[27][11], DATA[27][12], DATA[27][13], DATA[27][14], DATA[27][15], DATA[26][0], DATA[26][1], DATA[26][2], DATA[26][3], DATA[26][4], DATA[26][5], DATA[26][6], DATA[26][7], DATA[26][8], DATA[26][9], DATA[26][10], DATA[26][11], DATA[26][12], DATA[26][13], DATA[26][14], DATA[26][15], DATA[25][0], DATA[25][1], DATA[25][2], DATA[25][3], DATA[25][4], DATA[25][5], DATA[25][6], DATA[25][7], DATA[25][8], DATA[25][9], DATA[25][10], DATA[25][11], DATA[25][12], DATA[25][13], DATA[25][14], DATA[25][15], DATA[24][0], DATA[24][1], DATA[24][2], DATA[24][3], DATA[24][4], DATA[24][5], DATA[24][6], DATA[24][7], DATA[24][8], DATA[24][9], DATA[24][10], DATA[24][11], DATA[24][12], DATA[24][13], DATA[24][14], DATA[24][15], DATA[23][0], DATA[23][1], DATA[23][2], DATA[23][3], DATA[23][4], DATA[23][5], DATA[23][6], DATA[23][7], DATA[23][8], DATA[23][9], DATA[23][10], DATA[23][11], DATA[23][12], DATA[23][13], DATA[23][14], DATA[23][15], DATA[22][0], DATA[22][1], DATA[22][2], DATA[22][3], DATA[22][4], DATA[22][5], DATA[22][6], DATA[22][7], DATA[22][8], DATA[22][9], DATA[22][10], DATA[22][11], DATA[22][12], DATA[22][13], DATA[22][14], DATA[22][15], DATA[21][0], DATA[21][1], DATA[21][2], DATA[21][3], DATA[21][4], DATA[21][5], DATA[21][6], DATA[21][7], DATA[21][8], DATA[21][9], DATA[21][10], DATA[21][11], DATA[21][12], DATA[21][13], DATA[21][14], DATA[21][15], DATA[20][0], DATA[20][1], DATA[20][2], DATA[20][3], DATA[20][4], DATA[20][5], DATA[20][6], DATA[20][7], DATA[20][8], DATA[20][9], DATA[20][10], DATA[20][11], DATA[20][12], DATA[20][13], DATA[20][14], DATA[20][15], DATA[19][0], DATA[19][1], DATA[19][2], DATA[19][3], DATA[19][4], DATA[19][5], DATA[19][6], DATA[19][7], DATA[19][8], DATA[19][9], DATA[19][10], DATA[19][11], DATA[19][12], DATA[19][13], DATA[19][14], DATA[19][15], DATA[18][0], DATA[18][1], DATA[18][2], DATA[18][3], DATA[18][4], DATA[18][5], DATA[18][6], DATA[18][7], DATA[18][8], DATA[18][9], DATA[18][10], DATA[18][11], DATA[18][12], DATA[18][13], DATA[18][14], DATA[18][15], DATA[17][0], DATA[17][1], DATA[17][2], DATA[17][3], DATA[17][4], DATA[17][5], DATA[17][6], DATA[17][7], DATA[17][8], DATA[17][9], DATA[17][10], DATA[17][11], DATA[17][12], DATA[17][13], DATA[17][14], DATA[17][15], DATA[16][0], DATA[16][1], DATA[16][2], DATA[16][3], DATA[16][4], DATA[16][5], DATA[16][6], DATA[16][7], DATA[16][8], DATA[16][9], DATA[16][10], DATA[16][11], DATA[16][12], DATA[16][13], DATA[16][14], DATA[16][15], DATA[15][0], DATA[15][1], DATA[15][2], DATA[15][3], DATA[15][4], DATA[15][5], DATA[15][6], DATA[15][7], DATA[15][8], DATA[15][9], DATA[15][10], DATA[15][11], DATA[15][12], DATA[15][13], DATA[15][14], DATA[15][15], DATA[14][0], DATA[14][1], DATA[14][2], DATA[14][3], DATA[14][4], DATA[14][5], DATA[14][6], DATA[14][7], DATA[14][8], DATA[14][9], DATA[14][10], DATA[14][11], DATA[14][12], DATA[14][13], DATA[14][14], DATA[14][15], DATA[13][0], DATA[13][1], DATA[13][2], DATA[13][3], DATA[13][4], DATA[13][5], DATA[13][6], DATA[13][7], DATA[13][8], DATA[13][9], DATA[13][10], DATA[13][11], DATA[13][12], DATA[13][13], DATA[13][14], DATA[13][15], DATA[12][0], DATA[12][1], DATA[12][2], DATA[12][3], DATA[12][4], DATA[12][5], DATA[12][6], DATA[12][7], DATA[12][8], DATA[12][9], DATA[12][10], DATA[12][11], DATA[12][12], DATA[12][13], DATA[12][14], DATA[12][15], DATA[11][0], DATA[11][1], DATA[11][2], DATA[11][3], DATA[11][4], DATA[11][5], DATA[11][6], DATA[11][7], DATA[11][8], DATA[11][9], DATA[11][10], DATA[11][11], DATA[11][12], DATA[11][13], DATA[11][14], DATA[11][15], DATA[10][0], DATA[10][1], DATA[10][2], DATA[10][3], DATA[10][4], DATA[10][5], DATA[10][6], DATA[10][7], DATA[10][8], DATA[10][9], DATA[10][10], DATA[10][11], DATA[10][12], DATA[10][13], DATA[10][14], DATA[10][15], DATA[9][0], DATA[9][1], DATA[9][2], DATA[9][3], DATA[9][4], DATA[9][5], DATA[9][6], DATA[9][7], DATA[9][8], DATA[9][9], DATA[9][10], DATA[9][11], DATA[9][12], DATA[9][13], DATA[9][14], DATA[9][15], DATA[8][0], DATA[8][1], DATA[8][2], DATA[8][3], DATA[8][4], DATA[8][5], DATA[8][6], DATA[8][7], DATA[8][8], DATA[8][9], DATA[8][10], DATA[8][11], DATA[8][12], DATA[8][13], DATA[8][14], DATA[8][15], DATA[7][0], DATA[7][1], DATA[7][2], DATA[7][3], DATA[7][4], DATA[7][5], DATA[7][6], DATA[7][7], DATA[7][8], DATA[7][9], DATA[7][10], DATA[7][11], DATA[7][12], DATA[7][13], DATA[7][14], DATA[7][15], DATA[6][0], DATA[6][1], DATA[6][2], DATA[6][3], DATA[6][4], DATA[6][5], DATA[6][6], DATA[6][7], DATA[6][8], DATA[6][9], DATA[6][10], DATA[6][11], DATA[6][12], DATA[6][13], DATA[6][14], DATA[6][15], DATA[5][0], DATA[5][1], DATA[5][2], DATA[5][3], DATA[5][4], DATA[5][5], DATA[5][6], DATA[5][7], DATA[5][8], DATA[5][9], DATA[5][10], DATA[5][11], DATA[5][12], DATA[5][13], DATA[5][14], DATA[5][15], DATA[4][0], DATA[4][1], DATA[4][2], DATA[4][3], DATA[4][4], DATA[4][5], DATA[4][6], DATA[4][7], DATA[4][8], DATA[4][9], DATA[4][10], DATA[4][11], DATA[4][12], DATA[4][13], DATA[4][14], DATA[4][15], DATA[3][0], DATA[3][1], DATA[3][2], DATA[3][3], DATA[3][4], DATA[3][5], DATA[3][6], DATA[3][7], DATA[3][8], DATA[3][9], DATA[3][10], DATA[3][11], DATA[3][12], DATA[3][13], DATA[3][14], DATA[3][15], DATA[2][0], DATA[2][1], DATA[2][2], DATA[2][3], DATA[2][4], DATA[2][5], DATA[2][6], DATA[2][7], DATA[2][8], DATA[2][9], DATA[2][10], DATA[2][11], DATA[2][12], DATA[2][13], DATA[2][14], DATA[2][15], DATA[1][0], DATA[1][1], DATA[1][2], DATA[1][3], DATA[1][4], DATA[1][5], DATA[1][6], DATA[1][7], DATA[1][8], DATA[1][9], DATA[1][10], DATA[1][11], DATA[1][12], DATA[1][13], DATA[1][14], DATA[1][15], DATA[0][0], DATA[0][1], DATA[0][2], DATA[0][3], DATA[0][4], DATA[0][5], DATA[0][6], DATA[0][7], DATA[0][8], DATA[0][9], DATA[0][10], DATA[0][11], DATA[0][12], DATA[0][13], DATA[0][14], DATA[0][15]];
			}

			// wire CELL[0].IMUX_LC_I0[0]          BRAM.WADDR[0]
			// wire CELL[0].IMUX_LC_I0[1]          BRAM.WADDR[1]
			// wire CELL[0].IMUX_LC_I0[2]          BRAM.WADDR[2]
			// wire CELL[0].IMUX_LC_I0[3]          BRAM.WADDR[3]
			// wire CELL[0].IMUX_LC_I0[4]          BRAM.WADDR[4]
			// wire CELL[0].IMUX_LC_I0[5]          BRAM.WADDR[5]
			// wire CELL[0].IMUX_LC_I0[6]          BRAM.WADDR[6]
			// wire CELL[0].IMUX_LC_I0[7]          BRAM.WADDR[7]
			// wire CELL[0].IMUX_LC_I1[0]          BRAM.WDATA[0]
			// wire CELL[0].IMUX_LC_I1[1]          BRAM.WDATA[1]
			// wire CELL[0].IMUX_LC_I1[2]          BRAM.WDATA[2]
			// wire CELL[0].IMUX_LC_I1[3]          BRAM.WDATA[3]
			// wire CELL[0].IMUX_LC_I1[4]          BRAM.WDATA[4]
			// wire CELL[0].IMUX_LC_I1[5]          BRAM.WDATA[5]
			// wire CELL[0].IMUX_LC_I1[6]          BRAM.WDATA[6]
			// wire CELL[0].IMUX_LC_I1[7]          BRAM.WDATA[7]
			// wire CELL[0].IMUX_LC_I2[0]          BRAM.WADDR[8]
			// wire CELL[0].IMUX_LC_I2[1]          BRAM.WADDR[9]
			// wire CELL[0].IMUX_LC_I2[2]          BRAM.WADDR[10]
			// wire CELL[0].IMUX_LC_I3[0]          BRAM.MASK[0]
			// wire CELL[0].IMUX_LC_I3[1]          BRAM.MASK[1]
			// wire CELL[0].IMUX_LC_I3[2]          BRAM.MASK[2]
			// wire CELL[0].IMUX_LC_I3[3]          BRAM.MASK[3]
			// wire CELL[0].IMUX_LC_I3[4]          BRAM.MASK[4]
			// wire CELL[0].IMUX_LC_I3[5]          BRAM.MASK[5]
			// wire CELL[0].IMUX_LC_I3[6]          BRAM.MASK[6]
			// wire CELL[0].IMUX_LC_I3[7]          BRAM.MASK[7]
			// wire CELL[0].IMUX_CLK_OPTINV        BRAM.WCLK
			// wire CELL[0].IMUX_RST               BRAM.WE
			// wire CELL[0].IMUX_CE                BRAM.WCLKE
			// wire CELL[0].OUT_LC[0]              BRAM.RDATA[0]
			// wire CELL[0].OUT_LC[1]              BRAM.RDATA[1]
			// wire CELL[0].OUT_LC[2]              BRAM.RDATA[2]
			// wire CELL[0].OUT_LC[3]              BRAM.RDATA[3]
			// wire CELL[0].OUT_LC[4]              BRAM.RDATA[4]
			// wire CELL[0].OUT_LC[5]              BRAM.RDATA[5]
			// wire CELL[0].OUT_LC[6]              BRAM.RDATA[6]
			// wire CELL[0].OUT_LC[7]              BRAM.RDATA[7]
			// wire CELL[1].IMUX_LC_I0[0]          BRAM.RADDR[0]
			// wire CELL[1].IMUX_LC_I0[1]          BRAM.RADDR[1]
			// wire CELL[1].IMUX_LC_I0[2]          BRAM.RADDR[2]
			// wire CELL[1].IMUX_LC_I0[3]          BRAM.RADDR[3]
			// wire CELL[1].IMUX_LC_I0[4]          BRAM.RADDR[4]
			// wire CELL[1].IMUX_LC_I0[5]          BRAM.RADDR[5]
			// wire CELL[1].IMUX_LC_I0[6]          BRAM.RADDR[6]
			// wire CELL[1].IMUX_LC_I0[7]          BRAM.RADDR[7]
			// wire CELL[1].IMUX_LC_I1[0]          BRAM.WDATA[8]
			// wire CELL[1].IMUX_LC_I1[1]          BRAM.WDATA[9]
			// wire CELL[1].IMUX_LC_I1[2]          BRAM.WDATA[10]
			// wire CELL[1].IMUX_LC_I1[3]          BRAM.WDATA[11]
			// wire CELL[1].IMUX_LC_I1[4]          BRAM.WDATA[12]
			// wire CELL[1].IMUX_LC_I1[5]          BRAM.WDATA[13]
			// wire CELL[1].IMUX_LC_I1[6]          BRAM.WDATA[14]
			// wire CELL[1].IMUX_LC_I1[7]          BRAM.WDATA[15]
			// wire CELL[1].IMUX_LC_I2[0]          BRAM.RADDR[8]
			// wire CELL[1].IMUX_LC_I2[1]          BRAM.RADDR[9]
			// wire CELL[1].IMUX_LC_I2[2]          BRAM.RADDR[10]
			// wire CELL[1].IMUX_LC_I3[0]          BRAM.MASK[8]
			// wire CELL[1].IMUX_LC_I3[1]          BRAM.MASK[9]
			// wire CELL[1].IMUX_LC_I3[2]          BRAM.MASK[10]
			// wire CELL[1].IMUX_LC_I3[3]          BRAM.MASK[11]
			// wire CELL[1].IMUX_LC_I3[4]          BRAM.MASK[12]
			// wire CELL[1].IMUX_LC_I3[5]          BRAM.MASK[13]
			// wire CELL[1].IMUX_LC_I3[6]          BRAM.MASK[14]
			// wire CELL[1].IMUX_LC_I3[7]          BRAM.MASK[15]
			// wire CELL[1].IMUX_CLK_OPTINV        BRAM.RCLK
			// wire CELL[1].IMUX_RST               BRAM.RE
			// wire CELL[1].IMUX_CE                BRAM.RCLKE
			// wire CELL[1].OUT_LC[0]              BRAM.RDATA[8]
			// wire CELL[1].OUT_LC[1]              BRAM.RDATA[9]
			// wire CELL[1].OUT_LC[2]              BRAM.RDATA[10]
			// wire CELL[1].OUT_LC[3]              BRAM.RDATA[11]
			// wire CELL[1].OUT_LC[4]              BRAM.RDATA[12]
			// wire CELL[1].OUT_LC[5]              BRAM.RDATA[13]
			// wire CELL[1].OUT_LC[6]              BRAM.RDATA[14]
			// wire CELL[1].OUT_LC[7]              BRAM.RDATA[15]
		}

		tile_class BRAM_P08 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Horizontal (16, 42);
			bitrect MAIN[1]: Horizontal (16, 42);
			bitrect DATA: Horizontal (256, 16);

			bel BRAM {
				input MASK[0] = CELL[1].IMUX_LC_I3[7];
				input MASK[1] = CELL[1].IMUX_LC_I3[6];
				input MASK[2] = CELL[1].IMUX_LC_I3[5];
				input MASK[3] = CELL[1].IMUX_LC_I3[4];
				input MASK[4] = CELL[1].IMUX_LC_I3[3];
				input MASK[5] = CELL[1].IMUX_LC_I3[2];
				input MASK[6] = CELL[1].IMUX_LC_I3[1];
				input MASK[7] = CELL[1].IMUX_LC_I3[0];
				input MASK[8] = CELL[0].IMUX_LC_I3[7];
				input MASK[9] = CELL[0].IMUX_LC_I3[6];
				input MASK[10] = CELL[0].IMUX_LC_I3[5];
				input MASK[11] = CELL[0].IMUX_LC_I3[4];
				input MASK[12] = CELL[0].IMUX_LC_I3[3];
				input MASK[13] = CELL[0].IMUX_LC_I3[2];
				input MASK[14] = CELL[0].IMUX_LC_I3[1];
				input MASK[15] = CELL[0].IMUX_LC_I3[0];
				input WADDR[0] = CELL[1].IMUX_LC_I0[7];
				input WADDR[1] = CELL[1].IMUX_LC_I0[6];
				input WADDR[2] = CELL[1].IMUX_LC_I0[5];
				input WADDR[3] = CELL[1].IMUX_LC_I0[4];
				input WADDR[4] = CELL[1].IMUX_LC_I0[3];
				input WADDR[5] = CELL[1].IMUX_LC_I0[2];
				input WADDR[6] = CELL[1].IMUX_LC_I0[1];
				input WADDR[7] = CELL[1].IMUX_LC_I0[0];
				input WADDR[8] = CELL[1].IMUX_LC_I2[7];
				input WADDR[9] = CELL[1].IMUX_LC_I2[6];
				input WADDR[10] = CELL[1].IMUX_LC_I2[5];
				input RADDR[0] = CELL[0].IMUX_LC_I0[7];
				input RADDR[1] = CELL[0].IMUX_LC_I0[6];
				input RADDR[2] = CELL[0].IMUX_LC_I0[5];
				input RADDR[3] = CELL[0].IMUX_LC_I0[4];
				input RADDR[4] = CELL[0].IMUX_LC_I0[3];
				input RADDR[5] = CELL[0].IMUX_LC_I0[2];
				input RADDR[6] = CELL[0].IMUX_LC_I0[1];
				input RADDR[7] = CELL[0].IMUX_LC_I0[0];
				input RADDR[8] = CELL[0].IMUX_LC_I2[7];
				input RADDR[9] = CELL[0].IMUX_LC_I2[6];
				input RADDR[10] = CELL[0].IMUX_LC_I2[5];
				input WDATA[0] = CELL[1].IMUX_LC_I1[7];
				input WDATA[1] = CELL[1].IMUX_LC_I1[6];
				input WDATA[2] = CELL[1].IMUX_LC_I1[5];
				input WDATA[3] = CELL[1].IMUX_LC_I1[4];
				input WDATA[4] = CELL[1].IMUX_LC_I1[3];
				input WDATA[5] = CELL[1].IMUX_LC_I1[2];
				input WDATA[6] = CELL[1].IMUX_LC_I1[1];
				input WDATA[7] = CELL[1].IMUX_LC_I1[0];
				input WDATA[8] = CELL[0].IMUX_LC_I1[7];
				input WDATA[9] = CELL[0].IMUX_LC_I1[6];
				input WDATA[10] = CELL[0].IMUX_LC_I1[5];
				input WDATA[11] = CELL[0].IMUX_LC_I1[4];
				input WDATA[12] = CELL[0].IMUX_LC_I1[3];
				input WDATA[13] = CELL[0].IMUX_LC_I1[2];
				input WDATA[14] = CELL[0].IMUX_LC_I1[1];
				input WDATA[15] = CELL[0].IMUX_LC_I1[0];
				input WCLK = CELL[1].IMUX_CLK_OPTINV;
				input WCLKE = CELL[1].IMUX_CE;
				input WE = CELL[1].IMUX_RST;
				input RCLK = CELL[0].IMUX_CLK_OPTINV;
				input RCLKE = CELL[0].IMUX_CE;
				input RE = CELL[0].IMUX_RST;
				output RDATA[0] = CELL[1].OUT_LC[7];
				output RDATA[1] = CELL[1].OUT_LC[6];
				output RDATA[2] = CELL[1].OUT_LC[5];
				output RDATA[3] = CELL[1].OUT_LC[4];
				output RDATA[4] = CELL[1].OUT_LC[3];
				output RDATA[5] = CELL[1].OUT_LC[2];
				output RDATA[6] = CELL[1].OUT_LC[1];
				output RDATA[7] = CELL[1].OUT_LC[0];
				output RDATA[8] = CELL[0].OUT_LC[7];
				output RDATA[9] = CELL[0].OUT_LC[6];
				output RDATA[10] = CELL[0].OUT_LC[5];
				output RDATA[11] = CELL[0].OUT_LC[4];
				output RDATA[12] = CELL[0].OUT_LC[3];
				output RDATA[13] = CELL[0].OUT_LC[2];
				output RDATA[14] = CELL[0].OUT_LC[1];
				output RDATA[15] = CELL[0].OUT_LC[0];
				attribute ENABLE @MAIN[0][1][7];
				attribute WRITE_MODE @[MAIN[1][0][7], MAIN[1][1][7]] {
					_0 = 0b00,
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
				}
				attribute READ_MODE @[MAIN[1][2][7], MAIN[1][3][7]] {
					_0 = 0b00,
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
				}
				attribute CASCADE_IN_WADDR @MAIN[1][5][7];
				attribute CASCADE_OUT_WADDR @MAIN[1][4][7];
				attribute CASCADE_IN_RADDR @MAIN[1][7][7];
				attribute CASCADE_OUT_RADDR @MAIN[1][6][7];
				attribute INIT @[DATA[255][0], DATA[255][1], DATA[255][2], DATA[255][3], DATA[255][4], DATA[255][5], DATA[255][6], DATA[255][7], DATA[255][8], DATA[255][9], DATA[255][10], DATA[255][11], DATA[255][12], DATA[255][13], DATA[255][14], DATA[255][15], DATA[254][0], DATA[254][1], DATA[254][2], DATA[254][3], DATA[254][4], DATA[254][5], DATA[254][6], DATA[254][7], DATA[254][8], DATA[254][9], DATA[254][10], DATA[254][11], DATA[254][12], DATA[254][13], DATA[254][14], DATA[254][15], DATA[253][0], DATA[253][1], DATA[253][2], DATA[253][3], DATA[253][4], DATA[253][5], DATA[253][6], DATA[253][7], DATA[253][8], DATA[253][9], DATA[253][10], DATA[253][11], DATA[253][12], DATA[253][13], DATA[253][14], DATA[253][15], DATA[252][0], DATA[252][1], DATA[252][2], DATA[252][3], DATA[252][4], DATA[252][5], DATA[252][6], DATA[252][7], DATA[252][8], DATA[252][9], DATA[252][10], DATA[252][11], DATA[252][12], DATA[252][13], DATA[252][14], DATA[252][15], DATA[251][0], DATA[251][1], DATA[251][2], DATA[251][3], DATA[251][4], DATA[251][5], DATA[251][6], DATA[251][7], DATA[251][8], DATA[251][9], DATA[251][10], DATA[251][11], DATA[251][12], DATA[251][13], DATA[251][14], DATA[251][15], DATA[250][0], DATA[250][1], DATA[250][2], DATA[250][3], DATA[250][4], DATA[250][5], DATA[250][6], DATA[250][7], DATA[250][8], DATA[250][9], DATA[250][10], DATA[250][11], DATA[250][12], DATA[250][13], DATA[250][14], DATA[250][15], DATA[249][0], DATA[249][1], DATA[249][2], DATA[249][3], DATA[249][4], DATA[249][5], DATA[249][6], DATA[249][7], DATA[249][8], DATA[249][9], DATA[249][10], DATA[249][11], DATA[249][12], DATA[249][13], DATA[249][14], DATA[249][15], DATA[248][0], DATA[248][1], DATA[248][2], DATA[248][3], DATA[248][4], DATA[248][5], DATA[248][6], DATA[248][7], DATA[248][8], DATA[248][9], DATA[248][10], DATA[248][11], DATA[248][12], DATA[248][13], DATA[248][14], DATA[248][15], DATA[247][0], DATA[247][1], DATA[247][2], DATA[247][3], DATA[247][4], DATA[247][5], DATA[247][6], DATA[247][7], DATA[247][8], DATA[247][9], DATA[247][10], DATA[247][11], DATA[247][12], DATA[247][13], DATA[247][14], DATA[247][15], DATA[246][0], DATA[246][1], DATA[246][2], DATA[246][3], DATA[246][4], DATA[246][5], DATA[246][6], DATA[246][7], DATA[246][8], DATA[246][9], DATA[246][10], DATA[246][11], DATA[246][12], DATA[246][13], DATA[246][14], DATA[246][15], DATA[245][0], DATA[245][1], DATA[245][2], DATA[245][3], DATA[245][4], DATA[245][5], DATA[245][6], DATA[245][7], DATA[245][8], DATA[245][9], DATA[245][10], DATA[245][11], DATA[245][12], DATA[245][13], DATA[245][14], DATA[245][15], DATA[244][0], DATA[244][1], DATA[244][2], DATA[244][3], DATA[244][4], DATA[244][5], DATA[244][6], DATA[244][7], DATA[244][8], DATA[244][9], DATA[244][10], DATA[244][11], DATA[244][12], DATA[244][13], DATA[244][14], DATA[244][15], DATA[243][0], DATA[243][1], DATA[243][2], DATA[243][3], DATA[243][4], DATA[243][5], DATA[243][6], DATA[243][7], DATA[243][8], DATA[243][9], DATA[243][10], DATA[243][11], DATA[243][12], DATA[243][13], DATA[243][14], DATA[243][15], DATA[242][0], DATA[242][1], DATA[242][2], DATA[242][3], DATA[242][4], DATA[242][5], DATA[242][6], DATA[242][7], DATA[242][8], DATA[242][9], DATA[242][10], DATA[242][11], DATA[242][12], DATA[242][13], DATA[242][14], DATA[242][15], DATA[241][0], DATA[241][1], DATA[241][2], DATA[241][3], DATA[241][4], DATA[241][5], DATA[241][6], DATA[241][7], DATA[241][8], DATA[241][9], DATA[241][10], DATA[241][11], DATA[241][12], DATA[241][13], DATA[241][14], DATA[241][15], DATA[240][0], DATA[240][1], DATA[240][2], DATA[240][3], DATA[240][4], DATA[240][5], DATA[240][6], DATA[240][7], DATA[240][8], DATA[240][9], DATA[240][10], DATA[240][11], DATA[240][12], DATA[240][13], DATA[240][14], DATA[240][15], DATA[239][0], DATA[239][1], DATA[239][2], DATA[239][3], DATA[239][4], DATA[239][5], DATA[239][6], DATA[239][7], DATA[239][8], DATA[239][9], DATA[239][10], DATA[239][11], DATA[239][12], DATA[239][13], DATA[239][14], DATA[239][15], DATA[238][0], DATA[238][1], DATA[238][2], DATA[238][3], DATA[238][4], DATA[238][5], DATA[238][6], DATA[238][7], DATA[238][8], DATA[238][9], DATA[238][10], DATA[238][11], DATA[238][12], DATA[238][13], DATA[238][14], DATA[238][15], DATA[237][0], DATA[237][1], DATA[237][2], DATA[237][3], DATA[237][4], DATA[237][5], DATA[237][6], DATA[237][7], DATA[237][8], DATA[237][9], DATA[237][10], DATA[237][11], DATA[237][12], DATA[237][13], DATA[237][14], DATA[237][15], DATA[236][0], DATA[236][1], DATA[236][2], DATA[236][3], DATA[236][4], DATA[236][5], DATA[236][6], DATA[236][7], DATA[236][8], DATA[236][9], DATA[236][10], DATA[236][11], DATA[236][12], DATA[236][13], DATA[236][14], DATA[236][15], DATA[235][0], DATA[235][1], DATA[235][2], DATA[235][3], DATA[235][4], DATA[235][5], DATA[235][6], DATA[235][7], DATA[235][8], DATA[235][9], DATA[235][10], DATA[235][11], DATA[235][12], DATA[235][13], DATA[235][14], DATA[235][15], DATA[234][0], DATA[234][1], DATA[234][2], DATA[234][3], DATA[234][4], DATA[234][5], DATA[234][6], DATA[234][7], DATA[234][8], DATA[234][9], DATA[234][10], DATA[234][11], DATA[234][12], DATA[234][13], DATA[234][14], DATA[234][15], DATA[233][0], DATA[233][1], DATA[233][2], DATA[233][3], DATA[233][4], DATA[233][5], DATA[233][6], DATA[233][7], DATA[233][8], DATA[233][9], DATA[233][10], DATA[233][11], DATA[233][12], DATA[233][13], DATA[233][14], DATA[233][15], DATA[232][0], DATA[232][1], DATA[232][2], DATA[232][3], DATA[232][4], DATA[232][5], DATA[232][6], DATA[232][7], DATA[232][8], DATA[232][9], DATA[232][10], DATA[232][11], DATA[232][12], DATA[232][13], DATA[232][14], DATA[232][15], DATA[231][0], DATA[231][1], DATA[231][2], DATA[231][3], DATA[231][4], DATA[231][5], DATA[231][6], DATA[231][7], DATA[231][8], DATA[231][9], DATA[231][10], DATA[231][11], DATA[231][12], DATA[231][13], DATA[231][14], DATA[231][15], DATA[230][0], DATA[230][1], DATA[230][2], DATA[230][3], DATA[230][4], DATA[230][5], DATA[230][6], DATA[230][7], DATA[230][8], DATA[230][9], DATA[230][10], DATA[230][11], DATA[230][12], DATA[230][13], DATA[230][14], DATA[230][15], DATA[229][0], DATA[229][1], DATA[229][2], DATA[229][3], DATA[229][4], DATA[229][5], DATA[229][6], DATA[229][7], DATA[229][8], DATA[229][9], DATA[229][10], DATA[229][11], DATA[229][12], DATA[229][13], DATA[229][14], DATA[229][15], DATA[228][0], DATA[228][1], DATA[228][2], DATA[228][3], DATA[228][4], DATA[228][5], DATA[228][6], DATA[228][7], DATA[228][8], DATA[228][9], DATA[228][10], DATA[228][11], DATA[228][12], DATA[228][13], DATA[228][14], DATA[228][15], DATA[227][0], DATA[227][1], DATA[227][2], DATA[227][3], DATA[227][4], DATA[227][5], DATA[227][6], DATA[227][7], DATA[227][8], DATA[227][9], DATA[227][10], DATA[227][11], DATA[227][12], DATA[227][13], DATA[227][14], DATA[227][15], DATA[226][0], DATA[226][1], DATA[226][2], DATA[226][3], DATA[226][4], DATA[226][5], DATA[226][6], DATA[226][7], DATA[226][8], DATA[226][9], DATA[226][10], DATA[226][11], DATA[226][12], DATA[226][13], DATA[226][14], DATA[226][15], DATA[225][0], DATA[225][1], DATA[225][2], DATA[225][3], DATA[225][4], DATA[225][5], DATA[225][6], DATA[225][7], DATA[225][8], DATA[225][9], DATA[225][10], DATA[225][11], DATA[225][12], DATA[225][13], DATA[225][14], DATA[225][15], DATA[224][0], DATA[224][1], DATA[224][2], DATA[224][3], DATA[224][4], DATA[224][5], DATA[224][6], DATA[224][7], DATA[224][8], DATA[224][9], DATA[224][10], DATA[224][11], DATA[224][12], DATA[224][13], DATA[224][14], DATA[224][15], DATA[223][0], DATA[223][1], DATA[223][2], DATA[223][3], DATA[223][4], DATA[223][5], DATA[223][6], DATA[223][7], DATA[223][8], DATA[223][9], DATA[223][10], DATA[223][11], DATA[223][12], DATA[223][13], DATA[223][14], DATA[223][15], DATA[222][0], DATA[222][1], DATA[222][2], DATA[222][3], DATA[222][4], DATA[222][5], DATA[222][6], DATA[222][7], DATA[222][8], DATA[222][9], DATA[222][10], DATA[222][11], DATA[222][12], DATA[222][13], DATA[222][14], DATA[222][15], DATA[221][0], DATA[221][1], DATA[221][2], DATA[221][3], DATA[221][4], DATA[221][5], DATA[221][6], DATA[221][7], DATA[221][8], DATA[221][9], DATA[221][10], DATA[221][11], DATA[221][12], DATA[221][13], DATA[221][14], DATA[221][15], DATA[220][0], DATA[220][1], DATA[220][2], DATA[220][3], DATA[220][4], DATA[220][5], DATA[220][6], DATA[220][7], DATA[220][8], DATA[220][9], DATA[220][10], DATA[220][11], DATA[220][12], DATA[220][13], DATA[220][14], DATA[220][15], DATA[219][0], DATA[219][1], DATA[219][2], DATA[219][3], DATA[219][4], DATA[219][5], DATA[219][6], DATA[219][7], DATA[219][8], DATA[219][9], DATA[219][10], DATA[219][11], DATA[219][12], DATA[219][13], DATA[219][14], DATA[219][15], DATA[218][0], DATA[218][1], DATA[218][2], DATA[218][3], DATA[218][4], DATA[218][5], DATA[218][6], DATA[218][7], DATA[218][8], DATA[218][9], DATA[218][10], DATA[218][11], DATA[218][12], DATA[218][13], DATA[218][14], DATA[218][15], DATA[217][0], DATA[217][1], DATA[217][2], DATA[217][3], DATA[217][4], DATA[217][5], DATA[217][6], DATA[217][7], DATA[217][8], DATA[217][9], DATA[217][10], DATA[217][11], DATA[217][12], DATA[217][13], DATA[217][14], DATA[217][15], DATA[216][0], DATA[216][1], DATA[216][2], DATA[216][3], DATA[216][4], DATA[216][5], DATA[216][6], DATA[216][7], DATA[216][8], DATA[216][9], DATA[216][10], DATA[216][11], DATA[216][12], DATA[216][13], DATA[216][14], DATA[216][15], DATA[215][0], DATA[215][1], DATA[215][2], DATA[215][3], DATA[215][4], DATA[215][5], DATA[215][6], DATA[215][7], DATA[215][8], DATA[215][9], DATA[215][10], DATA[215][11], DATA[215][12], DATA[215][13], DATA[215][14], DATA[215][15], DATA[214][0], DATA[214][1], DATA[214][2], DATA[214][3], DATA[214][4], DATA[214][5], DATA[214][6], DATA[214][7], DATA[214][8], DATA[214][9], DATA[214][10], DATA[214][11], DATA[214][12], DATA[214][13], DATA[214][14], DATA[214][15], DATA[213][0], DATA[213][1], DATA[213][2], DATA[213][3], DATA[213][4], DATA[213][5], DATA[213][6], DATA[213][7], DATA[213][8], DATA[213][9], DATA[213][10], DATA[213][11], DATA[213][12], DATA[213][13], DATA[213][14], DATA[213][15], DATA[212][0], DATA[212][1], DATA[212][2], DATA[212][3], DATA[212][4], DATA[212][5], DATA[212][6], DATA[212][7], DATA[212][8], DATA[212][9], DATA[212][10], DATA[212][11], DATA[212][12], DATA[212][13], DATA[212][14], DATA[212][15], DATA[211][0], DATA[211][1], DATA[211][2], DATA[211][3], DATA[211][4], DATA[211][5], DATA[211][6], DATA[211][7], DATA[211][8], DATA[211][9], DATA[211][10], DATA[211][11], DATA[211][12], DATA[211][13], DATA[211][14], DATA[211][15], DATA[210][0], DATA[210][1], DATA[210][2], DATA[210][3], DATA[210][4], DATA[210][5], DATA[210][6], DATA[210][7], DATA[210][8], DATA[210][9], DATA[210][10], DATA[210][11], DATA[210][12], DATA[210][13], DATA[210][14], DATA[210][15], DATA[209][0], DATA[209][1], DATA[209][2], DATA[209][3], DATA[209][4], DATA[209][5], DATA[209][6], DATA[209][7], DATA[209][8], DATA[209][9], DATA[209][10], DATA[209][11], DATA[209][12], DATA[209][13], DATA[209][14], DATA[209][15], DATA[208][0], DATA[208][1], DATA[208][2], DATA[208][3], DATA[208][4], DATA[208][5], DATA[208][6], DATA[208][7], DATA[208][8], DATA[208][9], DATA[208][10], DATA[208][11], DATA[208][12], DATA[208][13], DATA[208][14], DATA[208][15], DATA[207][0], DATA[207][1], DATA[207][2], DATA[207][3], DATA[207][4], DATA[207][5], DATA[207][6], DATA[207][7], DATA[207][8], DATA[207][9], DATA[207][10], DATA[207][11], DATA[207][12], DATA[207][13], DATA[207][14], DATA[207][15], DATA[206][0], DATA[206][1], DATA[206][2], DATA[206][3], DATA[206][4], DATA[206][5], DATA[206][6], DATA[206][7], DATA[206][8], DATA[206][9], DATA[206][10], DATA[206][11], DATA[206][12], DATA[206][13], DATA[206][14], DATA[206][15], DATA[205][0], DATA[205][1], DATA[205][2], DATA[205][3], DATA[205][4], DATA[205][5], DATA[205][6], DATA[205][7], DATA[205][8], DATA[205][9], DATA[205][10], DATA[205][11], DATA[205][12], DATA[205][13], DATA[205][14], DATA[205][15], DATA[204][0], DATA[204][1], DATA[204][2], DATA[204][3], DATA[204][4], DATA[204][5], DATA[204][6], DATA[204][7], DATA[204][8], DATA[204][9], DATA[204][10], DATA[204][11], DATA[204][12], DATA[204][13], DATA[204][14], DATA[204][15], DATA[203][0], DATA[203][1], DATA[203][2], DATA[203][3], DATA[203][4], DATA[203][5], DATA[203][6], DATA[203][7], DATA[203][8], DATA[203][9], DATA[203][10], DATA[203][11], DATA[203][12], DATA[203][13], DATA[203][14], DATA[203][15], DATA[202][0], DATA[202][1], DATA[202][2], DATA[202][3], DATA[202][4], DATA[202][5], DATA[202][6], DATA[202][7], DATA[202][8], DATA[202][9], DATA[202][10], DATA[202][11], DATA[202][12], DATA[202][13], DATA[202][14], DATA[202][15], DATA[201][0], DATA[201][1], DATA[201][2], DATA[201][3], DATA[201][4], DATA[201][5], DATA[201][6], DATA[201][7], DATA[201][8], DATA[201][9], DATA[201][10], DATA[201][11], DATA[201][12], DATA[201][13], DATA[201][14], DATA[201][15], DATA[200][0], DATA[200][1], DATA[200][2], DATA[200][3], DATA[200][4], DATA[200][5], DATA[200][6], DATA[200][7], DATA[200][8], DATA[200][9], DATA[200][10], DATA[200][11], DATA[200][12], DATA[200][13], DATA[200][14], DATA[200][15], DATA[199][0], DATA[199][1], DATA[199][2], DATA[199][3], DATA[199][4], DATA[199][5], DATA[199][6], DATA[199][7], DATA[199][8], DATA[199][9], DATA[199][10], DATA[199][11], DATA[199][12], DATA[199][13], DATA[199][14], DATA[199][15], DATA[198][0], DATA[198][1], DATA[198][2], DATA[198][3], DATA[198][4], DATA[198][5], DATA[198][6], DATA[198][7], DATA[198][8], DATA[198][9], DATA[198][10], DATA[198][11], DATA[198][12], DATA[198][13], DATA[198][14], DATA[198][15], DATA[197][0], DATA[197][1], DATA[197][2], DATA[197][3], DATA[197][4], DATA[197][5], DATA[197][6], DATA[197][7], DATA[197][8], DATA[197][9], DATA[197][10], DATA[197][11], DATA[197][12], DATA[197][13], DATA[197][14], DATA[197][15], DATA[196][0], DATA[196][1], DATA[196][2], DATA[196][3], DATA[196][4], DATA[196][5], DATA[196][6], DATA[196][7], DATA[196][8], DATA[196][9], DATA[196][10], DATA[196][11], DATA[196][12], DATA[196][13], DATA[196][14], DATA[196][15], DATA[195][0], DATA[195][1], DATA[195][2], DATA[195][3], DATA[195][4], DATA[195][5], DATA[195][6], DATA[195][7], DATA[195][8], DATA[195][9], DATA[195][10], DATA[195][11], DATA[195][12], DATA[195][13], DATA[195][14], DATA[195][15], DATA[194][0], DATA[194][1], DATA[194][2], DATA[194][3], DATA[194][4], DATA[194][5], DATA[194][6], DATA[194][7], DATA[194][8], DATA[194][9], DATA[194][10], DATA[194][11], DATA[194][12], DATA[194][13], DATA[194][14], DATA[194][15], DATA[193][0], DATA[193][1], DATA[193][2], DATA[193][3], DATA[193][4], DATA[193][5], DATA[193][6], DATA[193][7], DATA[193][8], DATA[193][9], DATA[193][10], DATA[193][11], DATA[193][12], DATA[193][13], DATA[193][14], DATA[193][15], DATA[192][0], DATA[192][1], DATA[192][2], DATA[192][3], DATA[192][4], DATA[192][5], DATA[192][6], DATA[192][7], DATA[192][8], DATA[192][9], DATA[192][10], DATA[192][11], DATA[192][12], DATA[192][13], DATA[192][14], DATA[192][15], DATA[191][0], DATA[191][1], DATA[191][2], DATA[191][3], DATA[191][4], DATA[191][5], DATA[191][6], DATA[191][7], DATA[191][8], DATA[191][9], DATA[191][10], DATA[191][11], DATA[191][12], DATA[191][13], DATA[191][14], DATA[191][15], DATA[190][0], DATA[190][1], DATA[190][2], DATA[190][3], DATA[190][4], DATA[190][5], DATA[190][6], DATA[190][7], DATA[190][8], DATA[190][9], DATA[190][10], DATA[190][11], DATA[190][12], DATA[190][13], DATA[190][14], DATA[190][15], DATA[189][0], DATA[189][1], DATA[189][2], DATA[189][3], DATA[189][4], DATA[189][5], DATA[189][6], DATA[189][7], DATA[189][8], DATA[189][9], DATA[189][10], DATA[189][11], DATA[189][12], DATA[189][13], DATA[189][14], DATA[189][15], DATA[188][0], DATA[188][1], DATA[188][2], DATA[188][3], DATA[188][4], DATA[188][5], DATA[188][6], DATA[188][7], DATA[188][8], DATA[188][9], DATA[188][10], DATA[188][11], DATA[188][12], DATA[188][13], DATA[188][14], DATA[188][15], DATA[187][0], DATA[187][1], DATA[187][2], DATA[187][3], DATA[187][4], DATA[187][5], DATA[187][6], DATA[187][7], DATA[187][8], DATA[187][9], DATA[187][10], DATA[187][11], DATA[187][12], DATA[187][13], DATA[187][14], DATA[187][15], DATA[186][0], DATA[186][1], DATA[186][2], DATA[186][3], DATA[186][4], DATA[186][5], DATA[186][6], DATA[186][7], DATA[186][8], DATA[186][9], DATA[186][10], DATA[186][11], DATA[186][12], DATA[186][13], DATA[186][14], DATA[186][15], DATA[185][0], DATA[185][1], DATA[185][2], DATA[185][3], DATA[185][4], DATA[185][5], DATA[185][6], DATA[185][7], DATA[185][8], DATA[185][9], DATA[185][10], DATA[185][11], DATA[185][12], DATA[185][13], DATA[185][14], DATA[185][15], DATA[184][0], DATA[184][1], DATA[184][2], DATA[184][3], DATA[184][4], DATA[184][5], DATA[184][6], DATA[184][7], DATA[184][8], DATA[184][9], DATA[184][10], DATA[184][11], DATA[184][12], DATA[184][13], DATA[184][14], DATA[184][15], DATA[183][0], DATA[183][1], DATA[183][2], DATA[183][3], DATA[183][4], DATA[183][5], DATA[183][6], DATA[183][7], DATA[183][8], DATA[183][9], DATA[183][10], DATA[183][11], DATA[183][12], DATA[183][13], DATA[183][14], DATA[183][15], DATA[182][0], DATA[182][1], DATA[182][2], DATA[182][3], DATA[182][4], DATA[182][5], DATA[182][6], DATA[182][7], DATA[182][8], DATA[182][9], DATA[182][10], DATA[182][11], DATA[182][12], DATA[182][13], DATA[182][14], DATA[182][15], DATA[181][0], DATA[181][1], DATA[181][2], DATA[181][3], DATA[181][4], DATA[181][5], DATA[181][6], DATA[181][7], DATA[181][8], DATA[181][9], DATA[181][10], DATA[181][11], DATA[181][12], DATA[181][13], DATA[181][14], DATA[181][15], DATA[180][0], DATA[180][1], DATA[180][2], DATA[180][3], DATA[180][4], DATA[180][5], DATA[180][6], DATA[180][7], DATA[180][8], DATA[180][9], DATA[180][10], DATA[180][11], DATA[180][12], DATA[180][13], DATA[180][14], DATA[180][15], DATA[179][0], DATA[179][1], DATA[179][2], DATA[179][3], DATA[179][4], DATA[179][5], DATA[179][6], DATA[179][7], DATA[179][8], DATA[179][9], DATA[179][10], DATA[179][11], DATA[179][12], DATA[179][13], DATA[179][14], DATA[179][15], DATA[178][0], DATA[178][1], DATA[178][2], DATA[178][3], DATA[178][4], DATA[178][5], DATA[178][6], DATA[178][7], DATA[178][8], DATA[178][9], DATA[178][10], DATA[178][11], DATA[178][12], DATA[178][13], DATA[178][14], DATA[178][15], DATA[177][0], DATA[177][1], DATA[177][2], DATA[177][3], DATA[177][4], DATA[177][5], DATA[177][6], DATA[177][7], DATA[177][8], DATA[177][9], DATA[177][10], DATA[177][11], DATA[177][12], DATA[177][13], DATA[177][14], DATA[177][15], DATA[176][0], DATA[176][1], DATA[176][2], DATA[176][3], DATA[176][4], DATA[176][5], DATA[176][6], DATA[176][7], DATA[176][8], DATA[176][9], DATA[176][10], DATA[176][11], DATA[176][12], DATA[176][13], DATA[176][14], DATA[176][15], DATA[175][0], DATA[175][1], DATA[175][2], DATA[175][3], DATA[175][4], DATA[175][5], DATA[175][6], DATA[175][7], DATA[175][8], DATA[175][9], DATA[175][10], DATA[175][11], DATA[175][12], DATA[175][13], DATA[175][14], DATA[175][15], DATA[174][0], DATA[174][1], DATA[174][2], DATA[174][3], DATA[174][4], DATA[174][5], DATA[174][6], DATA[174][7], DATA[174][8], DATA[174][9], DATA[174][10], DATA[174][11], DATA[174][12], DATA[174][13], DATA[174][14], DATA[174][15], DATA[173][0], DATA[173][1], DATA[173][2], DATA[173][3], DATA[173][4], DATA[173][5], DATA[173][6], DATA[173][7], DATA[173][8], DATA[173][9], DATA[173][10], DATA[173][11], DATA[173][12], DATA[173][13], DATA[173][14], DATA[173][15], DATA[172][0], DATA[172][1], DATA[172][2], DATA[172][3], DATA[172][4], DATA[172][5], DATA[172][6], DATA[172][7], DATA[172][8], DATA[172][9], DATA[172][10], DATA[172][11], DATA[172][12], DATA[172][13], DATA[172][14], DATA[172][15], DATA[171][0], DATA[171][1], DATA[171][2], DATA[171][3], DATA[171][4], DATA[171][5], DATA[171][6], DATA[171][7], DATA[171][8], DATA[171][9], DATA[171][10], DATA[171][11], DATA[171][12], DATA[171][13], DATA[171][14], DATA[171][15], DATA[170][0], DATA[170][1], DATA[170][2], DATA[170][3], DATA[170][4], DATA[170][5], DATA[170][6], DATA[170][7], DATA[170][8], DATA[170][9], DATA[170][10], DATA[170][11], DATA[170][12], DATA[170][13], DATA[170][14], DATA[170][15], DATA[169][0], DATA[169][1], DATA[169][2], DATA[169][3], DATA[169][4], DATA[169][5], DATA[169][6], DATA[169][7], DATA[169][8], DATA[169][9], DATA[169][10], DATA[169][11], DATA[169][12], DATA[169][13], DATA[169][14], DATA[169][15], DATA[168][0], DATA[168][1], DATA[168][2], DATA[168][3], DATA[168][4], DATA[168][5], DATA[168][6], DATA[168][7], DATA[168][8], DATA[168][9], DATA[168][10], DATA[168][11], DATA[168][12], DATA[168][13], DATA[168][14], DATA[168][15], DATA[167][0], DATA[167][1], DATA[167][2], DATA[167][3], DATA[167][4], DATA[167][5], DATA[167][6], DATA[167][7], DATA[167][8], DATA[167][9], DATA[167][10], DATA[167][11], DATA[167][12], DATA[167][13], DATA[167][14], DATA[167][15], DATA[166][0], DATA[166][1], DATA[166][2], DATA[166][3], DATA[166][4], DATA[166][5], DATA[166][6], DATA[166][7], DATA[166][8], DATA[166][9], DATA[166][10], DATA[166][11], DATA[166][12], DATA[166][13], DATA[166][14], DATA[166][15], DATA[165][0], DATA[165][1], DATA[165][2], DATA[165][3], DATA[165][4], DATA[165][5], DATA[165][6], DATA[165][7], DATA[165][8], DATA[165][9], DATA[165][10], DATA[165][11], DATA[165][12], DATA[165][13], DATA[165][14], DATA[165][15], DATA[164][0], DATA[164][1], DATA[164][2], DATA[164][3], DATA[164][4], DATA[164][5], DATA[164][6], DATA[164][7], DATA[164][8], DATA[164][9], DATA[164][10], DATA[164][11], DATA[164][12], DATA[164][13], DATA[164][14], DATA[164][15], DATA[163][0], DATA[163][1], DATA[163][2], DATA[163][3], DATA[163][4], DATA[163][5], DATA[163][6], DATA[163][7], DATA[163][8], DATA[163][9], DATA[163][10], DATA[163][11], DATA[163][12], DATA[163][13], DATA[163][14], DATA[163][15], DATA[162][0], DATA[162][1], DATA[162][2], DATA[162][3], DATA[162][4], DATA[162][5], DATA[162][6], DATA[162][7], DATA[162][8], DATA[162][9], DATA[162][10], DATA[162][11], DATA[162][12], DATA[162][13], DATA[162][14], DATA[162][15], DATA[161][0], DATA[161][1], DATA[161][2], DATA[161][3], DATA[161][4], DATA[161][5], DATA[161][6], DATA[161][7], DATA[161][8], DATA[161][9], DATA[161][10], DATA[161][11], DATA[161][12], DATA[161][13], DATA[161][14], DATA[161][15], DATA[160][0], DATA[160][1], DATA[160][2], DATA[160][3], DATA[160][4], DATA[160][5], DATA[160][6], DATA[160][7], DATA[160][8], DATA[160][9], DATA[160][10], DATA[160][11], DATA[160][12], DATA[160][13], DATA[160][14], DATA[160][15], DATA[159][0], DATA[159][1], DATA[159][2], DATA[159][3], DATA[159][4], DATA[159][5], DATA[159][6], DATA[159][7], DATA[159][8], DATA[159][9], DATA[159][10], DATA[159][11], DATA[159][12], DATA[159][13], DATA[159][14], DATA[159][15], DATA[158][0], DATA[158][1], DATA[158][2], DATA[158][3], DATA[158][4], DATA[158][5], DATA[158][6], DATA[158][7], DATA[158][8], DATA[158][9], DATA[158][10], DATA[158][11], DATA[158][12], DATA[158][13], DATA[158][14], DATA[158][15], DATA[157][0], DATA[157][1], DATA[157][2], DATA[157][3], DATA[157][4], DATA[157][5], DATA[157][6], DATA[157][7], DATA[157][8], DATA[157][9], DATA[157][10], DATA[157][11], DATA[157][12], DATA[157][13], DATA[157][14], DATA[157][15], DATA[156][0], DATA[156][1], DATA[156][2], DATA[156][3], DATA[156][4], DATA[156][5], DATA[156][6], DATA[156][7], DATA[156][8], DATA[156][9], DATA[156][10], DATA[156][11], DATA[156][12], DATA[156][13], DATA[156][14], DATA[156][15], DATA[155][0], DATA[155][1], DATA[155][2], DATA[155][3], DATA[155][4], DATA[155][5], DATA[155][6], DATA[155][7], DATA[155][8], DATA[155][9], DATA[155][10], DATA[155][11], DATA[155][12], DATA[155][13], DATA[155][14], DATA[155][15], DATA[154][0], DATA[154][1], DATA[154][2], DATA[154][3], DATA[154][4], DATA[154][5], DATA[154][6], DATA[154][7], DATA[154][8], DATA[154][9], DATA[154][10], DATA[154][11], DATA[154][12], DATA[154][13], DATA[154][14], DATA[154][15], DATA[153][0], DATA[153][1], DATA[153][2], DATA[153][3], DATA[153][4], DATA[153][5], DATA[153][6], DATA[153][7], DATA[153][8], DATA[153][9], DATA[153][10], DATA[153][11], DATA[153][12], DATA[153][13], DATA[153][14], DATA[153][15], DATA[152][0], DATA[152][1], DATA[152][2], DATA[152][3], DATA[152][4], DATA[152][5], DATA[152][6], DATA[152][7], DATA[152][8], DATA[152][9], DATA[152][10], DATA[152][11], DATA[152][12], DATA[152][13], DATA[152][14], DATA[152][15], DATA[151][0], DATA[151][1], DATA[151][2], DATA[151][3], DATA[151][4], DATA[151][5], DATA[151][6], DATA[151][7], DATA[151][8], DATA[151][9], DATA[151][10], DATA[151][11], DATA[151][12], DATA[151][13], DATA[151][14], DATA[151][15], DATA[150][0], DATA[150][1], DATA[150][2], DATA[150][3], DATA[150][4], DATA[150][5], DATA[150][6], DATA[150][7], DATA[150][8], DATA[150][9], DATA[150][10], DATA[150][11], DATA[150][12], DATA[150][13], DATA[150][14], DATA[150][15], DATA[149][0], DATA[149][1], DATA[149][2], DATA[149][3], DATA[149][4], DATA[149][5], DATA[149][6], DATA[149][7], DATA[149][8], DATA[149][9], DATA[149][10], DATA[149][11], DATA[149][12], DATA[149][13], DATA[149][14], DATA[149][15], DATA[148][0], DATA[148][1], DATA[148][2], DATA[148][3], DATA[148][4], DATA[148][5], DATA[148][6], DATA[148][7], DATA[148][8], DATA[148][9], DATA[148][10], DATA[148][11], DATA[148][12], DATA[148][13], DATA[148][14], DATA[148][15], DATA[147][0], DATA[147][1], DATA[147][2], DATA[147][3], DATA[147][4], DATA[147][5], DATA[147][6], DATA[147][7], DATA[147][8], DATA[147][9], DATA[147][10], DATA[147][11], DATA[147][12], DATA[147][13], DATA[147][14], DATA[147][15], DATA[146][0], DATA[146][1], DATA[146][2], DATA[146][3], DATA[146][4], DATA[146][5], DATA[146][6], DATA[146][7], DATA[146][8], DATA[146][9], DATA[146][10], DATA[146][11], DATA[146][12], DATA[146][13], DATA[146][14], DATA[146][15], DATA[145][0], DATA[145][1], DATA[145][2], DATA[145][3], DATA[145][4], DATA[145][5], DATA[145][6], DATA[145][7], DATA[145][8], DATA[145][9], DATA[145][10], DATA[145][11], DATA[145][12], DATA[145][13], DATA[145][14], DATA[145][15], DATA[144][0], DATA[144][1], DATA[144][2], DATA[144][3], DATA[144][4], DATA[144][5], DATA[144][6], DATA[144][7], DATA[144][8], DATA[144][9], DATA[144][10], DATA[144][11], DATA[144][12], DATA[144][13], DATA[144][14], DATA[144][15], DATA[143][0], DATA[143][1], DATA[143][2], DATA[143][3], DATA[143][4], DATA[143][5], DATA[143][6], DATA[143][7], DATA[143][8], DATA[143][9], DATA[143][10], DATA[143][11], DATA[143][12], DATA[143][13], DATA[143][14], DATA[143][15], DATA[142][0], DATA[142][1], DATA[142][2], DATA[142][3], DATA[142][4], DATA[142][5], DATA[142][6], DATA[142][7], DATA[142][8], DATA[142][9], DATA[142][10], DATA[142][11], DATA[142][12], DATA[142][13], DATA[142][14], DATA[142][15], DATA[141][0], DATA[141][1], DATA[141][2], DATA[141][3], DATA[141][4], DATA[141][5], DATA[141][6], DATA[141][7], DATA[141][8], DATA[141][9], DATA[141][10], DATA[141][11], DATA[141][12], DATA[141][13], DATA[141][14], DATA[141][15], DATA[140][0], DATA[140][1], DATA[140][2], DATA[140][3], DATA[140][4], DATA[140][5], DATA[140][6], DATA[140][7], DATA[140][8], DATA[140][9], DATA[140][10], DATA[140][11], DATA[140][12], DATA[140][13], DATA[140][14], DATA[140][15], DATA[139][0], DATA[139][1], DATA[139][2], DATA[139][3], DATA[139][4], DATA[139][5], DATA[139][6], DATA[139][7], DATA[139][8], DATA[139][9], DATA[139][10], DATA[139][11], DATA[139][12], DATA[139][13], DATA[139][14], DATA[139][15], DATA[138][0], DATA[138][1], DATA[138][2], DATA[138][3], DATA[138][4], DATA[138][5], DATA[138][6], DATA[138][7], DATA[138][8], DATA[138][9], DATA[138][10], DATA[138][11], DATA[138][12], DATA[138][13], DATA[138][14], DATA[138][15], DATA[137][0], DATA[137][1], DATA[137][2], DATA[137][3], DATA[137][4], DATA[137][5], DATA[137][6], DATA[137][7], DATA[137][8], DATA[137][9], DATA[137][10], DATA[137][11], DATA[137][12], DATA[137][13], DATA[137][14], DATA[137][15], DATA[136][0], DATA[136][1], DATA[136][2], DATA[136][3], DATA[136][4], DATA[136][5], DATA[136][6], DATA[136][7], DATA[136][8], DATA[136][9], DATA[136][10], DATA[136][11], DATA[136][12], DATA[136][13], DATA[136][14], DATA[136][15], DATA[135][0], DATA[135][1], DATA[135][2], DATA[135][3], DATA[135][4], DATA[135][5], DATA[135][6], DATA[135][7], DATA[135][8], DATA[135][9], DATA[135][10], DATA[135][11], DATA[135][12], DATA[135][13], DATA[135][14], DATA[135][15], DATA[134][0], DATA[134][1], DATA[134][2], DATA[134][3], DATA[134][4], DATA[134][5], DATA[134][6], DATA[134][7], DATA[134][8], DATA[134][9], DATA[134][10], DATA[134][11], DATA[134][12], DATA[134][13], DATA[134][14], DATA[134][15], DATA[133][0], DATA[133][1], DATA[133][2], DATA[133][3], DATA[133][4], DATA[133][5], DATA[133][6], DATA[133][7], DATA[133][8], DATA[133][9], DATA[133][10], DATA[133][11], DATA[133][12], DATA[133][13], DATA[133][14], DATA[133][15], DATA[132][0], DATA[132][1], DATA[132][2], DATA[132][3], DATA[132][4], DATA[132][5], DATA[132][6], DATA[132][7], DATA[132][8], DATA[132][9], DATA[132][10], DATA[132][11], DATA[132][12], DATA[132][13], DATA[132][14], DATA[132][15], DATA[131][0], DATA[131][1], DATA[131][2], DATA[131][3], DATA[131][4], DATA[131][5], DATA[131][6], DATA[131][7], DATA[131][8], DATA[131][9], DATA[131][10], DATA[131][11], DATA[131][12], DATA[131][13], DATA[131][14], DATA[131][15], DATA[130][0], DATA[130][1], DATA[130][2], DATA[130][3], DATA[130][4], DATA[130][5], DATA[130][6], DATA[130][7], DATA[130][8], DATA[130][9], DATA[130][10], DATA[130][11], DATA[130][12], DATA[130][13], DATA[130][14], DATA[130][15], DATA[129][0], DATA[129][1], DATA[129][2], DATA[129][3], DATA[129][4], DATA[129][5], DATA[129][6], DATA[129][7], DATA[129][8], DATA[129][9], DATA[129][10], DATA[129][11], DATA[129][12], DATA[129][13], DATA[129][14], DATA[129][15], DATA[128][0], DATA[128][1], DATA[128][2], DATA[128][3], DATA[128][4], DATA[128][5], DATA[128][6], DATA[128][7], DATA[128][8], DATA[128][9], DATA[128][10], DATA[128][11], DATA[128][12], DATA[128][13], DATA[128][14], DATA[128][15], DATA[127][0], DATA[127][1], DATA[127][2], DATA[127][3], DATA[127][4], DATA[127][5], DATA[127][6], DATA[127][7], DATA[127][8], DATA[127][9], DATA[127][10], DATA[127][11], DATA[127][12], DATA[127][13], DATA[127][14], DATA[127][15], DATA[126][0], DATA[126][1], DATA[126][2], DATA[126][3], DATA[126][4], DATA[126][5], DATA[126][6], DATA[126][7], DATA[126][8], DATA[126][9], DATA[126][10], DATA[126][11], DATA[126][12], DATA[126][13], DATA[126][14], DATA[126][15], DATA[125][0], DATA[125][1], DATA[125][2], DATA[125][3], DATA[125][4], DATA[125][5], DATA[125][6], DATA[125][7], DATA[125][8], DATA[125][9], DATA[125][10], DATA[125][11], DATA[125][12], DATA[125][13], DATA[125][14], DATA[125][15], DATA[124][0], DATA[124][1], DATA[124][2], DATA[124][3], DATA[124][4], DATA[124][5], DATA[124][6], DATA[124][7], DATA[124][8], DATA[124][9], DATA[124][10], DATA[124][11], DATA[124][12], DATA[124][13], DATA[124][14], DATA[124][15], DATA[123][0], DATA[123][1], DATA[123][2], DATA[123][3], DATA[123][4], DATA[123][5], DATA[123][6], DATA[123][7], DATA[123][8], DATA[123][9], DATA[123][10], DATA[123][11], DATA[123][12], DATA[123][13], DATA[123][14], DATA[123][15], DATA[122][0], DATA[122][1], DATA[122][2], DATA[122][3], DATA[122][4], DATA[122][5], DATA[122][6], DATA[122][7], DATA[122][8], DATA[122][9], DATA[122][10], DATA[122][11], DATA[122][12], DATA[122][13], DATA[122][14], DATA[122][15], DATA[121][0], DATA[121][1], DATA[121][2], DATA[121][3], DATA[121][4], DATA[121][5], DATA[121][6], DATA[121][7], DATA[121][8], DATA[121][9], DATA[121][10], DATA[121][11], DATA[121][12], DATA[121][13], DATA[121][14], DATA[121][15], DATA[120][0], DATA[120][1], DATA[120][2], DATA[120][3], DATA[120][4], DATA[120][5], DATA[120][6], DATA[120][7], DATA[120][8], DATA[120][9], DATA[120][10], DATA[120][11], DATA[120][12], DATA[120][13], DATA[120][14], DATA[120][15], DATA[119][0], DATA[119][1], DATA[119][2], DATA[119][3], DATA[119][4], DATA[119][5], DATA[119][6], DATA[119][7], DATA[119][8], DATA[119][9], DATA[119][10], DATA[119][11], DATA[119][12], DATA[119][13], DATA[119][14], DATA[119][15], DATA[118][0], DATA[118][1], DATA[118][2], DATA[118][3], DATA[118][4], DATA[118][5], DATA[118][6], DATA[118][7], DATA[118][8], DATA[118][9], DATA[118][10], DATA[118][11], DATA[118][12], DATA[118][13], DATA[118][14], DATA[118][15], DATA[117][0], DATA[117][1], DATA[117][2], DATA[117][3], DATA[117][4], DATA[117][5], DATA[117][6], DATA[117][7], DATA[117][8], DATA[117][9], DATA[117][10], DATA[117][11], DATA[117][12], DATA[117][13], DATA[117][14], DATA[117][15], DATA[116][0], DATA[116][1], DATA[116][2], DATA[116][3], DATA[116][4], DATA[116][5], DATA[116][6], DATA[116][7], DATA[116][8], DATA[116][9], DATA[116][10], DATA[116][11], DATA[116][12], DATA[116][13], DATA[116][14], DATA[116][15], DATA[115][0], DATA[115][1], DATA[115][2], DATA[115][3], DATA[115][4], DATA[115][5], DATA[115][6], DATA[115][7], DATA[115][8], DATA[115][9], DATA[115][10], DATA[115][11], DATA[115][12], DATA[115][13], DATA[115][14], DATA[115][15], DATA[114][0], DATA[114][1], DATA[114][2], DATA[114][3], DATA[114][4], DATA[114][5], DATA[114][6], DATA[114][7], DATA[114][8], DATA[114][9], DATA[114][10], DATA[114][11], DATA[114][12], DATA[114][13], DATA[114][14], DATA[114][15], DATA[113][0], DATA[113][1], DATA[113][2], DATA[113][3], DATA[113][4], DATA[113][5], DATA[113][6], DATA[113][7], DATA[113][8], DATA[113][9], DATA[113][10], DATA[113][11], DATA[113][12], DATA[113][13], DATA[113][14], DATA[113][15], DATA[112][0], DATA[112][1], DATA[112][2], DATA[112][3], DATA[112][4], DATA[112][5], DATA[112][6], DATA[112][7], DATA[112][8], DATA[112][9], DATA[112][10], DATA[112][11], DATA[112][12], DATA[112][13], DATA[112][14], DATA[112][15], DATA[111][0], DATA[111][1], DATA[111][2], DATA[111][3], DATA[111][4], DATA[111][5], DATA[111][6], DATA[111][7], DATA[111][8], DATA[111][9], DATA[111][10], DATA[111][11], DATA[111][12], DATA[111][13], DATA[111][14], DATA[111][15], DATA[110][0], DATA[110][1], DATA[110][2], DATA[110][3], DATA[110][4], DATA[110][5], DATA[110][6], DATA[110][7], DATA[110][8], DATA[110][9], DATA[110][10], DATA[110][11], DATA[110][12], DATA[110][13], DATA[110][14], DATA[110][15], DATA[109][0], DATA[109][1], DATA[109][2], DATA[109][3], DATA[109][4], DATA[109][5], DATA[109][6], DATA[109][7], DATA[109][8], DATA[109][9], DATA[109][10], DATA[109][11], DATA[109][12], DATA[109][13], DATA[109][14], DATA[109][15], DATA[108][0], DATA[108][1], DATA[108][2], DATA[108][3], DATA[108][4], DATA[108][5], DATA[108][6], DATA[108][7], DATA[108][8], DATA[108][9], DATA[108][10], DATA[108][11], DATA[108][12], DATA[108][13], DATA[108][14], DATA[108][15], DATA[107][0], DATA[107][1], DATA[107][2], DATA[107][3], DATA[107][4], DATA[107][5], DATA[107][6], DATA[107][7], DATA[107][8], DATA[107][9], DATA[107][10], DATA[107][11], DATA[107][12], DATA[107][13], DATA[107][14], DATA[107][15], DATA[106][0], DATA[106][1], DATA[106][2], DATA[106][3], DATA[106][4], DATA[106][5], DATA[106][6], DATA[106][7], DATA[106][8], DATA[106][9], DATA[106][10], DATA[106][11], DATA[106][12], DATA[106][13], DATA[106][14], DATA[106][15], DATA[105][0], DATA[105][1], DATA[105][2], DATA[105][3], DATA[105][4], DATA[105][5], DATA[105][6], DATA[105][7], DATA[105][8], DATA[105][9], DATA[105][10], DATA[105][11], DATA[105][12], DATA[105][13], DATA[105][14], DATA[105][15], DATA[104][0], DATA[104][1], DATA[104][2], DATA[104][3], DATA[104][4], DATA[104][5], DATA[104][6], DATA[104][7], DATA[104][8], DATA[104][9], DATA[104][10], DATA[104][11], DATA[104][12], DATA[104][13], DATA[104][14], DATA[104][15], DATA[103][0], DATA[103][1], DATA[103][2], DATA[103][3], DATA[103][4], DATA[103][5], DATA[103][6], DATA[103][7], DATA[103][8], DATA[103][9], DATA[103][10], DATA[103][11], DATA[103][12], DATA[103][13], DATA[103][14], DATA[103][15], DATA[102][0], DATA[102][1], DATA[102][2], DATA[102][3], DATA[102][4], DATA[102][5], DATA[102][6], DATA[102][7], DATA[102][8], DATA[102][9], DATA[102][10], DATA[102][11], DATA[102][12], DATA[102][13], DATA[102][14], DATA[102][15], DATA[101][0], DATA[101][1], DATA[101][2], DATA[101][3], DATA[101][4], DATA[101][5], DATA[101][6], DATA[101][7], DATA[101][8], DATA[101][9], DATA[101][10], DATA[101][11], DATA[101][12], DATA[101][13], DATA[101][14], DATA[101][15], DATA[100][0], DATA[100][1], DATA[100][2], DATA[100][3], DATA[100][4], DATA[100][5], DATA[100][6], DATA[100][7], DATA[100][8], DATA[100][9], DATA[100][10], DATA[100][11], DATA[100][12], DATA[100][13], DATA[100][14], DATA[100][15], DATA[99][0], DATA[99][1], DATA[99][2], DATA[99][3], DATA[99][4], DATA[99][5], DATA[99][6], DATA[99][7], DATA[99][8], DATA[99][9], DATA[99][10], DATA[99][11], DATA[99][12], DATA[99][13], DATA[99][14], DATA[99][15], DATA[98][0], DATA[98][1], DATA[98][2], DATA[98][3], DATA[98][4], DATA[98][5], DATA[98][6], DATA[98][7], DATA[98][8], DATA[98][9], DATA[98][10], DATA[98][11], DATA[98][12], DATA[98][13], DATA[98][14], DATA[98][15], DATA[97][0], DATA[97][1], DATA[97][2], DATA[97][3], DATA[97][4], DATA[97][5], DATA[97][6], DATA[97][7], DATA[97][8], DATA[97][9], DATA[97][10], DATA[97][11], DATA[97][12], DATA[97][13], DATA[97][14], DATA[97][15], DATA[96][0], DATA[96][1], DATA[96][2], DATA[96][3], DATA[96][4], DATA[96][5], DATA[96][6], DATA[96][7], DATA[96][8], DATA[96][9], DATA[96][10], DATA[96][11], DATA[96][12], DATA[96][13], DATA[96][14], DATA[96][15], DATA[95][0], DATA[95][1], DATA[95][2], DATA[95][3], DATA[95][4], DATA[95][5], DATA[95][6], DATA[95][7], DATA[95][8], DATA[95][9], DATA[95][10], DATA[95][11], DATA[95][12], DATA[95][13], DATA[95][14], DATA[95][15], DATA[94][0], DATA[94][1], DATA[94][2], DATA[94][3], DATA[94][4], DATA[94][5], DATA[94][6], DATA[94][7], DATA[94][8], DATA[94][9], DATA[94][10], DATA[94][11], DATA[94][12], DATA[94][13], DATA[94][14], DATA[94][15], DATA[93][0], DATA[93][1], DATA[93][2], DATA[93][3], DATA[93][4], DATA[93][5], DATA[93][6], DATA[93][7], DATA[93][8], DATA[93][9], DATA[93][10], DATA[93][11], DATA[93][12], DATA[93][13], DATA[93][14], DATA[93][15], DATA[92][0], DATA[92][1], DATA[92][2], DATA[92][3], DATA[92][4], DATA[92][5], DATA[92][6], DATA[92][7], DATA[92][8], DATA[92][9], DATA[92][10], DATA[92][11], DATA[92][12], DATA[92][13], DATA[92][14], DATA[92][15], DATA[91][0], DATA[91][1], DATA[91][2], DATA[91][3], DATA[91][4], DATA[91][5], DATA[91][6], DATA[91][7], DATA[91][8], DATA[91][9], DATA[91][10], DATA[91][11], DATA[91][12], DATA[91][13], DATA[91][14], DATA[91][15], DATA[90][0], DATA[90][1], DATA[90][2], DATA[90][3], DATA[90][4], DATA[90][5], DATA[90][6], DATA[90][7], DATA[90][8], DATA[90][9], DATA[90][10], DATA[90][11], DATA[90][12], DATA[90][13], DATA[90][14], DATA[90][15], DATA[89][0], DATA[89][1], DATA[89][2], DATA[89][3], DATA[89][4], DATA[89][5], DATA[89][6], DATA[89][7], DATA[89][8], DATA[89][9], DATA[89][10], DATA[89][11], DATA[89][12], DATA[89][13], DATA[89][14], DATA[89][15], DATA[88][0], DATA[88][1], DATA[88][2], DATA[88][3], DATA[88][4], DATA[88][5], DATA[88][6], DATA[88][7], DATA[88][8], DATA[88][9], DATA[88][10], DATA[88][11], DATA[88][12], DATA[88][13], DATA[88][14], DATA[88][15], DATA[87][0], DATA[87][1], DATA[87][2], DATA[87][3], DATA[87][4], DATA[87][5], DATA[87][6], DATA[87][7], DATA[87][8], DATA[87][9], DATA[87][10], DATA[87][11], DATA[87][12], DATA[87][13], DATA[87][14], DATA[87][15], DATA[86][0], DATA[86][1], DATA[86][2], DATA[86][3], DATA[86][4], DATA[86][5], DATA[86][6], DATA[86][7], DATA[86][8], DATA[86][9], DATA[86][10], DATA[86][11], DATA[86][12], DATA[86][13], DATA[86][14], DATA[86][15], DATA[85][0], DATA[85][1], DATA[85][2], DATA[85][3], DATA[85][4], DATA[85][5], DATA[85][6], DATA[85][7], DATA[85][8], DATA[85][9], DATA[85][10], DATA[85][11], DATA[85][12], DATA[85][13], DATA[85][14], DATA[85][15], DATA[84][0], DATA[84][1], DATA[84][2], DATA[84][3], DATA[84][4], DATA[84][5], DATA[84][6], DATA[84][7], DATA[84][8], DATA[84][9], DATA[84][10], DATA[84][11], DATA[84][12], DATA[84][13], DATA[84][14], DATA[84][15], DATA[83][0], DATA[83][1], DATA[83][2], DATA[83][3], DATA[83][4], DATA[83][5], DATA[83][6], DATA[83][7], DATA[83][8], DATA[83][9], DATA[83][10], DATA[83][11], DATA[83][12], DATA[83][13], DATA[83][14], DATA[83][15], DATA[82][0], DATA[82][1], DATA[82][2], DATA[82][3], DATA[82][4], DATA[82][5], DATA[82][6], DATA[82][7], DATA[82][8], DATA[82][9], DATA[82][10], DATA[82][11], DATA[82][12], DATA[82][13], DATA[82][14], DATA[82][15], DATA[81][0], DATA[81][1], DATA[81][2], DATA[81][3], DATA[81][4], DATA[81][5], DATA[81][6], DATA[81][7], DATA[81][8], DATA[81][9], DATA[81][10], DATA[81][11], DATA[81][12], DATA[81][13], DATA[81][14], DATA[81][15], DATA[80][0], DATA[80][1], DATA[80][2], DATA[80][3], DATA[80][4], DATA[80][5], DATA[80][6], DATA[80][7], DATA[80][8], DATA[80][9], DATA[80][10], DATA[80][11], DATA[80][12], DATA[80][13], DATA[80][14], DATA[80][15], DATA[79][0], DATA[79][1], DATA[79][2], DATA[79][3], DATA[79][4], DATA[79][5], DATA[79][6], DATA[79][7], DATA[79][8], DATA[79][9], DATA[79][10], DATA[79][11], DATA[79][12], DATA[79][13], DATA[79][14], DATA[79][15], DATA[78][0], DATA[78][1], DATA[78][2], DATA[78][3], DATA[78][4], DATA[78][5], DATA[78][6], DATA[78][7], DATA[78][8], DATA[78][9], DATA[78][10], DATA[78][11], DATA[78][12], DATA[78][13], DATA[78][14], DATA[78][15], DATA[77][0], DATA[77][1], DATA[77][2], DATA[77][3], DATA[77][4], DATA[77][5], DATA[77][6], DATA[77][7], DATA[77][8], DATA[77][9], DATA[77][10], DATA[77][11], DATA[77][12], DATA[77][13], DATA[77][14], DATA[77][15], DATA[76][0], DATA[76][1], DATA[76][2], DATA[76][3], DATA[76][4], DATA[76][5], DATA[76][6], DATA[76][7], DATA[76][8], DATA[76][9], DATA[76][10], DATA[76][11], DATA[76][12], DATA[76][13], DATA[76][14], DATA[76][15], DATA[75][0], DATA[75][1], DATA[75][2], DATA[75][3], DATA[75][4], DATA[75][5], DATA[75][6], DATA[75][7], DATA[75][8], DATA[75][9], DATA[75][10], DATA[75][11], DATA[75][12], DATA[75][13], DATA[75][14], DATA[75][15], DATA[74][0], DATA[74][1], DATA[74][2], DATA[74][3], DATA[74][4], DATA[74][5], DATA[74][6], DATA[74][7], DATA[74][8], DATA[74][9], DATA[74][10], DATA[74][11], DATA[74][12], DATA[74][13], DATA[74][14], DATA[74][15], DATA[73][0], DATA[73][1], DATA[73][2], DATA[73][3], DATA[73][4], DATA[73][5], DATA[73][6], DATA[73][7], DATA[73][8], DATA[73][9], DATA[73][10], DATA[73][11], DATA[73][12], DATA[73][13], DATA[73][14], DATA[73][15], DATA[72][0], DATA[72][1], DATA[72][2], DATA[72][3], DATA[72][4], DATA[72][5], DATA[72][6], DATA[72][7], DATA[72][8], DATA[72][9], DATA[72][10], DATA[72][11], DATA[72][12], DATA[72][13], DATA[72][14], DATA[72][15], DATA[71][0], DATA[71][1], DATA[71][2], DATA[71][3], DATA[71][4], DATA[71][5], DATA[71][6], DATA[71][7], DATA[71][8], DATA[71][9], DATA[71][10], DATA[71][11], DATA[71][12], DATA[71][13], DATA[71][14], DATA[71][15], DATA[70][0], DATA[70][1], DATA[70][2], DATA[70][3], DATA[70][4], DATA[70][5], DATA[70][6], DATA[70][7], DATA[70][8], DATA[70][9], DATA[70][10], DATA[70][11], DATA[70][12], DATA[70][13], DATA[70][14], DATA[70][15], DATA[69][0], DATA[69][1], DATA[69][2], DATA[69][3], DATA[69][4], DATA[69][5], DATA[69][6], DATA[69][7], DATA[69][8], DATA[69][9], DATA[69][10], DATA[69][11], DATA[69][12], DATA[69][13], DATA[69][14], DATA[69][15], DATA[68][0], DATA[68][1], DATA[68][2], DATA[68][3], DATA[68][4], DATA[68][5], DATA[68][6], DATA[68][7], DATA[68][8], DATA[68][9], DATA[68][10], DATA[68][11], DATA[68][12], DATA[68][13], DATA[68][14], DATA[68][15], DATA[67][0], DATA[67][1], DATA[67][2], DATA[67][3], DATA[67][4], DATA[67][5], DATA[67][6], DATA[67][7], DATA[67][8], DATA[67][9], DATA[67][10], DATA[67][11], DATA[67][12], DATA[67][13], DATA[67][14], DATA[67][15], DATA[66][0], DATA[66][1], DATA[66][2], DATA[66][3], DATA[66][4], DATA[66][5], DATA[66][6], DATA[66][7], DATA[66][8], DATA[66][9], DATA[66][10], DATA[66][11], DATA[66][12], DATA[66][13], DATA[66][14], DATA[66][15], DATA[65][0], DATA[65][1], DATA[65][2], DATA[65][3], DATA[65][4], DATA[65][5], DATA[65][6], DATA[65][7], DATA[65][8], DATA[65][9], DATA[65][10], DATA[65][11], DATA[65][12], DATA[65][13], DATA[65][14], DATA[65][15], DATA[64][0], DATA[64][1], DATA[64][2], DATA[64][3], DATA[64][4], DATA[64][5], DATA[64][6], DATA[64][7], DATA[64][8], DATA[64][9], DATA[64][10], DATA[64][11], DATA[64][12], DATA[64][13], DATA[64][14], DATA[64][15], DATA[63][0], DATA[63][1], DATA[63][2], DATA[63][3], DATA[63][4], DATA[63][5], DATA[63][6], DATA[63][7], DATA[63][8], DATA[63][9], DATA[63][10], DATA[63][11], DATA[63][12], DATA[63][13], DATA[63][14], DATA[63][15], DATA[62][0], DATA[62][1], DATA[62][2], DATA[62][3], DATA[62][4], DATA[62][5], DATA[62][6], DATA[62][7], DATA[62][8], DATA[62][9], DATA[62][10], DATA[62][11], DATA[62][12], DATA[62][13], DATA[62][14], DATA[62][15], DATA[61][0], DATA[61][1], DATA[61][2], DATA[61][3], DATA[61][4], DATA[61][5], DATA[61][6], DATA[61][7], DATA[61][8], DATA[61][9], DATA[61][10], DATA[61][11], DATA[61][12], DATA[61][13], DATA[61][14], DATA[61][15], DATA[60][0], DATA[60][1], DATA[60][2], DATA[60][3], DATA[60][4], DATA[60][5], DATA[60][6], DATA[60][7], DATA[60][8], DATA[60][9], DATA[60][10], DATA[60][11], DATA[60][12], DATA[60][13], DATA[60][14], DATA[60][15], DATA[59][0], DATA[59][1], DATA[59][2], DATA[59][3], DATA[59][4], DATA[59][5], DATA[59][6], DATA[59][7], DATA[59][8], DATA[59][9], DATA[59][10], DATA[59][11], DATA[59][12], DATA[59][13], DATA[59][14], DATA[59][15], DATA[58][0], DATA[58][1], DATA[58][2], DATA[58][3], DATA[58][4], DATA[58][5], DATA[58][6], DATA[58][7], DATA[58][8], DATA[58][9], DATA[58][10], DATA[58][11], DATA[58][12], DATA[58][13], DATA[58][14], DATA[58][15], DATA[57][0], DATA[57][1], DATA[57][2], DATA[57][3], DATA[57][4], DATA[57][5], DATA[57][6], DATA[57][7], DATA[57][8], DATA[57][9], DATA[57][10], DATA[57][11], DATA[57][12], DATA[57][13], DATA[57][14], DATA[57][15], DATA[56][0], DATA[56][1], DATA[56][2], DATA[56][3], DATA[56][4], DATA[56][5], DATA[56][6], DATA[56][7], DATA[56][8], DATA[56][9], DATA[56][10], DATA[56][11], DATA[56][12], DATA[56][13], DATA[56][14], DATA[56][15], DATA[55][0], DATA[55][1], DATA[55][2], DATA[55][3], DATA[55][4], DATA[55][5], DATA[55][6], DATA[55][7], DATA[55][8], DATA[55][9], DATA[55][10], DATA[55][11], DATA[55][12], DATA[55][13], DATA[55][14], DATA[55][15], DATA[54][0], DATA[54][1], DATA[54][2], DATA[54][3], DATA[54][4], DATA[54][5], DATA[54][6], DATA[54][7], DATA[54][8], DATA[54][9], DATA[54][10], DATA[54][11], DATA[54][12], DATA[54][13], DATA[54][14], DATA[54][15], DATA[53][0], DATA[53][1], DATA[53][2], DATA[53][3], DATA[53][4], DATA[53][5], DATA[53][6], DATA[53][7], DATA[53][8], DATA[53][9], DATA[53][10], DATA[53][11], DATA[53][12], DATA[53][13], DATA[53][14], DATA[53][15], DATA[52][0], DATA[52][1], DATA[52][2], DATA[52][3], DATA[52][4], DATA[52][5], DATA[52][6], DATA[52][7], DATA[52][8], DATA[52][9], DATA[52][10], DATA[52][11], DATA[52][12], DATA[52][13], DATA[52][14], DATA[52][15], DATA[51][0], DATA[51][1], DATA[51][2], DATA[51][3], DATA[51][4], DATA[51][5], DATA[51][6], DATA[51][7], DATA[51][8], DATA[51][9], DATA[51][10], DATA[51][11], DATA[51][12], DATA[51][13], DATA[51][14], DATA[51][15], DATA[50][0], DATA[50][1], DATA[50][2], DATA[50][3], DATA[50][4], DATA[50][5], DATA[50][6], DATA[50][7], DATA[50][8], DATA[50][9], DATA[50][10], DATA[50][11], DATA[50][12], DATA[50][13], DATA[50][14], DATA[50][15], DATA[49][0], DATA[49][1], DATA[49][2], DATA[49][3], DATA[49][4], DATA[49][5], DATA[49][6], DATA[49][7], DATA[49][8], DATA[49][9], DATA[49][10], DATA[49][11], DATA[49][12], DATA[49][13], DATA[49][14], DATA[49][15], DATA[48][0], DATA[48][1], DATA[48][2], DATA[48][3], DATA[48][4], DATA[48][5], DATA[48][6], DATA[48][7], DATA[48][8], DATA[48][9], DATA[48][10], DATA[48][11], DATA[48][12], DATA[48][13], DATA[48][14], DATA[48][15], DATA[47][0], DATA[47][1], DATA[47][2], DATA[47][3], DATA[47][4], DATA[47][5], DATA[47][6], DATA[47][7], DATA[47][8], DATA[47][9], DATA[47][10], DATA[47][11], DATA[47][12], DATA[47][13], DATA[47][14], DATA[47][15], DATA[46][0], DATA[46][1], DATA[46][2], DATA[46][3], DATA[46][4], DATA[46][5], DATA[46][6], DATA[46][7], DATA[46][8], DATA[46][9], DATA[46][10], DATA[46][11], DATA[46][12], DATA[46][13], DATA[46][14], DATA[46][15], DATA[45][0], DATA[45][1], DATA[45][2], DATA[45][3], DATA[45][4], DATA[45][5], DATA[45][6], DATA[45][7], DATA[45][8], DATA[45][9], DATA[45][10], DATA[45][11], DATA[45][12], DATA[45][13], DATA[45][14], DATA[45][15], DATA[44][0], DATA[44][1], DATA[44][2], DATA[44][3], DATA[44][4], DATA[44][5], DATA[44][6], DATA[44][7], DATA[44][8], DATA[44][9], DATA[44][10], DATA[44][11], DATA[44][12], DATA[44][13], DATA[44][14], DATA[44][15], DATA[43][0], DATA[43][1], DATA[43][2], DATA[43][3], DATA[43][4], DATA[43][5], DATA[43][6], DATA[43][7], DATA[43][8], DATA[43][9], DATA[43][10], DATA[43][11], DATA[43][12], DATA[43][13], DATA[43][14], DATA[43][15], DATA[42][0], DATA[42][1], DATA[42][2], DATA[42][3], DATA[42][4], DATA[42][5], DATA[42][6], DATA[42][7], DATA[42][8], DATA[42][9], DATA[42][10], DATA[42][11], DATA[42][12], DATA[42][13], DATA[42][14], DATA[42][15], DATA[41][0], DATA[41][1], DATA[41][2], DATA[41][3], DATA[41][4], DATA[41][5], DATA[41][6], DATA[41][7], DATA[41][8], DATA[41][9], DATA[41][10], DATA[41][11], DATA[41][12], DATA[41][13], DATA[41][14], DATA[41][15], DATA[40][0], DATA[40][1], DATA[40][2], DATA[40][3], DATA[40][4], DATA[40][5], DATA[40][6], DATA[40][7], DATA[40][8], DATA[40][9], DATA[40][10], DATA[40][11], DATA[40][12], DATA[40][13], DATA[40][14], DATA[40][15], DATA[39][0], DATA[39][1], DATA[39][2], DATA[39][3], DATA[39][4], DATA[39][5], DATA[39][6], DATA[39][7], DATA[39][8], DATA[39][9], DATA[39][10], DATA[39][11], DATA[39][12], DATA[39][13], DATA[39][14], DATA[39][15], DATA[38][0], DATA[38][1], DATA[38][2], DATA[38][3], DATA[38][4], DATA[38][5], DATA[38][6], DATA[38][7], DATA[38][8], DATA[38][9], DATA[38][10], DATA[38][11], DATA[38][12], DATA[38][13], DATA[38][14], DATA[38][15], DATA[37][0], DATA[37][1], DATA[37][2], DATA[37][3], DATA[37][4], DATA[37][5], DATA[37][6], DATA[37][7], DATA[37][8], DATA[37][9], DATA[37][10], DATA[37][11], DATA[37][12], DATA[37][13], DATA[37][14], DATA[37][15], DATA[36][0], DATA[36][1], DATA[36][2], DATA[36][3], DATA[36][4], DATA[36][5], DATA[36][6], DATA[36][7], DATA[36][8], DATA[36][9], DATA[36][10], DATA[36][11], DATA[36][12], DATA[36][13], DATA[36][14], DATA[36][15], DATA[35][0], DATA[35][1], DATA[35][2], DATA[35][3], DATA[35][4], DATA[35][5], DATA[35][6], DATA[35][7], DATA[35][8], DATA[35][9], DATA[35][10], DATA[35][11], DATA[35][12], DATA[35][13], DATA[35][14], DATA[35][15], DATA[34][0], DATA[34][1], DATA[34][2], DATA[34][3], DATA[34][4], DATA[34][5], DATA[34][6], DATA[34][7], DATA[34][8], DATA[34][9], DATA[34][10], DATA[34][11], DATA[34][12], DATA[34][13], DATA[34][14], DATA[34][15], DATA[33][0], DATA[33][1], DATA[33][2], DATA[33][3], DATA[33][4], DATA[33][5], DATA[33][6], DATA[33][7], DATA[33][8], DATA[33][9], DATA[33][10], DATA[33][11], DATA[33][12], DATA[33][13], DATA[33][14], DATA[33][15], DATA[32][0], DATA[32][1], DATA[32][2], DATA[32][3], DATA[32][4], DATA[32][5], DATA[32][6], DATA[32][7], DATA[32][8], DATA[32][9], DATA[32][10], DATA[32][11], DATA[32][12], DATA[32][13], DATA[32][14], DATA[32][15], DATA[31][0], DATA[31][1], DATA[31][2], DATA[31][3], DATA[31][4], DATA[31][5], DATA[31][6], DATA[31][7], DATA[31][8], DATA[31][9], DATA[31][10], DATA[31][11], DATA[31][12], DATA[31][13], DATA[31][14], DATA[31][15], DATA[30][0], DATA[30][1], DATA[30][2], DATA[30][3], DATA[30][4], DATA[30][5], DATA[30][6], DATA[30][7], DATA[30][8], DATA[30][9], DATA[30][10], DATA[30][11], DATA[30][12], DATA[30][13], DATA[30][14], DATA[30][15], DATA[29][0], DATA[29][1], DATA[29][2], DATA[29][3], DATA[29][4], DATA[29][5], DATA[29][6], DATA[29][7], DATA[29][8], DATA[29][9], DATA[29][10], DATA[29][11], DATA[29][12], DATA[29][13], DATA[29][14], DATA[29][15], DATA[28][0], DATA[28][1], DATA[28][2], DATA[28][3], DATA[28][4], DATA[28][5], DATA[28][6], DATA[28][7], DATA[28][8], DATA[28][9], DATA[28][10], DATA[28][11], DATA[28][12], DATA[28][13], DATA[28][14], DATA[28][15], DATA[27][0], DATA[27][1], DATA[27][2], DATA[27][3], DATA[27][4], DATA[27][5], DATA[27][6], DATA[27][7], DATA[27][8], DATA[27][9], DATA[27][10], DATA[27][11], DATA[27][12], DATA[27][13], DATA[27][14], DATA[27][15], DATA[26][0], DATA[26][1], DATA[26][2], DATA[26][3], DATA[26][4], DATA[26][5], DATA[26][6], DATA[26][7], DATA[26][8], DATA[26][9], DATA[26][10], DATA[26][11], DATA[26][12], DATA[26][13], DATA[26][14], DATA[26][15], DATA[25][0], DATA[25][1], DATA[25][2], DATA[25][3], DATA[25][4], DATA[25][5], DATA[25][6], DATA[25][7], DATA[25][8], DATA[25][9], DATA[25][10], DATA[25][11], DATA[25][12], DATA[25][13], DATA[25][14], DATA[25][15], DATA[24][0], DATA[24][1], DATA[24][2], DATA[24][3], DATA[24][4], DATA[24][5], DATA[24][6], DATA[24][7], DATA[24][8], DATA[24][9], DATA[24][10], DATA[24][11], DATA[24][12], DATA[24][13], DATA[24][14], DATA[24][15], DATA[23][0], DATA[23][1], DATA[23][2], DATA[23][3], DATA[23][4], DATA[23][5], DATA[23][6], DATA[23][7], DATA[23][8], DATA[23][9], DATA[23][10], DATA[23][11], DATA[23][12], DATA[23][13], DATA[23][14], DATA[23][15], DATA[22][0], DATA[22][1], DATA[22][2], DATA[22][3], DATA[22][4], DATA[22][5], DATA[22][6], DATA[22][7], DATA[22][8], DATA[22][9], DATA[22][10], DATA[22][11], DATA[22][12], DATA[22][13], DATA[22][14], DATA[22][15], DATA[21][0], DATA[21][1], DATA[21][2], DATA[21][3], DATA[21][4], DATA[21][5], DATA[21][6], DATA[21][7], DATA[21][8], DATA[21][9], DATA[21][10], DATA[21][11], DATA[21][12], DATA[21][13], DATA[21][14], DATA[21][15], DATA[20][0], DATA[20][1], DATA[20][2], DATA[20][3], DATA[20][4], DATA[20][5], DATA[20][6], DATA[20][7], DATA[20][8], DATA[20][9], DATA[20][10], DATA[20][11], DATA[20][12], DATA[20][13], DATA[20][14], DATA[20][15], DATA[19][0], DATA[19][1], DATA[19][2], DATA[19][3], DATA[19][4], DATA[19][5], DATA[19][6], DATA[19][7], DATA[19][8], DATA[19][9], DATA[19][10], DATA[19][11], DATA[19][12], DATA[19][13], DATA[19][14], DATA[19][15], DATA[18][0], DATA[18][1], DATA[18][2], DATA[18][3], DATA[18][4], DATA[18][5], DATA[18][6], DATA[18][7], DATA[18][8], DATA[18][9], DATA[18][10], DATA[18][11], DATA[18][12], DATA[18][13], DATA[18][14], DATA[18][15], DATA[17][0], DATA[17][1], DATA[17][2], DATA[17][3], DATA[17][4], DATA[17][5], DATA[17][6], DATA[17][7], DATA[17][8], DATA[17][9], DATA[17][10], DATA[17][11], DATA[17][12], DATA[17][13], DATA[17][14], DATA[17][15], DATA[16][0], DATA[16][1], DATA[16][2], DATA[16][3], DATA[16][4], DATA[16][5], DATA[16][6], DATA[16][7], DATA[16][8], DATA[16][9], DATA[16][10], DATA[16][11], DATA[16][12], DATA[16][13], DATA[16][14], DATA[16][15], DATA[15][0], DATA[15][1], DATA[15][2], DATA[15][3], DATA[15][4], DATA[15][5], DATA[15][6], DATA[15][7], DATA[15][8], DATA[15][9], DATA[15][10], DATA[15][11], DATA[15][12], DATA[15][13], DATA[15][14], DATA[15][15], DATA[14][0], DATA[14][1], DATA[14][2], DATA[14][3], DATA[14][4], DATA[14][5], DATA[14][6], DATA[14][7], DATA[14][8], DATA[14][9], DATA[14][10], DATA[14][11], DATA[14][12], DATA[14][13], DATA[14][14], DATA[14][15], DATA[13][0], DATA[13][1], DATA[13][2], DATA[13][3], DATA[13][4], DATA[13][5], DATA[13][6], DATA[13][7], DATA[13][8], DATA[13][9], DATA[13][10], DATA[13][11], DATA[13][12], DATA[13][13], DATA[13][14], DATA[13][15], DATA[12][0], DATA[12][1], DATA[12][2], DATA[12][3], DATA[12][4], DATA[12][5], DATA[12][6], DATA[12][7], DATA[12][8], DATA[12][9], DATA[12][10], DATA[12][11], DATA[12][12], DATA[12][13], DATA[12][14], DATA[12][15], DATA[11][0], DATA[11][1], DATA[11][2], DATA[11][3], DATA[11][4], DATA[11][5], DATA[11][6], DATA[11][7], DATA[11][8], DATA[11][9], DATA[11][10], DATA[11][11], DATA[11][12], DATA[11][13], DATA[11][14], DATA[11][15], DATA[10][0], DATA[10][1], DATA[10][2], DATA[10][3], DATA[10][4], DATA[10][5], DATA[10][6], DATA[10][7], DATA[10][8], DATA[10][9], DATA[10][10], DATA[10][11], DATA[10][12], DATA[10][13], DATA[10][14], DATA[10][15], DATA[9][0], DATA[9][1], DATA[9][2], DATA[9][3], DATA[9][4], DATA[9][5], DATA[9][6], DATA[9][7], DATA[9][8], DATA[9][9], DATA[9][10], DATA[9][11], DATA[9][12], DATA[9][13], DATA[9][14], DATA[9][15], DATA[8][0], DATA[8][1], DATA[8][2], DATA[8][3], DATA[8][4], DATA[8][5], DATA[8][6], DATA[8][7], DATA[8][8], DATA[8][9], DATA[8][10], DATA[8][11], DATA[8][12], DATA[8][13], DATA[8][14], DATA[8][15], DATA[7][0], DATA[7][1], DATA[7][2], DATA[7][3], DATA[7][4], DATA[7][5], DATA[7][6], DATA[7][7], DATA[7][8], DATA[7][9], DATA[7][10], DATA[7][11], DATA[7][12], DATA[7][13], DATA[7][14], DATA[7][15], DATA[6][0], DATA[6][1], DATA[6][2], DATA[6][3], DATA[6][4], DATA[6][5], DATA[6][6], DATA[6][7], DATA[6][8], DATA[6][9], DATA[6][10], DATA[6][11], DATA[6][12], DATA[6][13], DATA[6][14], DATA[6][15], DATA[5][0], DATA[5][1], DATA[5][2], DATA[5][3], DATA[5][4], DATA[5][5], DATA[5][6], DATA[5][7], DATA[5][8], DATA[5][9], DATA[5][10], DATA[5][11], DATA[5][12], DATA[5][13], DATA[5][14], DATA[5][15], DATA[4][0], DATA[4][1], DATA[4][2], DATA[4][3], DATA[4][4], DATA[4][5], DATA[4][6], DATA[4][7], DATA[4][8], DATA[4][9], DATA[4][10], DATA[4][11], DATA[4][12], DATA[4][13], DATA[4][14], DATA[4][15], DATA[3][0], DATA[3][1], DATA[3][2], DATA[3][3], DATA[3][4], DATA[3][5], DATA[3][6], DATA[3][7], DATA[3][8], DATA[3][9], DATA[3][10], DATA[3][11], DATA[3][12], DATA[3][13], DATA[3][14], DATA[3][15], DATA[2][0], DATA[2][1], DATA[2][2], DATA[2][3], DATA[2][4], DATA[2][5], DATA[2][6], DATA[2][7], DATA[2][8], DATA[2][9], DATA[2][10], DATA[2][11], DATA[2][12], DATA[2][13], DATA[2][14], DATA[2][15], DATA[1][0], DATA[1][1], DATA[1][2], DATA[1][3], DATA[1][4], DATA[1][5], DATA[1][6], DATA[1][7], DATA[1][8], DATA[1][9], DATA[1][10], DATA[1][11], DATA[1][12], DATA[1][13], DATA[1][14], DATA[1][15], DATA[0][0], DATA[0][1], DATA[0][2], DATA[0][3], DATA[0][4], DATA[0][5], DATA[0][6], DATA[0][7], DATA[0][8], DATA[0][9], DATA[0][10], DATA[0][11], DATA[0][12], DATA[0][13], DATA[0][14], DATA[0][15]];
			}

			// wire CELL[0].IMUX_LC_I0[0]          BRAM.RADDR[7]
			// wire CELL[0].IMUX_LC_I0[1]          BRAM.RADDR[6]
			// wire CELL[0].IMUX_LC_I0[2]          BRAM.RADDR[5]
			// wire CELL[0].IMUX_LC_I0[3]          BRAM.RADDR[4]
			// wire CELL[0].IMUX_LC_I0[4]          BRAM.RADDR[3]
			// wire CELL[0].IMUX_LC_I0[5]          BRAM.RADDR[2]
			// wire CELL[0].IMUX_LC_I0[6]          BRAM.RADDR[1]
			// wire CELL[0].IMUX_LC_I0[7]          BRAM.RADDR[0]
			// wire CELL[0].IMUX_LC_I1[0]          BRAM.WDATA[15]
			// wire CELL[0].IMUX_LC_I1[1]          BRAM.WDATA[14]
			// wire CELL[0].IMUX_LC_I1[2]          BRAM.WDATA[13]
			// wire CELL[0].IMUX_LC_I1[3]          BRAM.WDATA[12]
			// wire CELL[0].IMUX_LC_I1[4]          BRAM.WDATA[11]
			// wire CELL[0].IMUX_LC_I1[5]          BRAM.WDATA[10]
			// wire CELL[0].IMUX_LC_I1[6]          BRAM.WDATA[9]
			// wire CELL[0].IMUX_LC_I1[7]          BRAM.WDATA[8]
			// wire CELL[0].IMUX_LC_I2[5]          BRAM.RADDR[10]
			// wire CELL[0].IMUX_LC_I2[6]          BRAM.RADDR[9]
			// wire CELL[0].IMUX_LC_I2[7]          BRAM.RADDR[8]
			// wire CELL[0].IMUX_LC_I3[0]          BRAM.MASK[15]
			// wire CELL[0].IMUX_LC_I3[1]          BRAM.MASK[14]
			// wire CELL[0].IMUX_LC_I3[2]          BRAM.MASK[13]
			// wire CELL[0].IMUX_LC_I3[3]          BRAM.MASK[12]
			// wire CELL[0].IMUX_LC_I3[4]          BRAM.MASK[11]
			// wire CELL[0].IMUX_LC_I3[5]          BRAM.MASK[10]
			// wire CELL[0].IMUX_LC_I3[6]          BRAM.MASK[9]
			// wire CELL[0].IMUX_LC_I3[7]          BRAM.MASK[8]
			// wire CELL[0].IMUX_CLK_OPTINV        BRAM.RCLK
			// wire CELL[0].IMUX_RST               BRAM.RE
			// wire CELL[0].IMUX_CE                BRAM.RCLKE
			// wire CELL[0].OUT_LC[0]              BRAM.RDATA[15]
			// wire CELL[0].OUT_LC[1]              BRAM.RDATA[14]
			// wire CELL[0].OUT_LC[2]              BRAM.RDATA[13]
			// wire CELL[0].OUT_LC[3]              BRAM.RDATA[12]
			// wire CELL[0].OUT_LC[4]              BRAM.RDATA[11]
			// wire CELL[0].OUT_LC[5]              BRAM.RDATA[10]
			// wire CELL[0].OUT_LC[6]              BRAM.RDATA[9]
			// wire CELL[0].OUT_LC[7]              BRAM.RDATA[8]
			// wire CELL[1].IMUX_LC_I0[0]          BRAM.WADDR[7]
			// wire CELL[1].IMUX_LC_I0[1]          BRAM.WADDR[6]
			// wire CELL[1].IMUX_LC_I0[2]          BRAM.WADDR[5]
			// wire CELL[1].IMUX_LC_I0[3]          BRAM.WADDR[4]
			// wire CELL[1].IMUX_LC_I0[4]          BRAM.WADDR[3]
			// wire CELL[1].IMUX_LC_I0[5]          BRAM.WADDR[2]
			// wire CELL[1].IMUX_LC_I0[6]          BRAM.WADDR[1]
			// wire CELL[1].IMUX_LC_I0[7]          BRAM.WADDR[0]
			// wire CELL[1].IMUX_LC_I1[0]          BRAM.WDATA[7]
			// wire CELL[1].IMUX_LC_I1[1]          BRAM.WDATA[6]
			// wire CELL[1].IMUX_LC_I1[2]          BRAM.WDATA[5]
			// wire CELL[1].IMUX_LC_I1[3]          BRAM.WDATA[4]
			// wire CELL[1].IMUX_LC_I1[4]          BRAM.WDATA[3]
			// wire CELL[1].IMUX_LC_I1[5]          BRAM.WDATA[2]
			// wire CELL[1].IMUX_LC_I1[6]          BRAM.WDATA[1]
			// wire CELL[1].IMUX_LC_I1[7]          BRAM.WDATA[0]
			// wire CELL[1].IMUX_LC_I2[5]          BRAM.WADDR[10]
			// wire CELL[1].IMUX_LC_I2[6]          BRAM.WADDR[9]
			// wire CELL[1].IMUX_LC_I2[7]          BRAM.WADDR[8]
			// wire CELL[1].IMUX_LC_I3[0]          BRAM.MASK[7]
			// wire CELL[1].IMUX_LC_I3[1]          BRAM.MASK[6]
			// wire CELL[1].IMUX_LC_I3[2]          BRAM.MASK[5]
			// wire CELL[1].IMUX_LC_I3[3]          BRAM.MASK[4]
			// wire CELL[1].IMUX_LC_I3[4]          BRAM.MASK[3]
			// wire CELL[1].IMUX_LC_I3[5]          BRAM.MASK[2]
			// wire CELL[1].IMUX_LC_I3[6]          BRAM.MASK[1]
			// wire CELL[1].IMUX_LC_I3[7]          BRAM.MASK[0]
			// wire CELL[1].IMUX_CLK_OPTINV        BRAM.WCLK
			// wire CELL[1].IMUX_RST               BRAM.WE
			// wire CELL[1].IMUX_CE                BRAM.WCLKE
			// wire CELL[1].OUT_LC[0]              BRAM.RDATA[7]
			// wire CELL[1].OUT_LC[1]              BRAM.RDATA[6]
			// wire CELL[1].OUT_LC[2]              BRAM.RDATA[5]
			// wire CELL[1].OUT_LC[3]              BRAM.RDATA[4]
			// wire CELL[1].OUT_LC[4]              BRAM.RDATA[3]
			// wire CELL[1].OUT_LC[5]              BRAM.RDATA[2]
			// wire CELL[1].OUT_LC[6]              BRAM.RDATA[1]
			// wire CELL[1].OUT_LC[7]              BRAM.RDATA[0]
		}

		tile_class MAC16 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);

			bel MAC16 {
				input A[0] = CELL[2].IMUX_LC_I3[0];
				input A[1] = CELL[2].IMUX_LC_I3[1];
				input A[2] = CELL[2].IMUX_LC_I3[2];
				input A[3] = CELL[2].IMUX_LC_I3[3];
				input A[4] = CELL[2].IMUX_LC_I3[4];
				input A[5] = CELL[2].IMUX_LC_I3[5];
				input A[6] = CELL[2].IMUX_LC_I3[6];
				input A[7] = CELL[2].IMUX_LC_I3[7];
				input A[8] = CELL[2].IMUX_LC_I1[0];
				input A[9] = CELL[2].IMUX_LC_I1[1];
				input A[10] = CELL[2].IMUX_LC_I1[2];
				input A[11] = CELL[2].IMUX_LC_I1[3];
				input A[12] = CELL[2].IMUX_LC_I1[4];
				input A[13] = CELL[2].IMUX_LC_I1[5];
				input A[14] = CELL[2].IMUX_LC_I1[6];
				input A[15] = CELL[2].IMUX_LC_I1[7];
				input B[0] = CELL[1].IMUX_LC_I3[0];
				input B[1] = CELL[1].IMUX_LC_I3[1];
				input B[2] = CELL[1].IMUX_LC_I3[2];
				input B[3] = CELL[1].IMUX_LC_I3[3];
				input B[4] = CELL[1].IMUX_LC_I3[4];
				input B[5] = CELL[1].IMUX_LC_I3[5];
				input B[6] = CELL[1].IMUX_LC_I3[6];
				input B[7] = CELL[1].IMUX_LC_I3[7];
				input B[8] = CELL[1].IMUX_LC_I1[0];
				input B[9] = CELL[1].IMUX_LC_I1[1];
				input B[10] = CELL[1].IMUX_LC_I1[2];
				input B[11] = CELL[1].IMUX_LC_I1[3];
				input B[12] = CELL[1].IMUX_LC_I1[4];
				input B[13] = CELL[1].IMUX_LC_I1[5];
				input B[14] = CELL[1].IMUX_LC_I1[6];
				input B[15] = CELL[1].IMUX_LC_I1[7];
				input C[0] = CELL[3].IMUX_LC_I3[0];
				input C[1] = CELL[3].IMUX_LC_I3[1];
				input C[2] = CELL[3].IMUX_LC_I3[2];
				input C[3] = CELL[3].IMUX_LC_I3[3];
				input C[4] = CELL[3].IMUX_LC_I3[4];
				input C[5] = CELL[3].IMUX_LC_I3[5];
				input C[6] = CELL[3].IMUX_LC_I3[6];
				input C[7] = CELL[3].IMUX_LC_I3[7];
				input C[8] = CELL[3].IMUX_LC_I1[0];
				input C[9] = CELL[3].IMUX_LC_I1[1];
				input C[10] = CELL[3].IMUX_LC_I1[2];
				input C[11] = CELL[3].IMUX_LC_I1[3];
				input C[12] = CELL[3].IMUX_LC_I1[4];
				input C[13] = CELL[3].IMUX_LC_I1[5];
				input C[14] = CELL[3].IMUX_LC_I1[6];
				input C[15] = CELL[3].IMUX_LC_I1[7];
				input D[0] = CELL[0].IMUX_LC_I3[0];
				input D[1] = CELL[0].IMUX_LC_I3[1];
				input D[2] = CELL[0].IMUX_LC_I3[2];
				input D[3] = CELL[0].IMUX_LC_I3[3];
				input D[4] = CELL[0].IMUX_LC_I3[4];
				input D[5] = CELL[0].IMUX_LC_I3[5];
				input D[6] = CELL[0].IMUX_LC_I3[6];
				input D[7] = CELL[0].IMUX_LC_I3[7];
				input D[8] = CELL[0].IMUX_LC_I1[0];
				input D[9] = CELL[0].IMUX_LC_I1[1];
				input D[10] = CELL[0].IMUX_LC_I1[2];
				input D[11] = CELL[0].IMUX_LC_I1[3];
				input D[12] = CELL[0].IMUX_LC_I1[4];
				input D[13] = CELL[0].IMUX_LC_I1[5];
				input D[14] = CELL[0].IMUX_LC_I1[6];
				input D[15] = CELL[0].IMUX_LC_I1[7];
				input AHOLD = CELL[2].IMUX_LC_I0[0];
				input BHOLD = CELL[1].IMUX_LC_I0[0];
				input CHOLD = CELL[3].IMUX_LC_I0[0];
				input DHOLD = CELL[0].IMUX_LC_I0[0];
				input ADDSUBBOT = CELL[0].IMUX_LC_I0[3];
				input ADDSUBTOP = CELL[3].IMUX_LC_I0[3];
				input CI = CELL[0].IMUX_LC_I0[4];
				input CLK = CELL[2].IMUX_CLK_OPTINV;
				input CE = CELL[2].IMUX_CE;
				input IRSTBOT = CELL[0].IMUX_RST;
				input IRSTTOP = CELL[1].IMUX_RST;
				input ORSTBOT = CELL[2].IMUX_RST;
				input ORSTTOP = CELL[3].IMUX_RST;
				input OHOLDBOT = CELL[0].IMUX_LC_I0[1];
				input OHOLDTOP = CELL[3].IMUX_LC_I0[1];
				input OLOADBOT = CELL[0].IMUX_LC_I0[2];
				input OLOADTOP = CELL[3].IMUX_LC_I0[2];
				output CO = CELL[4].LC_LTIN[0];
				output O[0] = CELL[0].LC_LTIN[0];
				output O[1] = CELL[0].LC_LTIN[1];
				output O[2] = CELL[0].LC_LTIN[2];
				output O[3] = CELL[0].LC_LTIN[3];
				output O[4] = CELL[0].LC_LTIN[4];
				output O[5] = CELL[0].LC_LTIN[5];
				output O[6] = CELL[0].LC_LTIN[6];
				output O[7] = CELL[0].LC_LTIN[7];
				output O[8] = CELL[1].LC_LTIN[0];
				output O[9] = CELL[1].LC_LTIN[1];
				output O[10] = CELL[1].LC_LTIN[2];
				output O[11] = CELL[1].LC_LTIN[3];
				output O[12] = CELL[1].LC_LTIN[4];
				output O[13] = CELL[1].LC_LTIN[5];
				output O[14] = CELL[1].LC_LTIN[6];
				output O[15] = CELL[1].LC_LTIN[7];
				output O[16] = CELL[2].LC_LTIN[0];
				output O[17] = CELL[2].LC_LTIN[1];
				output O[18] = CELL[2].LC_LTIN[2];
				output O[19] = CELL[2].LC_LTIN[3];
				output O[20] = CELL[2].LC_LTIN[4];
				output O[21] = CELL[2].LC_LTIN[5];
				output O[22] = CELL[2].LC_LTIN[6];
				output O[23] = CELL[2].LC_LTIN[7];
				output O[24] = CELL[3].LC_LTIN[0];
				output O[25] = CELL[3].LC_LTIN[1];
				output O[26] = CELL[3].LC_LTIN[2];
				output O[27] = CELL[3].LC_LTIN[3];
				output O[28] = CELL[3].LC_LTIN[4];
				output O[29] = CELL[3].LC_LTIN[5];
				output O[30] = CELL[3].LC_LTIN[6];
				output O[31] = CELL[3].LC_LTIN[7];
				attribute A_REG @MAIN[0][0][7];
				attribute B_REG @MAIN[0][3][7];
				attribute C_REG @MAIN[0][1][7];
				attribute D_REG @MAIN[0][2][7];
				attribute A_SIGNED @MAIN[2][6][7];
				attribute B_SIGNED @MAIN[3][1][7];
				attribute BOT_8X8_MULT_REG @MAIN[0][4][7];
				attribute TOP_8X8_MULT_REG @MAIN[0][5][7];
				attribute MODE_8X8 @MAIN[2][7][7];
				attribute PIPELINE_16X16_MULT_REG1 @MAIN[0][7][7];
				attribute PIPELINE_16X16_MULT_REG2 @MAIN[0][6][7];
				attribute BOTADDSUB_CARRYSELECT @[MAIN[2][4][7], MAIN[2][5][7]];
				attribute TOPADDSUB_CARRYSELECT @[MAIN[1][7][7], MAIN[1][4][7]];
				attribute BOTADDSUB_LOWERINPUT @[MAIN[2][3][7], MAIN[2][0][7]];
				attribute TOPADDSUB_LOWERINPUT @[MAIN[1][2][7], MAIN[1][3][7]];
				attribute BOTADDSUB_UPPERINPUT @[MAIN[2][2][7]];
				attribute TOPADDSUB_UPPERINPUT @[MAIN[1][5][7]];
				attribute BOTOUTPUT_SELECT @[MAIN[2][1][7], MAIN[1][6][7]];
				attribute TOPOUTPUT_SELECT @[MAIN[1][0][7], MAIN[1][1][7]];
			}

			// wire CELL[0].IMUX_LC_I0[0]          MAC16.DHOLD
			// wire CELL[0].IMUX_LC_I0[1]          MAC16.OHOLDBOT
			// wire CELL[0].IMUX_LC_I0[2]          MAC16.OLOADBOT
			// wire CELL[0].IMUX_LC_I0[3]          MAC16.ADDSUBBOT
			// wire CELL[0].IMUX_LC_I0[4]          MAC16.CI
			// wire CELL[0].IMUX_LC_I1[0]          MAC16.D[8]
			// wire CELL[0].IMUX_LC_I1[1]          MAC16.D[9]
			// wire CELL[0].IMUX_LC_I1[2]          MAC16.D[10]
			// wire CELL[0].IMUX_LC_I1[3]          MAC16.D[11]
			// wire CELL[0].IMUX_LC_I1[4]          MAC16.D[12]
			// wire CELL[0].IMUX_LC_I1[5]          MAC16.D[13]
			// wire CELL[0].IMUX_LC_I1[6]          MAC16.D[14]
			// wire CELL[0].IMUX_LC_I1[7]          MAC16.D[15]
			// wire CELL[0].IMUX_LC_I3[0]          MAC16.D[0]
			// wire CELL[0].IMUX_LC_I3[1]          MAC16.D[1]
			// wire CELL[0].IMUX_LC_I3[2]          MAC16.D[2]
			// wire CELL[0].IMUX_LC_I3[3]          MAC16.D[3]
			// wire CELL[0].IMUX_LC_I3[4]          MAC16.D[4]
			// wire CELL[0].IMUX_LC_I3[5]          MAC16.D[5]
			// wire CELL[0].IMUX_LC_I3[6]          MAC16.D[6]
			// wire CELL[0].IMUX_LC_I3[7]          MAC16.D[7]
			// wire CELL[0].IMUX_RST               MAC16.IRSTBOT
			// wire CELL[0].LC_LTIN[0]             MAC16.O[0]
			// wire CELL[0].LC_LTIN[1]             MAC16.O[1]
			// wire CELL[0].LC_LTIN[2]             MAC16.O[2]
			// wire CELL[0].LC_LTIN[3]             MAC16.O[3]
			// wire CELL[0].LC_LTIN[4]             MAC16.O[4]
			// wire CELL[0].LC_LTIN[5]             MAC16.O[5]
			// wire CELL[0].LC_LTIN[6]             MAC16.O[6]
			// wire CELL[0].LC_LTIN[7]             MAC16.O[7]
			// wire CELL[1].IMUX_LC_I0[0]          MAC16.BHOLD
			// wire CELL[1].IMUX_LC_I1[0]          MAC16.B[8]
			// wire CELL[1].IMUX_LC_I1[1]          MAC16.B[9]
			// wire CELL[1].IMUX_LC_I1[2]          MAC16.B[10]
			// wire CELL[1].IMUX_LC_I1[3]          MAC16.B[11]
			// wire CELL[1].IMUX_LC_I1[4]          MAC16.B[12]
			// wire CELL[1].IMUX_LC_I1[5]          MAC16.B[13]
			// wire CELL[1].IMUX_LC_I1[6]          MAC16.B[14]
			// wire CELL[1].IMUX_LC_I1[7]          MAC16.B[15]
			// wire CELL[1].IMUX_LC_I3[0]          MAC16.B[0]
			// wire CELL[1].IMUX_LC_I3[1]          MAC16.B[1]
			// wire CELL[1].IMUX_LC_I3[2]          MAC16.B[2]
			// wire CELL[1].IMUX_LC_I3[3]          MAC16.B[3]
			// wire CELL[1].IMUX_LC_I3[4]          MAC16.B[4]
			// wire CELL[1].IMUX_LC_I3[5]          MAC16.B[5]
			// wire CELL[1].IMUX_LC_I3[6]          MAC16.B[6]
			// wire CELL[1].IMUX_LC_I3[7]          MAC16.B[7]
			// wire CELL[1].IMUX_RST               MAC16.IRSTTOP
			// wire CELL[1].LC_LTIN[0]             MAC16.O[8]
			// wire CELL[1].LC_LTIN[1]             MAC16.O[9]
			// wire CELL[1].LC_LTIN[2]             MAC16.O[10]
			// wire CELL[1].LC_LTIN[3]             MAC16.O[11]
			// wire CELL[1].LC_LTIN[4]             MAC16.O[12]
			// wire CELL[1].LC_LTIN[5]             MAC16.O[13]
			// wire CELL[1].LC_LTIN[6]             MAC16.O[14]
			// wire CELL[1].LC_LTIN[7]             MAC16.O[15]
			// wire CELL[2].IMUX_LC_I0[0]          MAC16.AHOLD
			// wire CELL[2].IMUX_LC_I1[0]          MAC16.A[8]
			// wire CELL[2].IMUX_LC_I1[1]          MAC16.A[9]
			// wire CELL[2].IMUX_LC_I1[2]          MAC16.A[10]
			// wire CELL[2].IMUX_LC_I1[3]          MAC16.A[11]
			// wire CELL[2].IMUX_LC_I1[4]          MAC16.A[12]
			// wire CELL[2].IMUX_LC_I1[5]          MAC16.A[13]
			// wire CELL[2].IMUX_LC_I1[6]          MAC16.A[14]
			// wire CELL[2].IMUX_LC_I1[7]          MAC16.A[15]
			// wire CELL[2].IMUX_LC_I3[0]          MAC16.A[0]
			// wire CELL[2].IMUX_LC_I3[1]          MAC16.A[1]
			// wire CELL[2].IMUX_LC_I3[2]          MAC16.A[2]
			// wire CELL[2].IMUX_LC_I3[3]          MAC16.A[3]
			// wire CELL[2].IMUX_LC_I3[4]          MAC16.A[4]
			// wire CELL[2].IMUX_LC_I3[5]          MAC16.A[5]
			// wire CELL[2].IMUX_LC_I3[6]          MAC16.A[6]
			// wire CELL[2].IMUX_LC_I3[7]          MAC16.A[7]
			// wire CELL[2].IMUX_CLK_OPTINV        MAC16.CLK
			// wire CELL[2].IMUX_RST               MAC16.ORSTBOT
			// wire CELL[2].IMUX_CE                MAC16.CE
			// wire CELL[2].LC_LTIN[0]             MAC16.O[16]
			// wire CELL[2].LC_LTIN[1]             MAC16.O[17]
			// wire CELL[2].LC_LTIN[2]             MAC16.O[18]
			// wire CELL[2].LC_LTIN[3]             MAC16.O[19]
			// wire CELL[2].LC_LTIN[4]             MAC16.O[20]
			// wire CELL[2].LC_LTIN[5]             MAC16.O[21]
			// wire CELL[2].LC_LTIN[6]             MAC16.O[22]
			// wire CELL[2].LC_LTIN[7]             MAC16.O[23]
			// wire CELL[3].IMUX_LC_I0[0]          MAC16.CHOLD
			// wire CELL[3].IMUX_LC_I0[1]          MAC16.OHOLDTOP
			// wire CELL[3].IMUX_LC_I0[2]          MAC16.OLOADTOP
			// wire CELL[3].IMUX_LC_I0[3]          MAC16.ADDSUBTOP
			// wire CELL[3].IMUX_LC_I1[0]          MAC16.C[8]
			// wire CELL[3].IMUX_LC_I1[1]          MAC16.C[9]
			// wire CELL[3].IMUX_LC_I1[2]          MAC16.C[10]
			// wire CELL[3].IMUX_LC_I1[3]          MAC16.C[11]
			// wire CELL[3].IMUX_LC_I1[4]          MAC16.C[12]
			// wire CELL[3].IMUX_LC_I1[5]          MAC16.C[13]
			// wire CELL[3].IMUX_LC_I1[6]          MAC16.C[14]
			// wire CELL[3].IMUX_LC_I1[7]          MAC16.C[15]
			// wire CELL[3].IMUX_LC_I3[0]          MAC16.C[0]
			// wire CELL[3].IMUX_LC_I3[1]          MAC16.C[1]
			// wire CELL[3].IMUX_LC_I3[2]          MAC16.C[2]
			// wire CELL[3].IMUX_LC_I3[3]          MAC16.C[3]
			// wire CELL[3].IMUX_LC_I3[4]          MAC16.C[4]
			// wire CELL[3].IMUX_LC_I3[5]          MAC16.C[5]
			// wire CELL[3].IMUX_LC_I3[6]          MAC16.C[6]
			// wire CELL[3].IMUX_LC_I3[7]          MAC16.C[7]
			// wire CELL[3].IMUX_RST               MAC16.ORSTTOP
			// wire CELL[3].LC_LTIN[0]             MAC16.O[24]
			// wire CELL[3].LC_LTIN[1]             MAC16.O[25]
			// wire CELL[3].LC_LTIN[2]             MAC16.O[26]
			// wire CELL[3].LC_LTIN[3]             MAC16.O[27]
			// wire CELL[3].LC_LTIN[4]             MAC16.O[28]
			// wire CELL[3].LC_LTIN[5]             MAC16.O[29]
			// wire CELL[3].LC_LTIN[6]             MAC16.O[30]
			// wire CELL[3].LC_LTIN[7]             MAC16.O[31]
			// wire CELL[4].LC_LTIN[0]             MAC16.CO
		}

		tile_class MAC16_TRIM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);

			bel MAC16 {
				input A[0] = CELL[2].IMUX_LC_I3[0];
				input A[1] = CELL[2].IMUX_LC_I3[1];
				input A[2] = CELL[2].IMUX_LC_I3[2];
				input A[3] = CELL[2].IMUX_LC_I3[3];
				input A[4] = CELL[2].IMUX_LC_I3[4];
				input A[5] = CELL[2].IMUX_LC_I3[5];
				input A[6] = CELL[2].IMUX_LC_I3[6];
				input A[7] = CELL[2].IMUX_LC_I3[7];
				input A[8] = CELL[2].IMUX_LC_I1[0];
				input A[9] = CELL[2].IMUX_LC_I1[1];
				input A[10] = CELL[2].IMUX_LC_I1[2];
				input A[11] = CELL[2].IMUX_LC_I1[3];
				input A[12] = CELL[2].IMUX_LC_I1[4];
				input A[13] = CELL[2].IMUX_LC_I1[5];
				input A[14] = CELL[2].IMUX_LC_I1[6];
				input A[15] = CELL[2].IMUX_LC_I1[7];
				input B[0] = CELL[1].IMUX_LC_I3[0];
				input B[1] = CELL[1].IMUX_LC_I3[1];
				input B[2] = CELL[1].IMUX_LC_I3[2];
				input B[3] = CELL[1].IMUX_LC_I3[3];
				input B[4] = CELL[1].IMUX_LC_I3[4];
				input B[5] = CELL[1].IMUX_LC_I3[5];
				input B[6] = CELL[1].IMUX_LC_I3[6];
				input B[7] = CELL[1].IMUX_LC_I3[7];
				input B[8] = CELL[1].IMUX_LC_I1[0];
				input B[9] = CELL[1].IMUX_LC_I1[1];
				input B[10] = CELL[1].IMUX_LC_I1[2];
				input B[11] = CELL[1].IMUX_LC_I1[3];
				input B[12] = CELL[1].IMUX_LC_I1[4];
				input B[13] = CELL[1].IMUX_LC_I1[5];
				input B[14] = CELL[1].IMUX_LC_I1[6];
				input B[15] = CELL[1].IMUX_LC_I1[7];
				input C[0] = CELL[3].IMUX_LC_I3[0];
				input C[1] = CELL[3].IMUX_LC_I3[1];
				input C[2] = CELL[3].IMUX_LC_I3[2];
				input C[3] = CELL[3].IMUX_LC_I3[3];
				input C[4] = CELL[3].IMUX_LC_I3[4];
				input C[5] = CELL[3].IMUX_LC_I3[5];
				input C[6] = CELL[3].IMUX_LC_I3[6];
				input C[7] = CELL[3].IMUX_LC_I3[7];
				input C[8] = CELL[3].IMUX_LC_I1[0];
				input C[9] = CELL[3].IMUX_LC_I1[1];
				input C[10] = CELL[3].IMUX_LC_I1[2];
				input C[11] = CELL[3].IMUX_LC_I1[3];
				input C[12] = CELL[3].IMUX_LC_I1[4];
				input C[13] = CELL[3].IMUX_LC_I1[5];
				input C[14] = CELL[3].IMUX_LC_I1[6];
				input C[15] = CELL[3].IMUX_LC_I1[7];
				input D[0] = CELL[0].IMUX_LC_I3[0];
				input D[1] = CELL[0].IMUX_LC_I3[1];
				input D[2] = CELL[0].IMUX_LC_I3[2];
				input D[3] = CELL[0].IMUX_LC_I3[3];
				input D[4] = CELL[0].IMUX_LC_I3[4];
				input D[5] = CELL[0].IMUX_LC_I3[5];
				input D[6] = CELL[0].IMUX_LC_I3[6];
				input D[7] = CELL[0].IMUX_LC_I3[7];
				input D[8] = CELL[0].IMUX_LC_I1[0];
				input D[9] = CELL[0].IMUX_LC_I1[1];
				input D[10] = CELL[0].IMUX_LC_I1[2];
				input D[11] = CELL[0].IMUX_LC_I1[3];
				input D[12] = CELL[0].IMUX_LC_I1[4];
				input D[13] = CELL[0].IMUX_LC_I1[5];
				input D[14] = CELL[0].IMUX_LC_I1[6];
				input D[15] = CELL[0].IMUX_LC_I1[7];
				input AHOLD = CELL[2].IMUX_LC_I0[0];
				input BHOLD = CELL[1].IMUX_LC_I0[0];
				input CHOLD = CELL[3].IMUX_LC_I0[0];
				input DHOLD = CELL[0].IMUX_LC_I0[0];
				input ADDSUBBOT = CELL[0].IMUX_LC_I0[3];
				input ADDSUBTOP = CELL[3].IMUX_LC_I0[3];
				input CI = CELL[0].IMUX_LC_I0[4];
				input CLK = CELL[2].IMUX_CLK_OPTINV;
				input CE = CELL[2].IMUX_CE;
				input IRSTBOT = CELL[0].IMUX_RST;
				input IRSTTOP = CELL[1].IMUX_RST;
				input ORSTBOT = CELL[2].IMUX_RST;
				input ORSTTOP = CELL[3].IMUX_RST;
				input OHOLDBOT = CELL[0].IMUX_LC_I0[1];
				input OHOLDTOP = CELL[3].IMUX_LC_I0[1];
				input OLOADBOT = CELL[0].IMUX_LC_I0[2];
				input OLOADTOP = CELL[3].IMUX_LC_I0[2];
				output CO = CELL[4].LC_LTIN[0];
				output O[0] = CELL[0].LC_LTIN[0];
				output O[1] = CELL[0].LC_LTIN[1];
				output O[2] = CELL[0].LC_LTIN[2];
				output O[3] = CELL[0].LC_LTIN[3];
				output O[4] = CELL[0].LC_LTIN[4];
				output O[5] = CELL[0].LC_LTIN[5];
				output O[6] = CELL[0].LC_LTIN[6];
				output O[7] = CELL[0].LC_LTIN[7];
				output O[8] = CELL[1].LC_LTIN[0];
				output O[9] = CELL[1].LC_LTIN[1];
				output O[10] = CELL[1].LC_LTIN[2];
				output O[11] = CELL[1].LC_LTIN[3];
				output O[12] = CELL[1].LC_LTIN[4];
				output O[13] = CELL[1].LC_LTIN[5];
				output O[14] = CELL[1].LC_LTIN[6];
				output O[15] = CELL[1].LC_LTIN[7];
				output O[16] = CELL[2].LC_LTIN[0];
				output O[17] = CELL[2].LC_LTIN[1];
				output O[18] = CELL[2].LC_LTIN[2];
				output O[19] = CELL[2].LC_LTIN[3];
				output O[20] = CELL[2].LC_LTIN[4];
				output O[21] = CELL[2].LC_LTIN[5];
				output O[22] = CELL[2].LC_LTIN[6];
				output O[23] = CELL[2].LC_LTIN[7];
				output O[24] = CELL[3].LC_LTIN[0];
				output O[25] = CELL[3].LC_LTIN[1];
				output O[26] = CELL[3].LC_LTIN[2];
				output O[27] = CELL[3].LC_LTIN[3];
				output O[28] = CELL[3].LC_LTIN[4];
				output O[29] = CELL[3].LC_LTIN[5];
				output O[30] = CELL[3].LC_LTIN[6];
				output O[31] = CELL[3].LC_LTIN[7];
				attribute A_REG @MAIN[0][0][7];
				attribute B_REG @MAIN[0][3][7];
				attribute C_REG @MAIN[0][1][7];
				attribute D_REG @MAIN[0][2][7];
				attribute A_SIGNED @MAIN[2][6][7];
				attribute B_SIGNED @MAIN[3][1][7];
				attribute BOT_8X8_MULT_REG @MAIN[0][4][7];
				attribute TOP_8X8_MULT_REG @MAIN[0][5][7];
				attribute MODE_8X8 @MAIN[2][7][7];
				attribute PIPELINE_16X16_MULT_REG1 @MAIN[0][7][7];
				attribute PIPELINE_16X16_MULT_REG2 @MAIN[0][6][7];
				attribute BOTADDSUB_CARRYSELECT @[MAIN[2][4][7], MAIN[2][5][7]];
				attribute TOPADDSUB_CARRYSELECT @[MAIN[1][7][7], MAIN[4][6][7]];
				attribute BOTADDSUB_LOWERINPUT @[MAIN[2][3][7], MAIN[2][0][7]];
				attribute TOPADDSUB_LOWERINPUT @[MAIN[4][4][7], MAIN[4][5][7]];
				attribute BOTADDSUB_UPPERINPUT @[MAIN[2][2][7]];
				attribute TOPADDSUB_UPPERINPUT @[MAIN[4][7][7]];
				attribute BOTOUTPUT_SELECT @[MAIN[2][1][7], MAIN[1][6][7]];
				attribute TOPOUTPUT_SELECT @[MAIN[4][2][7], MAIN[1][1][7]];
			}

			// wire CELL[0].IMUX_LC_I0[0]          MAC16.DHOLD
			// wire CELL[0].IMUX_LC_I0[1]          MAC16.OHOLDBOT
			// wire CELL[0].IMUX_LC_I0[2]          MAC16.OLOADBOT
			// wire CELL[0].IMUX_LC_I0[3]          MAC16.ADDSUBBOT
			// wire CELL[0].IMUX_LC_I0[4]          MAC16.CI
			// wire CELL[0].IMUX_LC_I1[0]          MAC16.D[8]
			// wire CELL[0].IMUX_LC_I1[1]          MAC16.D[9]
			// wire CELL[0].IMUX_LC_I1[2]          MAC16.D[10]
			// wire CELL[0].IMUX_LC_I1[3]          MAC16.D[11]
			// wire CELL[0].IMUX_LC_I1[4]          MAC16.D[12]
			// wire CELL[0].IMUX_LC_I1[5]          MAC16.D[13]
			// wire CELL[0].IMUX_LC_I1[6]          MAC16.D[14]
			// wire CELL[0].IMUX_LC_I1[7]          MAC16.D[15]
			// wire CELL[0].IMUX_LC_I3[0]          MAC16.D[0]
			// wire CELL[0].IMUX_LC_I3[1]          MAC16.D[1]
			// wire CELL[0].IMUX_LC_I3[2]          MAC16.D[2]
			// wire CELL[0].IMUX_LC_I3[3]          MAC16.D[3]
			// wire CELL[0].IMUX_LC_I3[4]          MAC16.D[4]
			// wire CELL[0].IMUX_LC_I3[5]          MAC16.D[5]
			// wire CELL[0].IMUX_LC_I3[6]          MAC16.D[6]
			// wire CELL[0].IMUX_LC_I3[7]          MAC16.D[7]
			// wire CELL[0].IMUX_RST               MAC16.IRSTBOT
			// wire CELL[0].LC_LTIN[0]             MAC16.O[0]
			// wire CELL[0].LC_LTIN[1]             MAC16.O[1]
			// wire CELL[0].LC_LTIN[2]             MAC16.O[2]
			// wire CELL[0].LC_LTIN[3]             MAC16.O[3]
			// wire CELL[0].LC_LTIN[4]             MAC16.O[4]
			// wire CELL[0].LC_LTIN[5]             MAC16.O[5]
			// wire CELL[0].LC_LTIN[6]             MAC16.O[6]
			// wire CELL[0].LC_LTIN[7]             MAC16.O[7]
			// wire CELL[1].IMUX_LC_I0[0]          MAC16.BHOLD
			// wire CELL[1].IMUX_LC_I1[0]          MAC16.B[8]
			// wire CELL[1].IMUX_LC_I1[1]          MAC16.B[9]
			// wire CELL[1].IMUX_LC_I1[2]          MAC16.B[10]
			// wire CELL[1].IMUX_LC_I1[3]          MAC16.B[11]
			// wire CELL[1].IMUX_LC_I1[4]          MAC16.B[12]
			// wire CELL[1].IMUX_LC_I1[5]          MAC16.B[13]
			// wire CELL[1].IMUX_LC_I1[6]          MAC16.B[14]
			// wire CELL[1].IMUX_LC_I1[7]          MAC16.B[15]
			// wire CELL[1].IMUX_LC_I3[0]          MAC16.B[0]
			// wire CELL[1].IMUX_LC_I3[1]          MAC16.B[1]
			// wire CELL[1].IMUX_LC_I3[2]          MAC16.B[2]
			// wire CELL[1].IMUX_LC_I3[3]          MAC16.B[3]
			// wire CELL[1].IMUX_LC_I3[4]          MAC16.B[4]
			// wire CELL[1].IMUX_LC_I3[5]          MAC16.B[5]
			// wire CELL[1].IMUX_LC_I3[6]          MAC16.B[6]
			// wire CELL[1].IMUX_LC_I3[7]          MAC16.B[7]
			// wire CELL[1].IMUX_RST               MAC16.IRSTTOP
			// wire CELL[1].LC_LTIN[0]             MAC16.O[8]
			// wire CELL[1].LC_LTIN[1]             MAC16.O[9]
			// wire CELL[1].LC_LTIN[2]             MAC16.O[10]
			// wire CELL[1].LC_LTIN[3]             MAC16.O[11]
			// wire CELL[1].LC_LTIN[4]             MAC16.O[12]
			// wire CELL[1].LC_LTIN[5]             MAC16.O[13]
			// wire CELL[1].LC_LTIN[6]             MAC16.O[14]
			// wire CELL[1].LC_LTIN[7]             MAC16.O[15]
			// wire CELL[2].IMUX_LC_I0[0]          MAC16.AHOLD
			// wire CELL[2].IMUX_LC_I1[0]          MAC16.A[8]
			// wire CELL[2].IMUX_LC_I1[1]          MAC16.A[9]
			// wire CELL[2].IMUX_LC_I1[2]          MAC16.A[10]
			// wire CELL[2].IMUX_LC_I1[3]          MAC16.A[11]
			// wire CELL[2].IMUX_LC_I1[4]          MAC16.A[12]
			// wire CELL[2].IMUX_LC_I1[5]          MAC16.A[13]
			// wire CELL[2].IMUX_LC_I1[6]          MAC16.A[14]
			// wire CELL[2].IMUX_LC_I1[7]          MAC16.A[15]
			// wire CELL[2].IMUX_LC_I3[0]          MAC16.A[0]
			// wire CELL[2].IMUX_LC_I3[1]          MAC16.A[1]
			// wire CELL[2].IMUX_LC_I3[2]          MAC16.A[2]
			// wire CELL[2].IMUX_LC_I3[3]          MAC16.A[3]
			// wire CELL[2].IMUX_LC_I3[4]          MAC16.A[4]
			// wire CELL[2].IMUX_LC_I3[5]          MAC16.A[5]
			// wire CELL[2].IMUX_LC_I3[6]          MAC16.A[6]
			// wire CELL[2].IMUX_LC_I3[7]          MAC16.A[7]
			// wire CELL[2].IMUX_CLK_OPTINV        MAC16.CLK
			// wire CELL[2].IMUX_RST               MAC16.ORSTBOT
			// wire CELL[2].IMUX_CE                MAC16.CE
			// wire CELL[2].LC_LTIN[0]             MAC16.O[16]
			// wire CELL[2].LC_LTIN[1]             MAC16.O[17]
			// wire CELL[2].LC_LTIN[2]             MAC16.O[18]
			// wire CELL[2].LC_LTIN[3]             MAC16.O[19]
			// wire CELL[2].LC_LTIN[4]             MAC16.O[20]
			// wire CELL[2].LC_LTIN[5]             MAC16.O[21]
			// wire CELL[2].LC_LTIN[6]             MAC16.O[22]
			// wire CELL[2].LC_LTIN[7]             MAC16.O[23]
			// wire CELL[3].IMUX_LC_I0[0]          MAC16.CHOLD
			// wire CELL[3].IMUX_LC_I0[1]          MAC16.OHOLDTOP
			// wire CELL[3].IMUX_LC_I0[2]          MAC16.OLOADTOP
			// wire CELL[3].IMUX_LC_I0[3]          MAC16.ADDSUBTOP
			// wire CELL[3].IMUX_LC_I1[0]          MAC16.C[8]
			// wire CELL[3].IMUX_LC_I1[1]          MAC16.C[9]
			// wire CELL[3].IMUX_LC_I1[2]          MAC16.C[10]
			// wire CELL[3].IMUX_LC_I1[3]          MAC16.C[11]
			// wire CELL[3].IMUX_LC_I1[4]          MAC16.C[12]
			// wire CELL[3].IMUX_LC_I1[5]          MAC16.C[13]
			// wire CELL[3].IMUX_LC_I1[6]          MAC16.C[14]
			// wire CELL[3].IMUX_LC_I1[7]          MAC16.C[15]
			// wire CELL[3].IMUX_LC_I3[0]          MAC16.C[0]
			// wire CELL[3].IMUX_LC_I3[1]          MAC16.C[1]
			// wire CELL[3].IMUX_LC_I3[2]          MAC16.C[2]
			// wire CELL[3].IMUX_LC_I3[3]          MAC16.C[3]
			// wire CELL[3].IMUX_LC_I3[4]          MAC16.C[4]
			// wire CELL[3].IMUX_LC_I3[5]          MAC16.C[5]
			// wire CELL[3].IMUX_LC_I3[6]          MAC16.C[6]
			// wire CELL[3].IMUX_LC_I3[7]          MAC16.C[7]
			// wire CELL[3].IMUX_RST               MAC16.ORSTTOP
			// wire CELL[3].LC_LTIN[0]             MAC16.O[24]
			// wire CELL[3].LC_LTIN[1]             MAC16.O[25]
			// wire CELL[3].LC_LTIN[2]             MAC16.O[26]
			// wire CELL[3].LC_LTIN[3]             MAC16.O[27]
			// wire CELL[3].LC_LTIN[4]             MAC16.O[28]
			// wire CELL[3].LC_LTIN[5]             MAC16.O[29]
			// wire CELL[3].LC_LTIN[6]             MAC16.O[30]
			// wire CELL[3].LC_LTIN[7]             MAC16.O[31]
			// wire CELL[4].LC_LTIN[0]             MAC16.CO
		}

		tile_class SPRAM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);

			bel SPRAM[0] {
				input ADDRESS[0] = CELL[1].IMUX_LC_I1[0];
				input ADDRESS[1] = CELL[1].IMUX_LC_I1[1];
				input ADDRESS[2] = CELL[1].IMUX_LC_I1[2];
				input ADDRESS[3] = CELL[1].IMUX_LC_I1[3];
				input ADDRESS[4] = CELL[1].IMUX_LC_I1[4];
				input ADDRESS[5] = CELL[1].IMUX_LC_I1[5];
				input ADDRESS[6] = CELL[1].IMUX_LC_I1[6];
				input ADDRESS[7] = CELL[1].IMUX_LC_I1[7];
				input ADDRESS[8] = CELL[1].IMUX_LC_I0[0];
				input ADDRESS[9] = CELL[1].IMUX_LC_I0[1];
				input ADDRESS[10] = CELL[1].IMUX_LC_I0[2];
				input ADDRESS[11] = CELL[1].IMUX_LC_I0[3];
				input ADDRESS[12] = CELL[1].IMUX_LC_I0[4];
				input ADDRESS[13] = CELL[1].IMUX_LC_I0[5];
				input DATAIN[0] = CELL[0].IMUX_LC_I3[0];
				input DATAIN[1] = CELL[0].IMUX_LC_I3[1];
				input DATAIN[2] = CELL[0].IMUX_LC_I3[2];
				input DATAIN[3] = CELL[0].IMUX_LC_I3[3];
				input DATAIN[4] = CELL[0].IMUX_LC_I3[4];
				input DATAIN[5] = CELL[0].IMUX_LC_I3[5];
				input DATAIN[6] = CELL[0].IMUX_LC_I3[6];
				input DATAIN[7] = CELL[0].IMUX_LC_I3[7];
				input DATAIN[8] = CELL[0].IMUX_LC_I1[0];
				input DATAIN[9] = CELL[0].IMUX_LC_I1[1];
				input DATAIN[10] = CELL[0].IMUX_LC_I1[2];
				input DATAIN[11] = CELL[0].IMUX_LC_I1[3];
				input DATAIN[12] = CELL[0].IMUX_LC_I1[4];
				input DATAIN[13] = CELL[0].IMUX_LC_I1[5];
				input DATAIN[14] = CELL[0].IMUX_LC_I1[6];
				input DATAIN[15] = CELL[0].IMUX_LC_I1[7];
				input MASKWREN[0] = CELL[2].IMUX_LC_I0[0];
				input MASKWREN[1] = CELL[2].IMUX_LC_I0[1];
				input MASKWREN[2] = CELL[2].IMUX_LC_I0[2];
				input MASKWREN[3] = CELL[2].IMUX_LC_I0[3];
				input CLOCK = CELL[0].IMUX_CLK_OPTINV;
				input CHIPSELECT = CELL[2].IMUX_LC_I1[6];
				input WREN = CELL[2].IMUX_LC_I1[4];
				input POWEROFF = CELL[3].IMUX_LC_I3[4];
				input SLEEP = CELL[3].IMUX_LC_I3[2];
				input STANDBY = CELL[3].IMUX_LC_I3[0];
				input RDMARGIN[0] = CELL[3].IMUX_LC_I3[7];
				input RDMARGIN[1] = CELL[3].IMUX_LC_I1[0];
				input RDMARGIN[2] = CELL[3].IMUX_LC_I1[1];
				input RDMARGIN[3] = CELL[3].IMUX_LC_I1[2];
				input RDMARGINEN = CELL[3].IMUX_LC_I3[6];
				input TEST = CELL[3].IMUX_LC_I1[3];
				output DATAOUT[0] = CELL[0].LC_LTIN[0];
				output DATAOUT[1] = CELL[0].LC_LTIN[1];
				output DATAOUT[2] = CELL[0].LC_LTIN[2];
				output DATAOUT[3] = CELL[0].LC_LTIN[3];
				output DATAOUT[4] = CELL[0].LC_LTIN[4];
				output DATAOUT[5] = CELL[0].LC_LTIN[5];
				output DATAOUT[6] = CELL[0].LC_LTIN[6];
				output DATAOUT[7] = CELL[0].LC_LTIN[7];
				output DATAOUT[8] = CELL[1].LC_LTIN[0];
				output DATAOUT[9] = CELL[1].LC_LTIN[1];
				output DATAOUT[10] = CELL[1].LC_LTIN[2];
				output DATAOUT[11] = CELL[1].LC_LTIN[3];
				output DATAOUT[12] = CELL[1].LC_LTIN[4];
				output DATAOUT[13] = CELL[1].LC_LTIN[5];
				output DATAOUT[14] = CELL[1].LC_LTIN[6];
				output DATAOUT[15] = CELL[1].LC_LTIN[7];
				attribute ENABLE @MAIN[0][1][7];
			}

			bel SPRAM[1] {
				input ADDRESS[0] = CELL[1].IMUX_LC_I0[6];
				input ADDRESS[1] = CELL[1].IMUX_LC_I0[7];
				input ADDRESS[2] = CELL[2].IMUX_LC_I3[0];
				input ADDRESS[3] = CELL[2].IMUX_LC_I3[1];
				input ADDRESS[4] = CELL[2].IMUX_LC_I3[2];
				input ADDRESS[5] = CELL[2].IMUX_LC_I3[3];
				input ADDRESS[6] = CELL[2].IMUX_LC_I3[4];
				input ADDRESS[7] = CELL[2].IMUX_LC_I3[5];
				input ADDRESS[8] = CELL[2].IMUX_LC_I3[6];
				input ADDRESS[9] = CELL[2].IMUX_LC_I3[7];
				input ADDRESS[10] = CELL[2].IMUX_LC_I1[0];
				input ADDRESS[11] = CELL[2].IMUX_LC_I1[1];
				input ADDRESS[12] = CELL[2].IMUX_LC_I1[2];
				input ADDRESS[13] = CELL[2].IMUX_LC_I1[3];
				input DATAIN[0] = CELL[0].IMUX_LC_I0[0];
				input DATAIN[1] = CELL[0].IMUX_LC_I0[1];
				input DATAIN[2] = CELL[0].IMUX_LC_I0[2];
				input DATAIN[3] = CELL[0].IMUX_LC_I0[3];
				input DATAIN[4] = CELL[0].IMUX_LC_I0[4];
				input DATAIN[5] = CELL[0].IMUX_LC_I0[5];
				input DATAIN[6] = CELL[0].IMUX_LC_I0[6];
				input DATAIN[7] = CELL[0].IMUX_LC_I0[7];
				input DATAIN[8] = CELL[1].IMUX_LC_I3[0];
				input DATAIN[9] = CELL[1].IMUX_LC_I3[1];
				input DATAIN[10] = CELL[1].IMUX_LC_I3[2];
				input DATAIN[11] = CELL[1].IMUX_LC_I3[3];
				input DATAIN[12] = CELL[1].IMUX_LC_I3[4];
				input DATAIN[13] = CELL[1].IMUX_LC_I3[5];
				input DATAIN[14] = CELL[1].IMUX_LC_I3[6];
				input DATAIN[15] = CELL[1].IMUX_LC_I3[7];
				input MASKWREN[0] = CELL[2].IMUX_LC_I0[4];
				input MASKWREN[1] = CELL[2].IMUX_LC_I0[5];
				input MASKWREN[2] = CELL[2].IMUX_LC_I0[6];
				input MASKWREN[3] = CELL[2].IMUX_LC_I0[7];
				input CLOCK = CELL[1].IMUX_CLK_OPTINV;
				input CHIPSELECT = CELL[2].IMUX_LC_I1[7];
				input WREN = CELL[2].IMUX_LC_I1[5];
				input POWEROFF = CELL[3].IMUX_LC_I3[5];
				input SLEEP = CELL[3].IMUX_LC_I3[3];
				input STANDBY = CELL[3].IMUX_LC_I3[1];
				input RDMARGIN[0] = CELL[3].IMUX_LC_I3[7];
				input RDMARGIN[1] = CELL[3].IMUX_LC_I1[0];
				input RDMARGIN[2] = CELL[3].IMUX_LC_I1[1];
				input RDMARGIN[3] = CELL[3].IMUX_LC_I1[2];
				input RDMARGINEN = CELL[3].IMUX_LC_I3[6];
				input TEST = CELL[3].IMUX_LC_I1[3];
				output DATAOUT[0] = CELL[2].LC_LTIN[0];
				output DATAOUT[1] = CELL[2].LC_LTIN[1];
				output DATAOUT[2] = CELL[2].LC_LTIN[2];
				output DATAOUT[3] = CELL[2].LC_LTIN[3];
				output DATAOUT[4] = CELL[2].LC_LTIN[4];
				output DATAOUT[5] = CELL[2].LC_LTIN[5];
				output DATAOUT[6] = CELL[2].LC_LTIN[6];
				output DATAOUT[7] = CELL[2].LC_LTIN[7];
				output DATAOUT[8] = CELL[3].LC_LTIN[0];
				output DATAOUT[9] = CELL[3].LC_LTIN[1];
				output DATAOUT[10] = CELL[3].LC_LTIN[2];
				output DATAOUT[11] = CELL[3].LC_LTIN[3];
				output DATAOUT[12] = CELL[3].LC_LTIN[4];
				output DATAOUT[13] = CELL[3].LC_LTIN[5];
				output DATAOUT[14] = CELL[3].LC_LTIN[6];
				output DATAOUT[15] = CELL[3].LC_LTIN[7];
				attribute ENABLE @MAIN[0][0][7];
			}

			// wire CELL[0].IMUX_LC_I0[0]          SPRAM[1].DATAIN[0]
			// wire CELL[0].IMUX_LC_I0[1]          SPRAM[1].DATAIN[1]
			// wire CELL[0].IMUX_LC_I0[2]          SPRAM[1].DATAIN[2]
			// wire CELL[0].IMUX_LC_I0[3]          SPRAM[1].DATAIN[3]
			// wire CELL[0].IMUX_LC_I0[4]          SPRAM[1].DATAIN[4]
			// wire CELL[0].IMUX_LC_I0[5]          SPRAM[1].DATAIN[5]
			// wire CELL[0].IMUX_LC_I0[6]          SPRAM[1].DATAIN[6]
			// wire CELL[0].IMUX_LC_I0[7]          SPRAM[1].DATAIN[7]
			// wire CELL[0].IMUX_LC_I1[0]          SPRAM[0].DATAIN[8]
			// wire CELL[0].IMUX_LC_I1[1]          SPRAM[0].DATAIN[9]
			// wire CELL[0].IMUX_LC_I1[2]          SPRAM[0].DATAIN[10]
			// wire CELL[0].IMUX_LC_I1[3]          SPRAM[0].DATAIN[11]
			// wire CELL[0].IMUX_LC_I1[4]          SPRAM[0].DATAIN[12]
			// wire CELL[0].IMUX_LC_I1[5]          SPRAM[0].DATAIN[13]
			// wire CELL[0].IMUX_LC_I1[6]          SPRAM[0].DATAIN[14]
			// wire CELL[0].IMUX_LC_I1[7]          SPRAM[0].DATAIN[15]
			// wire CELL[0].IMUX_LC_I3[0]          SPRAM[0].DATAIN[0]
			// wire CELL[0].IMUX_LC_I3[1]          SPRAM[0].DATAIN[1]
			// wire CELL[0].IMUX_LC_I3[2]          SPRAM[0].DATAIN[2]
			// wire CELL[0].IMUX_LC_I3[3]          SPRAM[0].DATAIN[3]
			// wire CELL[0].IMUX_LC_I3[4]          SPRAM[0].DATAIN[4]
			// wire CELL[0].IMUX_LC_I3[5]          SPRAM[0].DATAIN[5]
			// wire CELL[0].IMUX_LC_I3[6]          SPRAM[0].DATAIN[6]
			// wire CELL[0].IMUX_LC_I3[7]          SPRAM[0].DATAIN[7]
			// wire CELL[0].IMUX_CLK_OPTINV        SPRAM[0].CLOCK
			// wire CELL[0].LC_LTIN[0]             SPRAM[0].DATAOUT[0]
			// wire CELL[0].LC_LTIN[1]             SPRAM[0].DATAOUT[1]
			// wire CELL[0].LC_LTIN[2]             SPRAM[0].DATAOUT[2]
			// wire CELL[0].LC_LTIN[3]             SPRAM[0].DATAOUT[3]
			// wire CELL[0].LC_LTIN[4]             SPRAM[0].DATAOUT[4]
			// wire CELL[0].LC_LTIN[5]             SPRAM[0].DATAOUT[5]
			// wire CELL[0].LC_LTIN[6]             SPRAM[0].DATAOUT[6]
			// wire CELL[0].LC_LTIN[7]             SPRAM[0].DATAOUT[7]
			// wire CELL[1].IMUX_LC_I0[0]          SPRAM[0].ADDRESS[8]
			// wire CELL[1].IMUX_LC_I0[1]          SPRAM[0].ADDRESS[9]
			// wire CELL[1].IMUX_LC_I0[2]          SPRAM[0].ADDRESS[10]
			// wire CELL[1].IMUX_LC_I0[3]          SPRAM[0].ADDRESS[11]
			// wire CELL[1].IMUX_LC_I0[4]          SPRAM[0].ADDRESS[12]
			// wire CELL[1].IMUX_LC_I0[5]          SPRAM[0].ADDRESS[13]
			// wire CELL[1].IMUX_LC_I0[6]          SPRAM[1].ADDRESS[0]
			// wire CELL[1].IMUX_LC_I0[7]          SPRAM[1].ADDRESS[1]
			// wire CELL[1].IMUX_LC_I1[0]          SPRAM[0].ADDRESS[0]
			// wire CELL[1].IMUX_LC_I1[1]          SPRAM[0].ADDRESS[1]
			// wire CELL[1].IMUX_LC_I1[2]          SPRAM[0].ADDRESS[2]
			// wire CELL[1].IMUX_LC_I1[3]          SPRAM[0].ADDRESS[3]
			// wire CELL[1].IMUX_LC_I1[4]          SPRAM[0].ADDRESS[4]
			// wire CELL[1].IMUX_LC_I1[5]          SPRAM[0].ADDRESS[5]
			// wire CELL[1].IMUX_LC_I1[6]          SPRAM[0].ADDRESS[6]
			// wire CELL[1].IMUX_LC_I1[7]          SPRAM[0].ADDRESS[7]
			// wire CELL[1].IMUX_LC_I3[0]          SPRAM[1].DATAIN[8]
			// wire CELL[1].IMUX_LC_I3[1]          SPRAM[1].DATAIN[9]
			// wire CELL[1].IMUX_LC_I3[2]          SPRAM[1].DATAIN[10]
			// wire CELL[1].IMUX_LC_I3[3]          SPRAM[1].DATAIN[11]
			// wire CELL[1].IMUX_LC_I3[4]          SPRAM[1].DATAIN[12]
			// wire CELL[1].IMUX_LC_I3[5]          SPRAM[1].DATAIN[13]
			// wire CELL[1].IMUX_LC_I3[6]          SPRAM[1].DATAIN[14]
			// wire CELL[1].IMUX_LC_I3[7]          SPRAM[1].DATAIN[15]
			// wire CELL[1].IMUX_CLK_OPTINV        SPRAM[1].CLOCK
			// wire CELL[1].LC_LTIN[0]             SPRAM[0].DATAOUT[8]
			// wire CELL[1].LC_LTIN[1]             SPRAM[0].DATAOUT[9]
			// wire CELL[1].LC_LTIN[2]             SPRAM[0].DATAOUT[10]
			// wire CELL[1].LC_LTIN[3]             SPRAM[0].DATAOUT[11]
			// wire CELL[1].LC_LTIN[4]             SPRAM[0].DATAOUT[12]
			// wire CELL[1].LC_LTIN[5]             SPRAM[0].DATAOUT[13]
			// wire CELL[1].LC_LTIN[6]             SPRAM[0].DATAOUT[14]
			// wire CELL[1].LC_LTIN[7]             SPRAM[0].DATAOUT[15]
			// wire CELL[2].IMUX_LC_I0[0]          SPRAM[0].MASKWREN[0]
			// wire CELL[2].IMUX_LC_I0[1]          SPRAM[0].MASKWREN[1]
			// wire CELL[2].IMUX_LC_I0[2]          SPRAM[0].MASKWREN[2]
			// wire CELL[2].IMUX_LC_I0[3]          SPRAM[0].MASKWREN[3]
			// wire CELL[2].IMUX_LC_I0[4]          SPRAM[1].MASKWREN[0]
			// wire CELL[2].IMUX_LC_I0[5]          SPRAM[1].MASKWREN[1]
			// wire CELL[2].IMUX_LC_I0[6]          SPRAM[1].MASKWREN[2]
			// wire CELL[2].IMUX_LC_I0[7]          SPRAM[1].MASKWREN[3]
			// wire CELL[2].IMUX_LC_I1[0]          SPRAM[1].ADDRESS[10]
			// wire CELL[2].IMUX_LC_I1[1]          SPRAM[1].ADDRESS[11]
			// wire CELL[2].IMUX_LC_I1[2]          SPRAM[1].ADDRESS[12]
			// wire CELL[2].IMUX_LC_I1[3]          SPRAM[1].ADDRESS[13]
			// wire CELL[2].IMUX_LC_I1[4]          SPRAM[0].WREN
			// wire CELL[2].IMUX_LC_I1[5]          SPRAM[1].WREN
			// wire CELL[2].IMUX_LC_I1[6]          SPRAM[0].CHIPSELECT
			// wire CELL[2].IMUX_LC_I1[7]          SPRAM[1].CHIPSELECT
			// wire CELL[2].IMUX_LC_I3[0]          SPRAM[1].ADDRESS[2]
			// wire CELL[2].IMUX_LC_I3[1]          SPRAM[1].ADDRESS[3]
			// wire CELL[2].IMUX_LC_I3[2]          SPRAM[1].ADDRESS[4]
			// wire CELL[2].IMUX_LC_I3[3]          SPRAM[1].ADDRESS[5]
			// wire CELL[2].IMUX_LC_I3[4]          SPRAM[1].ADDRESS[6]
			// wire CELL[2].IMUX_LC_I3[5]          SPRAM[1].ADDRESS[7]
			// wire CELL[2].IMUX_LC_I3[6]          SPRAM[1].ADDRESS[8]
			// wire CELL[2].IMUX_LC_I3[7]          SPRAM[1].ADDRESS[9]
			// wire CELL[2].LC_LTIN[0]             SPRAM[1].DATAOUT[0]
			// wire CELL[2].LC_LTIN[1]             SPRAM[1].DATAOUT[1]
			// wire CELL[2].LC_LTIN[2]             SPRAM[1].DATAOUT[2]
			// wire CELL[2].LC_LTIN[3]             SPRAM[1].DATAOUT[3]
			// wire CELL[2].LC_LTIN[4]             SPRAM[1].DATAOUT[4]
			// wire CELL[2].LC_LTIN[5]             SPRAM[1].DATAOUT[5]
			// wire CELL[2].LC_LTIN[6]             SPRAM[1].DATAOUT[6]
			// wire CELL[2].LC_LTIN[7]             SPRAM[1].DATAOUT[7]
			// wire CELL[3].IMUX_LC_I1[0]          SPRAM[0].RDMARGIN[1] SPRAM[1].RDMARGIN[1]
			// wire CELL[3].IMUX_LC_I1[1]          SPRAM[0].RDMARGIN[2] SPRAM[1].RDMARGIN[2]
			// wire CELL[3].IMUX_LC_I1[2]          SPRAM[0].RDMARGIN[3] SPRAM[1].RDMARGIN[3]
			// wire CELL[3].IMUX_LC_I1[3]          SPRAM[0].TEST SPRAM[1].TEST
			// wire CELL[3].IMUX_LC_I3[0]          SPRAM[0].STANDBY
			// wire CELL[3].IMUX_LC_I3[1]          SPRAM[1].STANDBY
			// wire CELL[3].IMUX_LC_I3[2]          SPRAM[0].SLEEP
			// wire CELL[3].IMUX_LC_I3[3]          SPRAM[1].SLEEP
			// wire CELL[3].IMUX_LC_I3[4]          SPRAM[0].POWEROFF
			// wire CELL[3].IMUX_LC_I3[5]          SPRAM[1].POWEROFF
			// wire CELL[3].IMUX_LC_I3[6]          SPRAM[0].RDMARGINEN SPRAM[1].RDMARGINEN
			// wire CELL[3].IMUX_LC_I3[7]          SPRAM[0].RDMARGIN[0] SPRAM[1].RDMARGIN[0]
			// wire CELL[3].LC_LTIN[0]             SPRAM[1].DATAOUT[8]
			// wire CELL[3].LC_LTIN[1]             SPRAM[1].DATAOUT[9]
			// wire CELL[3].LC_LTIN[2]             SPRAM[1].DATAOUT[10]
			// wire CELL[3].LC_LTIN[3]             SPRAM[1].DATAOUT[11]
			// wire CELL[3].LC_LTIN[4]             SPRAM[1].DATAOUT[12]
			// wire CELL[3].LC_LTIN[5]             SPRAM[1].DATAOUT[13]
			// wire CELL[3].LC_LTIN[6]             SPRAM[1].DATAOUT[14]
			// wire CELL[3].LC_LTIN[7]             SPRAM[1].DATAOUT[15]
		}

		tile_class PLL65 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CORNER_W;
			cell CORNER_E;
			bitrect CLK[0]: Horizontal (16, 2);
			bitrect CLK[1]: Horizontal (16, 2);

			bel PLL65 {
				input BYPASS = CELL[9].IMUX_IO_EXTRA;
				input DYNAMICDELAY[0] = CELL[0].IMUX_IO_EXTRA;
				input DYNAMICDELAY[1] = CELL[1].IMUX_IO_EXTRA;
				input DYNAMICDELAY[2] = CELL[2].IMUX_IO_EXTRA;
				input DYNAMICDELAY[3] = CELL[3].IMUX_IO_EXTRA;
				input EXTFEEDBACK = CELL[5].IMUX_IO_EXTRA;
				input REFERENCECLK = CELL[4].IMUX_IO_EXTRA;
				input RESET = CELL[10].IMUX_IO_EXTRA;
				input SCLK = CELL[11].IMUX_IO_EXTRA;
				input SDI = CELL[12].IMUX_IO_EXTRA;
				input LATCHINPUTVALUE = CELL[6].IO_LATCH;
				output LOCK = CORNER_W.OUT_LC[0], CORNER_W.OUT_LC[1], CORNER_W.OUT_LC[2], CORNER_W.OUT_LC[3], CORNER_W.OUT_LC[4], CORNER_W.OUT_LC[5], CORNER_W.OUT_LC[6], CORNER_W.OUT_LC[7];
				output SDO = CORNER_E.OUT_LC[0], CORNER_E.OUT_LC[1], CORNER_E.OUT_LC[2], CORNER_E.OUT_LC[3], CORNER_E.OUT_LC[4], CORNER_E.OUT_LC[5], CORNER_E.OUT_LC[6], CORNER_E.OUT_LC[7];
				output PLLOUTGLOBALA = CELL[6].IO_GLOBAL;
				output PLLOUTGLOBALB = CELL[7].IO_GLOBAL;
				attribute DIVQ @[CLK[1][2][0], CLK[0][3][1], CLK[0][3][0]];
				attribute DIVR @[CLK[0][1][1], CLK[0][1][0], CLK[0][0][1], CLK[0][0][0]];
				attribute DIVF @[CLK[0][2][1], CLK[0][2][0], CLK[1][1][1], CLK[1][1][0], CLK[1][0][1], CLK[1][0][0]];
				attribute DELAY_ADJUSTMENT_MODE_DYNAMIC @[CLK[1][7][1], CLK[1][6][1], CLK[0][7][1], CLK[0][6][1]];
				attribute FILTER_RANGE @[CLK[1][3][1], CLK[1][3][0], CLK[1][2][1]];
				attribute FIXED_DELAY_ADJUSTMENT @[CLK[1][7][0], CLK[1][6][0], CLK[0][7][0], CLK[0][6][0]];
				attribute FEEDBACK_PATH @[CLK[0][5][0], CLK[0][4][1], CLK[0][4][0]] {
					DELAY = 0b000,
					SIMPLE = 0b001,
					PHASE_AND_DELAY = 0b010,
					EXTERNAL = 0b110,
				}
				attribute LATCH_GLOBAL_OUT_A @CLK[0][8][1];
				attribute LATCH_GLOBAL_OUT_B @CLK[0][9][1];
				attribute TEST_MODE @CLK[1][5][1];
				attribute MODE @[CLK[0][9][0], CLK[1][5][0], CLK[0][8][0]] {
					NONE = 0b000,
					PLL_PAD = 0b001,
					PLL_CORE = 0b011,
					PLL_2_PAD = 0b100,
				}
				attribute PLLOUT_PHASE @[CLK[1][4][0], CLK[0][5][1], CLK[1][4][1]] {
					NONE = 0b000,
					_0DEG = 0b001,
					_90DEG = 0b011,
					_180DEG = 0b101,
					_270DEG = 0b111,
				}
			}

			// wire CELL[0].IMUX_IO_EXTRA          PLL65.DYNAMICDELAY[0]
			// wire CELL[1].IMUX_IO_EXTRA          PLL65.DYNAMICDELAY[1]
			// wire CELL[2].IMUX_IO_EXTRA          PLL65.DYNAMICDELAY[2]
			// wire CELL[3].IMUX_IO_EXTRA          PLL65.DYNAMICDELAY[3]
			// wire CELL[4].IMUX_IO_EXTRA          PLL65.REFERENCECLK
			// wire CELL[5].IMUX_IO_EXTRA          PLL65.EXTFEEDBACK
			// wire CELL[6].IO_LATCH               PLL65.LATCHINPUTVALUE
			// wire CELL[6].IO_GLOBAL              PLL65.PLLOUTGLOBALA
			// wire CELL[7].IO_GLOBAL              PLL65.PLLOUTGLOBALB
			// wire CELL[9].IMUX_IO_EXTRA          PLL65.BYPASS
			// wire CELL[10].IMUX_IO_EXTRA         PLL65.RESET
			// wire CELL[11].IMUX_IO_EXTRA         PLL65.SCLK
			// wire CELL[12].IMUX_IO_EXTRA         PLL65.SDI
			// wire CORNER_W.OUT_LC[0]             PLL65.LOCK
			// wire CORNER_W.OUT_LC[1]             PLL65.LOCK
			// wire CORNER_W.OUT_LC[2]             PLL65.LOCK
			// wire CORNER_W.OUT_LC[3]             PLL65.LOCK
			// wire CORNER_W.OUT_LC[4]             PLL65.LOCK
			// wire CORNER_W.OUT_LC[5]             PLL65.LOCK
			// wire CORNER_W.OUT_LC[6]             PLL65.LOCK
			// wire CORNER_W.OUT_LC[7]             PLL65.LOCK
			// wire CORNER_E.OUT_LC[0]             PLL65.SDO
			// wire CORNER_E.OUT_LC[1]             PLL65.SDO
			// wire CORNER_E.OUT_LC[2]             PLL65.SDO
			// wire CORNER_E.OUT_LC[3]             PLL65.SDO
			// wire CORNER_E.OUT_LC[4]             PLL65.SDO
			// wire CORNER_E.OUT_LC[5]             PLL65.SDO
			// wire CORNER_E.OUT_LC[6]             PLL65.SDO
			// wire CORNER_E.OUT_LC[7]             PLL65.SDO
		}

		tile_class PLL40_S_P01 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL_SIDE[0];
			cell CELL_SIDE[1];
			cell CELL_SIDE[2];
			cell CELL_SIDE[3];
			cell CELL_SIDE[4];
			cell CELL_SIDE[5];
			cell CELL_SIDE[6];
			cell CELL_SIDE[7];
			cell CELL_SIDE[8];
			cell CELL_SIDE[9];
			cell CELL_SIDE[10];
			cell CELL_SIDE[11];
			cell CELL_SIDE[12];
			cell CELL_SIDE[13];
			cell CORNER_W;
			cell CORNER_E;
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);
			bitrect MAIN[5]: Horizontal (16, 54);
			bitrect MAIN[6]: Horizontal (16, 54);
			bitrect MAIN_SIDE[0]: Horizontal (16, 18);
			bitrect MAIN_SIDE[1]: Horizontal (16, 18);
			bitrect MAIN_SIDE[2]: Horizontal (16, 18);
			bitrect MAIN_SIDE[3]: Horizontal (16, 18);
			bitrect MAIN_SIDE[4]: Horizontal (16, 18);
			bitrect MAIN_SIDE[5]: Horizontal (16, 18);
			bitrect MAIN_SIDE[6]: Horizontal (16, 18);
			bitrect MAIN_SIDE[7]: Horizontal (16, 18);
			bitrect MAIN_SIDE[8]: Horizontal (16, 18);
			bitrect MAIN_SIDE[9]: Horizontal (16, 18);
			bitrect MAIN_SIDE[10]: Horizontal (16, 18);
			bitrect MAIN_SIDE[11]: Horizontal (16, 18);
			bitrect MAIN_SIDE[12]: Horizontal (16, 18);
			bitrect MAIN_SIDE[13]: Horizontal (16, 18);

			bel PLL40 {
				input BYPASS = CELL[0].IMUX_IO_EXTRA;
				input DYNAMICDELAY[0] = CELL_SIDE[3].IMUX_IO_EXTRA;
				input DYNAMICDELAY[1] = CELL_SIDE[4].IMUX_IO_EXTRA;
				input DYNAMICDELAY[2] = CELL_SIDE[5].IMUX_IO_EXTRA;
				input DYNAMICDELAY[3] = CELL_SIDE[9].IMUX_IO_EXTRA;
				input DYNAMICDELAY[4] = CELL_SIDE[10].IMUX_IO_EXTRA;
				input DYNAMICDELAY[5] = CELL_SIDE[11].IMUX_IO_EXTRA;
				input DYNAMICDELAY[6] = CELL_SIDE[12].IMUX_IO_EXTRA;
				input DYNAMICDELAY[7] = CELL_SIDE[13].IMUX_IO_EXTRA;
				input EXTFEEDBACK = CELL_SIDE[1].IMUX_IO_EXTRA;
				input REFERENCECLK = CELL_SIDE[0].IMUX_IO_EXTRA;
				input RESETB = CELL[1].IMUX_IO_EXTRA;
				input SCLK = CELL[2].IMUX_IO_EXTRA;
				input SDI = CELL[3].IMUX_IO_EXTRA;
				input LATCHINPUTVALUE = CELL[5].IO_LATCH;
				output LOCK = CORNER_W.OUT_LC[0], CORNER_W.OUT_LC[1], CORNER_W.OUT_LC[2], CORNER_W.OUT_LC[3], CORNER_W.OUT_LC[4], CORNER_W.OUT_LC[5], CORNER_W.OUT_LC[6], CORNER_W.OUT_LC[7];
				output SDO = CORNER_E.OUT_LC[0], CORNER_E.OUT_LC[1], CORNER_E.OUT_LC[2], CORNER_E.OUT_LC[3], CORNER_E.OUT_LC[4], CORNER_E.OUT_LC[5], CORNER_E.OUT_LC[6], CORNER_E.OUT_LC[7];
				output PLLOUTGLOBALA = CELL[5].IO_GLOBAL;
				output PLLOUTGLOBALB = CELL[6].IO_GLOBAL;
				attribute DIVQ @[MAIN_SIDE[1][2][14], MAIN_SIDE[1][2][15], MAIN_SIDE[1][3][14]];
				attribute DIVR @[MAIN_SIDE[0][2][15], MAIN_SIDE[0][3][14], MAIN_SIDE[0][0][14], MAIN_SIDE[0][0][15]];
				attribute DIVF @[MAIN_SIDE[1][0][14], MAIN_SIDE[1][0][15], MAIN_SIDE[0][7][14], MAIN_SIDE[0][4][14], MAIN_SIDE[0][4][15], MAIN_SIDE[0][5][14], MAIN_SIDE[0][2][14]];
				attribute DELAY_ADJUSTMENT_MODE_FEEDBACK @[MAIN_SIDE[3][2][15]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute DELAY_ADJUSTMENT_MODE_RELATIVE @[MAIN_SIDE[3][7][14]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute FILTER_RANGE @[MAIN_SIDE[1][4][14], MAIN_SIDE[1][4][15], MAIN_SIDE[1][5][14]];
				attribute FDA_FEEDBACK @[MAIN_SIDE[3][3][14], MAIN_SIDE[3][0][14], MAIN_SIDE[3][0][15], MAIN_SIDE[2][7][14]];
				attribute FDA_RELATIVE @[MAIN_SIDE[3][4][14], MAIN_SIDE[3][4][15], MAIN_SIDE[3][5][14], MAIN_SIDE[3][2][14]];
				attribute FEEDBACK_PATH @[MAIN_SIDE[2][0][15], MAIN_SIDE[1][7][14], MAIN_SIDE[4][2][14]] {
					DELAY = 0b000,
					SIMPLE = 0b001,
					PHASE_AND_DELAY = 0b010,
					EXTERNAL = 0b110,
				}
				attribute TEST_MODE @MAIN_SIDE[2][4][14];
				attribute SHIFTREG_DIV_MODE @MAIN_SIDE[2][2][15];
				attribute MODE @[MAIN_SIDE[4][3][14], MAIN_SIDE[2][2][14], MAIN_SIDE[4][0][15]] {
					NONE = 0b000,
					PLL40_PAD = 0b001,
					PLL40_CORE = 0b011,
					PLL40_2_PAD = 0b100,
					PLL40_2F_PAD = 0b101,
					PLL40_2F_CORE = 0b111,
				}
				attribute PLLOUT_SELECT_PORTA @[MAIN_SIDE[2][4][15], MAIN_SIDE[2][5][14]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
				attribute PLLOUT_SELECT_PORTB @[MAIN_SIDE[2][3][14], MAIN_SIDE[2][0][14]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
			}

			// wire CELL[0].IMUX_IO_EXTRA          PLL40.BYPASS
			// wire CELL[1].IMUX_IO_EXTRA          PLL40.RESETB
			// wire CELL[2].IMUX_IO_EXTRA          PLL40.SCLK
			// wire CELL[3].IMUX_IO_EXTRA          PLL40.SDI
			// wire CELL[5].IO_LATCH               PLL40.LATCHINPUTVALUE
			// wire CELL[5].IO_GLOBAL              PLL40.PLLOUTGLOBALA
			// wire CELL[6].IO_GLOBAL              PLL40.PLLOUTGLOBALB
			// wire CELL_SIDE[0].IMUX_IO_EXTRA     PLL40.REFERENCECLK
			// wire CELL_SIDE[1].IMUX_IO_EXTRA     PLL40.EXTFEEDBACK
			// wire CELL_SIDE[3].IMUX_IO_EXTRA     PLL40.DYNAMICDELAY[0]
			// wire CELL_SIDE[4].IMUX_IO_EXTRA     PLL40.DYNAMICDELAY[1]
			// wire CELL_SIDE[5].IMUX_IO_EXTRA     PLL40.DYNAMICDELAY[2]
			// wire CELL_SIDE[9].IMUX_IO_EXTRA     PLL40.DYNAMICDELAY[3]
			// wire CELL_SIDE[10].IMUX_IO_EXTRA    PLL40.DYNAMICDELAY[4]
			// wire CELL_SIDE[11].IMUX_IO_EXTRA    PLL40.DYNAMICDELAY[5]
			// wire CELL_SIDE[12].IMUX_IO_EXTRA    PLL40.DYNAMICDELAY[6]
			// wire CELL_SIDE[13].IMUX_IO_EXTRA    PLL40.DYNAMICDELAY[7]
			// wire CORNER_W.OUT_LC[0]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[1]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[2]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[3]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[4]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[5]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[6]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[7]             PLL40.LOCK
			// wire CORNER_E.OUT_LC[0]             PLL40.SDO
			// wire CORNER_E.OUT_LC[1]             PLL40.SDO
			// wire CORNER_E.OUT_LC[2]             PLL40.SDO
			// wire CORNER_E.OUT_LC[3]             PLL40.SDO
			// wire CORNER_E.OUT_LC[4]             PLL40.SDO
			// wire CORNER_E.OUT_LC[5]             PLL40.SDO
			// wire CORNER_E.OUT_LC[6]             PLL40.SDO
			// wire CORNER_E.OUT_LC[7]             PLL40.SDO
		}

		tile_class PLL40_S_P08 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CELL[13];
			cell CELL[14];
			cell CELL[15];
			cell CELL[16];
			cell CELL[17];
			cell CORNER_W;
			cell CORNER_E;
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);
			bitrect MAIN[5]: Horizontal (16, 54);
			bitrect MAIN[6]: Horizontal (16, 54);
			bitrect MAIN[7]: Horizontal (16, 54);
			bitrect MAIN[8]: Horizontal (16, 54);
			bitrect MAIN[9]: Horizontal (16, 54);
			bitrect MAIN[10]: Horizontal (16, 54);
			bitrect MAIN[11]: Horizontal (16, 54);
			bitrect MAIN[12]: Horizontal (16, 54);
			bitrect MAIN[13]: Horizontal (16, 54);
			bitrect MAIN[14]: Horizontal (16, 54);
			bitrect MAIN[15]: Horizontal (16, 54);
			bitrect MAIN[16]: Horizontal (16, 54);
			bitrect MAIN[17]: Horizontal (16, 54);

			bel PLL40 {
				input BYPASS = CELL[14].IMUX_IO_EXTRA;
				input DYNAMICDELAY[0] = CELL[0].IMUX_IO_EXTRA;
				input DYNAMICDELAY[1] = CELL[1].IMUX_IO_EXTRA;
				input DYNAMICDELAY[2] = CELL[2].IMUX_IO_EXTRA;
				input DYNAMICDELAY[3] = CELL[3].IMUX_IO_EXTRA;
				input DYNAMICDELAY[4] = CELL[4].IMUX_IO_EXTRA;
				input DYNAMICDELAY[5] = CELL[5].IMUX_IO_EXTRA;
				input DYNAMICDELAY[6] = CELL[6].IMUX_IO_EXTRA;
				input DYNAMICDELAY[7] = CELL[7].IMUX_IO_EXTRA;
				input EXTFEEDBACK = CELL[9].IMUX_IO_EXTRA;
				input REFERENCECLK = CELL[8].IMUX_IO_EXTRA;
				input RESETB = CELL[15].IMUX_IO_EXTRA;
				input SCLK = CELL[16].IMUX_IO_EXTRA;
				input SDI = CELL[17].IMUX_IO_EXTRA;
				input LATCHINPUTVALUE = CELL[11].IO_LATCH;
				output LOCK = CORNER_W.OUT_LC[0], CORNER_W.OUT_LC[1], CORNER_W.OUT_LC[2], CORNER_W.OUT_LC[3], CORNER_W.OUT_LC[4], CORNER_W.OUT_LC[5], CORNER_W.OUT_LC[6], CORNER_W.OUT_LC[7];
				output SDO = CORNER_E.OUT_LC[0], CORNER_E.OUT_LC[1], CORNER_E.OUT_LC[2], CORNER_E.OUT_LC[3], CORNER_E.OUT_LC[4], CORNER_E.OUT_LC[5], CORNER_E.OUT_LC[6], CORNER_E.OUT_LC[7];
				output PLLOUTGLOBALA = CELL[11].IO_GLOBAL;
				output PLLOUTGLOBALB = CELL[12].IO_GLOBAL;
				attribute DIVQ @[MAIN[10][12][27], MAIN[10][12][26], MAIN[10][13][27]];
				attribute DIVR @[MAIN[9][12][26], MAIN[9][13][27], MAIN[9][15][27], MAIN[9][15][26]];
				attribute DIVF @[MAIN[10][15][27], MAIN[10][15][26], MAIN[9][9][27], MAIN[9][11][27], MAIN[9][11][26], MAIN[9][10][27], MAIN[9][12][27]];
				attribute DELAY_ADJUSTMENT_MODE_FEEDBACK @[MAIN[12][12][26]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute DELAY_ADJUSTMENT_MODE_RELATIVE @[MAIN[12][9][27]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute FILTER_RANGE @[MAIN[10][11][27], MAIN[10][11][26], MAIN[10][10][27]];
				attribute FDA_FEEDBACK @[MAIN[12][13][27], MAIN[12][15][27], MAIN[12][15][26], MAIN[11][9][27]];
				attribute FDA_RELATIVE @[MAIN[12][11][27], MAIN[12][11][26], MAIN[12][10][27], MAIN[12][12][27]];
				attribute FEEDBACK_PATH @[MAIN[11][15][26], MAIN[10][9][27], MAIN[13][12][27]] {
					DELAY = 0b000,
					SIMPLE = 0b001,
					PHASE_AND_DELAY = 0b010,
					EXTERNAL = 0b110,
				}
				attribute LATCH_GLOBAL_OUT_A @MAIN[13][15][27];
				attribute LATCH_GLOBAL_OUT_B @MAIN[13][12][26];
				attribute TEST_MODE @MAIN[11][11][27];
				attribute SHIFTREG_DIV_MODE @MAIN[11][12][26];
				attribute MODE @[MAIN[13][13][27], MAIN[11][12][27], MAIN[13][15][26]] {
					NONE = 0b000,
					PLL40_PAD = 0b001,
					PLL40_CORE = 0b011,
					PLL40_2_PAD = 0b100,
					PLL40_2F_PAD = 0b101,
					PLL40_2F_CORE = 0b111,
				}
				attribute PLLOUT_SELECT_PORTA @[MAIN[11][11][26], MAIN[11][10][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
				attribute PLLOUT_SELECT_PORTB @[MAIN[11][13][27], MAIN[11][15][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
			}

			// wire CELL[0].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[0]
			// wire CELL[1].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[1]
			// wire CELL[2].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[2]
			// wire CELL[3].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[3]
			// wire CELL[4].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[4]
			// wire CELL[5].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[5]
			// wire CELL[6].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[6]
			// wire CELL[7].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[7]
			// wire CELL[8].IMUX_IO_EXTRA          PLL40.REFERENCECLK
			// wire CELL[9].IMUX_IO_EXTRA          PLL40.EXTFEEDBACK
			// wire CELL[11].IO_LATCH              PLL40.LATCHINPUTVALUE
			// wire CELL[11].IO_GLOBAL             PLL40.PLLOUTGLOBALA
			// wire CELL[12].IO_GLOBAL             PLL40.PLLOUTGLOBALB
			// wire CELL[14].IMUX_IO_EXTRA         PLL40.BYPASS
			// wire CELL[15].IMUX_IO_EXTRA         PLL40.RESETB
			// wire CELL[16].IMUX_IO_EXTRA         PLL40.SCLK
			// wire CELL[17].IMUX_IO_EXTRA         PLL40.SDI
			// wire CORNER_W.OUT_LC[0]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[1]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[2]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[3]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[4]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[5]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[6]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[7]             PLL40.LOCK
			// wire CORNER_E.OUT_LC[0]             PLL40.SDO
			// wire CORNER_E.OUT_LC[1]             PLL40.SDO
			// wire CORNER_E.OUT_LC[2]             PLL40.SDO
			// wire CORNER_E.OUT_LC[3]             PLL40.SDO
			// wire CORNER_E.OUT_LC[4]             PLL40.SDO
			// wire CORNER_E.OUT_LC[5]             PLL40.SDO
			// wire CORNER_E.OUT_LC[6]             PLL40.SDO
			// wire CORNER_E.OUT_LC[7]             PLL40.SDO
		}

		tile_class PLL40_N_P08 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CELL[13];
			cell CELL[14];
			cell CELL[15];
			cell CELL[16];
			cell CELL[17];
			cell CORNER_W;
			cell CORNER_E;
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);
			bitrect MAIN[5]: Horizontal (16, 54);
			bitrect MAIN[6]: Horizontal (16, 54);
			bitrect MAIN[7]: Horizontal (16, 54);
			bitrect MAIN[8]: Horizontal (16, 54);
			bitrect MAIN[9]: Horizontal (16, 54);
			bitrect MAIN[10]: Horizontal (16, 54);
			bitrect MAIN[11]: Horizontal (16, 54);
			bitrect MAIN[12]: Horizontal (16, 54);
			bitrect MAIN[13]: Horizontal (16, 54);
			bitrect MAIN[14]: Horizontal (16, 54);
			bitrect MAIN[15]: Horizontal (16, 54);
			bitrect MAIN[16]: Horizontal (16, 54);
			bitrect MAIN[17]: Horizontal (16, 54);

			bel PLL40 {
				input BYPASS = CELL[14].IMUX_IO_EXTRA;
				input DYNAMICDELAY[0] = CELL[0].IMUX_IO_EXTRA;
				input DYNAMICDELAY[1] = CELL[1].IMUX_IO_EXTRA;
				input DYNAMICDELAY[2] = CELL[2].IMUX_IO_EXTRA;
				input DYNAMICDELAY[3] = CELL[3].IMUX_IO_EXTRA;
				input DYNAMICDELAY[4] = CELL[4].IMUX_IO_EXTRA;
				input DYNAMICDELAY[5] = CELL[5].IMUX_IO_EXTRA;
				input DYNAMICDELAY[6] = CELL[6].IMUX_IO_EXTRA;
				input DYNAMICDELAY[7] = CELL[7].IMUX_IO_EXTRA;
				input EXTFEEDBACK = CELL[9].IMUX_IO_EXTRA;
				input REFERENCECLK = CELL[8].IMUX_IO_EXTRA;
				input RESETB = CELL[15].IMUX_IO_EXTRA;
				input SCLK = CELL[16].IMUX_IO_EXTRA;
				input SDI = CELL[17].IMUX_IO_EXTRA;
				input LATCHINPUTVALUE = CELL[11].IO_LATCH;
				output LOCK = CORNER_W.OUT_LC[0], CORNER_W.OUT_LC[1], CORNER_W.OUT_LC[2], CORNER_W.OUT_LC[3], CORNER_W.OUT_LC[4], CORNER_W.OUT_LC[5], CORNER_W.OUT_LC[6], CORNER_W.OUT_LC[7];
				output SDO = CORNER_E.OUT_LC[0], CORNER_E.OUT_LC[1], CORNER_E.OUT_LC[2], CORNER_E.OUT_LC[3], CORNER_E.OUT_LC[4], CORNER_E.OUT_LC[5], CORNER_E.OUT_LC[6], CORNER_E.OUT_LC[7];
				output PLLOUTGLOBALA = CELL[11].IO_GLOBAL;
				output PLLOUTGLOBALB = CELL[12].IO_GLOBAL;
				attribute DIVQ @[MAIN[10][3][27], MAIN[10][3][26], MAIN[10][2][27]];
				attribute DIVR @[MAIN[9][3][26], MAIN[9][2][27], MAIN[9][0][27], MAIN[9][0][26]];
				attribute DIVF @[MAIN[10][0][27], MAIN[10][0][26], MAIN[9][6][27], MAIN[9][4][27], MAIN[9][4][26], MAIN[9][5][27], MAIN[9][3][27]];
				attribute DELAY_ADJUSTMENT_MODE_FEEDBACK @[MAIN[12][3][26]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute DELAY_ADJUSTMENT_MODE_RELATIVE @[MAIN[12][6][27]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute FILTER_RANGE @[MAIN[10][4][27], MAIN[10][4][26], MAIN[10][5][27]];
				attribute FDA_FEEDBACK @[MAIN[12][2][27], MAIN[12][0][27], MAIN[12][0][26], MAIN[11][6][27]];
				attribute FDA_RELATIVE @[MAIN[12][4][27], MAIN[12][4][26], MAIN[12][5][27], MAIN[12][3][27]];
				attribute FEEDBACK_PATH @[MAIN[11][0][26], MAIN[10][6][27], MAIN[13][3][27]] {
					DELAY = 0b000,
					SIMPLE = 0b001,
					PHASE_AND_DELAY = 0b010,
					EXTERNAL = 0b110,
				}
				attribute LATCH_GLOBAL_OUT_A @MAIN[13][0][27];
				attribute LATCH_GLOBAL_OUT_B @MAIN[13][3][26];
				attribute TEST_MODE @MAIN[11][4][27];
				attribute SHIFTREG_DIV_MODE @MAIN[11][3][26];
				attribute MODE @[MAIN[13][2][27], MAIN[11][3][27], MAIN[13][0][26]] {
					NONE = 0b000,
					PLL40_PAD = 0b001,
					PLL40_CORE = 0b011,
					PLL40_2_PAD = 0b100,
					PLL40_2F_PAD = 0b101,
					PLL40_2F_CORE = 0b111,
				}
				attribute PLLOUT_SELECT_PORTA @[MAIN[11][4][26], MAIN[11][5][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
				attribute PLLOUT_SELECT_PORTB @[MAIN[11][2][27], MAIN[11][0][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
			}

			// wire CELL[0].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[0]
			// wire CELL[1].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[1]
			// wire CELL[2].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[2]
			// wire CELL[3].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[3]
			// wire CELL[4].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[4]
			// wire CELL[5].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[5]
			// wire CELL[6].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[6]
			// wire CELL[7].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[7]
			// wire CELL[8].IMUX_IO_EXTRA          PLL40.REFERENCECLK
			// wire CELL[9].IMUX_IO_EXTRA          PLL40.EXTFEEDBACK
			// wire CELL[11].IO_LATCH              PLL40.LATCHINPUTVALUE
			// wire CELL[11].IO_GLOBAL             PLL40.PLLOUTGLOBALA
			// wire CELL[12].IO_GLOBAL             PLL40.PLLOUTGLOBALB
			// wire CELL[14].IMUX_IO_EXTRA         PLL40.BYPASS
			// wire CELL[15].IMUX_IO_EXTRA         PLL40.RESETB
			// wire CELL[16].IMUX_IO_EXTRA         PLL40.SCLK
			// wire CELL[17].IMUX_IO_EXTRA         PLL40.SDI
			// wire CORNER_W.OUT_LC[0]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[1]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[2]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[3]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[4]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[5]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[6]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[7]             PLL40.LOCK
			// wire CORNER_E.OUT_LC[0]             PLL40.SDO
			// wire CORNER_E.OUT_LC[1]             PLL40.SDO
			// wire CORNER_E.OUT_LC[2]             PLL40.SDO
			// wire CORNER_E.OUT_LC[3]             PLL40.SDO
			// wire CORNER_E.OUT_LC[4]             PLL40.SDO
			// wire CORNER_E.OUT_LC[5]             PLL40.SDO
			// wire CORNER_E.OUT_LC[6]             PLL40.SDO
			// wire CORNER_E.OUT_LC[7]             PLL40.SDO
		}

		tile_class PLL40_S_R04 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CELL[13];
			cell CELL[14];
			cell CELL[15];
			cell CELL[16];
			cell CELL[17];
			cell CORNER_W;
			cell CORNER_E;
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);
			bitrect MAIN[5]: Horizontal (16, 54);
			bitrect MAIN[6]: Horizontal (16, 54);
			bitrect MAIN[7]: Horizontal (16, 54);
			bitrect MAIN[8]: Horizontal (16, 54);
			bitrect MAIN[9]: Horizontal (16, 54);
			bitrect MAIN[10]: Horizontal (16, 54);
			bitrect MAIN[11]: Horizontal (16, 54);
			bitrect MAIN[12]: Horizontal (16, 54);
			bitrect MAIN[13]: Horizontal (16, 54);
			bitrect MAIN[14]: Horizontal (16, 54);
			bitrect MAIN[15]: Horizontal (16, 54);
			bitrect MAIN[16]: Horizontal (16, 54);
			bitrect MAIN[17]: Horizontal (16, 54);

			bel PLL40 {
				input BYPASS = CELL[14].IMUX_IO_EXTRA;
				input DYNAMICDELAY[0] = CELL[0].IMUX_IO_EXTRA;
				input DYNAMICDELAY[1] = CELL[1].IMUX_IO_EXTRA;
				input DYNAMICDELAY[2] = CELL[2].IMUX_IO_EXTRA;
				input DYNAMICDELAY[3] = CELL[3].IMUX_IO_EXTRA;
				input DYNAMICDELAY[4] = CELL[4].IMUX_IO_EXTRA;
				input DYNAMICDELAY[5] = CELL[6].IMUX_IO_EXTRA;
				input DYNAMICDELAY[6] = CELL[7].IMUX_IO_EXTRA;
				input DYNAMICDELAY[7] = CELL[8].IMUX_IO_EXTRA;
				input EXTFEEDBACK = CELL[10].IMUX_IO_EXTRA;
				input REFERENCECLK = CELL[9].IMUX_IO_EXTRA;
				input RESETB = CELL[15].IMUX_IO_EXTRA;
				input SCLK = CELL[16].IMUX_IO_EXTRA;
				input SDI = CELL[17].IMUX_IO_EXTRA;
				input LATCHINPUTVALUE = CELL[11].IO_LATCH;
				output LOCK = CORNER_W.OUT_LC[0], CORNER_W.OUT_LC[1], CORNER_W.OUT_LC[2], CORNER_W.OUT_LC[3], CORNER_W.OUT_LC[4], CORNER_W.OUT_LC[5], CORNER_W.OUT_LC[6], CORNER_W.OUT_LC[7];
				output SDO = CORNER_E.OUT_LC[0], CORNER_E.OUT_LC[1], CORNER_E.OUT_LC[2], CORNER_E.OUT_LC[3], CORNER_E.OUT_LC[4], CORNER_E.OUT_LC[5], CORNER_E.OUT_LC[6], CORNER_E.OUT_LC[7];
				output PLLOUTGLOBALA = CELL[11].IO_GLOBAL;
				output PLLOUTGLOBALB = CELL[12].IO_GLOBAL;
				attribute DIVQ @[MAIN[10][12][27], MAIN[10][12][26], MAIN[10][13][27]];
				attribute DIVR @[MAIN[9][12][26], MAIN[9][13][27], MAIN[9][15][27], MAIN[9][15][26]];
				attribute DIVF @[MAIN[10][15][27], MAIN[10][15][26], MAIN[9][9][27], MAIN[9][11][27], MAIN[9][11][26], MAIN[9][10][27], MAIN[9][12][27]];
				attribute DELAY_ADJUSTMENT_MODE_FEEDBACK @[MAIN[12][12][26]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute DELAY_ADJUSTMENT_MODE_RELATIVE @[MAIN[12][9][27]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute FILTER_RANGE @[MAIN[10][11][27], MAIN[10][11][26], MAIN[10][10][27]];
				attribute FDA_FEEDBACK @[MAIN[12][13][27], MAIN[12][15][27], MAIN[12][15][26], MAIN[11][9][27]];
				attribute FDA_RELATIVE @[MAIN[12][11][27], MAIN[12][11][26], MAIN[12][10][27], MAIN[12][12][27]];
				attribute FEEDBACK_PATH @[MAIN[11][15][26], MAIN[10][9][27], MAIN[13][12][27]] {
					DELAY = 0b000,
					SIMPLE = 0b001,
					PHASE_AND_DELAY = 0b010,
					EXTERNAL = 0b110,
				}
				attribute LATCH_GLOBAL_OUT_A @MAIN[13][15][27];
				attribute LATCH_GLOBAL_OUT_B @MAIN[13][12][26];
				attribute TEST_MODE @MAIN[11][11][27];
				attribute SHIFTREG_DIV_MODE @MAIN[11][12][26];
				attribute MODE @[MAIN[13][13][27], MAIN[11][12][27], MAIN[13][15][26]] {
					NONE = 0b000,
					PLL40_PAD = 0b001,
					PLL40_CORE = 0b011,
					PLL40_2_PAD = 0b100,
					PLL40_2F_PAD = 0b101,
					PLL40_2F_CORE = 0b111,
				}
				attribute PLLOUT_SELECT_PORTA @[MAIN[11][11][26], MAIN[11][10][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
				attribute PLLOUT_SELECT_PORTB @[MAIN[11][13][27], MAIN[11][15][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
			}

			// wire CELL[0].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[0]
			// wire CELL[1].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[1]
			// wire CELL[2].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[2]
			// wire CELL[3].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[3]
			// wire CELL[4].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[4]
			// wire CELL[6].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[5]
			// wire CELL[7].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[6]
			// wire CELL[8].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[7]
			// wire CELL[9].IMUX_IO_EXTRA          PLL40.REFERENCECLK
			// wire CELL[10].IMUX_IO_EXTRA         PLL40.EXTFEEDBACK
			// wire CELL[11].IO_LATCH              PLL40.LATCHINPUTVALUE
			// wire CELL[11].IO_GLOBAL             PLL40.PLLOUTGLOBALA
			// wire CELL[12].IO_GLOBAL             PLL40.PLLOUTGLOBALB
			// wire CELL[14].IMUX_IO_EXTRA         PLL40.BYPASS
			// wire CELL[15].IMUX_IO_EXTRA         PLL40.RESETB
			// wire CELL[16].IMUX_IO_EXTRA         PLL40.SCLK
			// wire CELL[17].IMUX_IO_EXTRA         PLL40.SDI
			// wire CORNER_W.OUT_LC[0]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[1]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[2]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[3]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[4]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[5]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[6]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[7]             PLL40.LOCK
			// wire CORNER_E.OUT_LC[0]             PLL40.SDO
			// wire CORNER_E.OUT_LC[1]             PLL40.SDO
			// wire CORNER_E.OUT_LC[2]             PLL40.SDO
			// wire CORNER_E.OUT_LC[3]             PLL40.SDO
			// wire CORNER_E.OUT_LC[4]             PLL40.SDO
			// wire CORNER_E.OUT_LC[5]             PLL40.SDO
			// wire CORNER_E.OUT_LC[6]             PLL40.SDO
			// wire CORNER_E.OUT_LC[7]             PLL40.SDO
		}

		tile_class PLL40_N_R04 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CELL[13];
			cell CELL[14];
			cell CELL[15];
			cell CELL[16];
			cell CELL[17];
			cell CORNER_W;
			cell CORNER_E;
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);
			bitrect MAIN[5]: Horizontal (16, 54);
			bitrect MAIN[6]: Horizontal (16, 54);
			bitrect MAIN[7]: Horizontal (16, 54);
			bitrect MAIN[8]: Horizontal (16, 54);
			bitrect MAIN[9]: Horizontal (16, 54);
			bitrect MAIN[10]: Horizontal (16, 54);
			bitrect MAIN[11]: Horizontal (16, 54);
			bitrect MAIN[12]: Horizontal (16, 54);
			bitrect MAIN[13]: Horizontal (16, 54);
			bitrect MAIN[14]: Horizontal (16, 54);
			bitrect MAIN[15]: Horizontal (16, 54);
			bitrect MAIN[16]: Horizontal (16, 54);
			bitrect MAIN[17]: Horizontal (16, 54);

			bel PLL40 {
				input BYPASS = CELL[14].IMUX_IO_EXTRA;
				input DYNAMICDELAY[0] = CELL[0].IMUX_IO_EXTRA;
				input DYNAMICDELAY[1] = CELL[1].IMUX_IO_EXTRA;
				input DYNAMICDELAY[2] = CELL[2].IMUX_IO_EXTRA;
				input DYNAMICDELAY[3] = CELL[3].IMUX_IO_EXTRA;
				input DYNAMICDELAY[4] = CELL[4].IMUX_IO_EXTRA;
				input DYNAMICDELAY[5] = CELL[6].IMUX_IO_EXTRA;
				input DYNAMICDELAY[6] = CELL[7].IMUX_IO_EXTRA;
				input DYNAMICDELAY[7] = CELL[8].IMUX_IO_EXTRA;
				input EXTFEEDBACK = CELL[10].IMUX_IO_EXTRA;
				input REFERENCECLK = CELL[9].IMUX_IO_EXTRA;
				input RESETB = CELL[15].IMUX_IO_EXTRA;
				input SCLK = CELL[16].IMUX_IO_EXTRA;
				input SDI = CELL[17].IMUX_IO_EXTRA;
				input LATCHINPUTVALUE = CELL[11].IO_LATCH;
				output LOCK = CORNER_W.OUT_LC[0], CORNER_W.OUT_LC[1], CORNER_W.OUT_LC[2], CORNER_W.OUT_LC[3], CORNER_W.OUT_LC[4], CORNER_W.OUT_LC[5], CORNER_W.OUT_LC[6], CORNER_W.OUT_LC[7];
				output SDO = CORNER_E.OUT_LC[0], CORNER_E.OUT_LC[1], CORNER_E.OUT_LC[2], CORNER_E.OUT_LC[3], CORNER_E.OUT_LC[4], CORNER_E.OUT_LC[5], CORNER_E.OUT_LC[6], CORNER_E.OUT_LC[7];
				output PLLOUTGLOBALA = CELL[11].IO_GLOBAL;
				output PLLOUTGLOBALB = CELL[12].IO_GLOBAL;
				attribute DIVQ @[MAIN[10][3][27], MAIN[10][3][26], MAIN[10][2][27]];
				attribute DIVR @[MAIN[9][3][26], MAIN[9][2][27], MAIN[9][0][27], MAIN[9][0][26]];
				attribute DIVF @[MAIN[10][0][27], MAIN[10][0][26], MAIN[9][6][27], MAIN[9][4][27], MAIN[9][4][26], MAIN[9][5][27], MAIN[9][3][27]];
				attribute DELAY_ADJUSTMENT_MODE_FEEDBACK @[MAIN[12][3][26]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute DELAY_ADJUSTMENT_MODE_RELATIVE @[MAIN[12][6][27]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute FILTER_RANGE @[MAIN[10][4][27], MAIN[10][4][26], MAIN[10][5][27]];
				attribute FDA_FEEDBACK @[MAIN[12][2][27], MAIN[12][0][27], MAIN[12][0][26], MAIN[11][6][27]];
				attribute FDA_RELATIVE @[MAIN[12][4][27], MAIN[12][4][26], MAIN[12][5][27], MAIN[12][3][27]];
				attribute FEEDBACK_PATH @[MAIN[11][0][26], MAIN[10][6][27], MAIN[13][3][27]] {
					DELAY = 0b000,
					SIMPLE = 0b001,
					PHASE_AND_DELAY = 0b010,
					EXTERNAL = 0b110,
				}
				attribute LATCH_GLOBAL_OUT_A @MAIN[13][0][27];
				attribute LATCH_GLOBAL_OUT_B @MAIN[13][3][26];
				attribute TEST_MODE @MAIN[11][4][27];
				attribute SHIFTREG_DIV_MODE @MAIN[11][3][26];
				attribute MODE @[MAIN[13][2][27], MAIN[11][3][27], MAIN[13][0][26]] {
					NONE = 0b000,
					PLL40_PAD = 0b001,
					PLL40_CORE = 0b011,
					PLL40_2_PAD = 0b100,
					PLL40_2F_PAD = 0b101,
					PLL40_2F_CORE = 0b111,
				}
				attribute PLLOUT_SELECT_PORTA @[MAIN[11][4][26], MAIN[11][5][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
				attribute PLLOUT_SELECT_PORTB @[MAIN[11][2][27], MAIN[11][0][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
			}

			// wire CELL[0].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[0]
			// wire CELL[1].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[1]
			// wire CELL[2].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[2]
			// wire CELL[3].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[3]
			// wire CELL[4].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[4]
			// wire CELL[6].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[5]
			// wire CELL[7].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[6]
			// wire CELL[8].IMUX_IO_EXTRA          PLL40.DYNAMICDELAY[7]
			// wire CELL[9].IMUX_IO_EXTRA          PLL40.REFERENCECLK
			// wire CELL[10].IMUX_IO_EXTRA         PLL40.EXTFEEDBACK
			// wire CELL[11].IO_LATCH              PLL40.LATCHINPUTVALUE
			// wire CELL[11].IO_GLOBAL             PLL40.PLLOUTGLOBALA
			// wire CELL[12].IO_GLOBAL             PLL40.PLLOUTGLOBALB
			// wire CELL[14].IMUX_IO_EXTRA         PLL40.BYPASS
			// wire CELL[15].IMUX_IO_EXTRA         PLL40.RESETB
			// wire CELL[16].IMUX_IO_EXTRA         PLL40.SCLK
			// wire CELL[17].IMUX_IO_EXTRA         PLL40.SDI
			// wire CORNER_W.OUT_LC[0]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[1]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[2]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[3]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[4]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[5]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[6]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[7]             PLL40.LOCK
			// wire CORNER_E.OUT_LC[0]             PLL40.SDO
			// wire CORNER_E.OUT_LC[1]             PLL40.SDO
			// wire CORNER_E.OUT_LC[2]             PLL40.SDO
			// wire CORNER_E.OUT_LC[3]             PLL40.SDO
			// wire CORNER_E.OUT_LC[4]             PLL40.SDO
			// wire CORNER_E.OUT_LC[5]             PLL40.SDO
			// wire CORNER_E.OUT_LC[6]             PLL40.SDO
			// wire CORNER_E.OUT_LC[7]             PLL40.SDO
		}

		tile_class PLL40_S_STUB {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CELL[13];
			cell CELL[14];
			cell CELL[15];
			cell CELL[16];
			cell CELL[17];
			cell CORNER_W;
			cell CORNER_E;
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);
			bitrect MAIN[5]: Horizontal (16, 54);
			bitrect MAIN[6]: Horizontal (16, 54);
			bitrect MAIN[7]: Horizontal (16, 54);
			bitrect MAIN[8]: Horizontal (16, 54);
			bitrect MAIN[9]: Horizontal (16, 54);
			bitrect MAIN[10]: Horizontal (16, 54);
			bitrect MAIN[11]: Horizontal (16, 54);
			bitrect MAIN[12]: Horizontal (16, 54);
			bitrect MAIN[13]: Horizontal (16, 54);
			bitrect MAIN[14]: Horizontal (16, 54);
			bitrect MAIN[15]: Horizontal (16, 54);
			bitrect MAIN[16]: Horizontal (16, 54);
			bitrect MAIN[17]: Horizontal (16, 54);

			bel PLL40 {
				input LATCHINPUTVALUE = CELL[11].IO_LATCH;
				output PLLOUTGLOBALA = CELL[11].IO_GLOBAL;
				output PLLOUTGLOBALB = CELL[12].IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT_A @MAIN[13][15][27];
				attribute LATCH_GLOBAL_OUT_B @MAIN[13][12][26];
			}

			// wire CELL[11].IO_LATCH              PLL40.LATCHINPUTVALUE
			// wire CELL[11].IO_GLOBAL             PLL40.PLLOUTGLOBALA
			// wire CELL[12].IO_GLOBAL             PLL40.PLLOUTGLOBALB
		}

		tile_class PLL40_S_T01 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL_SIDE;
			cell CORNER_W;
			cell CORNER_E;
			bitrect MAIN[0]: Horizontal (16, 54);
			bitrect MAIN[1]: Horizontal (16, 54);
			bitrect MAIN[2]: Horizontal (16, 54);
			bitrect MAIN[3]: Horizontal (16, 54);
			bitrect MAIN[4]: Horizontal (16, 54);
			bitrect MAIN[5]: Horizontal (16, 54);
			bitrect MAIN[6]: Horizontal (16, 54);
			bitrect MAIN[7]: Horizontal (16, 54);
			bitrect MAIN[8]: Horizontal (16, 54);
			bitrect MAIN_SIDE: Horizontal (16, 54);

			bel PLL40 {
				input BYPASS = CELL[8].IMUX_IO_EXTRA;
				input DYNAMICDELAY[0] = CELL_SIDE.IMUX_LC_I3[2];
				input DYNAMICDELAY[1] = CELL_SIDE.IMUX_LC_I3[3];
				input DYNAMICDELAY[2] = CELL_SIDE.IMUX_LC_I3[4];
				input DYNAMICDELAY[3] = CELL_SIDE.IMUX_LC_I3[5];
				input DYNAMICDELAY[4] = CELL_SIDE.IMUX_LC_I3[6];
				input DYNAMICDELAY[5] = CELL_SIDE.IMUX_LC_I3[7];
				input DYNAMICDELAY[6] = CELL_SIDE.IMUX_LC_I1[0];
				input DYNAMICDELAY[7] = CELL_SIDE.IMUX_LC_I1[1];
				input EXTFEEDBACK = CELL[1].IMUX_IO_EXTRA;
				input REFERENCECLK = CELL[0].IMUX_IO_EXTRA;
				input RESETB = CELL[7].IMUX_IO_EXTRA;
				input SCLK = CELL_SIDE.IMUX_LC_I3[0];
				input SDI = CELL_SIDE.IMUX_LC_I3[1];
				input LATCHINPUTVALUE = CELL[5].IO_LATCH;
				output LOCK = CORNER_W.OUT_LC[0], CORNER_W.OUT_LC[1], CORNER_W.OUT_LC[2], CORNER_W.OUT_LC[3], CORNER_W.OUT_LC[4], CORNER_W.OUT_LC[5], CORNER_W.OUT_LC[6], CORNER_W.OUT_LC[7];
				output SDO = CORNER_E.OUT_LC[0], CORNER_E.OUT_LC[1], CORNER_E.OUT_LC[2], CORNER_E.OUT_LC[3], CORNER_E.OUT_LC[4], CORNER_E.OUT_LC[5], CORNER_E.OUT_LC[6], CORNER_E.OUT_LC[7];
				output PLLOUTGLOBALA = CELL[5].IO_GLOBAL;
				output PLLOUTGLOBALB = CELL[6].IO_GLOBAL;
				attribute DIVQ @[MAIN[4][12][27], MAIN[4][12][26], MAIN[4][13][27]];
				attribute DIVR @[MAIN[3][12][26], MAIN[3][13][27], MAIN[3][15][27], MAIN[3][15][26]];
				attribute DIVF @[MAIN[4][15][27], MAIN[4][15][26], MAIN[3][9][27], MAIN[3][11][27], MAIN[3][11][26], MAIN[3][10][27], MAIN[3][12][27]];
				attribute DELAY_ADJUSTMENT_MODE_FEEDBACK @[MAIN[6][12][26]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute DELAY_ADJUSTMENT_MODE_RELATIVE @[MAIN[6][9][27]] {
					FIXED = 0b0,
					DYNAMIC = 0b1,
				}
				attribute FILTER_RANGE @[MAIN[4][11][27], MAIN[4][11][26], MAIN[4][10][27]];
				attribute FDA_FEEDBACK @[MAIN[6][13][27], MAIN[6][15][27], MAIN[6][15][26], MAIN[5][9][27]];
				attribute FDA_RELATIVE @[MAIN[6][11][27], MAIN[6][11][26], MAIN[6][10][27], MAIN[6][12][27]];
				attribute FEEDBACK_PATH @[MAIN[5][15][26], MAIN[4][9][27], MAIN[7][12][27]] {
					DELAY = 0b000,
					SIMPLE = 0b001,
					PHASE_AND_DELAY = 0b010,
					EXTERNAL = 0b110,
				}
				attribute LATCH_GLOBAL_OUT_A @MAIN[7][15][27];
				attribute LATCH_GLOBAL_OUT_B @MAIN[7][12][26];
				attribute TEST_MODE @MAIN[5][11][27];
				attribute SHIFTREG_DIV_MODE @MAIN[5][12][26];
				attribute MODE @[MAIN[7][13][27], MAIN[5][12][27], MAIN[7][15][26]] {
					NONE = 0b000,
					PLL40_PAD = 0b001,
					PLL40_CORE = 0b011,
					PLL40_2_PAD = 0b100,
					PLL40_2F_PAD = 0b101,
					PLL40_2F_CORE = 0b111,
				}
				attribute PLLOUT_SELECT_PORTA @[MAIN[5][11][26], MAIN[5][10][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
				attribute PLLOUT_SELECT_PORTB @[MAIN[5][13][27], MAIN[5][15][27]] {
					GENCLK = 0b00,
					GENCLK_HALF = 0b01,
					SHIFTREG_90DEG = 0b10,
					SHIFTREG_0DEG = 0b11,
				}
			}

			// wire CELL[0].IMUX_IO_EXTRA          PLL40.REFERENCECLK
			// wire CELL[1].IMUX_IO_EXTRA          PLL40.EXTFEEDBACK
			// wire CELL[5].IO_LATCH               PLL40.LATCHINPUTVALUE
			// wire CELL[5].IO_GLOBAL              PLL40.PLLOUTGLOBALA
			// wire CELL[6].IO_GLOBAL              PLL40.PLLOUTGLOBALB
			// wire CELL[7].IMUX_IO_EXTRA          PLL40.RESETB
			// wire CELL[8].IMUX_IO_EXTRA          PLL40.BYPASS
			// wire CELL_SIDE.IMUX_LC_I1[0]        PLL40.DYNAMICDELAY[6]
			// wire CELL_SIDE.IMUX_LC_I1[1]        PLL40.DYNAMICDELAY[7]
			// wire CELL_SIDE.IMUX_LC_I3[0]        PLL40.SCLK
			// wire CELL_SIDE.IMUX_LC_I3[1]        PLL40.SDI
			// wire CELL_SIDE.IMUX_LC_I3[2]        PLL40.DYNAMICDELAY[0]
			// wire CELL_SIDE.IMUX_LC_I3[3]        PLL40.DYNAMICDELAY[1]
			// wire CELL_SIDE.IMUX_LC_I3[4]        PLL40.DYNAMICDELAY[2]
			// wire CELL_SIDE.IMUX_LC_I3[5]        PLL40.DYNAMICDELAY[3]
			// wire CELL_SIDE.IMUX_LC_I3[6]        PLL40.DYNAMICDELAY[4]
			// wire CELL_SIDE.IMUX_LC_I3[7]        PLL40.DYNAMICDELAY[5]
			// wire CORNER_W.OUT_LC[0]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[1]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[2]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[3]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[4]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[5]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[6]             PLL40.LOCK
			// wire CORNER_W.OUT_LC[7]             PLL40.LOCK
			// wire CORNER_E.OUT_LC[0]             PLL40.SDO
			// wire CORNER_E.OUT_LC[1]             PLL40.SDO
			// wire CORNER_E.OUT_LC[2]             PLL40.SDO
			// wire CORNER_E.OUT_LC[3]             PLL40.SDO
			// wire CORNER_E.OUT_LC[4]             PLL40.SDO
			// wire CORNER_E.OUT_LC[5]             PLL40.SDO
			// wire CORNER_E.OUT_LC[6]             PLL40.SDO
			// wire CORNER_E.OUT_LC[7]             PLL40.SDO
		}

		tile_class SPI_R04 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL_IO[0];
			cell CELL_IO[1];
			cell CELL_IO[2];
			cell CELL_IO[3];
			cell CELL_IO[4];

			bel SPI {
				input SBADRI[0] = CELL[5].IOB_DOUT[1];
				input SBADRI[1] = CELL[6].IOB_DOUT[0];
				input SBADRI[2] = CELL[6].IOB_DOUT[1];
				input SBADRI[3] = CELL[7].IOB_DOUT[0];
				input SBADRI[4] = CELL[7].IOB_DOUT[1];
				input SBADRI[5] = CELL[8].IOB_DOUT[0];
				input SBADRI[6] = CELL[8].IOB_DOUT[1];
				input SBADRI[7] = CELL[9].IOB_DOUT[0];
				input SBCLKI = CELL[0].IOB_DOUT[0];
				input SBDATI[0] = CELL[1].IOB_DOUT[1];
				input SBDATI[1] = CELL[2].IOB_DOUT[0];
				input SBDATI[2] = CELL[2].IOB_DOUT[1];
				input SBDATI[3] = CELL[3].IOB_DOUT[0];
				input SBDATI[4] = CELL[3].IOB_DOUT[1];
				input SBDATI[5] = CELL[4].IOB_DOUT[0];
				input SBDATI[6] = CELL[4].IOB_DOUT[1];
				input SBDATI[7] = CELL[5].IOB_DOUT[0];
				input SBRWI = CELL[1].IOB_DOUT[0];
				input SBSTBI = CELL[9].IOB_DOUT[1];
				input SCSNI = CELL_IO[3].IOB_DOUT[0];
				input MI = CELL_IO[1].IOB_DOUT[0];
				input SI = CELL_IO[0].IOB_DOUT[0];
				input SCKI = CELL_IO[2].IOB_DOUT[0];
				output SBACKO = CELL[4].IOB_DIN[0];
				output SBDATO[0] = CELL[0].IOB_DIN[0];
				output SBDATO[1] = CELL[0].IOB_DIN[1];
				output SBDATO[2] = CELL[1].IOB_DIN[0];
				output SBDATO[3] = CELL[1].IOB_DIN[1];
				output SBDATO[4] = CELL[2].IOB_DIN[0];
				output SBDATO[5] = CELL[2].IOB_DIN[1];
				output SBDATO[6] = CELL[3].IOB_DIN[0];
				output SBDATO[7] = CELL[3].IOB_DIN[1];
				output SPIIRQ = CELL[4].IOB_DIN[1];
				output SPIWKUP = CELL[5].IOB_DIN[0];
				output MCSNO[0] = CELL_IO[3].IOB_DIN[0];
				output MCSNO[1] = CELL_IO[4].IOB_DIN[0];
				output MCSNO[2] = CELL[6].IOB_DIN[0];
				output MCSNO[3] = CELL[7].IOB_DIN[0];
				output MCSNOE[0] = CELL_IO[3].IOB_DIN[1];
				output MCSNOE[1] = CELL_IO[4].IOB_DIN[1];
				output MCSNOE[2] = CELL[6].IOB_DIN[1];
				output MCSNOE[3] = CELL[7].IOB_DIN[1];
				output MO = CELL_IO[1].IOB_DIN[0];
				output MOE = CELL_IO[1].IOB_DIN[1];
				output SO = CELL_IO[0].IOB_DIN[0];
				output SOE = CELL_IO[0].IOB_DIN[1];
				output SCKO = CELL_IO[2].IOB_DIN[0];
				output SCKOE = CELL_IO[2].IOB_DIN[1];
			}

			// wire CELL[0].IOB_DIN[0]             SPI.SBDATO[0]
			// wire CELL[0].IOB_DIN[1]             SPI.SBDATO[1]
			// wire CELL[0].IOB_DOUT[0]            SPI.SBCLKI
			// wire CELL[1].IOB_DIN[0]             SPI.SBDATO[2]
			// wire CELL[1].IOB_DIN[1]             SPI.SBDATO[3]
			// wire CELL[1].IOB_DOUT[0]            SPI.SBRWI
			// wire CELL[1].IOB_DOUT[1]            SPI.SBDATI[0]
			// wire CELL[2].IOB_DIN[0]             SPI.SBDATO[4]
			// wire CELL[2].IOB_DIN[1]             SPI.SBDATO[5]
			// wire CELL[2].IOB_DOUT[0]            SPI.SBDATI[1]
			// wire CELL[2].IOB_DOUT[1]            SPI.SBDATI[2]
			// wire CELL[3].IOB_DIN[0]             SPI.SBDATO[6]
			// wire CELL[3].IOB_DIN[1]             SPI.SBDATO[7]
			// wire CELL[3].IOB_DOUT[0]            SPI.SBDATI[3]
			// wire CELL[3].IOB_DOUT[1]            SPI.SBDATI[4]
			// wire CELL[4].IOB_DIN[0]             SPI.SBACKO
			// wire CELL[4].IOB_DIN[1]             SPI.SPIIRQ
			// wire CELL[4].IOB_DOUT[0]            SPI.SBDATI[5]
			// wire CELL[4].IOB_DOUT[1]            SPI.SBDATI[6]
			// wire CELL[5].IOB_DIN[0]             SPI.SPIWKUP
			// wire CELL[5].IOB_DOUT[0]            SPI.SBDATI[7]
			// wire CELL[5].IOB_DOUT[1]            SPI.SBADRI[0]
			// wire CELL[6].IOB_DIN[0]             SPI.MCSNO[2]
			// wire CELL[6].IOB_DIN[1]             SPI.MCSNOE[2]
			// wire CELL[6].IOB_DOUT[0]            SPI.SBADRI[1]
			// wire CELL[6].IOB_DOUT[1]            SPI.SBADRI[2]
			// wire CELL[7].IOB_DIN[0]             SPI.MCSNO[3]
			// wire CELL[7].IOB_DIN[1]             SPI.MCSNOE[3]
			// wire CELL[7].IOB_DOUT[0]            SPI.SBADRI[3]
			// wire CELL[7].IOB_DOUT[1]            SPI.SBADRI[4]
			// wire CELL[8].IOB_DOUT[0]            SPI.SBADRI[5]
			// wire CELL[8].IOB_DOUT[1]            SPI.SBADRI[6]
			// wire CELL[9].IOB_DOUT[0]            SPI.SBADRI[7]
			// wire CELL[9].IOB_DOUT[1]            SPI.SBSTBI
			// wire CELL_IO[0].IOB_DIN[0]          SPI.SO
			// wire CELL_IO[0].IOB_DIN[1]          SPI.SOE
			// wire CELL_IO[0].IOB_DOUT[0]         SPI.SI
			// wire CELL_IO[1].IOB_DIN[0]          SPI.MO
			// wire CELL_IO[1].IOB_DIN[1]          SPI.MOE
			// wire CELL_IO[1].IOB_DOUT[0]         SPI.MI
			// wire CELL_IO[2].IOB_DIN[0]          SPI.SCKO
			// wire CELL_IO[2].IOB_DIN[1]          SPI.SCKOE
			// wire CELL_IO[2].IOB_DOUT[0]         SPI.SCKI
			// wire CELL_IO[3].IOB_DIN[0]          SPI.MCSNO[0]
			// wire CELL_IO[3].IOB_DIN[1]          SPI.MCSNOE[0]
			// wire CELL_IO[3].IOB_DOUT[0]         SPI.SCSNI
			// wire CELL_IO[4].IOB_DIN[0]          SPI.MCSNO[1]
			// wire CELL_IO[4].IOB_DIN[1]          SPI.MCSNOE[1]
		}

		tile_class SPI_T04 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];

			bel SPI {
				input SBADRI[0] = CELL[0].IMUX_LC_I1[1];
				input SBADRI[1] = CELL[0].IMUX_LC_I1[2];
				input SBADRI[2] = CELL[1].IMUX_LC_I3[0];
				input SBADRI[3] = CELL[1].IMUX_LC_I3[1];
				input SBADRI[4] = CELL[1].IMUX_LC_I3[2];
				input SBADRI[5] = CELL[1].IMUX_LC_I3[3];
				input SBADRI[6] = CELL[1].IMUX_LC_I3[4];
				input SBADRI[7] = CELL[1].IMUX_LC_I3[5];
				input SBCLKI = CELL[0].IMUX_CLK_OPTINV;
				input SBDATI[0] = CELL[0].IMUX_LC_I3[1];
				input SBDATI[1] = CELL[0].IMUX_LC_I3[2];
				input SBDATI[2] = CELL[0].IMUX_LC_I3[3];
				input SBDATI[3] = CELL[0].IMUX_LC_I3[4];
				input SBDATI[4] = CELL[0].IMUX_LC_I3[5];
				input SBDATI[5] = CELL[0].IMUX_LC_I3[6];
				input SBDATI[6] = CELL[0].IMUX_LC_I3[7];
				input SBDATI[7] = CELL[0].IMUX_LC_I1[0];
				input SBRWI = CELL[0].IMUX_LC_I3[0];
				input SBSTBI = CELL[1].IMUX_LC_I3[6];
				input SCSNI = CELL[1].IMUX_LC_I1[2];
				input MI = CELL[1].IMUX_LC_I1[0];
				input SI = CELL[1].IMUX_LC_I3[7];
				input SCKI = CELL[1].IMUX_LC_I1[1];
				output SBACKO = CELL[1].LC_LTIN[0];
				output SBDATO[0] = CELL[0].LC_LTIN[0];
				output SBDATO[1] = CELL[0].LC_LTIN[1];
				output SBDATO[2] = CELL[0].LC_LTIN[2];
				output SBDATO[3] = CELL[0].LC_LTIN[3];
				output SBDATO[4] = CELL[0].LC_LTIN[4];
				output SBDATO[5] = CELL[0].LC_LTIN[5];
				output SBDATO[6] = CELL[0].LC_LTIN[6];
				output SBDATO[7] = CELL[0].LC_LTIN[7];
				output SPIIRQ = CELL[1].LC_LTIN[1];
				output SPIWKUP = CELL[1].LC_LTIN[2];
				output MCSNO[0] = CELL[2].LC_LTIN[1];
				output MCSNO[1] = CELL[2].LC_LTIN[3];
				output MCSNO[2] = CELL[2].LC_LTIN[6];
				output MCSNO[3] = CELL[3].LC_LTIN[0];
				output MCSNOE[0] = CELL[2].LC_LTIN[2];
				output MCSNOE[1] = CELL[2].LC_LTIN[4];
				output MCSNOE[2] = CELL[2].LC_LTIN[7];
				output MCSNOE[3] = CELL[3].LC_LTIN[1];
				output MO = CELL[1].LC_LTIN[5];
				output MOE = CELL[1].LC_LTIN[6];
				output SO = CELL[1].LC_LTIN[3];
				output SOE = CELL[1].LC_LTIN[4];
				output SCKO = CELL[1].LC_LTIN[7];
				output SCKOE = CELL[2].LC_LTIN[0];
			}

			// wire CELL[0].IMUX_LC_I1[0]          SPI.SBDATI[7]
			// wire CELL[0].IMUX_LC_I1[1]          SPI.SBADRI[0]
			// wire CELL[0].IMUX_LC_I1[2]          SPI.SBADRI[1]
			// wire CELL[0].IMUX_LC_I3[0]          SPI.SBRWI
			// wire CELL[0].IMUX_LC_I3[1]          SPI.SBDATI[0]
			// wire CELL[0].IMUX_LC_I3[2]          SPI.SBDATI[1]
			// wire CELL[0].IMUX_LC_I3[3]          SPI.SBDATI[2]
			// wire CELL[0].IMUX_LC_I3[4]          SPI.SBDATI[3]
			// wire CELL[0].IMUX_LC_I3[5]          SPI.SBDATI[4]
			// wire CELL[0].IMUX_LC_I3[6]          SPI.SBDATI[5]
			// wire CELL[0].IMUX_LC_I3[7]          SPI.SBDATI[6]
			// wire CELL[0].IMUX_CLK_OPTINV        SPI.SBCLKI
			// wire CELL[0].LC_LTIN[0]             SPI.SBDATO[0]
			// wire CELL[0].LC_LTIN[1]             SPI.SBDATO[1]
			// wire CELL[0].LC_LTIN[2]             SPI.SBDATO[2]
			// wire CELL[0].LC_LTIN[3]             SPI.SBDATO[3]
			// wire CELL[0].LC_LTIN[4]             SPI.SBDATO[4]
			// wire CELL[0].LC_LTIN[5]             SPI.SBDATO[5]
			// wire CELL[0].LC_LTIN[6]             SPI.SBDATO[6]
			// wire CELL[0].LC_LTIN[7]             SPI.SBDATO[7]
			// wire CELL[1].IMUX_LC_I1[0]          SPI.MI
			// wire CELL[1].IMUX_LC_I1[1]          SPI.SCKI
			// wire CELL[1].IMUX_LC_I1[2]          SPI.SCSNI
			// wire CELL[1].IMUX_LC_I3[0]          SPI.SBADRI[2]
			// wire CELL[1].IMUX_LC_I3[1]          SPI.SBADRI[3]
			// wire CELL[1].IMUX_LC_I3[2]          SPI.SBADRI[4]
			// wire CELL[1].IMUX_LC_I3[3]          SPI.SBADRI[5]
			// wire CELL[1].IMUX_LC_I3[4]          SPI.SBADRI[6]
			// wire CELL[1].IMUX_LC_I3[5]          SPI.SBADRI[7]
			// wire CELL[1].IMUX_LC_I3[6]          SPI.SBSTBI
			// wire CELL[1].IMUX_LC_I3[7]          SPI.SI
			// wire CELL[1].LC_LTIN[0]             SPI.SBACKO
			// wire CELL[1].LC_LTIN[1]             SPI.SPIIRQ
			// wire CELL[1].LC_LTIN[2]             SPI.SPIWKUP
			// wire CELL[1].LC_LTIN[3]             SPI.SO
			// wire CELL[1].LC_LTIN[4]             SPI.SOE
			// wire CELL[1].LC_LTIN[5]             SPI.MO
			// wire CELL[1].LC_LTIN[6]             SPI.MOE
			// wire CELL[1].LC_LTIN[7]             SPI.SCKO
			// wire CELL[2].LC_LTIN[0]             SPI.SCKOE
			// wire CELL[2].LC_LTIN[1]             SPI.MCSNO[0]
			// wire CELL[2].LC_LTIN[2]             SPI.MCSNOE[0]
			// wire CELL[2].LC_LTIN[3]             SPI.MCSNO[1]
			// wire CELL[2].LC_LTIN[4]             SPI.MCSNOE[1]
			// wire CELL[2].LC_LTIN[6]             SPI.MCSNO[2]
			// wire CELL[2].LC_LTIN[7]             SPI.MCSNOE[2]
			// wire CELL[3].LC_LTIN[0]             SPI.MCSNO[3]
			// wire CELL[3].LC_LTIN[1]             SPI.MCSNOE[3]
		}

		tile_class SPI_T05 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];

			bel SPI {
				input SBADRI[0] = CELL[0].IMUX_LC_I1[1];
				input SBADRI[1] = CELL[0].IMUX_LC_I1[2];
				input SBADRI[2] = CELL[1].IMUX_LC_I3[0];
				input SBADRI[3] = CELL[1].IMUX_LC_I3[1];
				input SBADRI[4] = CELL[1].IMUX_LC_I3[2];
				input SBADRI[5] = CELL[1].IMUX_LC_I3[3];
				input SBADRI[6] = CELL[1].IMUX_LC_I3[4];
				input SBADRI[7] = CELL[1].IMUX_LC_I3[5];
				input SBCLKI = CELL[1].IMUX_CLK_OPTINV;
				input SBDATI[0] = CELL[0].IMUX_LC_I3[1];
				input SBDATI[1] = CELL[0].IMUX_LC_I3[2];
				input SBDATI[2] = CELL[0].IMUX_LC_I3[3];
				input SBDATI[3] = CELL[0].IMUX_LC_I3[4];
				input SBDATI[4] = CELL[0].IMUX_LC_I3[5];
				input SBDATI[5] = CELL[0].IMUX_LC_I3[6];
				input SBDATI[6] = CELL[0].IMUX_LC_I3[7];
				input SBDATI[7] = CELL[0].IMUX_LC_I1[0];
				input SBRWI = CELL[0].IMUX_LC_I3[0];
				input SBSTBI = CELL[1].IMUX_LC_I3[6];
				input SCSNI = CELL[3].IMUX_LC_I1[2];
				input MI = CELL[3].IMUX_LC_I1[0];
				input SI = CELL[3].IMUX_LC_I3[7];
				input SCKI = CELL[3].IMUX_LC_I1[1];
				output SBACKO = CELL[1].LC_LTIN[1];
				output SBDATO[0] = CELL[0].LC_LTIN[1];
				output SBDATO[1] = CELL[0].LC_LTIN[2];
				output SBDATO[2] = CELL[0].LC_LTIN[3];
				output SBDATO[3] = CELL[0].LC_LTIN[4];
				output SBDATO[4] = CELL[0].LC_LTIN[5];
				output SBDATO[5] = CELL[0].LC_LTIN[6];
				output SBDATO[6] = CELL[0].LC_LTIN[7];
				output SBDATO[7] = CELL[1].LC_LTIN[0];
				output SPIIRQ = CELL[1].LC_LTIN[2];
				output SPIWKUP = CELL[1].LC_LTIN[3];
				output MCSNO[0] = CELL[2].LC_LTIN[2];
				output MCSNO[1] = CELL[2].LC_LTIN[4];
				output MCSNO[2] = CELL[2].LC_LTIN[7];
				output MCSNO[3] = CELL[3].LC_LTIN[1];
				output MCSNOE[0] = CELL[2].LC_LTIN[3];
				output MCSNOE[1] = CELL[2].LC_LTIN[5];
				output MCSNOE[2] = CELL[3].LC_LTIN[0];
				output MCSNOE[3] = CELL[3].LC_LTIN[2];
				output MO = CELL[1].LC_LTIN[6];
				output MOE = CELL[1].LC_LTIN[7];
				output SO = CELL[1].LC_LTIN[4];
				output SOE = CELL[1].LC_LTIN[5];
				output SCKO = CELL[2].LC_LTIN[0];
				output SCKOE = CELL[2].LC_LTIN[1];
			}

			// wire CELL[0].IMUX_LC_I1[0]          SPI.SBDATI[7]
			// wire CELL[0].IMUX_LC_I1[1]          SPI.SBADRI[0]
			// wire CELL[0].IMUX_LC_I1[2]          SPI.SBADRI[1]
			// wire CELL[0].IMUX_LC_I3[0]          SPI.SBRWI
			// wire CELL[0].IMUX_LC_I3[1]          SPI.SBDATI[0]
			// wire CELL[0].IMUX_LC_I3[2]          SPI.SBDATI[1]
			// wire CELL[0].IMUX_LC_I3[3]          SPI.SBDATI[2]
			// wire CELL[0].IMUX_LC_I3[4]          SPI.SBDATI[3]
			// wire CELL[0].IMUX_LC_I3[5]          SPI.SBDATI[4]
			// wire CELL[0].IMUX_LC_I3[6]          SPI.SBDATI[5]
			// wire CELL[0].IMUX_LC_I3[7]          SPI.SBDATI[6]
			// wire CELL[0].LC_LTIN[1]             SPI.SBDATO[0]
			// wire CELL[0].LC_LTIN[2]             SPI.SBDATO[1]
			// wire CELL[0].LC_LTIN[3]             SPI.SBDATO[2]
			// wire CELL[0].LC_LTIN[4]             SPI.SBDATO[3]
			// wire CELL[0].LC_LTIN[5]             SPI.SBDATO[4]
			// wire CELL[0].LC_LTIN[6]             SPI.SBDATO[5]
			// wire CELL[0].LC_LTIN[7]             SPI.SBDATO[6]
			// wire CELL[1].IMUX_LC_I3[0]          SPI.SBADRI[2]
			// wire CELL[1].IMUX_LC_I3[1]          SPI.SBADRI[3]
			// wire CELL[1].IMUX_LC_I3[2]          SPI.SBADRI[4]
			// wire CELL[1].IMUX_LC_I3[3]          SPI.SBADRI[5]
			// wire CELL[1].IMUX_LC_I3[4]          SPI.SBADRI[6]
			// wire CELL[1].IMUX_LC_I3[5]          SPI.SBADRI[7]
			// wire CELL[1].IMUX_LC_I3[6]          SPI.SBSTBI
			// wire CELL[1].IMUX_CLK_OPTINV        SPI.SBCLKI
			// wire CELL[1].LC_LTIN[0]             SPI.SBDATO[7]
			// wire CELL[1].LC_LTIN[1]             SPI.SBACKO
			// wire CELL[1].LC_LTIN[2]             SPI.SPIIRQ
			// wire CELL[1].LC_LTIN[3]             SPI.SPIWKUP
			// wire CELL[1].LC_LTIN[4]             SPI.SO
			// wire CELL[1].LC_LTIN[5]             SPI.SOE
			// wire CELL[1].LC_LTIN[6]             SPI.MO
			// wire CELL[1].LC_LTIN[7]             SPI.MOE
			// wire CELL[2].LC_LTIN[0]             SPI.SCKO
			// wire CELL[2].LC_LTIN[1]             SPI.SCKOE
			// wire CELL[2].LC_LTIN[2]             SPI.MCSNO[0]
			// wire CELL[2].LC_LTIN[3]             SPI.MCSNOE[0]
			// wire CELL[2].LC_LTIN[4]             SPI.MCSNO[1]
			// wire CELL[2].LC_LTIN[5]             SPI.MCSNOE[1]
			// wire CELL[2].LC_LTIN[7]             SPI.MCSNO[2]
			// wire CELL[3].IMUX_LC_I1[0]          SPI.MI
			// wire CELL[3].IMUX_LC_I1[1]          SPI.SCKI
			// wire CELL[3].IMUX_LC_I1[2]          SPI.SCSNI
			// wire CELL[3].IMUX_LC_I3[7]          SPI.SI
			// wire CELL[3].LC_LTIN[0]             SPI.MCSNOE[2]
			// wire CELL[3].LC_LTIN[1]             SPI.MCSNO[3]
			// wire CELL[3].LC_LTIN[2]             SPI.MCSNOE[3]
		}

		tile_class I2C_R04 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL_IO[0];
			cell CELL_IO[1];

			bel I2C {
				input SBADRI[0] = CELL[5].IOB_DOUT[1];
				input SBADRI[1] = CELL[6].IOB_DOUT[0];
				input SBADRI[2] = CELL[6].IOB_DOUT[1];
				input SBADRI[3] = CELL[7].IOB_DOUT[0];
				input SBADRI[4] = CELL[7].IOB_DOUT[1];
				input SBADRI[5] = CELL[8].IOB_DOUT[0];
				input SBADRI[6] = CELL[8].IOB_DOUT[1];
				input SBADRI[7] = CELL[0].IOB_DOUT[0];
				input SBCLKI = CELL[9].IOB_DOUT[1];
				input SBDATI[0] = CELL[1].IOB_DOUT[1];
				input SBDATI[1] = CELL[2].IOB_DOUT[0];
				input SBDATI[2] = CELL[2].IOB_DOUT[1];
				input SBDATI[3] = CELL[3].IOB_DOUT[0];
				input SBDATI[4] = CELL[3].IOB_DOUT[1];
				input SBDATI[5] = CELL[4].IOB_DOUT[0];
				input SBDATI[6] = CELL[4].IOB_DOUT[1];
				input SBDATI[7] = CELL[5].IOB_DOUT[0];
				input SBRWI = CELL[1].IOB_DOUT[0];
				input SBSTBI = CELL[0].IOB_DOUT[1];
				input SCLI = CELL_IO[1].IOB_DOUT[0];
				input SDAI = CELL_IO[0].IOB_DOUT[0];
				output SBACKO = CELL[9].IOB_DIN[0];
				output SBDATO[0] = CELL[5].IOB_DIN[0];
				output SBDATO[1] = CELL[5].IOB_DIN[1];
				output SBDATO[2] = CELL[6].IOB_DIN[0];
				output SBDATO[3] = CELL[6].IOB_DIN[1];
				output SBDATO[4] = CELL[7].IOB_DIN[0];
				output SBDATO[5] = CELL[7].IOB_DIN[1];
				output SBDATO[6] = CELL[8].IOB_DIN[0];
				output SBDATO[7] = CELL[8].IOB_DIN[1];
				output I2CIRQ = CELL[9].IOB_DIN[1];
				output I2CWKUP = CELL[4].IOB_DIN[1];
				output SCLO = CELL_IO[1].IOB_DIN[0];
				output SCLOE = CELL_IO[1].IOB_DIN[1];
				output SDAO = CELL_IO[0].IOB_DIN[0];
				output SDAOE = CELL_IO[0].IOB_DIN[1];
			}

			// wire CELL[0].IOB_DOUT[0]            I2C.SBADRI[7]
			// wire CELL[0].IOB_DOUT[1]            I2C.SBSTBI
			// wire CELL[1].IOB_DOUT[0]            I2C.SBRWI
			// wire CELL[1].IOB_DOUT[1]            I2C.SBDATI[0]
			// wire CELL[2].IOB_DOUT[0]            I2C.SBDATI[1]
			// wire CELL[2].IOB_DOUT[1]            I2C.SBDATI[2]
			// wire CELL[3].IOB_DOUT[0]            I2C.SBDATI[3]
			// wire CELL[3].IOB_DOUT[1]            I2C.SBDATI[4]
			// wire CELL[4].IOB_DIN[1]             I2C.I2CWKUP
			// wire CELL[4].IOB_DOUT[0]            I2C.SBDATI[5]
			// wire CELL[4].IOB_DOUT[1]            I2C.SBDATI[6]
			// wire CELL[5].IOB_DIN[0]             I2C.SBDATO[0]
			// wire CELL[5].IOB_DIN[1]             I2C.SBDATO[1]
			// wire CELL[5].IOB_DOUT[0]            I2C.SBDATI[7]
			// wire CELL[5].IOB_DOUT[1]            I2C.SBADRI[0]
			// wire CELL[6].IOB_DIN[0]             I2C.SBDATO[2]
			// wire CELL[6].IOB_DIN[1]             I2C.SBDATO[3]
			// wire CELL[6].IOB_DOUT[0]            I2C.SBADRI[1]
			// wire CELL[6].IOB_DOUT[1]            I2C.SBADRI[2]
			// wire CELL[7].IOB_DIN[0]             I2C.SBDATO[4]
			// wire CELL[7].IOB_DIN[1]             I2C.SBDATO[5]
			// wire CELL[7].IOB_DOUT[0]            I2C.SBADRI[3]
			// wire CELL[7].IOB_DOUT[1]            I2C.SBADRI[4]
			// wire CELL[8].IOB_DIN[0]             I2C.SBDATO[6]
			// wire CELL[8].IOB_DIN[1]             I2C.SBDATO[7]
			// wire CELL[8].IOB_DOUT[0]            I2C.SBADRI[5]
			// wire CELL[8].IOB_DOUT[1]            I2C.SBADRI[6]
			// wire CELL[9].IOB_DIN[0]             I2C.SBACKO
			// wire CELL[9].IOB_DIN[1]             I2C.I2CIRQ
			// wire CELL[9].IOB_DOUT[1]            I2C.SBCLKI
			// wire CELL_IO[0].IOB_DIN[0]          I2C.SDAO
			// wire CELL_IO[0].IOB_DIN[1]          I2C.SDAOE
			// wire CELL_IO[0].IOB_DOUT[0]         I2C.SDAI
			// wire CELL_IO[1].IOB_DIN[0]          I2C.SCLO
			// wire CELL_IO[1].IOB_DIN[1]          I2C.SCLOE
			// wire CELL_IO[1].IOB_DOUT[0]         I2C.SCLI
		}

		tile_class I2C_T04 {
			cell CELL[0];
			cell CELL[1];

			bel I2C {
				input SBADRI[0] = CELL[1].IMUX_LC_I0[1];
				input SBADRI[1] = CELL[1].IMUX_LC_I0[2];
				input SBADRI[2] = CELL[1].IMUX_LC_I0[3];
				input SBADRI[3] = CELL[1].IMUX_LC_I0[4];
				input SBADRI[4] = CELL[1].IMUX_LC_I0[5];
				input SBADRI[5] = CELL[1].IMUX_LC_I0[6];
				input SBADRI[6] = CELL[1].IMUX_LC_I0[7];
				input SBADRI[7] = CELL[0].IMUX_LC_I0[2];
				input SBCLKI = CELL[1].IMUX_CLK_OPTINV;
				input SBDATI[0] = CELL[0].IMUX_LC_I0[5];
				input SBDATI[1] = CELL[0].IMUX_LC_I0[6];
				input SBDATI[2] = CELL[0].IMUX_LC_I0[7];
				input SBDATI[3] = CELL[1].IMUX_LC_I3[0];
				input SBDATI[4] = CELL[1].IMUX_LC_I1[5];
				input SBDATI[5] = CELL[1].IMUX_LC_I1[6];
				input SBDATI[6] = CELL[1].IMUX_LC_I1[7];
				input SBDATI[7] = CELL[1].IMUX_LC_I0[0];
				input SBRWI = CELL[0].IMUX_LC_I0[4];
				input SBSTBI = CELL[0].IMUX_LC_I0[3];
				input SCLI = CELL[0].IMUX_LC_I1[2];
				input SDAI = CELL[0].IMUX_LC_I1[1];
				output SBACKO = CELL[1].LC_LTIN[6];
				output SBDATO[0] = CELL[0].LC_LTIN[6];
				output SBDATO[1] = CELL[0].LC_LTIN[7];
				output SBDATO[2] = CELL[1].LC_LTIN[0];
				output SBDATO[3] = CELL[1].LC_LTIN[1];
				output SBDATO[4] = CELL[1].LC_LTIN[2];
				output SBDATO[5] = CELL[1].LC_LTIN[3];
				output SBDATO[6] = CELL[1].LC_LTIN[4];
				output SBDATO[7] = CELL[1].LC_LTIN[5];
				output I2CIRQ = CELL[1].LC_LTIN[7];
				output I2CWKUP = CELL[0].LC_LTIN[5];
				output SCLO = CELL[0].LC_LTIN[3];
				output SCLOE = CELL[0].LC_LTIN[4];
				output SDAO = CELL[0].LC_LTIN[1];
				output SDAOE = CELL[0].LC_LTIN[2];
			}

			// wire CELL[0].IMUX_LC_I0[2]          I2C.SBADRI[7]
			// wire CELL[0].IMUX_LC_I0[3]          I2C.SBSTBI
			// wire CELL[0].IMUX_LC_I0[4]          I2C.SBRWI
			// wire CELL[0].IMUX_LC_I0[5]          I2C.SBDATI[0]
			// wire CELL[0].IMUX_LC_I0[6]          I2C.SBDATI[1]
			// wire CELL[0].IMUX_LC_I0[7]          I2C.SBDATI[2]
			// wire CELL[0].IMUX_LC_I1[1]          I2C.SDAI
			// wire CELL[0].IMUX_LC_I1[2]          I2C.SCLI
			// wire CELL[0].LC_LTIN[1]             I2C.SDAO
			// wire CELL[0].LC_LTIN[2]             I2C.SDAOE
			// wire CELL[0].LC_LTIN[3]             I2C.SCLO
			// wire CELL[0].LC_LTIN[4]             I2C.SCLOE
			// wire CELL[0].LC_LTIN[5]             I2C.I2CWKUP
			// wire CELL[0].LC_LTIN[6]             I2C.SBDATO[0]
			// wire CELL[0].LC_LTIN[7]             I2C.SBDATO[1]
			// wire CELL[1].IMUX_LC_I0[0]          I2C.SBDATI[7]
			// wire CELL[1].IMUX_LC_I0[1]          I2C.SBADRI[0]
			// wire CELL[1].IMUX_LC_I0[2]          I2C.SBADRI[1]
			// wire CELL[1].IMUX_LC_I0[3]          I2C.SBADRI[2]
			// wire CELL[1].IMUX_LC_I0[4]          I2C.SBADRI[3]
			// wire CELL[1].IMUX_LC_I0[5]          I2C.SBADRI[4]
			// wire CELL[1].IMUX_LC_I0[6]          I2C.SBADRI[5]
			// wire CELL[1].IMUX_LC_I0[7]          I2C.SBADRI[6]
			// wire CELL[1].IMUX_LC_I1[5]          I2C.SBDATI[4]
			// wire CELL[1].IMUX_LC_I1[6]          I2C.SBDATI[5]
			// wire CELL[1].IMUX_LC_I1[7]          I2C.SBDATI[6]
			// wire CELL[1].IMUX_LC_I3[0]          I2C.SBDATI[3]
			// wire CELL[1].IMUX_CLK_OPTINV        I2C.SBCLKI
			// wire CELL[1].LC_LTIN[0]             I2C.SBDATO[2]
			// wire CELL[1].LC_LTIN[1]             I2C.SBDATO[3]
			// wire CELL[1].LC_LTIN[2]             I2C.SBDATO[4]
			// wire CELL[1].LC_LTIN[3]             I2C.SBDATO[5]
			// wire CELL[1].LC_LTIN[4]             I2C.SBDATO[6]
			// wire CELL[1].LC_LTIN[5]             I2C.SBDATO[7]
			// wire CELL[1].LC_LTIN[6]             I2C.SBACKO
			// wire CELL[1].LC_LTIN[7]             I2C.I2CIRQ
		}

		tile_class I2C_FIFO {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];

			bel I2C_FIFO {
				input ADRI[0] = CELL[1].IMUX_LC_I3[0];
				input ADRI[1] = CELL[1].IMUX_LC_I3[1];
				input ADRI[2] = CELL[1].IMUX_LC_I3[2];
				input ADRI[3] = CELL[1].IMUX_LC_I3[3];
				input CLKI = CELL[0].IMUX_CLK_OPTINV;
				input CSI = CELL[1].IMUX_LC_I3[4];
				input DATI[0] = CELL[0].IMUX_LC_I1[6];
				input DATI[1] = CELL[0].IMUX_LC_I1[7];
				input DATI[2] = CELL[0].IMUX_LC_I0[0];
				input DATI[3] = CELL[0].IMUX_LC_I0[1];
				input DATI[4] = CELL[0].IMUX_LC_I0[2];
				input DATI[5] = CELL[0].IMUX_LC_I0[3];
				input DATI[6] = CELL[0].IMUX_LC_I0[4];
				input DATI[7] = CELL[0].IMUX_LC_I0[5];
				input DATI[8] = CELL[0].IMUX_LC_I0[6];
				input DATI[9] = CELL[0].IMUX_LC_I0[7];
				input WEI = CELL[0].IMUX_LC_I1[5];
				input STBI = CELL[0].IMUX_LC_I1[4];
				input FIFORST = CELL[1].IMUX_LC_I3[5];
				input SCLI = CELL[0].IMUX_LC_I1[3];
				input SDAI = CELL[0].IMUX_LC_I1[2];
				output ACKO = CELL[2].LC_LTIN[2];
				output DATO[0] = CELL[1].LC_LTIN[0];
				output DATO[1] = CELL[1].LC_LTIN[1];
				output DATO[2] = CELL[1].LC_LTIN[2];
				output DATO[3] = CELL[1].LC_LTIN[3];
				output DATO[4] = CELL[1].LC_LTIN[4];
				output DATO[5] = CELL[1].LC_LTIN[5];
				output DATO[6] = CELL[1].LC_LTIN[6];
				output DATO[7] = CELL[1].LC_LTIN[7];
				output DATO[8] = CELL[2].LC_LTIN[0];
				output DATO[9] = CELL[2].LC_LTIN[1];
				output RXFIFOAFULL = CELL[2].LC_LTIN[7];
				output RXFIFOEMPTY = CELL[3].LC_LTIN[0];
				output RXFIFOFULL = CELL[3].LC_LTIN[1];
				output TXFIFOAEMPTY = CELL[2].LC_LTIN[4];
				output TXFIFOEMPTY = CELL[2].LC_LTIN[5];
				output TXFIFOFULL = CELL[2].LC_LTIN[6];
				output SRWO = CELL[0].LC_LTIN[7];
				output MRDCMPL = CELL[0].LC_LTIN[5];
				output I2CIRQ = CELL[2].LC_LTIN[3];
				output I2CWKUP = CELL[0].LC_LTIN[6];
				output SCLO = CELL[0].LC_LTIN[2];
				output SCLOE = CELL[0].LC_LTIN[3];
				output SDAO = CELL[0].LC_LTIN[0];
				output SDAOE = CELL[0].LC_LTIN[1];
			}

			// wire CELL[0].IMUX_LC_I0[0]          I2C_FIFO.DATI[2]
			// wire CELL[0].IMUX_LC_I0[1]          I2C_FIFO.DATI[3]
			// wire CELL[0].IMUX_LC_I0[2]          I2C_FIFO.DATI[4]
			// wire CELL[0].IMUX_LC_I0[3]          I2C_FIFO.DATI[5]
			// wire CELL[0].IMUX_LC_I0[4]          I2C_FIFO.DATI[6]
			// wire CELL[0].IMUX_LC_I0[5]          I2C_FIFO.DATI[7]
			// wire CELL[0].IMUX_LC_I0[6]          I2C_FIFO.DATI[8]
			// wire CELL[0].IMUX_LC_I0[7]          I2C_FIFO.DATI[9]
			// wire CELL[0].IMUX_LC_I1[2]          I2C_FIFO.SDAI
			// wire CELL[0].IMUX_LC_I1[3]          I2C_FIFO.SCLI
			// wire CELL[0].IMUX_LC_I1[4]          I2C_FIFO.STBI
			// wire CELL[0].IMUX_LC_I1[5]          I2C_FIFO.WEI
			// wire CELL[0].IMUX_LC_I1[6]          I2C_FIFO.DATI[0]
			// wire CELL[0].IMUX_LC_I1[7]          I2C_FIFO.DATI[1]
			// wire CELL[0].IMUX_CLK_OPTINV        I2C_FIFO.CLKI
			// wire CELL[0].LC_LTIN[0]             I2C_FIFO.SDAO
			// wire CELL[0].LC_LTIN[1]             I2C_FIFO.SDAOE
			// wire CELL[0].LC_LTIN[2]             I2C_FIFO.SCLO
			// wire CELL[0].LC_LTIN[3]             I2C_FIFO.SCLOE
			// wire CELL[0].LC_LTIN[5]             I2C_FIFO.MRDCMPL
			// wire CELL[0].LC_LTIN[6]             I2C_FIFO.I2CWKUP
			// wire CELL[0].LC_LTIN[7]             I2C_FIFO.SRWO
			// wire CELL[1].IMUX_LC_I3[0]          I2C_FIFO.ADRI[0]
			// wire CELL[1].IMUX_LC_I3[1]          I2C_FIFO.ADRI[1]
			// wire CELL[1].IMUX_LC_I3[2]          I2C_FIFO.ADRI[2]
			// wire CELL[1].IMUX_LC_I3[3]          I2C_FIFO.ADRI[3]
			// wire CELL[1].IMUX_LC_I3[4]          I2C_FIFO.CSI
			// wire CELL[1].IMUX_LC_I3[5]          I2C_FIFO.FIFORST
			// wire CELL[1].LC_LTIN[0]             I2C_FIFO.DATO[0]
			// wire CELL[1].LC_LTIN[1]             I2C_FIFO.DATO[1]
			// wire CELL[1].LC_LTIN[2]             I2C_FIFO.DATO[2]
			// wire CELL[1].LC_LTIN[3]             I2C_FIFO.DATO[3]
			// wire CELL[1].LC_LTIN[4]             I2C_FIFO.DATO[4]
			// wire CELL[1].LC_LTIN[5]             I2C_FIFO.DATO[5]
			// wire CELL[1].LC_LTIN[6]             I2C_FIFO.DATO[6]
			// wire CELL[1].LC_LTIN[7]             I2C_FIFO.DATO[7]
			// wire CELL[2].LC_LTIN[0]             I2C_FIFO.DATO[8]
			// wire CELL[2].LC_LTIN[1]             I2C_FIFO.DATO[9]
			// wire CELL[2].LC_LTIN[2]             I2C_FIFO.ACKO
			// wire CELL[2].LC_LTIN[3]             I2C_FIFO.I2CIRQ
			// wire CELL[2].LC_LTIN[4]             I2C_FIFO.TXFIFOAEMPTY
			// wire CELL[2].LC_LTIN[5]             I2C_FIFO.TXFIFOEMPTY
			// wire CELL[2].LC_LTIN[6]             I2C_FIFO.TXFIFOFULL
			// wire CELL[2].LC_LTIN[7]             I2C_FIFO.RXFIFOAFULL
			// wire CELL[3].LC_LTIN[0]             I2C_FIFO.RXFIFOEMPTY
			// wire CELL[3].LC_LTIN[1]             I2C_FIFO.RXFIFOFULL
		}

		tile_class LSOSC {
			cell CELL_OUT;
			cell CELL_EN;

			bel LSOSC {
				input ENACLKK = CELL_EN.IMUX_IO_EXTRA;
				output CLKK = CELL_OUT.IOB_DIN[0];
				output CLKK_GLOBAL = CELL_OUT.LSOSC_GLOBAL;
			}

			// wire CELL_OUT.LSOSC_GLOBAL          LSOSC.CLKK_GLOBAL
			// wire CELL_OUT.IOB_DIN[0]            LSOSC.CLKK
			// wire CELL_EN.IMUX_IO_EXTRA          LSOSC.ENACLKK
		}

		tile_class HSOSC {
			cell CELL_OUT;
			cell CELL_EN;

			bel HSOSC {
				input ENACLKM = CELL_EN.IMUX_IO_EXTRA;
				output CLKM = CELL_OUT.IOB_DIN[0];
				output CLKM_GLOBAL = CELL_OUT.HSOSC_GLOBAL;
			}

			// wire CELL_OUT.HSOSC_GLOBAL          HSOSC.CLKM_GLOBAL
			// wire CELL_OUT.IOB_DIN[0]            HSOSC.CLKM
			// wire CELL_EN.IMUX_IO_EXTRA          HSOSC.ENACLKM
		}

		tile_class WARMBOOT {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];

			bel WARMBOOT {
				input BOOT = CELL[0].IMUX_IO_EXTRA;
				input S0 = CELL[1].IMUX_IO_EXTRA;
				input S1 = CELL[2].IMUX_IO_EXTRA;
			}

			// wire CELL[0].IMUX_IO_EXTRA          WARMBOOT.BOOT
			// wire CELL[1].IMUX_IO_EXTRA          WARMBOOT.S0
			// wire CELL[2].IMUX_IO_EXTRA          WARMBOOT.S1
		}

		tile_class MISC_T04 {
			cell CELL_W[0];
			cell CELL_W[1];
			cell CELL_W[2];
			cell CELL_E[0];
			cell CELL_E[1];
			cell CELL_E[2];
			cell CELL_E[3];
			cell CELL_TRIM;
			cell CELL_SMCCLK;
			bitrect MAIN_W[0]: Horizontal (16, 54);
			bitrect MAIN_W[1]: Horizontal (16, 54);
			bitrect MAIN_W[2]: Horizontal (16, 54);
			bitrect MAIN_E[0]: Horizontal (16, 54);
			bitrect MAIN_E[1]: Horizontal (16, 54);
			bitrect MAIN_E[2]: Horizontal (16, 54);
			bitrect MAIN_E[3]: Horizontal (16, 54);
			bitrect MAIN_TRIM: Horizontal (16, 54);
			bitrect MAIN_SMCCLK: Horizontal (16, 54);

			bel HFOSC {
				input CLKHFEN = CELL_W[1].IMUX_LC_I3[7];
				input CLKHFPU = CELL_W[1].IMUX_LC_I1[0];
				input TRIM[0] = CELL_E[1].IMUX_LC_I0[4];
				input TRIM[1] = CELL_E[1].IMUX_LC_I0[5];
				input TRIM[2] = CELL_E[1].IMUX_LC_I0[6];
				input TRIM[3] = CELL_E[1].IMUX_LC_I0[7];
				input TRIM[4] = CELL_E[2].IMUX_LC_I3[0];
				input TRIM[5] = CELL_E[2].IMUX_LC_I3[1];
				input TRIM[6] = CELL_E[2].IMUX_LC_I3[2];
				input TRIM[7] = CELL_E[2].IMUX_LC_I3[3];
				input TRIM[8] = CELL_E[2].IMUX_LC_I3[4];
				input TRIM[9] = CELL_E[2].IMUX_LC_I3[5];
				output CLKHF = CELL_W[0].LC_LTIN[7];
				output CLKHF_GLOBAL = CELL_W[0].HSOSC_GLOBAL;
				attribute TRIM_FABRIC @MAIN_TRIM[4][7];
				attribute CLKHF_DIV @[MAIN_TRIM[5][7], MAIN_TRIM[2][7]];
			}

			bel LFOSC {
				input CLKLFEN = CELL_E[2].IMUX_LC_I3[7];
				input CLKLFPU = CELL_E[2].IMUX_LC_I1[0];
				input TRIM[0] = CELL_E[1].IMUX_LC_I1[2];
				input TRIM[1] = CELL_E[1].IMUX_LC_I1[3];
				input TRIM[2] = CELL_E[1].IMUX_LC_I1[4];
				input TRIM[3] = CELL_E[1].IMUX_LC_I1[5];
				input TRIM[4] = CELL_E[1].IMUX_LC_I1[6];
				input TRIM[5] = CELL_E[1].IMUX_LC_I1[7];
				input TRIM[6] = CELL_E[1].IMUX_LC_I0[0];
				input TRIM[7] = CELL_E[1].IMUX_LC_I0[1];
				input TRIM[8] = CELL_E[1].IMUX_LC_I0[2];
				input TRIM[9] = CELL_E[1].IMUX_LC_I0[3];
				output CLKLF = CELL_E[2].LC_LTIN[0];
				output CLKLF_GLOBAL = CELL_W[0].LSOSC_GLOBAL;
				attribute TRIM_FABRIC @MAIN_TRIM[3][7];
			}

			bel LED_DRV_CUR {
				input EN = CELL_E[2].IMUX_LC_I3[6];
				input TRIM[0] = CELL_E[1].IMUX_LC_I3[0];
				input TRIM[1] = CELL_E[1].IMUX_LC_I3[1];
				input TRIM[2] = CELL_E[1].IMUX_LC_I3[2];
				input TRIM[3] = CELL_E[1].IMUX_LC_I3[3];
				input TRIM[4] = CELL_E[1].IMUX_LC_I3[4];
				input TRIM[5] = CELL_E[1].IMUX_LC_I3[5];
				input TRIM[6] = CELL_E[1].IMUX_LC_I3[6];
				input TRIM[7] = CELL_E[1].IMUX_LC_I3[7];
				input TRIM[8] = CELL_E[1].IMUX_LC_I1[0];
				input TRIM[9] = CELL_E[1].IMUX_LC_I1[1];
				attribute TRIM_FABRIC @MAIN_TRIM[0][7];
				attribute ENABLE @MAIN_E[2][4][7];
			}

			bel RGB_DRV {
				input RGB0PWM = CELL_W[2].IMUX_LC_I1[2];
				input RGB1PWM = CELL_W[2].IMUX_LC_I1[3];
				input RGB2PWM = CELL_W[2].IMUX_LC_I1[4];
				input RGBLEDEN = CELL_W[2].IMUX_LC_I1[1];
				attribute ENABLE @MAIN_W[0][4][7];
				attribute RGB0_CURRENT @[MAIN_W[1][2][7], MAIN_W[1][3][7], MAIN_W[1][0][7], MAIN_W[1][1][7], MAIN_W[0][6][7], MAIN_W[0][7][7]];
				attribute RGB1_CURRENT @[MAIN_W[2][0][7], MAIN_W[2][1][7], MAIN_W[1][6][7], MAIN_W[1][7][7], MAIN_W[1][4][7], MAIN_W[1][5][7]];
				attribute RGB2_CURRENT @[MAIN_W[2][6][7], MAIN_W[2][7][7], MAIN_W[2][4][7], MAIN_W[2][5][7], MAIN_W[2][2][7], MAIN_W[2][3][7]];
			}

			bel IR_DRV {
				input IRLEDEN = CELL_E[0].IMUX_LC_I0[7];
				input IRPWM = CELL_E[0].IMUX_LC_I0[6];
				attribute ENABLE @MAIN_E[2][5][7];
				attribute IR_CURRENT @[MAIN_E[3][6][7], MAIN_E[3][7][7], MAIN_E[3][4][7], MAIN_E[3][5][7], MAIN_E[3][2][7], MAIN_E[3][3][7], MAIN_E[3][0][7], MAIN_E[3][1][7], MAIN_E[2][6][7], MAIN_E[2][7][7]];
			}

			bel LEDD_IP {
				input LEDDADDR[0] = CELL_W[0].IMUX_LC_I0[4];
				input LEDDADDR[1] = CELL_W[0].IMUX_LC_I0[5];
				input LEDDADDR[2] = CELL_W[0].IMUX_LC_I0[6];
				input LEDDADDR[3] = CELL_W[0].IMUX_LC_I0[7];
				input LEDDCLK = CELL_W[0].IMUX_LC_I0[3];
				input LEDDCS = CELL_W[0].IMUX_LC_I0[2];
				input LEDDDAT[0] = CELL_W[0].IMUX_LC_I1[2];
				input LEDDDAT[1] = CELL_W[0].IMUX_LC_I1[3];
				input LEDDDAT[2] = CELL_W[0].IMUX_LC_I1[4];
				input LEDDDAT[3] = CELL_W[0].IMUX_LC_I1[5];
				input LEDDDAT[4] = CELL_W[0].IMUX_LC_I1[6];
				input LEDDDAT[5] = CELL_W[0].IMUX_LC_I1[7];
				input LEDDDAT[6] = CELL_W[0].IMUX_LC_I0[0];
				input LEDDDAT[7] = CELL_W[0].IMUX_LC_I0[1];
				input LEDDDEN = CELL_W[0].IMUX_LC_I1[1];
				input LEDDEXE = CELL_W[0].IMUX_LC_I1[0];
				output LEDDON = CELL_W[1].LC_LTIN[0];
				output PWMOUT0 = CELL_W[0].LC_LTIN[4];
				output PWMOUT1 = CELL_W[0].LC_LTIN[5];
				output PWMOUT2 = CELL_W[0].LC_LTIN[6];
			}

			bel SMCCLK {
				output CLK = CELL_SMCCLK.LC_LTIN[5];
			}

			// wire CELL_W[0].IMUX_LC_I0[0]        LEDD_IP.LEDDDAT[6]
			// wire CELL_W[0].IMUX_LC_I0[1]        LEDD_IP.LEDDDAT[7]
			// wire CELL_W[0].IMUX_LC_I0[2]        LEDD_IP.LEDDCS
			// wire CELL_W[0].IMUX_LC_I0[3]        LEDD_IP.LEDDCLK
			// wire CELL_W[0].IMUX_LC_I0[4]        LEDD_IP.LEDDADDR[0]
			// wire CELL_W[0].IMUX_LC_I0[5]        LEDD_IP.LEDDADDR[1]
			// wire CELL_W[0].IMUX_LC_I0[6]        LEDD_IP.LEDDADDR[2]
			// wire CELL_W[0].IMUX_LC_I0[7]        LEDD_IP.LEDDADDR[3]
			// wire CELL_W[0].IMUX_LC_I1[0]        LEDD_IP.LEDDEXE
			// wire CELL_W[0].IMUX_LC_I1[1]        LEDD_IP.LEDDDEN
			// wire CELL_W[0].IMUX_LC_I1[2]        LEDD_IP.LEDDDAT[0]
			// wire CELL_W[0].IMUX_LC_I1[3]        LEDD_IP.LEDDDAT[1]
			// wire CELL_W[0].IMUX_LC_I1[4]        LEDD_IP.LEDDDAT[2]
			// wire CELL_W[0].IMUX_LC_I1[5]        LEDD_IP.LEDDDAT[3]
			// wire CELL_W[0].IMUX_LC_I1[6]        LEDD_IP.LEDDDAT[4]
			// wire CELL_W[0].IMUX_LC_I1[7]        LEDD_IP.LEDDDAT[5]
			// wire CELL_W[0].LC_LTIN[4]           LEDD_IP.PWMOUT0
			// wire CELL_W[0].LC_LTIN[5]           LEDD_IP.PWMOUT1
			// wire CELL_W[0].LC_LTIN[6]           LEDD_IP.PWMOUT2
			// wire CELL_W[0].LC_LTIN[7]           HFOSC.CLKHF
			// wire CELL_W[0].HSOSC_GLOBAL         HFOSC.CLKHF_GLOBAL
			// wire CELL_W[0].LSOSC_GLOBAL         LFOSC.CLKLF_GLOBAL
			// wire CELL_W[1].IMUX_LC_I1[0]        HFOSC.CLKHFPU
			// wire CELL_W[1].IMUX_LC_I3[7]        HFOSC.CLKHFEN
			// wire CELL_W[1].LC_LTIN[0]           LEDD_IP.LEDDON
			// wire CELL_W[2].IMUX_LC_I1[1]        RGB_DRV.RGBLEDEN
			// wire CELL_W[2].IMUX_LC_I1[2]        RGB_DRV.RGB0PWM
			// wire CELL_W[2].IMUX_LC_I1[3]        RGB_DRV.RGB1PWM
			// wire CELL_W[2].IMUX_LC_I1[4]        RGB_DRV.RGB2PWM
			// wire CELL_E[0].IMUX_LC_I0[6]        IR_DRV.IRPWM
			// wire CELL_E[0].IMUX_LC_I0[7]        IR_DRV.IRLEDEN
			// wire CELL_E[1].IMUX_LC_I0[0]        LFOSC.TRIM[6]
			// wire CELL_E[1].IMUX_LC_I0[1]        LFOSC.TRIM[7]
			// wire CELL_E[1].IMUX_LC_I0[2]        LFOSC.TRIM[8]
			// wire CELL_E[1].IMUX_LC_I0[3]        LFOSC.TRIM[9]
			// wire CELL_E[1].IMUX_LC_I0[4]        HFOSC.TRIM[0]
			// wire CELL_E[1].IMUX_LC_I0[5]        HFOSC.TRIM[1]
			// wire CELL_E[1].IMUX_LC_I0[6]        HFOSC.TRIM[2]
			// wire CELL_E[1].IMUX_LC_I0[7]        HFOSC.TRIM[3]
			// wire CELL_E[1].IMUX_LC_I1[0]        LED_DRV_CUR.TRIM[8]
			// wire CELL_E[1].IMUX_LC_I1[1]        LED_DRV_CUR.TRIM[9]
			// wire CELL_E[1].IMUX_LC_I1[2]        LFOSC.TRIM[0]
			// wire CELL_E[1].IMUX_LC_I1[3]        LFOSC.TRIM[1]
			// wire CELL_E[1].IMUX_LC_I1[4]        LFOSC.TRIM[2]
			// wire CELL_E[1].IMUX_LC_I1[5]        LFOSC.TRIM[3]
			// wire CELL_E[1].IMUX_LC_I1[6]        LFOSC.TRIM[4]
			// wire CELL_E[1].IMUX_LC_I1[7]        LFOSC.TRIM[5]
			// wire CELL_E[1].IMUX_LC_I3[0]        LED_DRV_CUR.TRIM[0]
			// wire CELL_E[1].IMUX_LC_I3[1]        LED_DRV_CUR.TRIM[1]
			// wire CELL_E[1].IMUX_LC_I3[2]        LED_DRV_CUR.TRIM[2]
			// wire CELL_E[1].IMUX_LC_I3[3]        LED_DRV_CUR.TRIM[3]
			// wire CELL_E[1].IMUX_LC_I3[4]        LED_DRV_CUR.TRIM[4]
			// wire CELL_E[1].IMUX_LC_I3[5]        LED_DRV_CUR.TRIM[5]
			// wire CELL_E[1].IMUX_LC_I3[6]        LED_DRV_CUR.TRIM[6]
			// wire CELL_E[1].IMUX_LC_I3[7]        LED_DRV_CUR.TRIM[7]
			// wire CELL_E[2].IMUX_LC_I1[0]        LFOSC.CLKLFPU
			// wire CELL_E[2].IMUX_LC_I3[0]        HFOSC.TRIM[4]
			// wire CELL_E[2].IMUX_LC_I3[1]        HFOSC.TRIM[5]
			// wire CELL_E[2].IMUX_LC_I3[2]        HFOSC.TRIM[6]
			// wire CELL_E[2].IMUX_LC_I3[3]        HFOSC.TRIM[7]
			// wire CELL_E[2].IMUX_LC_I3[4]        HFOSC.TRIM[8]
			// wire CELL_E[2].IMUX_LC_I3[5]        HFOSC.TRIM[9]
			// wire CELL_E[2].IMUX_LC_I3[6]        LED_DRV_CUR.EN
			// wire CELL_E[2].IMUX_LC_I3[7]        LFOSC.CLKLFEN
			// wire CELL_E[2].LC_LTIN[0]           LFOSC.CLKLF
			// wire CELL_SMCCLK.LC_LTIN[5]         SMCCLK.CLK
		}

		tile_class MISC_T01 {
			cell CELL_W[0];
			cell CELL_W[1];
			cell CELL_W[2];
			cell CELL_W[3];
			cell CELL_W[4];
			cell CELL_W[5];
			cell CELL_E[0];
			cell CELL_E[1];
			cell CELL_E[2];
			cell CELL_E[3];
			cell CELL_E[4];
			cell CELL_E[5];
			bitrect MAIN_W[0]: Horizontal (16, 54);
			bitrect MAIN_W[1]: Horizontal (16, 54);
			bitrect MAIN_W[2]: Horizontal (16, 54);
			bitrect MAIN_W[3]: Horizontal (16, 54);
			bitrect MAIN_W[4]: Horizontal (16, 54);
			bitrect MAIN_W[5]: Horizontal (16, 54);
			bitrect MAIN_E[0]: Horizontal (16, 54);
			bitrect MAIN_E[1]: Horizontal (16, 54);
			bitrect MAIN_E[2]: Horizontal (16, 54);
			bitrect MAIN_E[3]: Horizontal (16, 54);
			bitrect MAIN_E[4]: Horizontal (16, 54);
			bitrect MAIN_E[5]: Horizontal (16, 54);

			bel WARMBOOT {
				input BOOT = CELL_E[3].IMUX_LC_I1[3];
				input S0 = CELL_E[3].IMUX_LC_I1[4];
				input S1 = CELL_E[3].IMUX_LC_I1[5];
			}

			bel HFOSC {
				input CLKHFEN = CELL_W[2].IMUX_LC_I1[4];
				input CLKHFPU = CELL_W[2].IMUX_LC_I1[5];
				input TRIM[0] = CELL_W[2].IMUX_LC_I3[2];
				input TRIM[1] = CELL_W[2].IMUX_LC_I3[3];
				input TRIM[2] = CELL_W[2].IMUX_LC_I3[4];
				input TRIM[3] = CELL_W[2].IMUX_LC_I3[5];
				input TRIM[4] = CELL_W[2].IMUX_LC_I3[6];
				input TRIM[5] = CELL_W[2].IMUX_LC_I3[7];
				input TRIM[6] = CELL_W[2].IMUX_LC_I1[0];
				input TRIM[7] = CELL_W[2].IMUX_LC_I1[1];
				input TRIM[8] = CELL_W[2].IMUX_LC_I1[2];
				input TRIM[9] = CELL_W[2].IMUX_LC_I1[3];
				output CLKHF = CELL_W[0].LC_LTIN[4];
				output CLKHF_GLOBAL = CELL_W[0].HSOSC_GLOBAL;
				attribute TRIM_FABRIC @MAIN_W[4][5][7];
				attribute CLKHF_DIV @[MAIN_W[4][2][7], MAIN_W[4][3][7]];
			}

			bel LFOSC {
				input CLKLFEN = CELL_E[2].IMUX_LC_I3[4];
				input CLKLFPU = CELL_E[2].IMUX_LC_I3[3];
				input TRIM[0] = CELL_E[2].IMUX_LC_I3[6];
				input TRIM[1] = CELL_E[2].IMUX_LC_I3[7];
				input TRIM[2] = CELL_E[2].IMUX_LC_I1[0];
				input TRIM[3] = CELL_E[2].IMUX_LC_I1[1];
				input TRIM[4] = CELL_E[2].IMUX_LC_I1[2];
				input TRIM[5] = CELL_E[2].IMUX_LC_I1[3];
				input TRIM[6] = CELL_E[2].IMUX_LC_I1[4];
				input TRIM[7] = CELL_E[2].IMUX_LC_I1[5];
				input TRIM[8] = CELL_E[2].IMUX_LC_I1[6];
				input TRIM[9] = CELL_E[2].IMUX_LC_I1[7];
				output CLKLF = CELL_E[0].LC_LTIN[4];
				output CLKLF_GLOBAL = CELL_W[0].LSOSC_GLOBAL;
				attribute TRIM_FABRIC @MAIN_W[4][0][7];
			}

			bel LED_DRV_CUR {
				input EN = CELL_E[1].IMUX_LC_I1[0];
				input TRIM[0] = CELL_E[1].IMUX_LC_I1[1];
				input TRIM[1] = CELL_E[1].IMUX_LC_I1[2];
				input TRIM[2] = CELL_E[1].IMUX_LC_I1[3];
				input TRIM[3] = CELL_E[1].IMUX_LC_I1[4];
				input TRIM[4] = CELL_E[1].IMUX_LC_I1[5];
				input TRIM[5] = CELL_E[1].IMUX_LC_I1[6];
				input TRIM[6] = CELL_E[1].IMUX_LC_I1[7];
				input TRIM[7] = CELL_E[1].IMUX_LC_I0[0];
				input TRIM[8] = CELL_E[1].IMUX_LC_I0[1];
				input TRIM[9] = CELL_E[1].IMUX_LC_I0[2];
				attribute TRIM_FABRIC @MAIN_W[4][1][7];
				attribute RGB_ENABLE @MAIN_E[0][0][7];
			}

			bel RGB_DRV {
				input RGB0PWM = CELL_W[5].IMUX_LC_I0[5];
				input RGB1PWM = CELL_W[5].IMUX_LC_I0[6];
				input RGB2PWM = CELL_W[5].IMUX_LC_I0[7];
				input RGBLEDEN = CELL_W[1].IMUX_LC_I1[1];
				attribute ENABLE @MAIN_W[0][1][7];
				attribute RGB0_CURRENT @[MAIN_W[0][7][7], MAIN_W[0][4][7], MAIN_W[0][5][7], MAIN_W[0][2][7], MAIN_W[0][3][7], MAIN_W[0][0][7]];
				attribute RGB1_CURRENT @[MAIN_W[1][5][7], MAIN_W[1][2][7], MAIN_W[1][3][7], MAIN_W[1][0][7], MAIN_W[1][1][7], MAIN_W[0][6][7]];
				attribute RGB2_CURRENT @[MAIN_W[2][3][7], MAIN_W[2][0][7], MAIN_W[2][1][7], MAIN_W[1][6][7], MAIN_W[1][7][7], MAIN_W[1][4][7]];
				attribute CURRENT_MODE @[MAIN_W[2][2][7]];
			}

			bel IR500_DRV {
				input IRLEDEN = CELL_E[1].IMUX_LC_I0[4];
				input IRPWM = CELL_E[5].IMUX_LC_I0[7];
				input BARCODEEN = CELL_E[1].IMUX_LC_I0[3];
				input BARCODEPWM = CELL_E[5].IMUX_LC_I0[6];
				attribute IR500_ENABLE @MAIN_E[2][1][7];
				attribute IR400_ENABLE @MAIN_E[0][1][7];
				attribute BARCODE_ENABLE @MAIN_E[1][6][7];
				attribute CURRENT_MODE @[MAIN_E[1][7][7]];
				attribute BARCODE_CURRENT @[MAIN_E[0][4][7], MAIN_E[0][5][7], MAIN_E[0][2][7], MAIN_E[0][3][7]];
				attribute IR400_CURRENT @[MAIN_E[1][4][7], MAIN_E[1][5][7], MAIN_E[1][2][7], MAIN_E[1][3][7], MAIN_E[1][0][7], MAIN_E[1][1][7], MAIN_E[0][6][7], MAIN_E[0][7][7]];
			}

			bel LEDD_IP {
				input LEDDADDR[0] = CELL_W[1].IMUX_LC_I0[6];
				input LEDDADDR[1] = CELL_W[1].IMUX_LC_I0[7];
				input LEDDADDR[2] = CELL_W[2].IMUX_LC_I3[0];
				input LEDDADDR[3] = CELL_W[2].IMUX_LC_I3[1];
				input LEDDCLK = CELL_W[5].IMUX_CLK_OPTINV;
				input LEDDCS = CELL_W[1].IMUX_LC_I0[4];
				input LEDDDAT[0] = CELL_W[1].IMUX_LC_I1[4];
				input LEDDDAT[1] = CELL_W[1].IMUX_LC_I1[5];
				input LEDDDAT[2] = CELL_W[1].IMUX_LC_I1[6];
				input LEDDDAT[3] = CELL_W[1].IMUX_LC_I1[7];
				input LEDDDAT[4] = CELL_W[1].IMUX_LC_I0[0];
				input LEDDDAT[5] = CELL_W[1].IMUX_LC_I0[1];
				input LEDDDAT[6] = CELL_W[1].IMUX_LC_I0[2];
				input LEDDDAT[7] = CELL_W[1].IMUX_LC_I0[3];
				input LEDDDEN = CELL_W[1].IMUX_LC_I1[3];
				input LEDDEXE = CELL_W[1].IMUX_LC_I1[2];
				output LEDDON = CELL_W[3].LC_LTIN[2];
				output PWMOUT0 = CELL_W[3].LC_LTIN[3];
				output PWMOUT1 = CELL_W[3].LC_LTIN[4];
				output PWMOUT2 = CELL_W[3].LC_LTIN[5];
			}

			bel IR_IP {
				input ADRI[0] = CELL_E[3].IMUX_LC_I3[2];
				input ADRI[1] = CELL_E[3].IMUX_LC_I3[3];
				input ADRI[2] = CELL_E[3].IMUX_LC_I3[4];
				input ADRI[3] = CELL_E[3].IMUX_LC_I3[5];
				input CLKI = CELL_E[5].IMUX_CLK_OPTINV;
				input CSI = CELL_E[3].IMUX_LC_I1[0];
				input DENI = CELL_E[3].IMUX_LC_I3[7];
				input EXE = CELL_E[3].IMUX_LC_I1[2];
				input LEARN = CELL_E[2].IMUX_LC_I0[1];
				input WDATA[0] = CELL_E[2].IMUX_LC_I0[2];
				input WDATA[1] = CELL_E[2].IMUX_LC_I0[3];
				input WDATA[2] = CELL_E[2].IMUX_LC_I0[4];
				input WDATA[3] = CELL_E[2].IMUX_LC_I0[5];
				input WDATA[4] = CELL_E[2].IMUX_LC_I0[6];
				input WDATA[5] = CELL_E[2].IMUX_LC_I0[7];
				input WDATA[6] = CELL_E[3].IMUX_LC_I3[0];
				input WDATA[7] = CELL_E[3].IMUX_LC_I3[1];
				input WEI = CELL_E[3].IMUX_LC_I3[6];
				input IRIN = CELL_E[2].IMUX_LC_I0[0];
				output RDATA[0] = CELL_E[3].LC_LTIN[6];
				output RDATA[1] = CELL_E[3].LC_LTIN[7];
				output RDATA[2] = CELL_E[4].LC_LTIN[0];
				output RDATA[3] = CELL_E[4].LC_LTIN[1];
				output RDATA[4] = CELL_E[4].LC_LTIN[2];
				output RDATA[5] = CELL_E[4].LC_LTIN[3];
				output RDATA[6] = CELL_E[4].LC_LTIN[4];
				output RDATA[7] = CELL_E[4].LC_LTIN[5];
				output DRDY = CELL_E[3].LC_LTIN[4];
				output ERR = CELL_E[3].LC_LTIN[5];
				output BUSY = CELL_E[3].LC_LTIN[3];
				output IROUT = CELL_E[4].LC_LTIN[6];
			}

			bel SMCCLK {
				output CLK = CELL_E[3].LC_LTIN[2];
			}

			// wire CELL_W[0].LC_LTIN[4]           HFOSC.CLKHF
			// wire CELL_W[0].HSOSC_GLOBAL         HFOSC.CLKHF_GLOBAL
			// wire CELL_W[0].LSOSC_GLOBAL         LFOSC.CLKLF_GLOBAL
			// wire CELL_W[1].IMUX_LC_I0[0]        LEDD_IP.LEDDDAT[4]
			// wire CELL_W[1].IMUX_LC_I0[1]        LEDD_IP.LEDDDAT[5]
			// wire CELL_W[1].IMUX_LC_I0[2]        LEDD_IP.LEDDDAT[6]
			// wire CELL_W[1].IMUX_LC_I0[3]        LEDD_IP.LEDDDAT[7]
			// wire CELL_W[1].IMUX_LC_I0[4]        LEDD_IP.LEDDCS
			// wire CELL_W[1].IMUX_LC_I0[6]        LEDD_IP.LEDDADDR[0]
			// wire CELL_W[1].IMUX_LC_I0[7]        LEDD_IP.LEDDADDR[1]
			// wire CELL_W[1].IMUX_LC_I1[1]        RGB_DRV.RGBLEDEN
			// wire CELL_W[1].IMUX_LC_I1[2]        LEDD_IP.LEDDEXE
			// wire CELL_W[1].IMUX_LC_I1[3]        LEDD_IP.LEDDDEN
			// wire CELL_W[1].IMUX_LC_I1[4]        LEDD_IP.LEDDDAT[0]
			// wire CELL_W[1].IMUX_LC_I1[5]        LEDD_IP.LEDDDAT[1]
			// wire CELL_W[1].IMUX_LC_I1[6]        LEDD_IP.LEDDDAT[2]
			// wire CELL_W[1].IMUX_LC_I1[7]        LEDD_IP.LEDDDAT[3]
			// wire CELL_W[2].IMUX_LC_I1[0]        HFOSC.TRIM[6]
			// wire CELL_W[2].IMUX_LC_I1[1]        HFOSC.TRIM[7]
			// wire CELL_W[2].IMUX_LC_I1[2]        HFOSC.TRIM[8]
			// wire CELL_W[2].IMUX_LC_I1[3]        HFOSC.TRIM[9]
			// wire CELL_W[2].IMUX_LC_I1[4]        HFOSC.CLKHFEN
			// wire CELL_W[2].IMUX_LC_I1[5]        HFOSC.CLKHFPU
			// wire CELL_W[2].IMUX_LC_I3[0]        LEDD_IP.LEDDADDR[2]
			// wire CELL_W[2].IMUX_LC_I3[1]        LEDD_IP.LEDDADDR[3]
			// wire CELL_W[2].IMUX_LC_I3[2]        HFOSC.TRIM[0]
			// wire CELL_W[2].IMUX_LC_I3[3]        HFOSC.TRIM[1]
			// wire CELL_W[2].IMUX_LC_I3[4]        HFOSC.TRIM[2]
			// wire CELL_W[2].IMUX_LC_I3[5]        HFOSC.TRIM[3]
			// wire CELL_W[2].IMUX_LC_I3[6]        HFOSC.TRIM[4]
			// wire CELL_W[2].IMUX_LC_I3[7]        HFOSC.TRIM[5]
			// wire CELL_W[3].LC_LTIN[2]           LEDD_IP.LEDDON
			// wire CELL_W[3].LC_LTIN[3]           LEDD_IP.PWMOUT0
			// wire CELL_W[3].LC_LTIN[4]           LEDD_IP.PWMOUT1
			// wire CELL_W[3].LC_LTIN[5]           LEDD_IP.PWMOUT2
			// wire CELL_W[5].IMUX_LC_I0[5]        RGB_DRV.RGB0PWM
			// wire CELL_W[5].IMUX_LC_I0[6]        RGB_DRV.RGB1PWM
			// wire CELL_W[5].IMUX_LC_I0[7]        RGB_DRV.RGB2PWM
			// wire CELL_W[5].IMUX_CLK_OPTINV      LEDD_IP.LEDDCLK
			// wire CELL_E[0].LC_LTIN[4]           LFOSC.CLKLF
			// wire CELL_E[1].IMUX_LC_I0[0]        LED_DRV_CUR.TRIM[7]
			// wire CELL_E[1].IMUX_LC_I0[1]        LED_DRV_CUR.TRIM[8]
			// wire CELL_E[1].IMUX_LC_I0[2]        LED_DRV_CUR.TRIM[9]
			// wire CELL_E[1].IMUX_LC_I0[3]        IR500_DRV.BARCODEEN
			// wire CELL_E[1].IMUX_LC_I0[4]        IR500_DRV.IRLEDEN
			// wire CELL_E[1].IMUX_LC_I1[0]        LED_DRV_CUR.EN
			// wire CELL_E[1].IMUX_LC_I1[1]        LED_DRV_CUR.TRIM[0]
			// wire CELL_E[1].IMUX_LC_I1[2]        LED_DRV_CUR.TRIM[1]
			// wire CELL_E[1].IMUX_LC_I1[3]        LED_DRV_CUR.TRIM[2]
			// wire CELL_E[1].IMUX_LC_I1[4]        LED_DRV_CUR.TRIM[3]
			// wire CELL_E[1].IMUX_LC_I1[5]        LED_DRV_CUR.TRIM[4]
			// wire CELL_E[1].IMUX_LC_I1[6]        LED_DRV_CUR.TRIM[5]
			// wire CELL_E[1].IMUX_LC_I1[7]        LED_DRV_CUR.TRIM[6]
			// wire CELL_E[2].IMUX_LC_I0[0]        IR_IP.IRIN
			// wire CELL_E[2].IMUX_LC_I0[1]        IR_IP.LEARN
			// wire CELL_E[2].IMUX_LC_I0[2]        IR_IP.WDATA[0]
			// wire CELL_E[2].IMUX_LC_I0[3]        IR_IP.WDATA[1]
			// wire CELL_E[2].IMUX_LC_I0[4]        IR_IP.WDATA[2]
			// wire CELL_E[2].IMUX_LC_I0[5]        IR_IP.WDATA[3]
			// wire CELL_E[2].IMUX_LC_I0[6]        IR_IP.WDATA[4]
			// wire CELL_E[2].IMUX_LC_I0[7]        IR_IP.WDATA[5]
			// wire CELL_E[2].IMUX_LC_I1[0]        LFOSC.TRIM[2]
			// wire CELL_E[2].IMUX_LC_I1[1]        LFOSC.TRIM[3]
			// wire CELL_E[2].IMUX_LC_I1[2]        LFOSC.TRIM[4]
			// wire CELL_E[2].IMUX_LC_I1[3]        LFOSC.TRIM[5]
			// wire CELL_E[2].IMUX_LC_I1[4]        LFOSC.TRIM[6]
			// wire CELL_E[2].IMUX_LC_I1[5]        LFOSC.TRIM[7]
			// wire CELL_E[2].IMUX_LC_I1[6]        LFOSC.TRIM[8]
			// wire CELL_E[2].IMUX_LC_I1[7]        LFOSC.TRIM[9]
			// wire CELL_E[2].IMUX_LC_I3[3]        LFOSC.CLKLFPU
			// wire CELL_E[2].IMUX_LC_I3[4]        LFOSC.CLKLFEN
			// wire CELL_E[2].IMUX_LC_I3[6]        LFOSC.TRIM[0]
			// wire CELL_E[2].IMUX_LC_I3[7]        LFOSC.TRIM[1]
			// wire CELL_E[3].IMUX_LC_I1[0]        IR_IP.CSI
			// wire CELL_E[3].IMUX_LC_I1[2]        IR_IP.EXE
			// wire CELL_E[3].IMUX_LC_I1[3]        WARMBOOT.BOOT
			// wire CELL_E[3].IMUX_LC_I1[4]        WARMBOOT.S0
			// wire CELL_E[3].IMUX_LC_I1[5]        WARMBOOT.S1
			// wire CELL_E[3].IMUX_LC_I3[0]        IR_IP.WDATA[6]
			// wire CELL_E[3].IMUX_LC_I3[1]        IR_IP.WDATA[7]
			// wire CELL_E[3].IMUX_LC_I3[2]        IR_IP.ADRI[0]
			// wire CELL_E[3].IMUX_LC_I3[3]        IR_IP.ADRI[1]
			// wire CELL_E[3].IMUX_LC_I3[4]        IR_IP.ADRI[2]
			// wire CELL_E[3].IMUX_LC_I3[5]        IR_IP.ADRI[3]
			// wire CELL_E[3].IMUX_LC_I3[6]        IR_IP.WEI
			// wire CELL_E[3].IMUX_LC_I3[7]        IR_IP.DENI
			// wire CELL_E[3].LC_LTIN[2]           SMCCLK.CLK
			// wire CELL_E[3].LC_LTIN[3]           IR_IP.BUSY
			// wire CELL_E[3].LC_LTIN[4]           IR_IP.DRDY
			// wire CELL_E[3].LC_LTIN[5]           IR_IP.ERR
			// wire CELL_E[3].LC_LTIN[6]           IR_IP.RDATA[0]
			// wire CELL_E[3].LC_LTIN[7]           IR_IP.RDATA[1]
			// wire CELL_E[4].LC_LTIN[0]           IR_IP.RDATA[2]
			// wire CELL_E[4].LC_LTIN[1]           IR_IP.RDATA[3]
			// wire CELL_E[4].LC_LTIN[2]           IR_IP.RDATA[4]
			// wire CELL_E[4].LC_LTIN[3]           IR_IP.RDATA[5]
			// wire CELL_E[4].LC_LTIN[4]           IR_IP.RDATA[6]
			// wire CELL_E[4].LC_LTIN[5]           IR_IP.RDATA[7]
			// wire CELL_E[4].LC_LTIN[6]           IR_IP.IROUT
			// wire CELL_E[5].IMUX_LC_I0[6]        IR500_DRV.BARCODEPWM
			// wire CELL_E[5].IMUX_LC_I0[7]        IR500_DRV.IRPWM
			// wire CELL_E[5].IMUX_CLK_OPTINV      IR_IP.CLKI
		}

		tile_class MISC_T05 {
			cell CELL_W[0];
			cell CELL_W[1];
			cell CELL_W[2];
			cell CELL_E[0];
			cell CELL_E[1];
			cell CELL_E[2];
			cell CELL_E[3];
			cell CELL_TRIM;
			cell CELL_SMCCLK;
			bitrect MAIN_W[0]: Horizontal (16, 54);
			bitrect MAIN_W[1]: Horizontal (16, 54);
			bitrect MAIN_W[2]: Horizontal (16, 54);
			bitrect MAIN_E[0]: Horizontal (16, 54);
			bitrect MAIN_E[1]: Horizontal (16, 54);
			bitrect MAIN_E[2]: Horizontal (16, 54);
			bitrect MAIN_E[3]: Horizontal (16, 54);
			bitrect MAIN_TRIM: Horizontal (16, 54);
			bitrect MAIN_SMCCLK: Horizontal (16, 54);

			bel HFOSC {
				input CLKHFEN = CELL_W[1].IMUX_LC_I3[7];
				input CLKHFPU = CELL_W[1].IMUX_LC_I1[0];
				input TRIM[0] = CELL_E[1].IMUX_LC_I0[4];
				input TRIM[1] = CELL_E[1].IMUX_LC_I0[5];
				input TRIM[2] = CELL_E[1].IMUX_LC_I0[6];
				input TRIM[3] = CELL_E[1].IMUX_LC_I0[7];
				input TRIM[4] = CELL_E[2].IMUX_LC_I3[0];
				input TRIM[5] = CELL_E[2].IMUX_LC_I3[1];
				input TRIM[6] = CELL_E[2].IMUX_LC_I3[2];
				input TRIM[7] = CELL_E[2].IMUX_LC_I3[3];
				input TRIM[8] = CELL_E[2].IMUX_LC_I3[4];
				input TRIM[9] = CELL_E[2].IMUX_LC_I3[5];
				output CLKHF = CELL_W[0].LC_LTIN[7];
				output CLKHF_GLOBAL = CELL_W[0].HSOSC_GLOBAL;
				attribute TRIM_FABRIC @MAIN_TRIM[4][7];
				attribute CLKHF_DIV @[MAIN_TRIM[5][7], MAIN_TRIM[2][7]];
			}

			bel LFOSC {
				input CLKLFEN = CELL_E[2].IMUX_LC_I3[7];
				input CLKLFPU = CELL_E[2].IMUX_LC_I1[0];
				input TRIM[0] = CELL_E[1].IMUX_LC_I1[2];
				input TRIM[1] = CELL_E[1].IMUX_LC_I1[3];
				input TRIM[2] = CELL_E[1].IMUX_LC_I1[4];
				input TRIM[3] = CELL_E[1].IMUX_LC_I1[5];
				input TRIM[4] = CELL_E[1].IMUX_LC_I1[6];
				input TRIM[5] = CELL_E[1].IMUX_LC_I1[7];
				input TRIM[6] = CELL_E[1].IMUX_LC_I0[0];
				input TRIM[7] = CELL_E[1].IMUX_LC_I0[1];
				input TRIM[8] = CELL_E[1].IMUX_LC_I0[2];
				input TRIM[9] = CELL_E[1].IMUX_LC_I0[3];
				output CLKLF = CELL_E[2].LC_LTIN[0];
				output CLKLF_GLOBAL = CELL_W[0].LSOSC_GLOBAL;
				attribute TRIM_FABRIC @MAIN_TRIM[3][7];
			}

			bel LED_DRV_CUR {
				input EN = CELL_E[2].IMUX_LC_I3[6];
				input TRIM[0] = CELL_E[1].IMUX_LC_I3[0];
				input TRIM[1] = CELL_E[1].IMUX_LC_I3[1];
				input TRIM[2] = CELL_E[1].IMUX_LC_I3[2];
				input TRIM[3] = CELL_E[1].IMUX_LC_I3[3];
				input TRIM[4] = CELL_E[1].IMUX_LC_I3[4];
				input TRIM[5] = CELL_E[1].IMUX_LC_I3[5];
				input TRIM[6] = CELL_E[1].IMUX_LC_I3[6];
				input TRIM[7] = CELL_E[1].IMUX_LC_I3[7];
				input TRIM[8] = CELL_E[1].IMUX_LC_I1[0];
				input TRIM[9] = CELL_E[1].IMUX_LC_I1[1];
				attribute TRIM_FABRIC @MAIN_TRIM[0][7];
			}

			bel RGB_DRV {
				input RGB0PWM = CELL_W[2].IMUX_LC_I1[2];
				input RGB1PWM = CELL_W[2].IMUX_LC_I1[3];
				input RGB2PWM = CELL_W[2].IMUX_LC_I1[4];
				input RGBLEDEN = CELL_W[2].IMUX_LC_I1[1];
				attribute ENABLE @MAIN_W[0][4][7];
				attribute RGB0_CURRENT @[MAIN_W[1][2][7], MAIN_W[1][3][7], MAIN_W[1][0][7], MAIN_W[1][1][7], MAIN_W[0][6][7], MAIN_W[0][7][7]];
				attribute RGB1_CURRENT @[MAIN_W[2][0][7], MAIN_W[2][1][7], MAIN_W[1][6][7], MAIN_W[1][7][7], MAIN_W[1][4][7], MAIN_W[1][5][7]];
				attribute RGB2_CURRENT @[MAIN_W[2][6][7], MAIN_W[2][7][7], MAIN_W[2][4][7], MAIN_W[2][5][7], MAIN_W[2][2][7], MAIN_W[2][3][7]];
				attribute CURRENT_MODE @[MAIN_W[0][5][7]];
			}

			bel LEDD_IP {
				input LEDDADDR[0] = CELL_W[0].IMUX_LC_I0[4];
				input LEDDADDR[1] = CELL_W[0].IMUX_LC_I0[5];
				input LEDDADDR[2] = CELL_W[0].IMUX_LC_I0[6];
				input LEDDADDR[3] = CELL_W[0].IMUX_LC_I0[7];
				input LEDDCLK = CELL_W[1].IMUX_CLK_OPTINV;
				input LEDDCS = CELL_W[0].IMUX_LC_I0[2];
				input LEDDDAT[0] = CELL_W[0].IMUX_LC_I1[2];
				input LEDDDAT[1] = CELL_W[0].IMUX_LC_I1[3];
				input LEDDDAT[2] = CELL_W[0].IMUX_LC_I1[4];
				input LEDDDAT[3] = CELL_W[0].IMUX_LC_I1[5];
				input LEDDDAT[4] = CELL_W[0].IMUX_LC_I1[6];
				input LEDDDAT[5] = CELL_W[0].IMUX_LC_I1[7];
				input LEDDDAT[6] = CELL_W[0].IMUX_LC_I0[0];
				input LEDDDAT[7] = CELL_W[0].IMUX_LC_I0[1];
				input LEDDDEN = CELL_W[0].IMUX_LC_I1[1];
				input LEDDEXE = CELL_W[0].IMUX_LC_I1[0];
				output LEDDON = CELL_W[1].LC_LTIN[0];
				output PWMOUT0 = CELL_W[0].LC_LTIN[4];
				output PWMOUT1 = CELL_W[0].LC_LTIN[5];
				output PWMOUT2 = CELL_W[0].LC_LTIN[6];
			}

			bel IOB_I3C[0] {
				input WEAK_PU_ENB = CELL_E[0].IMUX_LC_I0[4];
				input PU_ENB = CELL_E[0].IMUX_LC_I0[6];
			}

			bel IOB_I3C[1] {
				input WEAK_PU_ENB = CELL_E[0].IMUX_LC_I0[5];
				input PU_ENB = CELL_E[0].IMUX_LC_I0[7];
			}

			bel FILTER[0] {
				input FILTERIN = CELL_E[0].IMUX_LC_I0[1];
				output FILTEROUT = CELL_E[0].LC_LTIN[2];
				attribute ENABLE @[MAIN_E[3][5][7], MAIN_E[3][2][7], MAIN_E[3][3][7]];
			}

			bel FILTER[1] {
				input FILTERIN = CELL_E[0].IMUX_LC_I0[0];
				output FILTEROUT = CELL_E[0].LC_LTIN[1];
				attribute ENABLE @[MAIN_E[3][6][7], MAIN_E[3][7][7], MAIN_E[3][4][7]];
			}

			bel SMCCLK {
				output CLK = CELL_SMCCLK.LC_LTIN[1];
			}

			// wire CELL_W[0].IMUX_LC_I0[0]        LEDD_IP.LEDDDAT[6]
			// wire CELL_W[0].IMUX_LC_I0[1]        LEDD_IP.LEDDDAT[7]
			// wire CELL_W[0].IMUX_LC_I0[2]        LEDD_IP.LEDDCS
			// wire CELL_W[0].IMUX_LC_I0[4]        LEDD_IP.LEDDADDR[0]
			// wire CELL_W[0].IMUX_LC_I0[5]        LEDD_IP.LEDDADDR[1]
			// wire CELL_W[0].IMUX_LC_I0[6]        LEDD_IP.LEDDADDR[2]
			// wire CELL_W[0].IMUX_LC_I0[7]        LEDD_IP.LEDDADDR[3]
			// wire CELL_W[0].IMUX_LC_I1[0]        LEDD_IP.LEDDEXE
			// wire CELL_W[0].IMUX_LC_I1[1]        LEDD_IP.LEDDDEN
			// wire CELL_W[0].IMUX_LC_I1[2]        LEDD_IP.LEDDDAT[0]
			// wire CELL_W[0].IMUX_LC_I1[3]        LEDD_IP.LEDDDAT[1]
			// wire CELL_W[0].IMUX_LC_I1[4]        LEDD_IP.LEDDDAT[2]
			// wire CELL_W[0].IMUX_LC_I1[5]        LEDD_IP.LEDDDAT[3]
			// wire CELL_W[0].IMUX_LC_I1[6]        LEDD_IP.LEDDDAT[4]
			// wire CELL_W[0].IMUX_LC_I1[7]        LEDD_IP.LEDDDAT[5]
			// wire CELL_W[0].LC_LTIN[4]           LEDD_IP.PWMOUT0
			// wire CELL_W[0].LC_LTIN[5]           LEDD_IP.PWMOUT1
			// wire CELL_W[0].LC_LTIN[6]           LEDD_IP.PWMOUT2
			// wire CELL_W[0].LC_LTIN[7]           HFOSC.CLKHF
			// wire CELL_W[0].HSOSC_GLOBAL         HFOSC.CLKHF_GLOBAL
			// wire CELL_W[0].LSOSC_GLOBAL         LFOSC.CLKLF_GLOBAL
			// wire CELL_W[1].IMUX_LC_I1[0]        HFOSC.CLKHFPU
			// wire CELL_W[1].IMUX_LC_I3[7]        HFOSC.CLKHFEN
			// wire CELL_W[1].IMUX_CLK_OPTINV      LEDD_IP.LEDDCLK
			// wire CELL_W[1].LC_LTIN[0]           LEDD_IP.LEDDON
			// wire CELL_W[2].IMUX_LC_I1[1]        RGB_DRV.RGBLEDEN
			// wire CELL_W[2].IMUX_LC_I1[2]        RGB_DRV.RGB0PWM
			// wire CELL_W[2].IMUX_LC_I1[3]        RGB_DRV.RGB1PWM
			// wire CELL_W[2].IMUX_LC_I1[4]        RGB_DRV.RGB2PWM
			// wire CELL_E[0].IMUX_LC_I0[0]        FILTER[1].FILTERIN
			// wire CELL_E[0].IMUX_LC_I0[1]        FILTER[0].FILTERIN
			// wire CELL_E[0].IMUX_LC_I0[4]        IOB_I3C[0].WEAK_PU_ENB
			// wire CELL_E[0].IMUX_LC_I0[5]        IOB_I3C[1].WEAK_PU_ENB
			// wire CELL_E[0].IMUX_LC_I0[6]        IOB_I3C[0].PU_ENB
			// wire CELL_E[0].IMUX_LC_I0[7]        IOB_I3C[1].PU_ENB
			// wire CELL_E[0].LC_LTIN[1]           FILTER[1].FILTEROUT
			// wire CELL_E[0].LC_LTIN[2]           FILTER[0].FILTEROUT
			// wire CELL_E[1].IMUX_LC_I0[0]        LFOSC.TRIM[6]
			// wire CELL_E[1].IMUX_LC_I0[1]        LFOSC.TRIM[7]
			// wire CELL_E[1].IMUX_LC_I0[2]        LFOSC.TRIM[8]
			// wire CELL_E[1].IMUX_LC_I0[3]        LFOSC.TRIM[9]
			// wire CELL_E[1].IMUX_LC_I0[4]        HFOSC.TRIM[0]
			// wire CELL_E[1].IMUX_LC_I0[5]        HFOSC.TRIM[1]
			// wire CELL_E[1].IMUX_LC_I0[6]        HFOSC.TRIM[2]
			// wire CELL_E[1].IMUX_LC_I0[7]        HFOSC.TRIM[3]
			// wire CELL_E[1].IMUX_LC_I1[0]        LED_DRV_CUR.TRIM[8]
			// wire CELL_E[1].IMUX_LC_I1[1]        LED_DRV_CUR.TRIM[9]
			// wire CELL_E[1].IMUX_LC_I1[2]        LFOSC.TRIM[0]
			// wire CELL_E[1].IMUX_LC_I1[3]        LFOSC.TRIM[1]
			// wire CELL_E[1].IMUX_LC_I1[4]        LFOSC.TRIM[2]
			// wire CELL_E[1].IMUX_LC_I1[5]        LFOSC.TRIM[3]
			// wire CELL_E[1].IMUX_LC_I1[6]        LFOSC.TRIM[4]
			// wire CELL_E[1].IMUX_LC_I1[7]        LFOSC.TRIM[5]
			// wire CELL_E[1].IMUX_LC_I3[0]        LED_DRV_CUR.TRIM[0]
			// wire CELL_E[1].IMUX_LC_I3[1]        LED_DRV_CUR.TRIM[1]
			// wire CELL_E[1].IMUX_LC_I3[2]        LED_DRV_CUR.TRIM[2]
			// wire CELL_E[1].IMUX_LC_I3[3]        LED_DRV_CUR.TRIM[3]
			// wire CELL_E[1].IMUX_LC_I3[4]        LED_DRV_CUR.TRIM[4]
			// wire CELL_E[1].IMUX_LC_I3[5]        LED_DRV_CUR.TRIM[5]
			// wire CELL_E[1].IMUX_LC_I3[6]        LED_DRV_CUR.TRIM[6]
			// wire CELL_E[1].IMUX_LC_I3[7]        LED_DRV_CUR.TRIM[7]
			// wire CELL_E[2].IMUX_LC_I1[0]        LFOSC.CLKLFPU
			// wire CELL_E[2].IMUX_LC_I3[0]        HFOSC.TRIM[4]
			// wire CELL_E[2].IMUX_LC_I3[1]        HFOSC.TRIM[5]
			// wire CELL_E[2].IMUX_LC_I3[2]        HFOSC.TRIM[6]
			// wire CELL_E[2].IMUX_LC_I3[3]        HFOSC.TRIM[7]
			// wire CELL_E[2].IMUX_LC_I3[4]        HFOSC.TRIM[8]
			// wire CELL_E[2].IMUX_LC_I3[5]        HFOSC.TRIM[9]
			// wire CELL_E[2].IMUX_LC_I3[6]        LED_DRV_CUR.EN
			// wire CELL_E[2].IMUX_LC_I3[7]        LFOSC.CLKLFEN
			// wire CELL_E[2].LC_LTIN[0]           LFOSC.CLKLF
			// wire CELL_SMCCLK.LC_LTIN[1]         SMCCLK.CLK
		}
	}

	tile_slot IOB {
		bel_slot IOB[0]: IOB;
		bel_slot IOB[1]: IOB;
		bel_slot IOB_PAIR: IOB_PAIR;

		tile_class IOB_W_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute DRIVE @[MAIN[9][14], MAIN[8][15]];
				attribute CMOS_INPUT @MAIN[6][14];
				attribute IOSTD_MISC @[MAIN[6][15]];
				attribute IBUF_ENABLE @!MAIN[8][14];
			}

			bel IOB[1] {
				attribute DRIVE @[MAIN[2][15], MAIN[2][14]];
				attribute CMOS_INPUT @MAIN[3][14];
				attribute IOSTD_MISC @[MAIN[0][14]];
				attribute IBUF_ENABLE @!MAIN[5][14];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[4][15];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_E_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][3];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[6][2];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute PULLUP @!MAIN[14][27];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[8][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][27];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[7][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_W_P04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute DRIVE @[MAIN[9][14], MAIN[8][15]];
				attribute CMOS_INPUT @MAIN[6][14];
				attribute IOSTD_MISC @[MAIN[6][15]];
				attribute IBUF_ENABLE @!MAIN[8][14];
			}

			bel IOB[1] {
				attribute DRIVE @[MAIN[2][15], MAIN[2][14]];
				attribute CMOS_INPUT @MAIN[3][14];
				attribute IOSTD_MISC @[MAIN[0][14]];
				attribute IBUF_ENABLE @!MAIN[5][14];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[4][15];
				attribute LATCH_GLOBAL_OUT @MAIN[13][14];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_E_P04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][3];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[6][2];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[13][3];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_P04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute PULLUP @!MAIN[14][27];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[8][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_P04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][27];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[7][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[13][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_W_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute DRIVE @[MAIN[2][15], MAIN[2][14]];
				attribute CMOS_INPUT @MAIN[3][14];
				attribute IOSTD_MISC @[MAIN[0][14]];
				attribute IBUF_ENABLE @!MAIN[5][14];
			}

			bel IOB[1] {
				attribute DRIVE @[MAIN[9][14], MAIN[8][15]];
				attribute CMOS_INPUT @MAIN[6][14];
				attribute IOSTD_MISC @[MAIN[6][15]];
				attribute IBUF_ENABLE @!MAIN[8][14];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[4][15];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_E_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][3];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[6][2];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute PULLUP @!MAIN[14][27];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[8][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][27];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[7][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_W_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][14];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[6][15];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[11][14];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_E_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][3];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[6][2];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[11][3];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute PULLUP @!MAIN[14][27];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[8][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[5][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute PULLUP @!MAIN[1][27];
			}

			bel IOB[1] {
				attribute PULLUP @!MAIN[7][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[10][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_W_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute IBUF_ENABLE @!MAIN[6][14];
				attribute PULLUP @!MAIN[1][14];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @!MAIN[9][14];
				attribute PULLUP @!MAIN[6][15];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[8][15];
				attribute LATCH_GLOBAL_OUT @MAIN[11][14];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_E_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute IBUF_ENABLE @!MAIN[9][3];
				attribute PULLUP @!MAIN[6][2];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @!MAIN[6][3];
				attribute PULLUP @!MAIN[1][3];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[11][3];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @!MAIN[6][27];
				attribute PULLUP @!MAIN[8][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @!MAIN[8][27];
				attribute PULLUP @!MAIN[14][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[5][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @!MAIN[9][27];
				attribute PULLUP @!MAIN[7][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @!MAIN[7][27];
				attribute PULLUP @!MAIN[1][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[10][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_W_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[9][14];
				attribute PULLUP @!MAIN[6][15];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[6][14];
				attribute PULLUP @!MAIN[1][14];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[8][15];
				attribute LATCH_GLOBAL_OUT @MAIN[11][14];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_E_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[9][3];
				attribute PULLUP @!MAIN[6][2];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[6][3];
				attribute PULLUP @!MAIN[1][3];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[11][3];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[6][27];
				attribute PULLUP @!MAIN[8][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[8][27];
				attribute PULLUP @!MAIN[14][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[9][27];
				attribute PULLUP @!MAIN[7][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[7][27];
				attribute PULLUP @!MAIN[1][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_W_P03 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[6][14];
				attribute PULLUP @!MAIN[1][14];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[9][14];
				attribute PULLUP @!MAIN[6][15];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[8][15];
				attribute LATCH_GLOBAL_OUT @MAIN[11][14];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_E_P03 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[6][3];
				attribute PULLUP @!MAIN[1][3];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[9][3];
				attribute PULLUP @!MAIN[6][2];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[11][3];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_P03 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[8][27];
				attribute PULLUP @!MAIN[14][27];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[6][27];
				attribute PULLUP @!MAIN[8][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[5][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_P03 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[7][27];
				attribute PULLUP @!MAIN[1][27];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[9][27];
				attribute PULLUP @!MAIN[7][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[10][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_R04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[8][27];
				attribute PULLUP @!MAIN[14][27];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[6][27];
				attribute PULLUP @!MAIN[8][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LATCH_GLOBAL_OUT @MAIN[5][27];
				attribute HARDIP_FABRIC_IN @MAIN[4][27];
				attribute HARDIP_DEDICATED_OUT @MAIN[4][26];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_R04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[7][27];
				attribute PULLUP @!MAIN[1][27];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[9][27];
				attribute PULLUP @!MAIN[7][26];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[8][26];
				attribute HARDIP_FABRIC_IN @MAIN[11][27];
				attribute HARDIP_DEDICATED_OUT @MAIN[11][26];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_T04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[8][27];
				attribute PULLUP @!MAIN[14][27];
				attribute HARDIP_FABRIC_IN @MAIN[4][27];
				attribute HARDIP_DEDICATED_OUT @MAIN[4][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[6][27];
				attribute PULLUP @!MAIN[8][26];
				attribute HARDIP_FABRIC_IN @MAIN[3][26];
				attribute HARDIP_DEDICATED_OUT @MAIN[2][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[7][26];
				attribute LATCH_GLOBAL_OUT @MAIN[5][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_T04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[7][27];
				attribute PULLUP @!MAIN[1][27];
				attribute HARDIP_FABRIC_IN @MAIN[11][27];
				attribute HARDIP_DEDICATED_OUT @MAIN[11][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[9][27];
				attribute PULLUP @!MAIN[7][26];
				attribute HARDIP_FABRIC_IN @MAIN[12][26];
				attribute HARDIP_DEDICATED_OUT @MAIN[13][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[8][26];
				attribute SDA_INPUT_DELAYED @MAIN[12][27];
				attribute SDA_OUTPUT_DELAYED @MAIN[14][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_T05 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[8][27];
				attribute PULLUP @!MAIN[14][27];
				attribute WEAK_PULLUP @!MAIN[8][37];
				attribute PULLUP_3P3K @MAIN[9][32];
				attribute PULLUP_6P8K @MAIN[8][32];
				attribute PULLUP_10K @MAIN[9][37];
				attribute HARDIP_FABRIC_IN @MAIN[4][27];
				attribute HARDIP_DEDICATED_OUT @MAIN[4][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[6][27];
				attribute PULLUP @!MAIN[8][26];
				attribute WEAK_PULLUP @!MAIN[3][37];
				attribute PULLUP_3P3K @MAIN[2][32];
				attribute PULLUP_6P8K @MAIN[3][32];
				attribute PULLUP_10K @MAIN[2][37];
				attribute HARDIP_FABRIC_IN @MAIN[3][26];
				attribute HARDIP_DEDICATED_OUT @MAIN[2][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[7][26];
				attribute LATCH_GLOBAL_OUT @MAIN[5][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_T05 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[7][27];
				attribute PULLUP @!MAIN[1][27];
				attribute WEAK_PULLUP @!MAIN[7][37];
				attribute PULLUP_3P3K @MAIN[6][32];
				attribute PULLUP_6P8K @MAIN[7][32];
				attribute PULLUP_10K @MAIN[6][37];
				attribute HARDIP_FABRIC_IN @MAIN[11][27];
				attribute HARDIP_DEDICATED_OUT @MAIN[11][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[9][27];
				attribute PULLUP @!MAIN[7][26];
				attribute WEAK_PULLUP @!MAIN[12][37];
				attribute PULLUP_3P3K @MAIN[13][32];
				attribute PULLUP_6P8K @MAIN[12][32];
				attribute PULLUP_10K @MAIN[13][37];
				attribute HARDIP_FABRIC_IN @MAIN[12][26];
				attribute HARDIP_DEDICATED_OUT @MAIN[13][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[8][26];
				attribute SDA_INPUT_DELAYED @MAIN[12][27];
				attribute SDA_OUTPUT_DELAYED @MAIN[14][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_S_T01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[8][27];
				attribute PULLUP @!MAIN[14][27];
				attribute WEAK_PULLUP @!MAIN[8][37];
				attribute PULLUP_3P3K @MAIN[9][32];
				attribute PULLUP_6P8K @MAIN[8][32];
				attribute PULLUP_10K @MAIN[9][37];
				attribute HARDIP_FABRIC_IN @MAIN[4][27];
				attribute HARDIP_DEDICATED_OUT @MAIN[4][26];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[6][27];
				attribute PULLUP @!MAIN[8][26];
				attribute WEAK_PULLUP @!MAIN[3][37];
				attribute PULLUP_3P3K @MAIN[2][32];
				attribute PULLUP_6P8K @MAIN[3][32];
				attribute PULLUP_10K @MAIN[2][37];
				attribute HARDIP_FABRIC_IN @MAIN[3][26];
				attribute HARDIP_DEDICATED_OUT @MAIN[2][27];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[7][26];
				attribute LATCH_GLOBAL_OUT @MAIN[5][27];
				attribute SDA_INPUT_DELAYED @MAIN[3][27];
				attribute SDA_OUTPUT_DELAYED @MAIN[1][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}

		tile_class IOB_N_T01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			bel IOB[0] {
				attribute IBUF_ENABLE @MAIN[7][27];
				attribute PULLUP @!MAIN[1][27];
				attribute WEAK_PULLUP @!MAIN[7][37];
				attribute PULLUP_3P3K @MAIN[6][32];
				attribute PULLUP_6P8K @MAIN[7][32];
				attribute PULLUP_10K @MAIN[6][37];
			}

			bel IOB[1] {
				attribute IBUF_ENABLE @MAIN[9][27];
				attribute PULLUP @!MAIN[7][26];
				attribute WEAK_PULLUP @!MAIN[12][37];
				attribute PULLUP_3P3K @MAIN[13][32];
				attribute PULLUP_6P8K @MAIN[12][32];
				attribute PULLUP_10K @MAIN[13][37];
			}

			bel IOB_PAIR {
				input LATCH = IO_LATCH;
				output GLOBAL_OUT = IO_GLOBAL;
				attribute LVDS_INPUT @MAIN[8][26];
				attribute LATCH_GLOBAL_OUT @MAIN[10][27];
			}

			// wire IO_LATCH                       IOB_PAIR.LATCH
			// wire IO_GLOBAL                      IOB_PAIR.GLOBAL_OUT
		}
	}

	tile_slot GLOBALS {
		bel_slot GLOBAL_OPTIONS: GLOBAL_OPTIONS;
		bel_slot POWER: POWER;
		bel_slot CONFIG: CONFIG;
		bel_slot IO_BANK[0]: IO_BANK;
		bel_slot IO_BANK[1]: IO_BANK;
		bel_slot IO_BANK[2]: IO_BANK;
		bel_slot IO_BANK[3]: IO_BANK;
		bel_slot IO_BANK_SPI: IO_BANK;

		tile_class GLOBALS {
			bitrect CREG: Horizontal (1, rev 16);
			bitrect SPEED: Horizontal (1, rev 2);

			bel GLOBAL_OPTIONS {
				attribute SPEED @[SPEED[0][1], SPEED[0][0]] {
					LOW = 0b00,
					MEDIUM = 0b01,
					HIGH = 0b10,
				}
				attribute FLASH_POWERDOWN @!CREG[0][0];
				attribute KEEP_SMCCLK @CREG[0][1];
				attribute DAISY_CHAIN_ENABLE @CREG[0][2];
				attribute CRC_MODE @[CREG[0][3]] {
					WRITE = 0b0,
					READ = 0b1,
				}
				attribute COLDBOOT_ENABLE @CREG[0][4];
				attribute WARMBOOT_ENABLE @CREG[0][5];
				attribute READ_PROTECT @CREG[0][6];
				attribute WRITE_PROTECT @CREG[0][7];
				attribute PARALLEL_ENABLE @CREG[0][8];
				attribute WARMBOOT_NVCM_MASK @[CREG[0][12], CREG[0][11], CREG[0][10], CREG[0][9]];
			}

			bel POWER {
			}

			bel CONFIG {
			}

			bel IO_BANK[0] {
			}

			bel IO_BANK[1] {
			}

			bel IO_BANK[2] {
			}

			bel IO_BANK[3] {
			}

			bel IO_BANK_SPI {
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass QUAD_H1[0] = QUAD_H0[0];
			pass QUAD_H1[1] = QUAD_H0[1];
			pass QUAD_H1[2] = QUAD_H0[2];
			pass QUAD_H1[3] = QUAD_H0[3];
			pass QUAD_H1[4] = QUAD_H0[4];
			pass QUAD_H1[5] = QUAD_H0[5];
			pass QUAD_H1[6] = QUAD_H0[6];
			pass QUAD_H1[7] = QUAD_H0[7];
			pass QUAD_H1[8] = QUAD_H0[8];
			pass QUAD_H1[9] = QUAD_H0[9];
			pass QUAD_H1[10] = QUAD_H0[10];
			pass QUAD_H1[11] = QUAD_H0[11];
			pass QUAD_H2[0] = QUAD_H1[0];
			pass QUAD_H2[1] = QUAD_H1[1];
			pass QUAD_H2[2] = QUAD_H1[2];
			pass QUAD_H2[3] = QUAD_H1[3];
			pass QUAD_H2[4] = QUAD_H1[4];
			pass QUAD_H2[5] = QUAD_H1[5];
			pass QUAD_H2[6] = QUAD_H1[6];
			pass QUAD_H2[7] = QUAD_H1[7];
			pass QUAD_H2[8] = QUAD_H1[8];
			pass QUAD_H2[9] = QUAD_H1[9];
			pass QUAD_H2[10] = QUAD_H1[10];
			pass QUAD_H2[11] = QUAD_H1[11];
			pass QUAD_H3[0] = QUAD_H2[0];
			pass QUAD_H3[1] = QUAD_H2[1];
			pass QUAD_H3[2] = QUAD_H2[2];
			pass QUAD_H3[3] = QUAD_H2[3];
			pass QUAD_H3[4] = QUAD_H2[4];
			pass QUAD_H3[5] = QUAD_H2[5];
			pass QUAD_H3[6] = QUAD_H2[6];
			pass QUAD_H3[7] = QUAD_H2[7];
			pass QUAD_H3[8] = QUAD_H2[8];
			pass QUAD_H3[9] = QUAD_H2[9];
			pass QUAD_H3[10] = QUAD_H2[10];
			pass QUAD_H3[11] = QUAD_H2[11];
			pass QUAD_H4[0] = QUAD_H3[0];
			pass QUAD_H4[1] = QUAD_H3[1];
			pass QUAD_H4[2] = QUAD_H3[2];
			pass QUAD_H4[3] = QUAD_H3[3];
			pass QUAD_H4[4] = QUAD_H3[4];
			pass QUAD_H4[5] = QUAD_H3[5];
			pass QUAD_H4[6] = QUAD_H3[6];
			pass QUAD_H4[7] = QUAD_H3[7];
			pass QUAD_H4[8] = QUAD_H3[8];
			pass QUAD_H4[9] = QUAD_H3[9];
			pass QUAD_H4[10] = QUAD_H3[10];
			pass QUAD_H4[11] = QUAD_H3[11];
			pass LONG_H1[0] = LONG_H0[0];
			pass LONG_H1[1] = LONG_H0[1];
			pass LONG_H2[0] = LONG_H1[0];
			pass LONG_H2[1] = LONG_H1[1];
			pass LONG_H3[0] = LONG_H2[0];
			pass LONG_H3[1] = LONG_H2[1];
			pass LONG_H4[0] = LONG_H3[0];
			pass LONG_H4[1] = LONG_H3[1];
			pass LONG_H5[0] = LONG_H4[0];
			pass LONG_H5[1] = LONG_H4[1];
			pass LONG_H6[0] = LONG_H5[0];
			pass LONG_H6[1] = LONG_H5[1];
			pass LONG_H7[0] = LONG_H6[0];
			pass LONG_H7[1] = LONG_H6[1];
			pass LONG_H8[0] = LONG_H7[0];
			pass LONG_H8[1] = LONG_H7[1];
			pass LONG_H9[0] = LONG_H8[0];
			pass LONG_H9[1] = LONG_H8[1];
			pass LONG_H10[0] = LONG_H9[0];
			pass LONG_H10[1] = LONG_H9[1];
			pass LONG_H11[0] = LONG_H10[0];
			pass LONG_H11[1] = LONG_H10[1];
			pass LONG_H12[0] = LONG_H11[0];
			pass LONG_H12[1] = LONG_H11[1];
			pass OUT_LC_E[0] = OUT_LC[0];
			pass OUT_LC_E[1] = OUT_LC[1];
			pass OUT_LC_E[2] = OUT_LC[2];
			pass OUT_LC_E[3] = OUT_LC[3];
			pass OUT_LC_E[4] = OUT_LC[4];
			pass OUT_LC_E[5] = OUT_LC[5];
			pass OUT_LC_E[6] = OUT_LC[6];
			pass OUT_LC_E[7] = OUT_LC[7];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass QUAD_V1_W[0] = QUAD_V1[0];
			pass QUAD_V1_W[1] = QUAD_V1[1];
			pass QUAD_V1_W[2] = QUAD_V1[2];
			pass QUAD_V1_W[3] = QUAD_V1[3];
			pass QUAD_V1_W[4] = QUAD_V1[4];
			pass QUAD_V1_W[5] = QUAD_V1[5];
			pass QUAD_V1_W[6] = QUAD_V1[6];
			pass QUAD_V1_W[7] = QUAD_V1[7];
			pass QUAD_V1_W[8] = QUAD_V1[8];
			pass QUAD_V1_W[9] = QUAD_V1[9];
			pass QUAD_V1_W[10] = QUAD_V1[10];
			pass QUAD_V1_W[11] = QUAD_V1[11];
			pass QUAD_V2_W[0] = QUAD_V2[0];
			pass QUAD_V2_W[1] = QUAD_V2[1];
			pass QUAD_V2_W[2] = QUAD_V2[2];
			pass QUAD_V2_W[3] = QUAD_V2[3];
			pass QUAD_V2_W[4] = QUAD_V2[4];
			pass QUAD_V2_W[5] = QUAD_V2[5];
			pass QUAD_V2_W[6] = QUAD_V2[6];
			pass QUAD_V2_W[7] = QUAD_V2[7];
			pass QUAD_V2_W[8] = QUAD_V2[8];
			pass QUAD_V2_W[9] = QUAD_V2[9];
			pass QUAD_V2_W[10] = QUAD_V2[10];
			pass QUAD_V2_W[11] = QUAD_V2[11];
			pass QUAD_V3_W[0] = QUAD_V3[0];
			pass QUAD_V3_W[1] = QUAD_V3[1];
			pass QUAD_V3_W[2] = QUAD_V3[2];
			pass QUAD_V3_W[3] = QUAD_V3[3];
			pass QUAD_V3_W[4] = QUAD_V3[4];
			pass QUAD_V3_W[5] = QUAD_V3[5];
			pass QUAD_V3_W[6] = QUAD_V3[6];
			pass QUAD_V3_W[7] = QUAD_V3[7];
			pass QUAD_V3_W[8] = QUAD_V3[8];
			pass QUAD_V3_W[9] = QUAD_V3[9];
			pass QUAD_V3_W[10] = QUAD_V3[10];
			pass QUAD_V3_W[11] = QUAD_V3[11];
			pass QUAD_V4_W[0] = QUAD_V4[0];
			pass QUAD_V4_W[1] = QUAD_V4[1];
			pass QUAD_V4_W[2] = QUAD_V4[2];
			pass QUAD_V4_W[3] = QUAD_V4[3];
			pass QUAD_V4_W[4] = QUAD_V4[4];
			pass QUAD_V4_W[5] = QUAD_V4[5];
			pass QUAD_V4_W[6] = QUAD_V4[6];
			pass QUAD_V4_W[7] = QUAD_V4[7];
			pass QUAD_V4_W[8] = QUAD_V4[8];
			pass QUAD_V4_W[9] = QUAD_V4[9];
			pass QUAD_V4_W[10] = QUAD_V4[10];
			pass QUAD_V4_W[11] = QUAD_V4[11];
			pass OUT_LC_W[0] = OUT_LC[0];
			pass OUT_LC_W[1] = OUT_LC[1];
			pass OUT_LC_W[2] = OUT_LC[2];
			pass OUT_LC_W[3] = OUT_LC[3];
			pass OUT_LC_W[4] = OUT_LC[4];
			pass OUT_LC_W[5] = OUT_LC[5];
			pass OUT_LC_W[6] = OUT_LC[6];
			pass OUT_LC_W[7] = OUT_LC[7];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass QUAD_V1[0] = QUAD_V0[0];
			pass QUAD_V1[1] = QUAD_V0[1];
			pass QUAD_V1[2] = QUAD_V0[2];
			pass QUAD_V1[3] = QUAD_V0[3];
			pass QUAD_V1[4] = QUAD_V0[4];
			pass QUAD_V1[5] = QUAD_V0[5];
			pass QUAD_V1[6] = QUAD_V0[6];
			pass QUAD_V1[7] = QUAD_V0[7];
			pass QUAD_V1[8] = QUAD_V0[8];
			pass QUAD_V1[9] = QUAD_V0[9];
			pass QUAD_V1[10] = QUAD_V0[10];
			pass QUAD_V1[11] = QUAD_V0[11];
			pass QUAD_V2[0] = QUAD_V1[0];
			pass QUAD_V2[1] = QUAD_V1[1];
			pass QUAD_V2[2] = QUAD_V1[2];
			pass QUAD_V2[3] = QUAD_V1[3];
			pass QUAD_V2[4] = QUAD_V1[4];
			pass QUAD_V2[5] = QUAD_V1[5];
			pass QUAD_V2[6] = QUAD_V1[6];
			pass QUAD_V2[7] = QUAD_V1[7];
			pass QUAD_V2[8] = QUAD_V1[8];
			pass QUAD_V2[9] = QUAD_V1[9];
			pass QUAD_V2[10] = QUAD_V1[10];
			pass QUAD_V2[11] = QUAD_V1[11];
			pass QUAD_V3[0] = QUAD_V2[0];
			pass QUAD_V3[1] = QUAD_V2[1];
			pass QUAD_V3[2] = QUAD_V2[2];
			pass QUAD_V3[3] = QUAD_V2[3];
			pass QUAD_V3[4] = QUAD_V2[4];
			pass QUAD_V3[5] = QUAD_V2[5];
			pass QUAD_V3[6] = QUAD_V2[6];
			pass QUAD_V3[7] = QUAD_V2[7];
			pass QUAD_V3[8] = QUAD_V2[8];
			pass QUAD_V3[9] = QUAD_V2[9];
			pass QUAD_V3[10] = QUAD_V2[10];
			pass QUAD_V3[11] = QUAD_V2[11];
			pass QUAD_V4[0] = QUAD_V3[0];
			pass QUAD_V4[1] = QUAD_V3[1];
			pass QUAD_V4[2] = QUAD_V3[2];
			pass QUAD_V4[3] = QUAD_V3[3];
			pass QUAD_V4[4] = QUAD_V3[4];
			pass QUAD_V4[5] = QUAD_V3[5];
			pass QUAD_V4[6] = QUAD_V3[6];
			pass QUAD_V4[7] = QUAD_V3[7];
			pass QUAD_V4[8] = QUAD_V3[8];
			pass QUAD_V4[9] = QUAD_V3[9];
			pass QUAD_V4[10] = QUAD_V3[10];
			pass QUAD_V4[11] = QUAD_V3[11];
			pass LONG_V1[0] = LONG_V0[0];
			pass LONG_V1[1] = LONG_V0[1];
			pass LONG_V2[0] = LONG_V1[0];
			pass LONG_V2[1] = LONG_V1[1];
			pass LONG_V3[0] = LONG_V2[0];
			pass LONG_V3[1] = LONG_V2[1];
			pass LONG_V4[0] = LONG_V3[0];
			pass LONG_V4[1] = LONG_V3[1];
			pass LONG_V5[0] = LONG_V4[0];
			pass LONG_V5[1] = LONG_V4[1];
			pass LONG_V6[0] = LONG_V5[0];
			pass LONG_V6[1] = LONG_V5[1];
			pass LONG_V7[0] = LONG_V6[0];
			pass LONG_V7[1] = LONG_V6[1];
			pass LONG_V8[0] = LONG_V7[0];
			pass LONG_V8[1] = LONG_V7[1];
			pass LONG_V9[0] = LONG_V8[0];
			pass LONG_V9[1] = LONG_V8[1];
			pass LONG_V10[0] = LONG_V9[0];
			pass LONG_V10[1] = LONG_V9[1];
			pass LONG_V11[0] = LONG_V10[0];
			pass LONG_V11[1] = LONG_V10[1];
			pass LONG_V12[0] = LONG_V11[0];
			pass LONG_V12[1] = LONG_V11[1];
			pass OUT_LC_N[0] = OUT_LC[0];
			pass OUT_LC_N[1] = OUT_LC[1];
			pass OUT_LC_N[2] = OUT_LC[2];
			pass OUT_LC_N[3] = OUT_LC[3];
			pass OUT_LC_N[4] = OUT_LC[4];
			pass OUT_LC_N[5] = OUT_LC[5];
			pass OUT_LC_N[6] = OUT_LC[6];
			pass OUT_LC_N[7] = OUT_LC[7];
			pass OUT_LC_EN[0] = OUT_LC_E[0];
			pass OUT_LC_EN[1] = OUT_LC_E[1];
			pass OUT_LC_EN[2] = OUT_LC_E[2];
			pass OUT_LC_EN[3] = OUT_LC_E[3];
			pass OUT_LC_EN[4] = OUT_LC_E[4];
			pass OUT_LC_EN[5] = OUT_LC_E[5];
			pass OUT_LC_EN[6] = OUT_LC_E[6];
			pass OUT_LC_EN[7] = OUT_LC_E[7];
			pass OUT_LC_WN[0] = OUT_LC_W[0];
			pass OUT_LC_WN[1] = OUT_LC_W[1];
			pass OUT_LC_WN[2] = OUT_LC_W[2];
			pass OUT_LC_WN[3] = OUT_LC_W[3];
			pass OUT_LC_WN[4] = OUT_LC_W[4];
			pass OUT_LC_WN[5] = OUT_LC_W[5];
			pass OUT_LC_WN[6] = OUT_LC_W[6];
			pass OUT_LC_WN[7] = OUT_LC_W[7];
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass OUT_LC_S[0] = OUT_LC[0];
			pass OUT_LC_S[1] = OUT_LC[1];
			pass OUT_LC_S[2] = OUT_LC[2];
			pass OUT_LC_S[3] = OUT_LC[3];
			pass OUT_LC_S[4] = OUT_LC[4];
			pass OUT_LC_S[5] = OUT_LC[5];
			pass OUT_LC_S[6] = OUT_LC[6];
			pass OUT_LC_S[7] = OUT_LC[7];
			pass OUT_LC_ES[0] = OUT_LC_E[0];
			pass OUT_LC_ES[1] = OUT_LC_E[1];
			pass OUT_LC_ES[2] = OUT_LC_E[2];
			pass OUT_LC_ES[3] = OUT_LC_E[3];
			pass OUT_LC_ES[4] = OUT_LC_E[4];
			pass OUT_LC_ES[5] = OUT_LC_E[5];
			pass OUT_LC_ES[6] = OUT_LC_E[6];
			pass OUT_LC_ES[7] = OUT_LC_E[7];
			pass OUT_LC_WS[0] = OUT_LC_W[0];
			pass OUT_LC_WS[1] = OUT_LC_W[1];
			pass OUT_LC_WS[2] = OUT_LC_W[2];
			pass OUT_LC_WS[3] = OUT_LC_W[3];
			pass OUT_LC_WS[4] = OUT_LC_W[4];
			pass OUT_LC_WS[5] = OUT_LC_W[5];
			pass OUT_LC_WS[6] = OUT_LC_W[6];
			pass OUT_LC_WS[7] = OUT_LC_W[7];
		}
	}

	table IOSTD {
		field DRIVE: bitvec[2];
		field IOSTD_MISC: bitvec[1];

		row SB_LVCMOS15_2 {
			DRIVE = 0b11;
			IOSTD_MISC = 0b0;
		}
		row SB_LVCMOS15_4 {
			DRIVE = 0b10;
			IOSTD_MISC = 0b0;
		}
		row SB_LVCMOS18_2 {
			DRIVE = 0b11;
			IOSTD_MISC = 0b0;
		}
		row SB_LVCMOS18_4 {
			DRIVE = 0b10;
			IOSTD_MISC = 0b0;
		}
		row SB_LVCMOS18_8 {
			DRIVE = 0b01;
			IOSTD_MISC = 0b0;
		}
		row SB_LVCMOS18_10 {
			DRIVE = 0b00;
			IOSTD_MISC = 0b0;
		}
		row SB_LVCMOS25_4 {
			DRIVE = 0b11;
			IOSTD_MISC = 0b1;
		}
		row SB_LVCMOS25_8 {
			DRIVE = 0b10;
			IOSTD_MISC = 0b1;
		}
		row SB_LVCMOS25_12 {
			DRIVE = 0b01;
			IOSTD_MISC = 0b1;
		}
		row SB_LVCMOS25_16 {
			DRIVE = 0b00;
			IOSTD_MISC = 0b1;
		}
		row SB_LVCMOS33_8 {
			DRIVE = 0b10;
			IOSTD_MISC = 0b1;
		}
		row SB_MDDR2 {
			DRIVE = 0b11;
			IOSTD_MISC = 0b0;
		}
		row SB_MDDR4 {
			DRIVE = 0b10;
			IOSTD_MISC = 0b0;
		}
		row SB_MDDR8 {
			DRIVE = 0b01;
			IOSTD_MISC = 0b0;
		}
		row SB_MDDR10 {
			DRIVE = 0b00;
			IOSTD_MISC = 0b0;
		}
		row SB_SSTL18_FULL {
			DRIVE = 0b00;
			IOSTD_MISC = 0b1;
		}
		row SB_SSTL18_HALF {
			DRIVE = 0b10;
			IOSTD_MISC = 0b1;
		}
		row SB_SSTL2_CLASS_1 {
			DRIVE = 0b10;
			IOSTD_MISC = 0b1;
		}
		row SB_SSTL2_CLASS_2 {
			DRIVE = 0b00;
			IOSTD_MISC = 0b1;
		}
		row SB_LVDS_INPUT {
			IOSTD_MISC = 0b1;
		}
		row SB_SUBLVDS_INPUT {
			IOSTD_MISC = 0b1;
		}
	}
}

