// Seed: 2037844176
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    output wire id_4,
    output supply0 id_5,
    output uwire id_6,
    input wor id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri id_12
    , id_17,
    input tri0 id_13,
    input wor id_14,
    input wand id_15
);
  assign id_4 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    output wor id_2,
    input tri id_3,
    output uwire id_4,
    output wire id_5
);
  not primCall (id_4, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_2,
      id_4,
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
