<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472_NUC442_BSP: StdDriver/src/spi.c File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NUC472_NUC442_BSP<span id="projectnumber">&#160;V3.03.003</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="../../dir_3abedc03644d33bc69016fb8a5546004.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">spi.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>NUC472/NUC442 SPI driver source file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../da/d08/_n_u_c472__442_8h_source.html">NUC472_442.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for spi.c:</div>
<div class="dyncontent">
<div class="center"><img src="../../d0/d14/spi_8c__incl.png" border="0" usemap="#a_std_driver_2src_2spi_8c" alt=""/></div>
<map name="a_std_driver_2src_2spi_8c" id="a_std_driver_2src_2spi_8c">
<area shape="rect" title="NUC472/NUC442 SPI driver source file." alt="" coords="1439,5,1567,32"/>
<area shape="rect" href="../../da/d08/_n_u_c472__442_8h.html" title="NUC472/NUC442 peripheral access layer header file. This file contains all the peripheral register&#39;s d..." alt="" coords="1448,80,1557,107"/>
<area shape="rect" title=" " alt="" coords="5,155,96,181"/>
<area shape="rect" href="../../d1/d5e/system___n_u_c472__442_8h.html" title="NUC472/NUC442 system clock definition file." alt="" coords="121,155,279,181"/>
<area shape="rect" title=" " alt="" coords="226,229,291,256"/>
<area shape="rect" href="../../d9/d87/sys_8h.html" title="NUC472/NUC442 SYS Header File." alt="" coords="355,155,410,181"/>
<area shape="rect" href="../../d3/d89/clk_8h.html" title="NUC472/NUC442 CLK Header File." alt="" coords="435,155,485,181"/>
<area shape="rect" href="../../dc/d2f/acmp_8h.html" title="NUC472/NUC442 Analog Comparator(ACMP) driver header file." alt="" coords="510,155,575,181"/>
<area shape="rect" href="../../d7/d19/adc_8h.html" title="NUC472/NUC442 ADC driver header file." alt="" coords="599,155,654,181"/>
<area shape="rect" href="../../da/da5/eadc_8h.html" title="NUC472/NUC442 EADC driver header file." alt="" coords="679,155,740,181"/>
<area shape="rect" href="../../d0/dda/cap_8h.html" title="NUC470 series Image Capture Driver Header File." alt="" coords="765,155,819,181"/>
<area shape="rect" href="../../da/da0/crypto_8h.html" title="Cryptographic Accelerator driver header file." alt="" coords="844,155,913,181"/>
<area shape="rect" href="../../d1/d47/pdma_8h.html" title="NUC472/NUC442 PDMA driver header file." alt="" coords="938,155,1003,181"/>
<area shape="rect" href="../../da/d96/ebi_8h.html" title="NUC472/NUC442 EBI driver header file." alt="" coords="1028,155,1079,181"/>
<area shape="rect" href="../../d6/d55/emac_8h.html" title="NUC472/NUC442 EMAC driver header file." alt="" coords="1103,155,1169,181"/>
<area shape="rect" href="../../dc/d00/fmc_8h.html" title="NUC472/NUC442 Flash Memory Controller Driver Header File." alt="" coords="1193,155,1247,181"/>
<area shape="rect" href="../../d6/d7c/gpio_8h.html" title="NUC472/NUC442 GPIO driver header file." alt="" coords="1271,155,1329,181"/>
<area shape="rect" href="../../d5/daf/i2c_8h.html" title="NUC472/NUC442 I2C driver header file." alt="" coords="1353,155,1404,181"/>
<area shape="rect" href="../../d6/db9/pwm_8h.html" title="NUC472/NUC442 PWM driver header file." alt="" coords="1429,155,1489,181"/>
<area shape="rect" href="../../dc/d9b/epwm_8h.html" title="NUC472/NUC442 EPWM driver header file." alt="" coords="1513,155,1580,181"/>
<area shape="rect" href="../../dc/d1b/rtc_8h.html" title="NUC472/NUC442 RTC driver header file." alt="" coords="1604,155,1652,181"/>
<area shape="rect" href="../../d9/d50/sc_8h.html" title="NUC472/NUC442 Smartcard (SC) driver header file." alt="" coords="1677,155,1723,181"/>
<area shape="rect" href="../../dc/d0b/scuart_8h.html" title=" " alt="" coords="1748,155,1817,181"/>
<area shape="rect" href="../../da/d87/spi_8h.html" title="NUC472/NUC442 SPI driver header file." alt="" coords="1841,155,1892,181"/>
<area shape="rect" href="../../d5/dd0/timer_8h.html" title="NUC472/NUC442 TIMER driver header file." alt="" coords="1917,155,1979,181"/>
<area shape="rect" href="../../d2/d86/uart_8h.html" title="NUC472/NUC442 UART driver header file." alt="" coords="2003,155,2058,181"/>
<area shape="rect" href="../../da/ddf/usbd_8h.html" title="NUC472/NUC442 USBD driver header file." alt="" coords="2083,155,2144,181"/>
<area shape="rect" href="../../d0/de2/wdt_8h.html" title="NUC472/NUC442 WDT driver header file." alt="" coords="2168,155,2221,181"/>
<area shape="rect" href="../../dd/d09/wwdt_8h.html" title="NUC472/NUC442 WWDT driver header file." alt="" coords="2246,155,2309,181"/>
<area shape="rect" href="../../d1/da9/i2s_8h.html" title=" " alt="" coords="2333,155,2384,181"/>
<area shape="rect" href="../../d7/da8/can_8h.html" title="NUC472/NUC442 CAN driver header file." alt="" coords="2409,155,2463,181"/>
<area shape="rect" href="../../d6/d23/sd_8h.html" title="NUC472/NUC442 SD driver header file." alt="" coords="2487,155,2534,181"/>
<area shape="rect" href="../../d8/d29/ps2_8h.html" title="NUC472/NUC442 PS2 Driver Header File." alt="" coords="2558,155,2613,181"/>
<area shape="rect" href="../../dc/de6/crc_8h.html" title="NUC472/NUC442 series CRC driver header file." alt="" coords="2637,155,2688,181"/>
<area shape="rect" title=" " alt="" coords="2480,229,2541,256"/>
</map>
</div>
</div>
<p><a href="../../da/d00/spi_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB first and the automatic slave select function is disabled. In Slave mode, the u32BusClock must be NULL and the SPI clock divider setting will be 0.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI module and disable SPI peripheral clock.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Rx FIFO buffer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Tx FIFO buffer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave select function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave select function. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151f9e339544bb0a301b05f135cace18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga151f9e339544bb0a301b05f135cace18">SPI_SetFIFOThreshold</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:ga151f9e339544bb0a301b05f135cace18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tx FIFO threshold and Rx FIFO threshold configurations.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga151f9e339544bb0a301b05f135cace18">More...</a><br /></td></tr>
<tr class="separator:ga151f9e339544bb0a301b05f135cace18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO related interrupts specified by u32Mask parameter.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO related interrupts specified by u32Mask parameter.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >NUC472/NUC442 SPI driver source file. </p>
<dl class="section version"><dt>Version</dt><dd>V0.10 </dd></dl>
<dl class="section rcs"><dt>Revision</dt><dd>16 </dd></dl>
<dl class="section rcs"><dt>Date</dt><dd>15/06/18 4:00p </dd></dl>
<dl class="section note"><dt>Note</dt><dd>SPDX-License-Identifier: Apache-2.0 Copyright (C) 2014 Nuvoton Technology Corp. All rights reserved. </dd></dl>

<p class="definition">Definition in file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jan 3 2022 12:39:47 for NUC472_NUC442_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
