{"vcs1":{"timestamp_begin":1742312246.443856990, "rt":1.52, "ut":0.30, "st":0.29}}
{"vcselab":{"timestamp_begin":1742312248.069311001, "rt":1.01, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1742312249.169819362, "rt":0.43, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742312245.592548071}
{"VCS_COMP_START_TIME": 1742312245.592548071}
{"VCS_COMP_END_TIME": 1742312252.327306275}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+P2 +notimingchecks"}
{"vcs1": {"peak_mem": 329660}}
{"stitch_vcselab": {"peak_mem": 215116}}
