// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "06/19/2018 11:51:46"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sc_computer (
	resetn,
	mem_clk,
	in_port0,
	in_port1,
	out_port0,
	out_port1,
	out_port2,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	resetn;
input 	mem_clk;
input 	[3:0] in_port0;
input 	[3:0] in_port1;
output 	[31:0] out_port0;
output 	[31:0] out_port1;
output 	[31:0] out_port2;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// out_port0[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[2]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[6]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[7]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[9]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[10]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[12]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[14]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[15]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[16]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[17]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[18]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[19]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[20]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[21]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[22]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[23]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[24]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[25]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[26]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[27]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[28]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[29]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[30]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[31]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[2]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[3]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[4]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[5]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[8]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[9]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[11]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[12]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[13]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[15]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[16]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[17]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[18]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[19]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[20]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[21]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[22]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[23]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[24]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[25]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[27]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[28]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[29]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[30]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[31]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[1]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[2]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[8]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[9]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[10]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[11]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[12]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[14]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[15]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[16]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[17]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[18]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[19]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[21]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[22]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[23]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[24]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[25]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[26]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[27]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[28]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[29]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[30]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[31]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[0]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[2]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[1]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[1]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \mem_clk~input_o ;
wire \hf|clock~0_combout ;
wire \hf|clock~q ;
wire \dmem|dmem_clk~combout ;
wire \dmem|dmem_clk~CLKENA0_outclk ;
wire \imem|imem_clk~combout ;
wire \hf|clock~CLKENA0_outclk ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~1_sumout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~65_sumout ;
wire \cpu|Add0~13_sumout ;
wire \cpu|Add0~9_sumout ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Add1~2 ;
wire \cpu|Add1~6 ;
wire \cpu|Add1~10 ;
wire \cpu|Add1~14 ;
wire \cpu|Add1~18 ;
wire \cpu|Add1~21_sumout ;
wire \cpu|rf|Equal0~0_combout ;
wire \cpu|rf|qa[28]~0_combout ;
wire \cpu|cu|comb~7_combout ;
wire \cpu|rf|register[11][7]~feeder_combout ;
wire \resetn~input_o ;
wire \resetn~inputCLKENA0_outclk ;
wire \cpu|cu|wreg~1_combout ;
wire \cpu|cu|comb~6_combout ;
wire \cpu|cu|comb~0_combout ;
wire \cpu|cu|comb~1_combout ;
wire \cpu|cu|wreg~0_combout ;
wire \cpu|cu|aluimm~0_combout ;
wire \cpu|cu|aluc[0]~0_combout ;
wire \cpu|cu|i_jr~0_combout ;
wire \cpu|cu|comb~3_combout ;
wire \cpu|cu|wreg~2_combout ;
wire \cpu|cu|aluimm~combout ;
wire \cpu|cu|jal~combout ;
wire \cpu|rf|Decoder0~0_combout ;
wire \cpu|rf|Decoder0~4_combout ;
wire \cpu|rf|register[11][7]~q ;
wire \cpu|rf|Decoder0~2_combout ;
wire \cpu|rf|register[9][7]~q ;
wire \cpu|rf|register[8][7]~feeder_combout ;
wire \cpu|rf|Decoder0~1_combout ;
wire \cpu|rf|register[8][7]~q ;
wire \cpu|rf|qb[7]~166_combout ;
wire \cpu|rf|Decoder0~15_combout ;
wire \cpu|rf|Decoder0~31_combout ;
wire \cpu|rf|register[19][7]~q ;
wire \cpu|rf|register[23][7]~feeder_combout ;
wire \cpu|rf|Decoder0~11_combout ;
wire \cpu|rf|Decoder0~32_combout ;
wire \cpu|rf|register[23][7]~q ;
wire \cpu|rf|Decoder0~33_combout ;
wire \cpu|rf|register[27][7]~q ;
wire \cpu|rf|Decoder0~6_combout ;
wire \cpu|rf|Decoder0~34_combout ;
wire \cpu|rf|register[31][7]~q ;
wire \cpu|rf|qb[7]~173_combout ;
wire \cpu|rf|Decoder0~25_combout ;
wire \cpu|rf|register[25][7]~q ;
wire \cpu|rf|register[21][7]~feeder_combout ;
wire \cpu|rf|Decoder0~24_combout ;
wire \cpu|rf|register[21][7]~q ;
wire \cpu|rf|Decoder0~23_combout ;
wire \cpu|rf|register[17][7]~q ;
wire \cpu|rf|register[29][7]~feeder_combout ;
wire \cpu|rf|Decoder0~26_combout ;
wire \cpu|rf|register[29][7]~q ;
wire \cpu|rf|qb[7]~171_combout ;
wire \cpu|rf|register[16][7]~feeder_combout ;
wire \cpu|rf|Decoder0~19_combout ;
wire \cpu|rf|register[16][7]~q ;
wire \cpu|rf|register[24][7]~feeder_combout ;
wire \cpu|rf|Decoder0~21_combout ;
wire \cpu|rf|register[24][7]~q ;
wire \cpu|rf|register[20][7]~feeder_combout ;
wire \cpu|rf|Decoder0~20_combout ;
wire \cpu|rf|register[20][7]~q ;
wire \cpu|rf|register[28][7]~feeder_combout ;
wire \cpu|rf|Decoder0~22_combout ;
wire \cpu|rf|register[28][7]~q ;
wire \cpu|rf|qb[7]~170_combout ;
wire \cpu|rf|Decoder0~29_combout ;
wire \cpu|rf|register[26][7]~q ;
wire \cpu|rf|register[22][7]~feeder_combout ;
wire \cpu|rf|Decoder0~28_combout ;
wire \cpu|rf|register[22][7]~q ;
wire \cpu|rf|register[18][7]~feeder_combout ;
wire \cpu|rf|Decoder0~27_combout ;
wire \cpu|rf|register[18][7]~q ;
wire \cpu|rf|Decoder0~30_combout ;
wire \cpu|rf|register[30][7]~q ;
wire \cpu|rf|qb[7]~172_combout ;
wire \cpu|rf|qb[7]~174_combout ;
wire \cpu|rf|Decoder0~16_combout ;
wire \cpu|rf|register[1][7]~q ;
wire \cpu|rf|qb[0]~5_combout ;
wire \cpu|rf|register[3][7]~feeder_combout ;
wire \cpu|rf|Decoder0~18_combout ;
wire \cpu|rf|register[3][7]~q ;
wire \cpu|rf|Decoder0~17_combout ;
wire \cpu|rf|register[2][7]~q ;
wire \cpu|rf|qb[0]~4_combout ;
wire \cpu|rf|register[7][7]~feeder_combout ;
wire \cpu|rf|Decoder0~14_combout ;
wire \cpu|rf|register[7][7]~q ;
wire \cpu|rf|register[6][7]~feeder_combout ;
wire \cpu|rf|Decoder0~13_combout ;
wire \cpu|rf|register[6][7]~q ;
wire \cpu|rf|register[5][7]~feeder_combout ;
wire \cpu|rf|Decoder0~12_combout ;
wire \cpu|rf|register[5][7]~q ;
wire \cpu|rf|register[4][7]~feeder_combout ;
wire \cpu|rf|Decoder0~10_combout ;
wire \cpu|rf|register[4][7]~q ;
wire \cpu|rf|qb[7]~168_combout ;
wire \cpu|rf|qb[7]~169_combout ;
wire \cpu|rf|Decoder0~8_combout ;
wire \cpu|rf|register[14][7]~q ;
wire \cpu|rf|register[12][7]~feeder_combout ;
wire \cpu|rf|Decoder0~5_combout ;
wire \cpu|rf|register[12][7]~q ;
wire \cpu|rf|Decoder0~9_combout ;
wire \cpu|rf|register[15][7]~q ;
wire \cpu|rf|register[13][7]~feeder_combout ;
wire \cpu|rf|Decoder0~7_combout ;
wire \cpu|rf|register[13][7]~q ;
wire \cpu|rf|qb[7]~167_combout ;
wire \cpu|rf|qb[7]~175_combout ;
wire \cpu|rf|qb[0]~0_combout ;
wire \cpu|alu_b|y[7]~14_combout ;
wire \cpu|cu|comb~4_combout ;
wire \cpu|cu|aluc[2]~2_combout ;
wire \cpu|cu|aluc[2]~3_combout ;
wire \cpu|cu|aluc[0]~1_combout ;
wire \cpu|cu|comb~2_combout ;
wire \cpu|cu|aluc[1]~4_combout ;
wire \cpu|al_unit|Mux24~2_combout ;
wire \cpu|al_unit|Mux24~1_combout ;
wire \cpu|cu|shift~0_combout ;
wire \cpu|link|y[3]~1_combout ;
wire \cpu|rf|register[4][6]~feeder_combout ;
wire \cpu|rf|register[4][6]~q ;
wire \cpu|rf|register[6][6]~q ;
wire \cpu|rf|register[7][6]~q ;
wire \cpu|rf|register[5][6]~feeder_combout ;
wire \cpu|rf|register[5][6]~q ;
wire \cpu|rf|qa[6]~315_combout ;
wire \cpu|rf|qa[28]~5_combout ;
wire \cpu|rf|register[2][6]~q ;
wire \cpu|rf|register[1][6]~feeder_combout ;
wire \cpu|rf|register[1][6]~q ;
wire \cpu|rf|register[3][6]~q ;
wire \cpu|rf|qa[28]~4_combout ;
wire \cpu|rf|qa[6]~316_combout ;
wire \cpu|rf|register[14][6]~q ;
wire \cpu|rf|register[13][6]~q ;
wire \cpu|rf|register[15][6]~q ;
wire \cpu|rf|qa[6]~314_combout ;
wire \cpu|rf|register[30][6]~q ;
wire \cpu|rf|register[18][6]~feeder_combout ;
wire \cpu|rf|register[18][6]~q ;
wire \cpu|rf|register[26][6]~feeder_combout ;
wire \cpu|rf|register[26][6]~q ;
wire \cpu|rf|register[22][6]~q ;
wire \cpu|rf|qa[6]~319_combout ;
wire \cpu|rf|register[24][6]~q ;
wire \cpu|rf|register[16][6]~q ;
wire \cpu|rf|register[28][6]~q ;
wire \cpu|rf|register[20][6]~feeder_combout ;
wire \cpu|rf|register[20][6]~q ;
wire \cpu|rf|qa[6]~317_combout ;
wire \cpu|rf|register[29][6]~q ;
wire \cpu|rf|register[17][6]~q ;
wire \cpu|rf|register[25][6]~q ;
wire \cpu|rf|register[21][6]~q ;
wire \cpu|rf|qa[6]~318_combout ;
wire \cpu|rf|register[19][6]~q ;
wire \cpu|rf|register[31][6]~feeder_combout ;
wire \cpu|rf|register[31][6]~q ;
wire \cpu|rf|register[23][6]~q ;
wire \cpu|rf|register[27][6]~q ;
wire \cpu|rf|qa[6]~320_combout ;
wire \cpu|rf|qa[6]~321_combout ;
wire \cpu|rf|qa[6]~322_combout ;
wire \cpu|rf|register[9][6]~q ;
wire \cpu|rf|register[11][6]~feeder_combout ;
wire \cpu|rf|register[11][6]~q ;
wire \cpu|rf|Decoder0~3_combout ;
wire \cpu|rf|register[10][6]~q ;
wire \cpu|rf|register[8][6]~q ;
wire \cpu|rf|qa[6]~313_combout ;
wire \cpu|rf|qa[6]~329_combout ;
wire \cpu|rf|register[13][5]~feeder_combout ;
wire \cpu|rf|register[13][5]~q ;
wire \cpu|rf|register[12][5]~q ;
wire \cpu|rf|register[15][5]~q ;
wire \cpu|rf|qb[5]~25_combout ;
wire \cpu|rf|register[27][5]~q ;
wire \cpu|rf|register[23][5]~q ;
wire \cpu|rf|register[19][5]~q ;
wire \cpu|rf|register[31][5]~q ;
wire \cpu|rf|qb[5]~31_combout ;
wire \cpu|rf|register[26][5]~q ;
wire \cpu|rf|register[22][5]~q ;
wire \cpu|rf|register[18][5]~q ;
wire \cpu|rf|register[30][5]~q ;
wire \cpu|rf|qb[5]~30_combout ;
wire \cpu|rf|register[29][5]~q ;
wire \cpu|rf|register[17][5]~q ;
wire \cpu|rf|register[21][5]~q ;
wire \cpu|rf|register[25][5]~q ;
wire \cpu|rf|qb[5]~29_combout ;
wire \cpu|rf|register[24][5]~q ;
wire \cpu|rf|register[28][5]~q ;
wire \cpu|rf|register[20][5]~q ;
wire \cpu|rf|register[16][5]~q ;
wire \cpu|rf|qb[5]~28_combout ;
wire \cpu|rf|qb[5]~32_combout ;
wire \cpu|rf|register[1][5]~feeder_combout ;
wire \cpu|rf|register[1][5]~q ;
wire \cpu|rf|register[5][5]~feeder_combout ;
wire \cpu|rf|register[5][5]~q ;
wire \cpu|rf|register[6][5]~q ;
wire \cpu|rf|register[4][5]~q ;
wire \cpu|rf|register[7][5]~feeder_combout ;
wire \cpu|rf|register[7][5]~q ;
wire \cpu|rf|qb[5]~26_combout ;
wire \cpu|rf|register[3][5]~feeder_combout ;
wire \cpu|rf|register[3][5]~q ;
wire \cpu|rf|register[2][5]~feeder_combout ;
wire \cpu|rf|register[2][5]~q ;
wire \cpu|rf|qb[5]~27_combout ;
wire \cpu|rf|qb[5]~33_combout ;
wire \cpu|rf|register[9][5]~q ;
wire \cpu|rf|register[8][5]~q ;
wire \cpu|rf|register[10][5]~q ;
wire \cpu|rf|register[11][5]~q ;
wire \cpu|rf|qb[5]~24_combout ;
wire \cpu|alu_b|y[5]~1_combout ;
wire \cpu|alu_a|y[0]~4_combout ;
wire \cpu|rf|register[8][0]~q ;
wire \cpu|rf|register[9][0]~q ;
wire \cpu|rf|register[11][0]~q ;
wire \cpu|rf|register[10][0]~q ;
wire \cpu|rf|qb[0]~362_combout ;
wire \cpu|rf|qb[0]~1_combout ;
wire \cpu|rf|register[12][0]~feeder_combout ;
wire \cpu|rf|register[12][0]~q ;
wire \cpu|rf|register[13][0]~feeder_combout ;
wire \cpu|rf|register[13][0]~q ;
wire \cpu|rf|register[14][0]~q ;
wire \cpu|rf|register[15][0]~feeder_combout ;
wire \cpu|rf|register[15][0]~q ;
wire \cpu|rf|qb[0]~2_combout ;
wire \cpu|rf|register[2][0]~q ;
wire \cpu|rf|register[1][0]~feeder_combout ;
wire \cpu|rf|register[1][0]~q ;
wire \cpu|rf|register[6][0]~q ;
wire \cpu|rf|register[7][0]~feeder_combout ;
wire \cpu|rf|register[7][0]~q ;
wire \cpu|rf|register[5][0]~feeder_combout ;
wire \cpu|rf|register[5][0]~q ;
wire \cpu|rf|register[4][0]~q ;
wire \cpu|rf|qb[0]~3_combout ;
wire \cpu|rf|qb[0]~6_combout ;
wire \cpu|rf|register[28][0]~q ;
wire \cpu|rf|register[16][0]~q ;
wire \cpu|rf|register[20][0]~q ;
wire \cpu|rf|register[24][0]~q ;
wire \cpu|rf|qb[0]~7_combout ;
wire \cpu|rf|register[22][0]~feeder_combout ;
wire \cpu|rf|register[22][0]~q ;
wire \cpu|rf|register[26][0]~feeder_combout ;
wire \cpu|rf|register[26][0]~q ;
wire \cpu|rf|register[18][0]~q ;
wire \cpu|rf|register[30][0]~q ;
wire \cpu|rf|qb[0]~9_combout ;
wire \cpu|rf|register[23][0]~q ;
wire \cpu|rf|register[31][0]~feeder_combout ;
wire \cpu|rf|register[31][0]~q ;
wire \cpu|rf|register[27][0]~feeder_combout ;
wire \cpu|rf|register[27][0]~q ;
wire \cpu|rf|register[19][0]~feeder_combout ;
wire \cpu|rf|register[19][0]~q ;
wire \cpu|rf|qb[0]~10_combout ;
wire \cpu|rf|register[17][0]~q ;
wire \cpu|rf|register[25][0]~q ;
wire \cpu|rf|register[21][0]~q ;
wire \cpu|rf|register[29][0]~q ;
wire \cpu|rf|qb[0]~8_combout ;
wire \cpu|rf|qb[0]~11_combout ;
wire \cpu|rf|qb[0]~12_combout ;
wire \cpu|alu_b|y[0]~15_combout ;
wire \cpu|rf|register[10][3]~q ;
wire \cpu|rf|register[11][3]~q ;
wire \cpu|rf|register[9][3]~q ;
wire \cpu|rf|register[8][3]~q ;
wire \cpu|rf|qb[3]~363_combout ;
wire \cpu|rf|qb[3]~14_combout ;
wire \cpu|rf|register[30][3]~feeder_combout ;
wire \cpu|rf|register[30][3]~q ;
wire \cpu|rf|register[18][3]~feeder_combout ;
wire \cpu|rf|register[18][3]~q ;
wire \cpu|rf|register[26][3]~feeder_combout ;
wire \cpu|rf|register[26][3]~q ;
wire \cpu|rf|register[22][3]~feeder_combout ;
wire \cpu|rf|register[22][3]~q ;
wire \cpu|rf|qb[3]~20_combout ;
wire \cpu|rf|register[16][3]~q ;
wire \cpu|rf|register[28][3]~q ;
wire \cpu|rf|register[20][3]~feeder_combout ;
wire \cpu|rf|register[20][3]~q ;
wire \cpu|rf|qb[3]~18_combout ;
wire \cpu|rf|register[25][3]~feeder_combout ;
wire \cpu|rf|register[25][3]~q ;
wire \cpu|rf|register[21][3]~feeder_combout ;
wire \cpu|rf|register[21][3]~q ;
wire \cpu|rf|register[29][3]~feeder_combout ;
wire \cpu|rf|register[29][3]~q ;
wire \cpu|rf|register[17][3]~feeder_combout ;
wire \cpu|rf|register[17][3]~q ;
wire \cpu|rf|qb[3]~19_combout ;
wire \cpu|rf|register[19][3]~q ;
wire \cpu|rf|register[31][3]~feeder_combout ;
wire \cpu|rf|register[31][3]~q ;
wire \cpu|rf|register[23][3]~q ;
wire \cpu|rf|register[27][3]~q ;
wire \cpu|rf|qb[3]~21_combout ;
wire \cpu|rf|qb[3]~22_combout ;
wire \cpu|rf|register[3][3]~q ;
wire \cpu|rf|register[4][3]~q ;
wire \cpu|rf|register[7][3]~q ;
wire \cpu|rf|register[5][3]~q ;
wire \cpu|rf|register[6][3]~q ;
wire \cpu|rf|qb[3]~16_combout ;
wire \cpu|rf|register[2][3]~q ;
wire \cpu|rf|register[1][3]~q ;
wire \cpu|rf|qb[3]~17_combout ;
wire \cpu|rf|register[15][3]~q ;
wire \cpu|rf|register[14][3]~q ;
wire \cpu|rf|register[13][3]~q ;
wire \cpu|rf|register[12][3]~q ;
wire \cpu|rf|qb[3]~15_combout ;
wire \cpu|rf|qb[3]~23_combout ;
wire \cpu|alu_b|y[3]~0_combout ;
wire \cpu|al_unit|s~0_combout ;
wire \cpu|rf|register[25][2]~q ;
wire \cpu|rf|register[29][2]~q ;
wire \cpu|rf|register[17][2]~q ;
wire \cpu|rf|register[21][2]~q ;
wire \cpu|rf|qb[2]~190_combout ;
wire \cpu|rf|register[23][2]~q ;
wire \cpu|rf|register[31][2]~q ;
wire \cpu|rf|register[27][2]~q ;
wire \cpu|rf|register[19][2]~q ;
wire \cpu|rf|qb[2]~192_combout ;
wire \cpu|rf|register[28][2]~q ;
wire \cpu|rf|register[16][2]~q ;
wire \cpu|rf|register[24][2]~q ;
wire \cpu|rf|register[20][2]~q ;
wire \cpu|rf|qb[2]~189_combout ;
wire \cpu|rf|register[22][2]~feeder_combout ;
wire \cpu|rf|register[22][2]~q ;
wire \cpu|rf|register[30][2]~q ;
wire \cpu|rf|register[26][2]~q ;
wire \cpu|rf|qb[2]~191_combout ;
wire \cpu|rf|qb[2]~193_combout ;
wire \cpu|rf|register[15][2]~q ;
wire \cpu|rf|register[13][2]~q ;
wire \cpu|rf|register[12][2]~q ;
wire \cpu|rf|register[14][2]~q ;
wire \cpu|rf|qb[2]~186_combout ;
wire \cpu|rf|register[3][2]~q ;
wire \cpu|rf|register[7][2]~q ;
wire \cpu|rf|register[4][2]~q ;
wire \cpu|rf|register[5][2]~q ;
wire \cpu|rf|register[6][2]~q ;
wire \cpu|rf|qb[2]~187_combout ;
wire \cpu|rf|register[1][2]~feeder_combout ;
wire \cpu|rf|register[1][2]~q ;
wire \cpu|rf|register[2][2]~q ;
wire \cpu|rf|qb[2]~188_combout ;
wire \cpu|rf|qb[2]~194_combout ;
wire \cpu|rf|register[9][2]~q ;
wire \cpu|rf|register[11][2]~q ;
wire \cpu|rf|register[10][2]~q ;
wire \cpu|rf|register[8][2]~q ;
wire \cpu|rf|qb[2]~398_combout ;
wire \cpu|alu_b|y[2]~17_combout ;
wire \cpu|rf|qa[2]~13_combout ;
wire \cpu|rf|qa[2]~328_combout ;
wire \cpu|al_unit|Add0~133_combout ;
wire \cpu|rf|register[3][1]~q ;
wire \cpu|rf|register[4][1]~q ;
wire \cpu|rf|register[7][1]~feeder_combout ;
wire \cpu|rf|register[7][1]~q ;
wire \cpu|rf|register[6][1]~q ;
wire \cpu|rf|register[5][1]~feeder_combout ;
wire \cpu|rf|register[5][1]~q ;
wire \cpu|rf|qa[1]~25_combout ;
wire \cpu|rf|register[2][1]~q ;
wire \cpu|rf|qa[1]~26_combout ;
wire \cpu|rf|register[14][1]~q ;
wire \cpu|rf|register[12][1]~q ;
wire \cpu|rf|register[15][1]~q ;
wire \cpu|rf|register[13][1]~q ;
wire \cpu|rf|qa[1]~24_combout ;
wire \cpu|rf|register[24][1]~q ;
wire \cpu|rf|register[28][1]~q ;
wire \cpu|rf|register[16][1]~feeder_combout ;
wire \cpu|rf|register[16][1]~q ;
wire \cpu|rf|register[20][1]~q ;
wire \cpu|rf|qa[1]~27_combout ;
wire \cpu|rf|register[18][1]~q ;
wire \cpu|rf|register[22][1]~q ;
wire \cpu|rf|register[26][1]~q ;
wire \cpu|rf|register[30][1]~feeder_combout ;
wire \cpu|rf|register[30][1]~q ;
wire \cpu|rf|qa[1]~29_combout ;
wire \cpu|rf|register[31][1]~feeder_combout ;
wire \cpu|rf|register[31][1]~q ;
wire \cpu|rf|register[19][1]~feeder_combout ;
wire \cpu|rf|register[19][1]~q ;
wire \cpu|rf|register[23][1]~q ;
wire \cpu|rf|register[27][1]~q ;
wire \cpu|rf|qa[1]~30_combout ;
wire \cpu|rf|register[21][1]~q ;
wire \cpu|rf|register[25][1]~q ;
wire \cpu|rf|register[17][1]~q ;
wire \cpu|rf|register[29][1]~q ;
wire \cpu|rf|qa[1]~28_combout ;
wire \cpu|rf|qa[1]~31_combout ;
wire \cpu|rf|qa[1]~32_combout ;
wire \cpu|rf|register[10][1]~q ;
wire \cpu|rf|register[8][1]~q ;
wire \cpu|rf|register[11][1]~q ;
wire \cpu|rf|register[9][1]~feeder_combout ;
wire \cpu|rf|register[9][1]~q ;
wire \cpu|rf|qa[1]~23_combout ;
wire \cpu|rf|qa[1]~336_combout ;
wire \cpu|cu|pcsource[0]~0_combout ;
wire \cpu|al_unit|Add0~17_sumout ;
wire \cpu|alu_a|y[1]~3_combout ;
wire \cpu|alu_a|y[5]~12_combout ;
wire \cpu|alu_a|y[1]~2_combout ;
wire \cpu|rf|register[28][4]~q ;
wire \cpu|rf|register[20][4]~feeder_combout ;
wire \cpu|rf|register[20][4]~q ;
wire \cpu|rf|register[16][4]~q ;
wire \cpu|rf|register[24][4]~feeder_combout ;
wire \cpu|rf|register[24][4]~q ;
wire \cpu|rf|qb[4]~48_combout ;
wire \cpu|rf|register[27][4]~q ;
wire \cpu|rf|register[23][4]~q ;
wire \cpu|rf|register[19][4]~q ;
wire \cpu|rf|register[31][4]~q ;
wire \cpu|rf|qb[4]~51_combout ;
wire \cpu|rf|register[25][4]~q ;
wire \cpu|rf|register[29][4]~q ;
wire \cpu|rf|register[21][4]~q ;
wire \cpu|rf|register[17][4]~q ;
wire \cpu|rf|qb[4]~49_combout ;
wire \cpu|rf|register[26][4]~q ;
wire \cpu|rf|register[18][4]~q ;
wire \cpu|rf|register[22][4]~feeder_combout ;
wire \cpu|rf|register[22][4]~q ;
wire \cpu|rf|register[30][4]~q ;
wire \cpu|rf|qb[4]~50_combout ;
wire \cpu|rf|qb[4]~52_combout ;
wire \cpu|rf|register[2][4]~feeder_combout ;
wire \cpu|rf|register[2][4]~q ;
wire \cpu|rf|register[5][4]~q ;
wire \cpu|rf|register[7][4]~q ;
wire \cpu|rf|register[4][4]~feeder_combout ;
wire \cpu|rf|register[4][4]~q ;
wire \cpu|rf|register[6][4]~q ;
wire \cpu|rf|qb[4]~46_combout ;
wire \cpu|rf|register[1][4]~q ;
wire \cpu|rf|register[3][4]~q ;
wire \cpu|rf|qb[4]~47_combout ;
wire \cpu|rf|register[12][4]~q ;
wire \cpu|rf|register[14][4]~feeder_combout ;
wire \cpu|rf|register[14][4]~q ;
wire \cpu|rf|register[15][4]~q ;
wire \cpu|rf|register[13][4]~q ;
wire \cpu|rf|qb[4]~45_combout ;
wire \cpu|rf|qb[4]~53_combout ;
wire \cpu|alu_b|y[4]~3_combout ;
wire \cpu|al_unit|ShiftLeft0~25_combout ;
wire \cpu|rf|qb[1]~365_combout ;
wire \cpu|rf|qb[1]~176_combout ;
wire \cpu|alu_b|y[1]~16_combout ;
wire \cpu|al_unit|ShiftLeft0~26_combout ;
wire \cpu|al_unit|ShiftLeft0~27_combout ;
wire \cpu|al_unit|s~3_combout ;
wire \cpu|cu|wmem~0_combout ;
wire \cpu|al_unit|ShiftLeft0~2_combout ;
wire \cpu|cu|sext~0_combout ;
wire \cpu|cu|comb~5_combout ;
wire \cpu|alu_b|y[31]~5_combout ;
wire \cpu|rf|register[8][17]~feeder_combout ;
wire \cpu|rf|register[8][17]~q ;
wire \cpu|rf|register[9][17]~q ;
wire \cpu|rf|register[11][17]~q ;
wire \cpu|rf|qa[17]~153_combout ;
wire \cpu|rf|register[13][17]~feeder_combout ;
wire \cpu|rf|register[13][17]~q ;
wire \cpu|rf|register[15][17]~q ;
wire \cpu|rf|register[12][17]~q ;
wire \cpu|rf|register[14][17]~q ;
wire \cpu|rf|qa[17]~154_combout ;
wire \cpu|rf|register[26][17]~q ;
wire \cpu|rf|register[30][17]~q ;
wire \cpu|rf|register[18][17]~q ;
wire \cpu|rf|register[22][17]~feeder_combout ;
wire \cpu|rf|register[22][17]~q ;
wire \cpu|rf|qa[17]~159_combout ;
wire \cpu|rf|register[17][17]~q ;
wire \cpu|rf|register[21][17]~q ;
wire \cpu|rf|register[25][17]~q ;
wire \cpu|rf|register[29][17]~q ;
wire \cpu|rf|qa[17]~158_combout ;
wire \cpu|rf|register[16][17]~feeder_combout ;
wire \cpu|rf|register[16][17]~q ;
wire \cpu|rf|register[20][17]~q ;
wire \cpu|rf|register[24][17]~q ;
wire \cpu|rf|register[28][17]~q ;
wire \cpu|rf|qa[17]~157_combout ;
wire \cpu|rf|register[31][17]~q ;
wire \cpu|rf|register[19][17]~q ;
wire \cpu|rf|register[27][17]~q ;
wire \cpu|rf|register[23][17]~q ;
wire \cpu|rf|qa[17]~160_combout ;
wire \cpu|rf|qa[17]~161_combout ;
wire \cpu|rf|register[3][17]~q ;
wire \cpu|rf|register[2][17]~q ;
wire \cpu|rf|register[1][17]~q ;
wire \cpu|rf|register[4][17]~feeder_combout ;
wire \cpu|rf|register[4][17]~q ;
wire \cpu|rf|register[7][17]~q ;
wire \cpu|rf|register[6][17]~q ;
wire \cpu|rf|register[5][17]~q ;
wire \cpu|rf|qa[17]~155_combout ;
wire \cpu|rf|qa[17]~156_combout ;
wire \cpu|rf|qa[17]~162_combout ;
wire \cpu|rf|qa[17]~337_combout ;
wire \cpu|rf|qb[17]~71_combout ;
wire \cpu|rf|qb[17]~70_combout ;
wire \cpu|rf|qb[17]~69_combout ;
wire \cpu|rf|qb[17]~68_combout ;
wire \cpu|rf|qb[17]~72_combout ;
wire \cpu|rf|qb[17]~65_combout ;
wire \cpu|rf|qb[17]~66_combout ;
wire \cpu|rf|qb[17]~67_combout ;
wire \cpu|rf|qb[17]~73_combout ;
wire \cpu|alu_b|y[17]~6_combout ;
wire \cpu|rf|register[12][16]~q ;
wire \cpu|rf|register[13][16]~q ;
wire \cpu|rf|register[15][16]~q ;
wire \cpu|rf|register[14][16]~q ;
wire \cpu|rf|qa[16]~114_combout ;
wire \cpu|rf|register[29][16]~q ;
wire \cpu|rf|register[17][16]~q ;
wire \cpu|rf|register[25][16]~q ;
wire \cpu|rf|register[21][16]~q ;
wire \cpu|rf|qa[16]~118_combout ;
wire \cpu|rf|register[31][16]~feeder_combout ;
wire \cpu|rf|register[31][16]~q ;
wire \cpu|rf|register[27][16]~q ;
wire \cpu|rf|register[23][16]~q ;
wire \cpu|rf|register[19][16]~feeder_combout ;
wire \cpu|rf|register[19][16]~q ;
wire \cpu|rf|qa[16]~120_combout ;
wire \cpu|rf|register[20][16]~q ;
wire \cpu|rf|register[24][16]~feeder_combout ;
wire \cpu|rf|register[24][16]~q ;
wire \cpu|rf|register[16][16]~feeder_combout ;
wire \cpu|rf|register[16][16]~q ;
wire \cpu|rf|register[28][16]~q ;
wire \cpu|rf|qa[16]~117_combout ;
wire \cpu|rf|register[30][16]~q ;
wire \cpu|rf|register[22][16]~feeder_combout ;
wire \cpu|rf|register[22][16]~q ;
wire \cpu|rf|register[26][16]~feeder_combout ;
wire \cpu|rf|register[26][16]~q ;
wire \cpu|rf|register[18][16]~q ;
wire \cpu|rf|qa[16]~119_combout ;
wire \cpu|rf|qa[16]~121_combout ;
wire \cpu|rf|register[3][16]~q ;
wire \cpu|rf|register[1][16]~q ;
wire \cpu|rf|register[4][16]~feeder_combout ;
wire \cpu|rf|register[4][16]~q ;
wire \cpu|rf|register[5][16]~feeder_combout ;
wire \cpu|rf|register[5][16]~q ;
wire \cpu|rf|register[7][16]~feeder_combout ;
wire \cpu|rf|register[7][16]~q ;
wire \cpu|rf|register[6][16]~q ;
wire \cpu|rf|qa[16]~115_combout ;
wire \cpu|rf|register[2][16]~q ;
wire \cpu|rf|qa[16]~116_combout ;
wire \cpu|rf|qa[16]~122_combout ;
wire \cpu|rf|register[8][16]~q ;
wire \cpu|rf|register[9][16]~q ;
wire \cpu|rf|register[10][16]~q ;
wire \cpu|rf|qa[16]~113_combout ;
wire \cpu|rf|qa[16]~325_combout ;
wire \cpu|al_unit|Add0~44_combout ;
wire \cpu|al_unit|Add0~45_combout ;
wire \cpu|rf|register[16][15]~q ;
wire \cpu|rf|register[28][15]~q ;
wire \cpu|rf|register[20][15]~q ;
wire \cpu|rf|register[24][15]~q ;
wire \cpu|rf|qb[15]~58_combout ;
wire \cpu|rf|register[25][15]~q ;
wire \cpu|rf|register[17][15]~q ;
wire \cpu|rf|register[21][15]~q ;
wire \cpu|rf|register[29][15]~q ;
wire \cpu|rf|qb[15]~59_combout ;
wire \cpu|rf|register[23][15]~q ;
wire \cpu|rf|register[27][15]~q ;
wire \cpu|rf|register[31][15]~q ;
wire \cpu|rf|register[19][15]~feeder_combout ;
wire \cpu|rf|register[19][15]~q ;
wire \cpu|rf|qb[15]~61_combout ;
wire \cpu|rf|register[26][15]~q ;
wire \cpu|rf|register[18][15]~q ;
wire \cpu|rf|register[22][15]~q ;
wire \cpu|rf|register[30][15]~q ;
wire \cpu|rf|qb[15]~60_combout ;
wire \cpu|rf|qb[15]~62_combout ;
wire \cpu|rf|register[2][15]~q ;
wire \cpu|rf|register[7][15]~q ;
wire \cpu|rf|register[6][15]~q ;
wire \cpu|rf|register[5][15]~q ;
wire \cpu|rf|register[4][15]~q ;
wire \cpu|rf|qb[15]~56_combout ;
wire \cpu|rf|register[3][15]~q ;
wire \cpu|rf|register[1][15]~q ;
wire \cpu|rf|qb[15]~57_combout ;
wire \cpu|rf|register[14][15]~q ;
wire \cpu|rf|register[15][15]~q ;
wire \cpu|rf|register[12][15]~q ;
wire \cpu|rf|register[13][15]~feeder_combout ;
wire \cpu|rf|register[13][15]~q ;
wire \cpu|rf|qb[15]~55_combout ;
wire \cpu|rf|qb[15]~63_combout ;
wire \cpu|rf|register[10][15]~q ;
wire \cpu|rf|register[9][15]~q ;
wire \cpu|rf|register[8][15]~q ;
wire \cpu|rf|qb[15]~54_combout ;
wire \cpu|alu_b|y[15]~4_combout ;
wire \cpu|rf|register[3][14]~q ;
wire \cpu|rf|register[2][14]~q ;
wire \cpu|rf|register[1][14]~q ;
wire \cpu|rf|register[4][14]~feeder_combout ;
wire \cpu|rf|register[4][14]~q ;
wire \cpu|rf|register[7][14]~q ;
wire \cpu|rf|register[5][14]~feeder_combout ;
wire \cpu|rf|register[5][14]~q ;
wire \cpu|rf|register[6][14]~q ;
wire \cpu|rf|qa[14]~295_combout ;
wire \cpu|rf|qa[14]~296_combout ;
wire \cpu|rf|register[14][14]~q ;
wire \cpu|rf|register[15][14]~q ;
wire \cpu|rf|register[13][14]~feeder_combout ;
wire \cpu|rf|register[13][14]~q ;
wire \cpu|rf|register[12][14]~feeder_combout ;
wire \cpu|rf|register[12][14]~q ;
wire \cpu|rf|qa[14]~294_combout ;
wire \cpu|rf|register[25][14]~q ;
wire \cpu|rf|register[29][14]~q ;
wire \cpu|rf|register[21][14]~q ;
wire \cpu|rf|register[17][14]~feeder_combout ;
wire \cpu|rf|register[17][14]~q ;
wire \cpu|rf|qa[14]~298_combout ;
wire \cpu|rf|register[19][14]~feeder_combout ;
wire \cpu|rf|register[19][14]~q ;
wire \cpu|rf|register[27][14]~q ;
wire \cpu|rf|register[31][14]~q ;
wire \cpu|rf|register[23][14]~feeder_combout ;
wire \cpu|rf|register[23][14]~q ;
wire \cpu|rf|qa[14]~300_combout ;
wire \cpu|rf|register[28][14]~q ;
wire \cpu|rf|register[16][14]~feeder_combout ;
wire \cpu|rf|register[16][14]~q ;
wire \cpu|rf|register[24][14]~q ;
wire \cpu|rf|register[20][14]~q ;
wire \cpu|rf|qa[14]~297_combout ;
wire \cpu|rf|register[30][14]~q ;
wire \cpu|rf|register[26][14]~q ;
wire \cpu|rf|register[18][14]~q ;
wire \cpu|rf|register[22][14]~feeder_combout ;
wire \cpu|rf|register[22][14]~q ;
wire \cpu|rf|qa[14]~299_combout ;
wire \cpu|rf|qa[14]~301_combout ;
wire \cpu|rf|qa[14]~302_combout ;
wire \cpu|alu_a|y[14]~9_combout ;
wire \cpu|al_unit|ShiftLeft0~20_combout ;
wire \dmem|write_datamem_enable~1_combout ;
wire \cpu|rf|qb[7]~337_combout ;
wire \cpu|al_unit|ShiftLeft0~28_combout ;
wire \cpu|rf|register[10][8]~q ;
wire \cpu|rf|register[11][8]~q ;
wire \cpu|rf|register[9][8]~q ;
wire \cpu|rf|register[8][8]~q ;
wire \cpu|rf|qb[8]~156_combout ;
wire \cpu|alu_b|y[8]~13_combout ;
wire \cpu|al_unit|ShiftLeft0~41_combout ;
wire \cpu|al_unit|ShiftLeft0~55_combout ;
wire \cpu|rf|qa[8]~263_combout ;
wire \cpu|rf|register[3][8]~q ;
wire \cpu|rf|register[1][8]~q ;
wire \cpu|rf|register[5][8]~q ;
wire \cpu|rf|register[4][8]~feeder_combout ;
wire \cpu|rf|register[4][8]~q ;
wire \cpu|rf|register[7][8]~feeder_combout ;
wire \cpu|rf|register[7][8]~q ;
wire \cpu|rf|register[6][8]~q ;
wire \cpu|rf|qa[8]~265_combout ;
wire \cpu|rf|register[2][8]~q ;
wire \cpu|rf|qa[8]~266_combout ;
wire \cpu|rf|register[18][8]~q ;
wire \cpu|rf|register[26][8]~q ;
wire \cpu|rf|register[22][8]~feeder_combout ;
wire \cpu|rf|register[22][8]~q ;
wire \cpu|rf|qa[8]~269_combout ;
wire \cpu|rf|register[31][8]~q ;
wire \cpu|rf|register[27][8]~q ;
wire \cpu|rf|register[23][8]~q ;
wire \cpu|rf|register[19][8]~feeder_combout ;
wire \cpu|rf|register[19][8]~q ;
wire \cpu|rf|qa[8]~270_combout ;
wire \cpu|rf|register[29][8]~q ;
wire \cpu|rf|register[17][8]~feeder_combout ;
wire \cpu|rf|register[17][8]~q ;
wire \cpu|rf|register[25][8]~q ;
wire \cpu|rf|register[21][8]~feeder_combout ;
wire \cpu|rf|register[21][8]~q ;
wire \cpu|rf|qa[8]~268_combout ;
wire \cpu|rf|register[16][8]~feeder_combout ;
wire \cpu|rf|register[16][8]~q ;
wire \cpu|rf|register[24][8]~q ;
wire \cpu|rf|register[20][8]~feeder_combout ;
wire \cpu|rf|register[20][8]~q ;
wire \cpu|rf|register[28][8]~q ;
wire \cpu|rf|qa[8]~267_combout ;
wire \cpu|rf|qa[8]~271_combout ;
wire \cpu|rf|register[14][8]~q ;
wire \cpu|rf|register[15][8]~feeder_combout ;
wire \cpu|rf|register[15][8]~q ;
wire \cpu|rf|register[13][8]~q ;
wire \cpu|rf|register[12][8]~q ;
wire \cpu|rf|qa[8]~264_combout ;
wire \cpu|rf|qa[8]~272_combout ;
wire \cpu|alu_a|y[8]~19_combout ;
wire \cpu|al_unit|s~11_combout ;
wire \cpu|al_unit|Mux12~0_combout ;
wire \cpu|al_unit|Mux20~0_combout ;
wire \cpu|rf|register[30][10]~feeder_combout ;
wire \cpu|rf|register[30][10]~q ;
wire \cpu|rf|register[18][10]~feeder_combout ;
wire \cpu|rf|register[18][10]~q ;
wire \cpu|rf|register[22][10]~q ;
wire \cpu|rf|register[26][10]~q ;
wire \cpu|rf|qa[10]~89_combout ;
wire \cpu|rf|register[21][10]~q ;
wire \cpu|rf|register[25][10]~feeder_combout ;
wire \cpu|rf|register[25][10]~q ;
wire \cpu|rf|register[17][10]~q ;
wire \cpu|rf|qa[10]~88_combout ;
wire \cpu|rf|register[28][10]~q ;
wire \cpu|rf|register[24][10]~q ;
wire \cpu|rf|register[16][10]~q ;
wire \cpu|rf|register[20][10]~q ;
wire \cpu|rf|qa[10]~87_combout ;
wire \cpu|rf|register[23][10]~q ;
wire \cpu|rf|register[27][10]~q ;
wire \cpu|rf|register[19][10]~q ;
wire \cpu|rf|register[31][10]~q ;
wire \cpu|rf|qa[10]~90_combout ;
wire \cpu|rf|qa[10]~91_combout ;
wire \cpu|rf|register[14][10]~q ;
wire \cpu|rf|register[15][10]~q ;
wire \cpu|rf|register[12][10]~q ;
wire \cpu|rf|register[13][10]~feeder_combout ;
wire \cpu|rf|register[13][10]~q ;
wire \cpu|rf|qa[10]~84_combout ;
wire \cpu|rf|register[2][10]~q ;
wire \cpu|rf|register[1][10]~q ;
wire \cpu|rf|register[3][10]~q ;
wire \cpu|rf|register[7][10]~q ;
wire \cpu|rf|register[6][10]~q ;
wire \cpu|rf|register[4][10]~q ;
wire \cpu|rf|register[5][10]~feeder_combout ;
wire \cpu|rf|register[5][10]~q ;
wire \cpu|rf|qa[10]~85_combout ;
wire \cpu|rf|qa[10]~86_combout ;
wire \cpu|rf|qa[10]~92_combout ;
wire \cpu|rf|register[10][10]~feeder_combout ;
wire \cpu|rf|register[10][10]~q ;
wire \cpu|rf|register[9][10]~q ;
wire \cpu|rf|register[11][10]~q ;
wire \cpu|rf|register[8][10]~q ;
wire \cpu|rf|qa[10]~83_combout ;
wire \cpu|rf|qa[10]~344_combout ;
wire \cpu|rf|register[11][9]~q ;
wire \cpu|rf|register[8][9]~q ;
wire \cpu|rf|register[9][9]~q ;
wire \cpu|rf|register[10][9]~q ;
wire \cpu|rf|qa[9]~63_combout ;
wire \cpu|rf|register[3][9]~q ;
wire \cpu|rf|register[1][9]~q ;
wire \cpu|rf|register[2][9]~q ;
wire \cpu|rf|register[4][9]~feeder_combout ;
wire \cpu|rf|register[4][9]~q ;
wire \cpu|rf|register[6][9]~q ;
wire \cpu|rf|register[7][9]~q ;
wire \cpu|rf|register[5][9]~feeder_combout ;
wire \cpu|rf|register[5][9]~q ;
wire \cpu|rf|qa[9]~65_combout ;
wire \cpu|rf|qa[9]~66_combout ;
wire \cpu|rf|register[15][9]~q ;
wire \cpu|rf|register[12][9]~feeder_combout ;
wire \cpu|rf|register[12][9]~q ;
wire \cpu|rf|register[14][9]~q ;
wire \cpu|rf|register[13][9]~feeder_combout ;
wire \cpu|rf|register[13][9]~q ;
wire \cpu|rf|qa[9]~64_combout ;
wire \cpu|rf|register[28][9]~q ;
wire \cpu|rf|register[16][9]~q ;
wire \cpu|rf|register[20][9]~q ;
wire \cpu|rf|qa[9]~67_combout ;
wire \cpu|rf|register[30][9]~feeder_combout ;
wire \cpu|rf|register[30][9]~q ;
wire \cpu|rf|register[26][9]~q ;
wire \cpu|rf|register[22][9]~q ;
wire \cpu|rf|register[18][9]~q ;
wire \cpu|rf|qa[9]~69_combout ;
wire \cpu|rf|register[23][9]~q ;
wire \cpu|rf|register[19][9]~q ;
wire \cpu|rf|register[31][9]~q ;
wire \cpu|rf|register[27][9]~q ;
wire \cpu|rf|qa[9]~70_combout ;
wire \cpu|rf|register[25][9]~q ;
wire \cpu|rf|register[29][9]~q ;
wire \cpu|rf|register[17][9]~q ;
wire \cpu|rf|register[21][9]~q ;
wire \cpu|rf|qa[9]~68_combout ;
wire \cpu|rf|qa[9]~71_combout ;
wire \cpu|rf|qa[9]~72_combout ;
wire \cpu|rf|qa[9]~343_combout ;
wire \cpu|rf|qa[8]~345_combout ;
wire \cpu|al_unit|Add0~14 ;
wire \cpu|al_unit|Add0~76 ;
wire \cpu|al_unit|Add0~68 ;
wire \cpu|al_unit|Add0~71_sumout ;
wire \cpu|alu_a|y[10]~18_combout ;
wire \cpu|al_unit|s~10_combout ;
wire \cpu|al_unit|ShiftLeft0~21_combout ;
wire \cpu|al_unit|ShiftLeft0~54_combout ;
wire \cpu|rf|register[9][23]~q ;
wire \cpu|rf|register[10][23]~q ;
wire \cpu|rf|register[8][23]~q ;
wire \cpu|rf|qa[23]~193_combout ;
wire \cpu|rf|register[12][23]~q ;
wire \cpu|rf|register[15][23]~q ;
wire \cpu|rf|register[14][23]~q ;
wire \cpu|rf|register[13][23]~feeder_combout ;
wire \cpu|rf|register[13][23]~q ;
wire \cpu|rf|qa[23]~194_combout ;
wire \cpu|rf|register[2][23]~feeder_combout ;
wire \cpu|rf|register[2][23]~q ;
wire \cpu|rf|register[1][23]~q ;
wire \cpu|rf|register[7][23]~q ;
wire \cpu|rf|register[4][23]~feeder_combout ;
wire \cpu|rf|register[4][23]~q ;
wire \cpu|rf|register[5][23]~feeder_combout ;
wire \cpu|rf|register[5][23]~q ;
wire \cpu|rf|register[6][23]~feeder_combout ;
wire \cpu|rf|register[6][23]~q ;
wire \cpu|rf|qa[23]~195_combout ;
wire \cpu|rf|register[3][23]~q ;
wire \cpu|rf|qa[23]~196_combout ;
wire \cpu|rf|register[28][23]~q ;
wire \cpu|rf|register[20][23]~feeder_combout ;
wire \cpu|rf|register[20][23]~q ;
wire \cpu|rf|register[16][23]~q ;
wire \cpu|rf|register[24][23]~q ;
wire \cpu|rf|qa[23]~197_combout ;
wire \cpu|rf|register[17][23]~q ;
wire \cpu|rf|register[21][23]~q ;
wire \cpu|rf|register[29][23]~q ;
wire \cpu|rf|register[25][23]~q ;
wire \cpu|rf|qa[23]~198_combout ;
wire \cpu|rf|register[22][23]~q ;
wire \cpu|rf|register[18][23]~q ;
wire \cpu|rf|register[26][23]~q ;
wire \cpu|rf|register[30][23]~q ;
wire \cpu|rf|qa[23]~199_combout ;
wire \cpu|rf|register[23][23]~q ;
wire \cpu|rf|register[19][23]~feeder_combout ;
wire \cpu|rf|register[19][23]~q ;
wire \cpu|rf|register[27][23]~q ;
wire \cpu|rf|register[31][23]~feeder_combout ;
wire \cpu|rf|register[31][23]~q ;
wire \cpu|rf|qa[23]~200_combout ;
wire \cpu|rf|qa[23]~201_combout ;
wire \cpu|rf|qa[23]~202_combout ;
wire \cpu|rf|qa[23]~352_combout ;
wire \cpu|rf|qb[23]~277_combout ;
wire \cpu|rf|qb[23]~278_combout ;
wire \cpu|rf|qb[23]~279_combout ;
wire \cpu|rf|qb[23]~280_combout ;
wire \cpu|rf|qb[23]~282_combout ;
wire \cpu|rf|qb[23]~281_combout ;
wire \cpu|rf|qb[23]~283_combout ;
wire \cpu|rf|qb[23]~276_combout ;
wire \cpu|rf|qb[23]~284_combout ;
wire \cpu|alu_b|y[23]~27_combout ;
wire \cpu|rf|register[12][22]~q ;
wire \cpu|rf|register[15][22]~q ;
wire \cpu|rf|register[13][22]~q ;
wire \cpu|rf|register[14][22]~q ;
wire \cpu|rf|qa[22]~134_combout ;
wire \cpu|rf|register[2][22]~feeder_combout ;
wire \cpu|rf|register[2][22]~q ;
wire \cpu|rf|register[3][22]~q ;
wire \cpu|rf|register[5][22]~q ;
wire \cpu|rf|register[6][22]~q ;
wire \cpu|rf|register[4][22]~q ;
wire \cpu|rf|register[7][22]~feeder_combout ;
wire \cpu|rf|register[7][22]~q ;
wire \cpu|rf|qa[22]~135_combout ;
wire \cpu|rf|register[1][22]~q ;
wire \cpu|rf|qa[22]~136_combout ;
wire \cpu|rf|register[27][22]~q ;
wire \cpu|rf|register[23][22]~q ;
wire \cpu|rf|register[31][22]~feeder_combout ;
wire \cpu|rf|register[31][22]~q ;
wire \cpu|rf|register[19][22]~q ;
wire \cpu|rf|qa[22]~140_combout ;
wire \cpu|rf|register[16][22]~q ;
wire \cpu|rf|register[20][22]~q ;
wire \cpu|rf|register[28][22]~q ;
wire \cpu|rf|register[24][22]~q ;
wire \cpu|rf|qa[22]~137_combout ;
wire \cpu|rf|register[29][22]~q ;
wire \cpu|rf|register[25][22]~q ;
wire \cpu|rf|register[21][22]~feeder_combout ;
wire \cpu|rf|register[21][22]~q ;
wire \cpu|rf|register[17][22]~feeder_combout ;
wire \cpu|rf|register[17][22]~q ;
wire \cpu|rf|qa[22]~138_combout ;
wire \cpu|rf|register[22][22]~feeder_combout ;
wire \cpu|rf|register[22][22]~q ;
wire \cpu|rf|register[18][22]~feeder_combout ;
wire \cpu|rf|register[18][22]~q ;
wire \cpu|rf|register[26][22]~q ;
wire \cpu|rf|register[30][22]~q ;
wire \cpu|rf|qa[22]~139_combout ;
wire \cpu|rf|qa[22]~141_combout ;
wire \cpu|rf|qa[22]~142_combout ;
wire \cpu|rf|register[10][22]~feeder_combout ;
wire \cpu|rf|register[10][22]~q ;
wire \cpu|rf|register[9][22]~q ;
wire \cpu|rf|register[8][22]~q ;
wire \cpu|rf|qa[22]~133_combout ;
wire \cpu|alu_a|y[22]~22_combout ;
wire \cpu|rf|qa[22]~348_combout ;
wire \cpu|rf|register[9][21]~feeder_combout ;
wire \cpu|rf|register[9][21]~q ;
wire \cpu|rf|register[10][21]~q ;
wire \cpu|rf|register[11][21]~feeder_combout ;
wire \cpu|rf|register[11][21]~q ;
wire \cpu|rf|qa[21]~143_combout ;
wire \cpu|rf|register[14][21]~q ;
wire \cpu|rf|register[13][21]~q ;
wire \cpu|rf|register[15][21]~q ;
wire \cpu|rf|register[12][21]~q ;
wire \cpu|rf|qa[21]~144_combout ;
wire \cpu|rf|register[3][21]~q ;
wire \cpu|rf|register[4][21]~q ;
wire \cpu|rf|register[6][21]~q ;
wire \cpu|rf|register[5][21]~q ;
wire \cpu|rf|register[7][21]~q ;
wire \cpu|rf|qa[21]~145_combout ;
wire \cpu|rf|register[2][21]~q ;
wire \cpu|rf|register[1][21]~q ;
wire \cpu|rf|qa[21]~146_combout ;
wire \cpu|rf|register[23][21]~q ;
wire \cpu|rf|register[27][21]~q ;
wire \cpu|rf|register[19][21]~q ;
wire \cpu|rf|register[31][21]~q ;
wire \cpu|rf|qa[21]~150_combout ;
wire \cpu|rf|register[28][21]~q ;
wire \cpu|rf|register[20][21]~q ;
wire \cpu|rf|register[16][21]~q ;
wire \cpu|rf|register[24][21]~q ;
wire \cpu|rf|qa[21]~147_combout ;
wire \cpu|rf|register[21][21]~q ;
wire \cpu|rf|register[29][21]~q ;
wire \cpu|rf|register[25][21]~q ;
wire \cpu|rf|register[17][21]~q ;
wire \cpu|rf|qa[21]~148_combout ;
wire \cpu|rf|register[30][21]~q ;
wire \cpu|rf|register[22][21]~q ;
wire \cpu|rf|register[26][21]~q ;
wire \cpu|rf|register[18][21]~q ;
wire \cpu|rf|qa[21]~149_combout ;
wire \cpu|rf|qa[21]~151_combout ;
wire \cpu|rf|qa[21]~152_combout ;
wire \cpu|rf|qa[21]~349_combout ;
wire \cpu|rf|register[10][20]~q ;
wire \cpu|rf|register[9][20]~q ;
wire \cpu|rf|register[11][20]~q ;
wire \cpu|rf|qb[20]~227_combout ;
wire \cpu|rf|register[3][20]~q ;
wire \cpu|rf|register[2][20]~q ;
wire \cpu|rf|register[4][20]~q ;
wire \cpu|rf|register[7][20]~q ;
wire \cpu|rf|register[6][20]~q ;
wire \cpu|rf|register[5][20]~q ;
wire \cpu|rf|qb[20]~229_combout ;
wire \cpu|rf|register[1][20]~q ;
wire \cpu|rf|qb[20]~230_combout ;
wire \cpu|rf|register[15][20]~feeder_combout ;
wire \cpu|rf|register[15][20]~q ;
wire \cpu|rf|register[12][20]~feeder_combout ;
wire \cpu|rf|register[12][20]~q ;
wire \cpu|rf|register[13][20]~q ;
wire \cpu|rf|register[14][20]~q ;
wire \cpu|rf|qb[20]~228_combout ;
wire \cpu|rf|register[27][20]~feeder_combout ;
wire \cpu|rf|register[27][20]~q ;
wire \cpu|rf|register[31][20]~q ;
wire \cpu|rf|register[19][20]~feeder_combout ;
wire \cpu|rf|register[19][20]~q ;
wire \cpu|rf|register[23][20]~q ;
wire \cpu|rf|qb[20]~234_combout ;
wire \cpu|rf|register[30][20]~q ;
wire \cpu|rf|register[18][20]~q ;
wire \cpu|rf|register[26][20]~feeder_combout ;
wire \cpu|rf|register[26][20]~q ;
wire \cpu|rf|register[22][20]~feeder_combout ;
wire \cpu|rf|register[22][20]~q ;
wire \cpu|rf|qb[20]~233_combout ;
wire \cpu|rf|register[25][20]~q ;
wire \cpu|rf|register[21][20]~feeder_combout ;
wire \cpu|rf|register[21][20]~q ;
wire \cpu|rf|register[29][20]~q ;
wire \cpu|rf|register[17][20]~q ;
wire \cpu|rf|qb[20]~232_combout ;
wire \cpu|rf|register[24][20]~q ;
wire \cpu|rf|register[16][20]~q ;
wire \cpu|rf|register[20][20]~q ;
wire \cpu|rf|register[28][20]~q ;
wire \cpu|rf|qb[20]~231_combout ;
wire \cpu|rf|qb[20]~235_combout ;
wire \cpu|rf|qb[20]~236_combout ;
wire \cpu|alu_b|y[20]~23_combout ;
wire \cpu|rf|qb[16]~81_combout ;
wire \cpu|rf|qb[16]~80_combout ;
wire \cpu|rf|qb[16]~79_combout ;
wire \cpu|rf|qb[16]~78_combout ;
wire \cpu|rf|qb[16]~82_combout ;
wire \cpu|rf|qb[16]~75_combout ;
wire \cpu|rf|qb[16]~76_combout ;
wire \cpu|rf|qb[16]~77_combout ;
wire \cpu|rf|qb[16]~83_combout ;
wire \cpu|rf|qb[16]~84_combout ;
wire \cpu|rf|register[8][18]~feeder_combout ;
wire \cpu|rf|register[8][18]~q ;
wire \cpu|rf|register[11][18]~feeder_combout ;
wire \cpu|rf|register[11][18]~q ;
wire \cpu|rf|register[9][18]~q ;
wire \cpu|rf|qb[18]~85_combout ;
wire \cpu|rf|register[23][18]~feeder_combout ;
wire \cpu|rf|register[23][18]~q ;
wire \cpu|rf|register[31][18]~q ;
wire \cpu|rf|register[27][18]~feeder_combout ;
wire \cpu|rf|register[27][18]~q ;
wire \cpu|rf|register[19][18]~feeder_combout ;
wire \cpu|rf|register[19][18]~q ;
wire \cpu|rf|qb[18]~92_combout ;
wire \cpu|rf|register[30][18]~q ;
wire \cpu|rf|register[26][18]~q ;
wire \cpu|rf|register[22][18]~q ;
wire \cpu|rf|register[18][18]~q ;
wire \cpu|rf|qb[18]~91_combout ;
wire \cpu|rf|register[24][18]~feeder_combout ;
wire \cpu|rf|register[24][18]~q ;
wire \cpu|rf|register[20][18]~feeder_combout ;
wire \cpu|rf|register[20][18]~q ;
wire \cpu|rf|register[28][18]~feeder_combout ;
wire \cpu|rf|register[28][18]~q ;
wire \cpu|rf|register[16][18]~feeder_combout ;
wire \cpu|rf|register[16][18]~q ;
wire \cpu|rf|qb[18]~89_combout ;
wire \cpu|rf|register[29][18]~feeder_combout ;
wire \cpu|rf|register[29][18]~q ;
wire \cpu|rf|register[25][18]~feeder_combout ;
wire \cpu|rf|register[25][18]~q ;
wire \cpu|rf|register[17][18]~feeder_combout ;
wire \cpu|rf|register[17][18]~q ;
wire \cpu|rf|register[21][18]~feeder_combout ;
wire \cpu|rf|register[21][18]~q ;
wire \cpu|rf|qb[18]~90_combout ;
wire \cpu|rf|qb[18]~93_combout ;
wire \cpu|rf|register[15][18]~q ;
wire \cpu|rf|register[14][18]~q ;
wire \cpu|rf|register[13][18]~feeder_combout ;
wire \cpu|rf|register[13][18]~q ;
wire \cpu|rf|register[12][18]~q ;
wire \cpu|rf|qb[18]~86_combout ;
wire \cpu|rf|register[2][18]~q ;
wire \cpu|rf|register[3][18]~q ;
wire \cpu|rf|register[1][18]~q ;
wire \cpu|rf|register[6][18]~q ;
wire \cpu|rf|register[7][18]~feeder_combout ;
wire \cpu|rf|register[7][18]~q ;
wire \cpu|rf|register[4][18]~feeder_combout ;
wire \cpu|rf|register[4][18]~q ;
wire \cpu|rf|register[5][18]~feeder_combout ;
wire \cpu|rf|register[5][18]~q ;
wire \cpu|rf|qb[18]~87_combout ;
wire \cpu|rf|qb[18]~88_combout ;
wire \cpu|rf|qb[18]~94_combout ;
wire \cpu|rf|qb[18]~95_combout ;
wire \cpu|rf|register[2][19]~q ;
wire \cpu|rf|register[3][19]~q ;
wire \cpu|rf|register[4][19]~feeder_combout ;
wire \cpu|rf|register[4][19]~q ;
wire \cpu|rf|register[7][19]~q ;
wire \cpu|rf|register[5][19]~feeder_combout ;
wire \cpu|rf|register[5][19]~q ;
wire \cpu|rf|register[6][19]~q ;
wire \cpu|rf|qb[19]~240_combout ;
wire \cpu|rf|register[1][19]~q ;
wire \cpu|rf|qb[19]~241_combout ;
wire \cpu|rf|register[20][19]~q ;
wire \cpu|rf|register[16][19]~feeder_combout ;
wire \cpu|rf|register[16][19]~q ;
wire \cpu|rf|register[28][19]~q ;
wire \cpu|rf|register[24][19]~q ;
wire \cpu|rf|qb[19]~242_combout ;
wire \cpu|rf|register[22][19]~feeder_combout ;
wire \cpu|rf|register[22][19]~q ;
wire \cpu|rf|register[30][19]~q ;
wire \cpu|rf|register[26][19]~q ;
wire \cpu|rf|register[18][19]~q ;
wire \cpu|rf|qb[19]~244_combout ;
wire \cpu|rf|register[27][19]~q ;
wire \cpu|rf|register[19][19]~q ;
wire \cpu|rf|register[31][19]~q ;
wire \cpu|rf|register[23][19]~q ;
wire \cpu|rf|qb[19]~245_combout ;
wire \cpu|rf|register[17][19]~q ;
wire \cpu|rf|register[29][19]~q ;
wire \cpu|rf|register[25][19]~feeder_combout ;
wire \cpu|rf|register[25][19]~q ;
wire \cpu|rf|register[21][19]~q ;
wire \cpu|rf|qb[19]~243_combout ;
wire \cpu|rf|qb[19]~246_combout ;
wire \cpu|rf|register[12][19]~q ;
wire \cpu|rf|register[15][19]~q ;
wire \cpu|rf|register[13][19]~feeder_combout ;
wire \cpu|rf|register[13][19]~q ;
wire \cpu|rf|register[14][19]~q ;
wire \cpu|rf|qb[19]~239_combout ;
wire \cpu|rf|qb[19]~247_combout ;
wire \cpu|rf|qb[19]~248_combout ;
wire \cpu|al_unit|ShiftLeft0~56_combout ;
wire \cpu|al_unit|ShiftLeft0~33_combout ;
wire \cpu|al_unit|ShiftLeft0~57_combout ;
wire \cpu|rf|register[10][13]~q ;
wire \cpu|rf|register[9][13]~q ;
wire \cpu|rf|register[11][13]~q ;
wire \cpu|rf|register[8][13]~q ;
wire \cpu|rf|qa[13]~93_combout ;
wire \cpu|rf|register[28][13]~q ;
wire \cpu|rf|register[20][13]~q ;
wire \cpu|rf|register[16][13]~feeder_combout ;
wire \cpu|rf|register[16][13]~q ;
wire \cpu|rf|register[24][13]~q ;
wire \cpu|rf|qa[13]~97_combout ;
wire \cpu|rf|register[31][13]~feeder_combout ;
wire \cpu|rf|register[31][13]~q ;
wire \cpu|rf|register[27][13]~q ;
wire \cpu|rf|register[23][13]~q ;
wire \cpu|rf|register[19][13]~q ;
wire \cpu|rf|qa[13]~100_combout ;
wire \cpu|rf|register[30][13]~q ;
wire \cpu|rf|register[18][13]~q ;
wire \cpu|rf|register[22][13]~feeder_combout ;
wire \cpu|rf|register[22][13]~q ;
wire \cpu|rf|qa[13]~99_combout ;
wire \cpu|rf|register[25][13]~q ;
wire \cpu|rf|register[21][13]~feeder_combout ;
wire \cpu|rf|register[21][13]~q ;
wire \cpu|rf|register[17][13]~q ;
wire \cpu|rf|register[29][13]~q ;
wire \cpu|rf|qa[13]~98_combout ;
wire \cpu|rf|qa[13]~101_combout ;
wire \cpu|rf|register[12][13]~q ;
wire \cpu|rf|register[15][13]~q ;
wire \cpu|rf|register[13][13]~feeder_combout ;
wire \cpu|rf|register[13][13]~q ;
wire \cpu|rf|register[14][13]~q ;
wire \cpu|rf|qa[13]~94_combout ;
wire \cpu|rf|register[3][13]~q ;
wire \cpu|rf|register[1][13]~q ;
wire \cpu|rf|register[4][13]~q ;
wire \cpu|rf|register[7][13]~q ;
wire \cpu|rf|register[6][13]~q ;
wire \cpu|rf|register[5][13]~q ;
wire \cpu|rf|qa[13]~95_combout ;
wire \cpu|rf|register[2][13]~feeder_combout ;
wire \cpu|rf|register[2][13]~q ;
wire \cpu|rf|qa[13]~96_combout ;
wire \cpu|rf|qa[13]~102_combout ;
wire \cpu|alu_a|y[13]~14_combout ;
wire \cpu|rf|qa[13]~339_combout ;
wire \cpu|rf|register[10][12]~q ;
wire \cpu|rf|register[9][12]~feeder_combout ;
wire \cpu|rf|register[9][12]~q ;
wire \cpu|rf|register[8][12]~q ;
wire \cpu|rf|qa[12]~103_combout ;
wire \cpu|rf|register[19][12]~q ;
wire \cpu|rf|register[31][12]~feeder_combout ;
wire \cpu|rf|register[31][12]~q ;
wire \cpu|rf|register[23][12]~q ;
wire \cpu|rf|register[27][12]~q ;
wire \cpu|rf|qa[12]~110_combout ;
wire \cpu|rf|register[17][12]~q ;
wire \cpu|rf|register[25][12]~q ;
wire \cpu|rf|register[29][12]~q ;
wire \cpu|rf|register[21][12]~q ;
wire \cpu|rf|qa[12]~108_combout ;
wire \cpu|rf|register[24][12]~q ;
wire \cpu|rf|register[28][12]~q ;
wire \cpu|rf|register[16][12]~q ;
wire \cpu|rf|register[20][12]~q ;
wire \cpu|rf|qa[12]~107_combout ;
wire \cpu|rf|register[18][12]~q ;
wire \cpu|rf|register[26][12]~q ;
wire \cpu|rf|register[30][12]~q ;
wire \cpu|rf|register[22][12]~q ;
wire \cpu|rf|qa[12]~109_combout ;
wire \cpu|rf|qa[12]~111_combout ;
wire \cpu|rf|register[15][12]~q ;
wire \cpu|rf|register[12][12]~q ;
wire \cpu|rf|register[13][12]~q ;
wire \cpu|rf|register[14][12]~q ;
wire \cpu|rf|qa[12]~104_combout ;
wire \cpu|rf|register[2][12]~q ;
wire \cpu|rf|register[4][12]~feeder_combout ;
wire \cpu|rf|register[4][12]~q ;
wire \cpu|rf|register[7][12]~q ;
wire \cpu|rf|register[5][12]~feeder_combout ;
wire \cpu|rf|register[5][12]~q ;
wire \cpu|rf|register[6][12]~feeder_combout ;
wire \cpu|rf|register[6][12]~q ;
wire \cpu|rf|qa[12]~105_combout ;
wire \cpu|rf|register[3][12]~feeder_combout ;
wire \cpu|rf|register[3][12]~q ;
wire \cpu|rf|register[1][12]~q ;
wire \cpu|rf|qa[12]~106_combout ;
wire \cpu|rf|qa[12]~112_combout ;
wire \cpu|alu_a|y[12]~15_combout ;
wire \cpu|rf|qa[12]~341_combout ;
wire \cpu|rf|register[11][11]~feeder_combout ;
wire \cpu|rf|register[11][11]~q ;
wire \cpu|rf|register[9][11]~feeder_combout ;
wire \cpu|rf|register[9][11]~q ;
wire \cpu|rf|register[8][11]~q ;
wire \cpu|rf|qa[11]~163_combout ;
wire \cpu|rf|register[14][11]~q ;
wire \cpu|rf|register[15][11]~q ;
wire \cpu|rf|register[12][11]~q ;
wire \cpu|rf|register[13][11]~feeder_combout ;
wire \cpu|rf|register[13][11]~q ;
wire \cpu|rf|qa[11]~164_combout ;
wire \cpu|rf|register[7][11]~q ;
wire \cpu|rf|register[6][11]~q ;
wire \cpu|rf|register[4][11]~q ;
wire \cpu|rf|register[5][11]~q ;
wire \cpu|rf|qa[11]~165_combout ;
wire \cpu|rf|register[3][11]~q ;
wire \cpu|rf|register[2][11]~feeder_combout ;
wire \cpu|rf|register[2][11]~q ;
wire \cpu|rf|register[1][11]~feeder_combout ;
wire \cpu|rf|register[1][11]~q ;
wire \cpu|rf|qa[11]~166_combout ;
wire \cpu|rf|register[19][11]~q ;
wire \cpu|rf|register[27][11]~q ;
wire \cpu|rf|register[23][11]~q ;
wire \cpu|rf|register[31][11]~q ;
wire \cpu|rf|qa[11]~170_combout ;
wire \cpu|rf|register[17][11]~q ;
wire \cpu|rf|register[29][11]~q ;
wire \cpu|rf|register[25][11]~q ;
wire \cpu|rf|register[21][11]~q ;
wire \cpu|rf|qa[11]~168_combout ;
wire \cpu|rf|register[26][11]~q ;
wire \cpu|rf|register[30][11]~q ;
wire \cpu|rf|register[18][11]~feeder_combout ;
wire \cpu|rf|register[18][11]~q ;
wire \cpu|rf|register[22][11]~q ;
wire \cpu|rf|qa[11]~169_combout ;
wire \cpu|rf|register[28][11]~q ;
wire \cpu|rf|register[24][11]~q ;
wire \cpu|rf|register[20][11]~q ;
wire \cpu|rf|register[16][11]~q ;
wire \cpu|rf|qa[11]~167_combout ;
wire \cpu|rf|qa[11]~171_combout ;
wire \cpu|rf|qa[11]~172_combout ;
wire \cpu|rf|qa[11]~342_combout ;
wire \cpu|al_unit|Add0~72 ;
wire \cpu|al_unit|Add0~64 ;
wire \cpu|al_unit|Add0~59_sumout ;
wire \cpu|al_unit|ShiftLeft0~43_combout ;
wire \cpu|al_unit|ShiftLeft0~51_combout ;
wire \cpu|al_unit|s~7_combout ;
wire \cpu|rf|qb[21]~206_combout ;
wire \cpu|rf|qb[21]~210_combout ;
wire \cpu|rf|qb[21]~212_combout ;
wire \cpu|rf|qb[21]~209_combout ;
wire \cpu|rf|qb[21]~211_combout ;
wire \cpu|rf|qb[21]~213_combout ;
wire \cpu|rf|qb[21]~207_combout ;
wire \cpu|rf|qb[21]~208_combout ;
wire \cpu|rf|qb[21]~214_combout ;
wire \cpu|rf|qb[21]~215_combout ;
wire \cpu|rf|qb[20]~237_combout ;
wire \cpu|rf|qb[22]~218_combout ;
wire \cpu|rf|qb[22]~219_combout ;
wire \cpu|rf|qb[22]~217_combout ;
wire \cpu|rf|qb[22]~222_combout ;
wire \cpu|rf|qb[22]~221_combout ;
wire \cpu|rf|qb[22]~220_combout ;
wire \cpu|rf|qb[22]~223_combout ;
wire \cpu|rf|qb[22]~224_combout ;
wire \cpu|rf|qb[22]~225_combout ;
wire \cpu|rf|qb[22]~226_combout ;
wire \cpu|al_unit|ShiftRight1~45_combout ;
wire \cpu|rf|register[1][25]~q ;
wire \cpu|rf|register[3][25]~q ;
wire \cpu|rf|register[2][25]~q ;
wire \cpu|rf|register[4][25]~feeder_combout ;
wire \cpu|rf|register[4][25]~q ;
wire \cpu|rf|register[7][25]~q ;
wire \cpu|rf|register[6][25]~q ;
wire \cpu|rf|register[5][25]~feeder_combout ;
wire \cpu|rf|register[5][25]~q ;
wire \cpu|rf|qa[25]~215_combout ;
wire \cpu|rf|qa[25]~216_combout ;
wire \cpu|rf|register[28][25]~q ;
wire \cpu|rf|register[20][25]~q ;
wire \cpu|rf|register[24][25]~q ;
wire \cpu|rf|register[16][25]~q ;
wire \cpu|rf|qa[25]~217_combout ;
wire \cpu|rf|register[30][25]~q ;
wire \cpu|rf|register[18][25]~q ;
wire \cpu|rf|register[26][25]~q ;
wire \cpu|rf|register[22][25]~feeder_combout ;
wire \cpu|rf|register[22][25]~q ;
wire \cpu|rf|qa[25]~219_combout ;
wire \cpu|rf|register[31][25]~feeder_combout ;
wire \cpu|rf|register[31][25]~q ;
wire \cpu|rf|register[27][25]~q ;
wire \cpu|rf|register[23][25]~q ;
wire \cpu|rf|register[19][25]~feeder_combout ;
wire \cpu|rf|register[19][25]~q ;
wire \cpu|rf|qa[25]~220_combout ;
wire \cpu|rf|register[17][25]~q ;
wire \cpu|rf|register[21][25]~q ;
wire \cpu|rf|register[29][25]~q ;
wire \cpu|rf|register[25][25]~q ;
wire \cpu|rf|qa[25]~218_combout ;
wire \cpu|rf|qa[25]~221_combout ;
wire \cpu|rf|register[12][25]~q ;
wire \cpu|rf|register[14][25]~q ;
wire \cpu|rf|register[13][25]~feeder_combout ;
wire \cpu|rf|register[13][25]~q ;
wire \cpu|rf|register[15][25]~q ;
wire \cpu|rf|qa[25]~214_combout ;
wire \cpu|rf|qa[25]~222_combout ;
wire \cpu|rf|register[9][25]~q ;
wire \cpu|rf|register[10][25]~q ;
wire \cpu|rf|register[8][25]~feeder_combout ;
wire \cpu|rf|register[8][25]~q ;
wire \cpu|rf|qa[25]~213_combout ;
wire \cpu|rf|qa[25]~354_combout ;
wire \cpu|rf|qb[25]~252_combout ;
wire \cpu|rf|qb[25]~255_combout ;
wire \cpu|rf|qb[25]~253_combout ;
wire \cpu|rf|qb[25]~254_combout ;
wire \cpu|rf|qb[25]~256_combout ;
wire \cpu|rf|qb[25]~249_combout ;
wire \cpu|rf|qb[25]~250_combout ;
wire \cpu|rf|qb[25]~251_combout ;
wire \cpu|rf|qb[25]~257_combout ;
wire \cpu|alu_b|y[25]~29_combout ;
wire \cpu|rf|register[8][24]~q ;
wire \cpu|rf|register[9][24]~q ;
wire \cpu|rf|register[10][24]~q ;
wire \cpu|rf|qa[24]~183_combout ;
wire \cpu|rf|register[14][24]~q ;
wire \cpu|rf|register[13][24]~q ;
wire \cpu|rf|register[15][24]~q ;
wire \cpu|rf|register[12][24]~q ;
wire \cpu|rf|qa[24]~184_combout ;
wire \cpu|rf|register[23][24]~feeder_combout ;
wire \cpu|rf|register[23][24]~q ;
wire \cpu|rf|register[19][24]~feeder_combout ;
wire \cpu|rf|register[19][24]~q ;
wire \cpu|rf|register[27][24]~q ;
wire \cpu|rf|register[31][24]~q ;
wire \cpu|rf|qa[24]~190_combout ;
wire \cpu|rf|register[30][24]~q ;
wire \cpu|rf|register[18][24]~q ;
wire \cpu|rf|register[26][24]~q ;
wire \cpu|rf|register[22][24]~q ;
wire \cpu|rf|qa[24]~189_combout ;
wire \cpu|rf|register[25][24]~q ;
wire \cpu|rf|register[29][24]~feeder_combout ;
wire \cpu|rf|register[29][24]~q ;
wire \cpu|rf|register[17][24]~q ;
wire \cpu|rf|register[21][24]~q ;
wire \cpu|rf|qa[24]~188_combout ;
wire \cpu|rf|register[24][24]~q ;
wire \cpu|rf|register[28][24]~q ;
wire \cpu|rf|register[16][24]~feeder_combout ;
wire \cpu|rf|register[16][24]~q ;
wire \cpu|rf|register[20][24]~feeder_combout ;
wire \cpu|rf|register[20][24]~q ;
wire \cpu|rf|qa[24]~187_combout ;
wire \cpu|rf|qa[24]~191_combout ;
wire \cpu|rf|register[2][24]~q ;
wire \cpu|rf|register[7][24]~q ;
wire \cpu|rf|register[5][24]~feeder_combout ;
wire \cpu|rf|register[5][24]~q ;
wire \cpu|rf|register[4][24]~q ;
wire \cpu|rf|register[6][24]~q ;
wire \cpu|rf|qa[24]~185_combout ;
wire \cpu|rf|register[1][24]~q ;
wire \cpu|rf|register[3][24]~q ;
wire \cpu|rf|qa[24]~186_combout ;
wire \cpu|rf|qa[24]~192_combout ;
wire \cpu|rf|qa[24]~351_combout ;
wire \cpu|al_unit|Add0~104 ;
wire \cpu|al_unit|Add0~99_sumout ;
wire \cpu|alu_a|y[24]~24_combout ;
wire \cpu|rf|register[8][31]~q ;
wire \cpu|rf|register[11][31]~q ;
wire \cpu|rf|register[10][31]~q ;
wire \cpu|rf|qa[31]~253_combout ;
wire \cpu|rf|register[25][31]~q ;
wire \cpu|rf|register[21][31]~feeder_combout ;
wire \cpu|rf|register[21][31]~q ;
wire \cpu|rf|register[29][31]~q ;
wire \cpu|rf|register[17][31]~feeder_combout ;
wire \cpu|rf|register[17][31]~q ;
wire \cpu|rf|qa[31]~258_combout ;
wire \cpu|rf|register[23][31]~q ;
wire \cpu|rf|register[27][31]~q ;
wire \cpu|rf|register[19][31]~q ;
wire \cpu|rf|register[31][31]~q ;
wire \cpu|rf|qa[31]~260_combout ;
wire \cpu|rf|register[26][31]~q ;
wire \cpu|rf|register[22][31]~q ;
wire \cpu|rf|register[30][31]~q ;
wire \cpu|rf|register[18][31]~feeder_combout ;
wire \cpu|rf|register[18][31]~q ;
wire \cpu|rf|qa[31]~259_combout ;
wire \cpu|rf|register[24][31]~q ;
wire \cpu|rf|register[28][31]~q ;
wire \cpu|rf|register[20][31]~q ;
wire \cpu|rf|register[16][31]~feeder_combout ;
wire \cpu|rf|register[16][31]~q ;
wire \cpu|rf|qa[31]~257_combout ;
wire \cpu|rf|qa[31]~261_combout ;
wire \cpu|rf|register[13][31]~feeder_combout ;
wire \cpu|rf|register[13][31]~q ;
wire \cpu|rf|register[12][31]~q ;
wire \cpu|rf|register[14][31]~q ;
wire \cpu|rf|register[15][31]~q ;
wire \cpu|rf|qa[31]~254_combout ;
wire \cpu|rf|register[1][31]~feeder_combout ;
wire \cpu|rf|register[1][31]~q ;
wire \cpu|rf|register[3][31]~q ;
wire \cpu|rf|register[6][31]~q ;
wire \cpu|rf|register[7][31]~q ;
wire \cpu|rf|register[5][31]~q ;
wire \cpu|rf|register[4][31]~q ;
wire \cpu|rf|qa[31]~255_combout ;
wire \cpu|rf|register[2][31]~q ;
wire \cpu|rf|qa[31]~256_combout ;
wire \cpu|rf|qa[31]~262_combout ;
wire \cpu|rf|qa[31]~326_combout ;
wire \cpu|al_unit|Add0~126_combout ;
wire \cpu|al_unit|Mux16~3_combout ;
wire \cpu|rf|qa[4]~44_combout ;
wire \cpu|rf|qa[4]~45_combout ;
wire \cpu|rf|qa[4]~46_combout ;
wire \cpu|rf|qa[4]~48_combout ;
wire \cpu|rf|qa[4]~49_combout ;
wire \cpu|rf|qa[4]~47_combout ;
wire \cpu|rf|qa[4]~50_combout ;
wire \cpu|rf|qa[4]~51_combout ;
wire \cpu|rf|qa[4]~52_combout ;
wire \cpu|rf|register[10][4]~q ;
wire \cpu|rf|register[11][4]~q ;
wire \cpu|rf|register[9][4]~q ;
wire \cpu|rf|qa[4]~43_combout ;
wire \cpu|alu_a|y[4]~6_combout ;
wire \cpu|rf|qa[15]~129_combout ;
wire \cpu|rf|qa[15]~128_combout ;
wire \cpu|rf|qa[15]~127_combout ;
wire \cpu|rf|qa[15]~130_combout ;
wire \cpu|rf|qa[15]~131_combout ;
wire \cpu|rf|qa[15]~124_combout ;
wire \cpu|rf|qa[15]~125_combout ;
wire \cpu|rf|qa[15]~126_combout ;
wire \cpu|rf|qa[15]~132_combout ;
wire \cpu|al_unit|ShiftLeft0~6_combout ;
wire \cpu|rf|qa[20]~74_combout ;
wire \cpu|rf|qa[20]~80_combout ;
wire \cpu|rf|qa[20]~78_combout ;
wire \cpu|rf|qa[20]~77_combout ;
wire \cpu|rf|qa[20]~79_combout ;
wire \cpu|rf|qa[20]~81_combout ;
wire \cpu|rf|qa[20]~75_combout ;
wire \cpu|rf|qa[20]~76_combout ;
wire \cpu|rf|qa[20]~82_combout ;
wire \cpu|al_unit|ShiftLeft0~4_combout ;
wire \cpu|al_unit|ShiftLeft0~8_combout ;
wire \cpu|al_unit|ShiftLeft0~7_combout ;
wire \cpu|rf|qa[19]~60_combout ;
wire \cpu|rf|qa[19]~58_combout ;
wire \cpu|rf|qa[19]~59_combout ;
wire \cpu|rf|qa[19]~57_combout ;
wire \cpu|rf|qa[19]~61_combout ;
wire \cpu|rf|qa[19]~54_combout ;
wire \cpu|rf|qa[19]~55_combout ;
wire \cpu|rf|qa[19]~56_combout ;
wire \cpu|rf|qa[19]~62_combout ;
wire \cpu|rf|register[10][19]~q ;
wire \cpu|rf|register[11][19]~q ;
wire \cpu|rf|register[9][19]~feeder_combout ;
wire \cpu|rf|register[9][19]~q ;
wire \cpu|rf|qa[19]~53_combout ;
wire \cpu|al_unit|ShiftLeft0~3_combout ;
wire \cpu|al_unit|ShiftLeft0~5_combout ;
wire \cpu|al_unit|ShiftLeft0~9_combout ;
wire \cpu|al_unit|Mux1~0_combout ;
wire \cpu|rf|register[12][30]~q ;
wire \cpu|rf|register[13][30]~q ;
wire \cpu|rf|register[15][30]~q ;
wire \cpu|rf|register[14][30]~feeder_combout ;
wire \cpu|rf|register[14][30]~q ;
wire \cpu|rf|qb[30]~285_combout ;
wire \cpu|rf|register[28][30]~q ;
wire \cpu|rf|register[16][30]~feeder_combout ;
wire \cpu|rf|register[16][30]~q ;
wire \cpu|rf|register[20][30]~q ;
wire \cpu|rf|register[24][30]~q ;
wire \cpu|rf|qb[30]~288_combout ;
wire \cpu|rf|register[17][30]~q ;
wire \cpu|rf|register[21][30]~q ;
wire \cpu|rf|register[29][30]~q ;
wire \cpu|rf|qb[30]~289_combout ;
wire \cpu|rf|register[23][30]~feeder_combout ;
wire \cpu|rf|register[23][30]~q ;
wire \cpu|rf|register[27][30]~q ;
wire \cpu|rf|register[19][30]~feeder_combout ;
wire \cpu|rf|register[19][30]~q ;
wire \cpu|rf|register[31][30]~q ;
wire \cpu|rf|qb[30]~291_combout ;
wire \cpu|rf|register[18][30]~q ;
wire \cpu|rf|register[30][30]~q ;
wire \cpu|rf|register[26][30]~q ;
wire \cpu|rf|register[22][30]~q ;
wire \cpu|rf|qb[30]~290_combout ;
wire \cpu|rf|qb[30]~292_combout ;
wire \cpu|rf|register[3][30]~q ;
wire \cpu|rf|register[2][30]~feeder_combout ;
wire \cpu|rf|register[2][30]~q ;
wire \cpu|rf|register[1][30]~q ;
wire \cpu|rf|register[5][30]~feeder_combout ;
wire \cpu|rf|register[5][30]~q ;
wire \cpu|rf|register[4][30]~q ;
wire \cpu|rf|register[7][30]~q ;
wire \cpu|rf|register[6][30]~feeder_combout ;
wire \cpu|rf|register[6][30]~q ;
wire \cpu|rf|qb[30]~286_combout ;
wire \cpu|rf|qb[30]~287_combout ;
wire \cpu|rf|qb[30]~293_combout ;
wire \cpu|rf|register[11][30]~q ;
wire \cpu|rf|register[10][30]~q ;
wire \cpu|rf|register[9][30]~q ;
wire \cpu|rf|register[8][30]~q ;
wire \cpu|rf|qb[30]~378_combout ;
wire \cpu|rf|qb[30]~325_combout ;
wire \cpu|rf|qb[31]~199_combout ;
wire \cpu|rf|qb[31]~200_combout ;
wire \cpu|rf|qb[31]~201_combout ;
wire \cpu|rf|qb[31]~202_combout ;
wire \cpu|rf|qb[31]~203_combout ;
wire \cpu|rf|qb[31]~196_combout ;
wire \cpu|rf|qb[31]~197_combout ;
wire \cpu|rf|qb[31]~198_combout ;
wire \cpu|rf|qb[31]~204_combout ;
wire \cpu|rf|qb[31]~324_combout ;
wire \cpu|al_unit|ShiftRight1~23_combout ;
wire \cpu|al_unit|ShiftRight1~58_combout ;
wire \cpu|al_unit|ShiftRight0~6_combout ;
wire \cpu|al_unit|Mux1~6_combout ;
wire \cpu|al_unit|Mux1~3_combout ;
wire \cpu|al_unit|Mux1~1_combout ;
wire \cpu|rf|register[3][26]~q ;
wire \cpu|rf|register[1][26]~q ;
wire \cpu|rf|register[2][26]~q ;
wire \cpu|rf|register[4][26]~q ;
wire \cpu|rf|register[7][26]~feeder_combout ;
wire \cpu|rf|register[7][26]~q ;
wire \cpu|rf|register[5][26]~feeder_combout ;
wire \cpu|rf|register[5][26]~q ;
wire \cpu|rf|register[6][26]~q ;
wire \cpu|rf|qb[26]~259_combout ;
wire \cpu|rf|qb[26]~260_combout ;
wire \cpu|rf|register[15][26]~q ;
wire \cpu|rf|register[13][26]~q ;
wire \cpu|rf|register[12][26]~q ;
wire \cpu|rf|register[14][26]~q ;
wire \cpu|rf|qb[26]~258_combout ;
wire \cpu|rf|register[24][26]~q ;
wire \cpu|rf|register[20][26]~feeder_combout ;
wire \cpu|rf|register[20][26]~q ;
wire \cpu|rf|register[28][26]~q ;
wire \cpu|rf|register[16][26]~feeder_combout ;
wire \cpu|rf|register[16][26]~q ;
wire \cpu|rf|qb[26]~261_combout ;
wire \cpu|rf|register[27][26]~feeder_combout ;
wire \cpu|rf|register[27][26]~q ;
wire \cpu|rf|register[31][26]~q ;
wire \cpu|rf|register[23][26]~q ;
wire \cpu|rf|register[19][26]~q ;
wire \cpu|rf|qb[26]~264_combout ;
wire \cpu|rf|register[25][26]~q ;
wire \cpu|rf|register[21][26]~q ;
wire \cpu|rf|register[17][26]~q ;
wire \cpu|rf|register[29][26]~q ;
wire \cpu|rf|qb[26]~262_combout ;
wire \cpu|rf|register[22][26]~q ;
wire \cpu|rf|register[26][26]~q ;
wire \cpu|rf|register[18][26]~q ;
wire \cpu|rf|register[30][26]~q ;
wire \cpu|rf|qb[26]~263_combout ;
wire \cpu|rf|qb[26]~265_combout ;
wire \cpu|rf|qb[26]~266_combout ;
wire \cpu|alu_b|y[26]~28_combout ;
wire \cpu|rf|register[8][26]~q ;
wire \cpu|rf|register[9][26]~feeder_combout ;
wire \cpu|rf|register[9][26]~q ;
wire \cpu|rf|register[10][26]~q ;
wire \cpu|rf|qa[26]~203_combout ;
wire \cpu|rf|qa[26]~204_combout ;
wire \cpu|rf|qa[26]~205_combout ;
wire \cpu|rf|qa[26]~206_combout ;
wire \cpu|rf|qa[26]~208_combout ;
wire \cpu|rf|qa[26]~210_combout ;
wire \cpu|rf|qa[26]~209_combout ;
wire \cpu|rf|qa[26]~207_combout ;
wire \cpu|rf|qa[26]~211_combout ;
wire \cpu|rf|qa[26]~212_combout ;
wire \cpu|rf|qa[26]~353_combout ;
wire \cpu|al_unit|Add0~112 ;
wire \cpu|al_unit|Add0~107_sumout ;
wire \cpu|alu_a|y[26]~26_combout ;
wire \cpu|al_unit|ShiftLeft0~60_combout ;
wire \cpu|al_unit|ShiftLeft0~61_combout ;
wire \cpu|al_unit|Mux12~1_combout ;
wire \cpu|al_unit|Mux12~2_combout ;
wire \cpu|al_unit|Mux5~1_combout ;
wire \cpu|rf|register[21][28]~feeder_combout ;
wire \cpu|rf|register[21][28]~q ;
wire \cpu|rf|register[29][28]~q ;
wire \cpu|rf|register[17][28]~q ;
wire \cpu|rf|register[25][28]~q ;
wire \cpu|rf|qb[28]~307_combout ;
wire \cpu|rf|register[16][28]~q ;
wire \cpu|rf|register[24][28]~feeder_combout ;
wire \cpu|rf|register[24][28]~q ;
wire \cpu|rf|register[20][28]~q ;
wire \cpu|rf|register[28][28]~q ;
wire \cpu|rf|qb[28]~306_combout ;
wire \cpu|rf|register[30][28]~q ;
wire \cpu|rf|register[26][28]~q ;
wire \cpu|rf|register[22][28]~feeder_combout ;
wire \cpu|rf|register[22][28]~q ;
wire \cpu|rf|register[18][28]~feeder_combout ;
wire \cpu|rf|register[18][28]~q ;
wire \cpu|rf|qb[28]~308_combout ;
wire \cpu|rf|register[27][28]~q ;
wire \cpu|rf|register[23][28]~q ;
wire \cpu|rf|register[31][28]~q ;
wire \cpu|rf|register[19][28]~feeder_combout ;
wire \cpu|rf|register[19][28]~q ;
wire \cpu|rf|qb[28]~309_combout ;
wire \cpu|rf|qb[28]~310_combout ;
wire \cpu|rf|register[3][28]~q ;
wire \cpu|rf|register[2][28]~q ;
wire \cpu|rf|register[4][28]~q ;
wire \cpu|rf|register[7][28]~q ;
wire \cpu|rf|register[6][28]~q ;
wire \cpu|rf|register[5][28]~q ;
wire \cpu|rf|qb[28]~304_combout ;
wire \cpu|rf|register[1][28]~q ;
wire \cpu|rf|qb[28]~305_combout ;
wire \cpu|rf|register[12][28]~q ;
wire \cpu|rf|register[14][28]~q ;
wire \cpu|rf|register[15][28]~q ;
wire \cpu|rf|register[13][28]~q ;
wire \cpu|rf|qb[28]~303_combout ;
wire \cpu|rf|qb[28]~311_combout ;
wire \cpu|alu_b|y[28]~30_combout ;
wire \cpu|rf|register[9][28]~feeder_combout ;
wire \cpu|rf|register[9][28]~q ;
wire \cpu|rf|register[8][28]~q ;
wire \cpu|rf|register[10][28]~q ;
wire \cpu|rf|qa[28]~223_combout ;
wire \cpu|rf|qa[28]~224_combout ;
wire \cpu|rf|qa[28]~227_combout ;
wire \cpu|rf|qa[28]~228_combout ;
wire \cpu|rf|qa[28]~230_combout ;
wire \cpu|rf|qa[28]~229_combout ;
wire \cpu|rf|qa[28]~231_combout ;
wire \cpu|rf|qa[28]~225_combout ;
wire \cpu|rf|qa[28]~226_combout ;
wire \cpu|rf|qa[28]~232_combout ;
wire \cpu|alu_a|y[28]~28_combout ;
wire \cpu|rf|qa[28]~355_combout ;
wire \cpu|rf|register[11][27]~q ;
wire \cpu|rf|register[10][27]~feeder_combout ;
wire \cpu|rf|register[10][27]~q ;
wire \cpu|rf|register[8][27]~q ;
wire \cpu|rf|qb[27]~366_combout ;
wire \cpu|rf|register[28][27]~q ;
wire \cpu|rf|register[20][27]~q ;
wire \cpu|rf|register[16][27]~q ;
wire \cpu|rf|register[24][27]~q ;
wire \cpu|rf|qb[27]~315_combout ;
wire \cpu|rf|register[18][27]~q ;
wire \cpu|rf|register[30][27]~q ;
wire \cpu|rf|register[26][27]~q ;
wire \cpu|rf|register[22][27]~q ;
wire \cpu|rf|qb[27]~317_combout ;
wire \cpu|rf|register[29][27]~q ;
wire \cpu|rf|register[17][27]~q ;
wire \cpu|rf|register[21][27]~q ;
wire \cpu|rf|register[25][27]~q ;
wire \cpu|rf|qb[27]~316_combout ;
wire \cpu|rf|register[31][27]~q ;
wire \cpu|rf|register[19][27]~feeder_combout ;
wire \cpu|rf|register[19][27]~q ;
wire \cpu|rf|register[23][27]~q ;
wire \cpu|rf|register[27][27]~q ;
wire \cpu|rf|qb[27]~318_combout ;
wire \cpu|rf|qb[27]~319_combout ;
wire \cpu|rf|register[14][27]~q ;
wire \cpu|rf|register[12][27]~q ;
wire \cpu|rf|register[15][27]~q ;
wire \cpu|rf|register[13][27]~q ;
wire \cpu|rf|qb[27]~312_combout ;
wire \cpu|rf|register[5][27]~feeder_combout ;
wire \cpu|rf|register[5][27]~q ;
wire \cpu|rf|register[6][27]~q ;
wire \cpu|rf|register[7][27]~q ;
wire \cpu|rf|register[4][27]~feeder_combout ;
wire \cpu|rf|register[4][27]~q ;
wire \cpu|rf|qb[27]~313_combout ;
wire \cpu|rf|register[1][27]~feeder_combout ;
wire \cpu|rf|register[1][27]~q ;
wire \cpu|rf|register[3][27]~q ;
wire \cpu|rf|register[2][27]~q ;
wire \cpu|rf|qb[27]~314_combout ;
wire \cpu|rf|qb[27]~320_combout ;
wire \cpu|alu_b|y[27]~31_combout ;
wire \cpu|al_unit|ShiftLeft0~23_combout ;
wire \cpu|al_unit|ShiftLeft0~17_combout ;
wire \cpu|al_unit|ShiftLeft0~52_combout ;
wire \cpu|rf|qb[27]~329_combout ;
wire \cpu|al_unit|ShiftLeft0~77_combout ;
wire \cpu|al_unit|ShiftLeft0~45_combout ;
wire \cpu|al_unit|ShiftLeft0~79_combout ;
wire \cpu|al_unit|ShiftLeft0~80_combout ;
wire \cpu|al_unit|ShiftLeft0~73_combout ;
wire \cpu|al_unit|ShiftLeft0~74_combout ;
wire \cpu|al_unit|Mux4~1_combout ;
wire \cpu|rf|qa[0]~358_combout ;
wire \cpu|rf|qa[0]~33_combout ;
wire \cpu|al_unit|ShiftRight1~15_combout ;
wire \cpu|al_unit|ShiftRight1~12_combout ;
wire \cpu|al_unit|ShiftRight1~14_combout ;
wire \cpu|rf|register[3][29]~q ;
wire \cpu|rf|register[1][29]~feeder_combout ;
wire \cpu|rf|register[1][29]~q ;
wire \cpu|rf|register[2][29]~q ;
wire \cpu|rf|register[4][29]~feeder_combout ;
wire \cpu|rf|register[4][29]~q ;
wire \cpu|rf|register[5][29]~q ;
wire \cpu|rf|register[7][29]~q ;
wire \cpu|rf|register[6][29]~q ;
wire \cpu|rf|qb[29]~295_combout ;
wire \cpu|rf|qb[29]~296_combout ;
wire \cpu|rf|register[25][29]~q ;
wire \cpu|rf|register[29][29]~q ;
wire \cpu|rf|register[21][29]~q ;
wire \cpu|rf|register[17][29]~q ;
wire \cpu|rf|qb[29]~298_combout ;
wire \cpu|rf|register[30][29]~q ;
wire \cpu|rf|register[26][29]~q ;
wire \cpu|rf|register[18][29]~q ;
wire \cpu|rf|register[22][29]~q ;
wire \cpu|rf|qb[29]~299_combout ;
wire \cpu|rf|register[19][29]~q ;
wire \cpu|rf|register[23][29]~q ;
wire \cpu|rf|register[27][29]~q ;
wire \cpu|rf|register[31][29]~q ;
wire \cpu|rf|qb[29]~300_combout ;
wire \cpu|rf|register[28][29]~q ;
wire \cpu|rf|register[20][29]~feeder_combout ;
wire \cpu|rf|register[20][29]~q ;
wire \cpu|rf|register[16][29]~q ;
wire \cpu|rf|register[24][29]~q ;
wire \cpu|rf|qb[29]~297_combout ;
wire \cpu|rf|qb[29]~301_combout ;
wire \cpu|rf|register[14][29]~q ;
wire \cpu|rf|register[12][29]~q ;
wire \cpu|rf|register[15][29]~q ;
wire \cpu|rf|register[13][29]~feeder_combout ;
wire \cpu|rf|register[13][29]~q ;
wire \cpu|rf|qb[29]~294_combout ;
wire \cpu|rf|qb[29]~302_combout ;
wire \cpu|alu_b|y[29]~32_combout ;
wire \cpu|al_unit|ShiftRight1~53_combout ;
wire \cpu|al_unit|ShiftRight1~57_combout ;
wire \cpu|rf|qb[29]~327_combout ;
wire \cpu|al_unit|ShiftRight0~17_combout ;
wire \cpu|alu_b|y[30]~20_combout ;
wire \cpu|al_unit|ShiftRight0~16_combout ;
wire \cpu|al_unit|ShiftRight0~18_combout ;
wire \cpu|al_unit|ShiftLeft0~36_combout ;
wire \cpu|al_unit|ShiftLeft0~35_combout ;
wire \cpu|al_unit|ShiftLeft0~49_combout ;
wire \cpu|al_unit|Mux2~2_combout ;
wire \cpu|al_unit|ShiftLeft0~65_combout ;
wire \cpu|al_unit|Mux1~4_combout ;
wire \cpu|al_unit|ShiftLeft0~62_combout ;
wire \cpu|al_unit|ShiftLeft0~81_combout ;
wire \cpu|al_unit|ShiftLeft0~76_combout ;
wire \cpu|rf|qb[24]~267_combout ;
wire \cpu|rf|qb[24]~271_combout ;
wire \cpu|rf|qb[24]~270_combout ;
wire \cpu|rf|qb[24]~272_combout ;
wire \cpu|rf|qb[24]~273_combout ;
wire \cpu|rf|qb[24]~274_combout ;
wire \cpu|rf|qb[24]~268_combout ;
wire \cpu|rf|qb[24]~269_combout ;
wire \cpu|rf|qb[24]~275_combout ;
wire \cpu|rf|qb[24]~322_combout ;
wire \cpu|al_unit|ShiftLeft0~70_combout ;
wire \cpu|al_unit|ShiftLeft0~67_combout ;
wire \cpu|rf|qb[14]~112_combout ;
wire \cpu|rf|qb[14]~113_combout ;
wire \cpu|rf|qb[14]~111_combout ;
wire \cpu|rf|qb[14]~110_combout ;
wire \cpu|rf|qb[14]~114_combout ;
wire \cpu|rf|qb[14]~108_combout ;
wire \cpu|rf|qb[14]~109_combout ;
wire \cpu|rf|qb[14]~107_combout ;
wire \cpu|rf|qb[14]~115_combout ;
wire \cpu|rf|register[8][14]~feeder_combout ;
wire \cpu|rf|register[8][14]~q ;
wire \cpu|rf|register[10][14]~q ;
wire \cpu|rf|register[11][14]~q ;
wire \cpu|rf|qb[14]~106_combout ;
wire \cpu|alu_b|y[14]~8_combout ;
wire \cpu|al_unit|ShiftLeft0~37_combout ;
wire \cpu|al_unit|ShiftLeft0~38_combout ;
wire \cpu|al_unit|ShiftLeft0~75_combout ;
wire \cpu|al_unit|Mux2~1_combout ;
wire \cpu|al_unit|Mux2~3_combout ;
wire \cpu|rf|register[8][29]~q ;
wire \cpu|rf|register[10][29]~q ;
wire \cpu|rf|register[11][29]~q ;
wire \cpu|rf|qa[29]~273_combout ;
wire \cpu|rf|qa[29]~275_combout ;
wire \cpu|rf|qa[29]~276_combout ;
wire \cpu|rf|qa[29]~280_combout ;
wire \cpu|rf|qa[29]~277_combout ;
wire \cpu|rf|qa[29]~279_combout ;
wire \cpu|rf|qa[29]~278_combout ;
wire \cpu|rf|qa[29]~281_combout ;
wire \cpu|rf|qa[29]~274_combout ;
wire \cpu|rf|qa[29]~282_combout ;
wire \cpu|alu_a|y[29]~30_combout ;
wire \cpu|al_unit|Mux2~0_combout ;
wire \cpu|al_unit|Mux14~4_combout ;
wire \cpu|al_unit|Mux2~4_combout ;
wire \cpu|rf|qa[29]~357_combout ;
wire \cpu|al_unit|Add0~116 ;
wire \cpu|al_unit|Add0~129_sumout ;
wire \cpu|al_unit|Mux2~5_combout ;
wire \cpu|rf|qb[9]~136_combout ;
wire \cpu|rf|qb[9]~339_combout ;
wire \cpu|rf|qb[10]~146_combout ;
wire \cpu|rf|qb[10]~340_combout ;
wire \cpu|rf|qb[11]~132_combout ;
wire \cpu|rf|qb[11]~131_combout ;
wire \cpu|rf|qb[11]~130_combout ;
wire \cpu|rf|qb[11]~133_combout ;
wire \cpu|rf|qb[11]~134_combout ;
wire \cpu|rf|qb[11]~128_combout ;
wire \cpu|rf|qb[11]~129_combout ;
wire \cpu|rf|qb[11]~127_combout ;
wire \cpu|rf|qb[11]~135_combout ;
wire \cpu|rf|qb[11]~341_combout ;
wire \cpu|rf|qb[12]~120_combout ;
wire \cpu|rf|qb[12]~121_combout ;
wire \cpu|rf|qb[12]~122_combout ;
wire \cpu|rf|qb[12]~123_combout ;
wire \cpu|rf|qb[12]~124_combout ;
wire \cpu|rf|qb[12]~118_combout ;
wire \cpu|rf|qb[12]~119_combout ;
wire \cpu|rf|qb[12]~117_combout ;
wire \cpu|rf|qb[12]~125_combout ;
wire \cpu|rf|qb[12]~342_combout ;
wire \cpu|rf|qb[14]~344_combout ;
wire \cpu|rf|qb[19]~349_combout ;
wire \cpu|rf|qb[20]~350_combout ;
wire \cpu|rf|qb[21]~351_combout ;
wire \cpu|rf|qb[22]~352_combout ;
wire \cpu|rf|qb[23]~353_combout ;
wire \cpu|rf|qb[24]~354_combout ;
wire \cpu|rf|qb[25]~355_combout ;
wire \cpu|rf|qb[26]~356_combout ;
wire \cpu|rf|qb[27]~357_combout ;
wire \cpu|rf|qb[28]~358_combout ;
wire \cpu|rf|qb[29]~359_combout ;
wire \cpu|rf|qb[30]~360_combout ;
wire \cpu|rf|qb[31]~361_combout ;
wire \cpu|cu|i_jr~1_combout ;
wire \cpu|cu|pcsource[1]~2_combout ;
wire \cpu|Add1~22 ;
wire \cpu|Add1~65_sumout ;
wire \cpu|nextpc|Mux23~0_combout ;
wire \cpu|ip|q[8]~16_combout ;
wire \cpu|Add0~66 ;
wire \cpu|Add0~61_sumout ;
wire \cpu|Add1~66 ;
wire \cpu|Add1~57_sumout ;
wire \cpu|nextpc|Mux22~0_combout ;
wire \cpu|ip|q[9]~14_combout ;
wire \cpu|Add0~62 ;
wire \cpu|Add0~53_sumout ;
wire \cpu|Add1~58 ;
wire \cpu|Add1~61_sumout ;
wire \cpu|nextpc|Mux21~0_combout ;
wire \cpu|ip|q[10]~15_combout ;
wire \cpu|Add0~54 ;
wire \cpu|Add0~57_sumout ;
wire \cpu|Add1~62 ;
wire \cpu|Add1~53_sumout ;
wire \cpu|nextpc|Mux20~0_combout ;
wire \cpu|ip|q[11]~13_combout ;
wire \cpu|Add0~58 ;
wire \cpu|Add0~49_sumout ;
wire \cpu|Add1~54 ;
wire \cpu|Add1~49_sumout ;
wire \cpu|nextpc|Mux19~0_combout ;
wire \cpu|ip|q[12]~12_combout ;
wire \cpu|Add0~50 ;
wire \cpu|Add0~45_sumout ;
wire \cpu|Add1~50 ;
wire \cpu|Add1~41_sumout ;
wire \cpu|nextpc|Mux18~0_combout ;
wire \cpu|ip|q[13]~10_combout ;
wire \cpu|Add0~46 ;
wire \cpu|Add0~37_sumout ;
wire \cpu|Add1~42 ;
wire \cpu|Add1~45_sumout ;
wire \cpu|nextpc|Mux17~0_combout ;
wire \cpu|ip|q[14]~11_combout ;
wire \cpu|Add0~38 ;
wire \cpu|Add0~41_sumout ;
wire \cpu|Add1~46 ;
wire \cpu|Add1~25_sumout ;
wire \cpu|nextpc|Mux16~0_combout ;
wire \cpu|ip|q[15]~6_combout ;
wire \cpu|Add0~42 ;
wire \cpu|Add0~21_sumout ;
wire \cpu|Add1~26 ;
wire \cpu|Add1~33_sumout ;
wire \cpu|nextpc|Mux15~0_combout ;
wire \cpu|ip|q[16]~8_combout ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Add1~34 ;
wire \cpu|Add1~29_sumout ;
wire \cpu|nextpc|Mux14~0_combout ;
wire \cpu|ip|q[17]~7_combout ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add1~30 ;
wire \cpu|Add1~37_sumout ;
wire \cpu|rf|qa[18]~284_combout ;
wire \cpu|rf|qa[18]~289_combout ;
wire \cpu|rf|qa[18]~288_combout ;
wire \cpu|rf|qa[18]~287_combout ;
wire \cpu|rf|qa[18]~290_combout ;
wire \cpu|rf|qa[18]~291_combout ;
wire \cpu|rf|qa[18]~285_combout ;
wire \cpu|rf|qa[18]~286_combout ;
wire \cpu|rf|qa[18]~292_combout ;
wire \cpu|rf|qa[18]~338_combout ;
wire \cpu|nextpc|Mux13~0_combout ;
wire \cpu|ip|q[18]~9_combout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|Add1~38 ;
wire \cpu|Add1~69_sumout ;
wire \cpu|rf|qa[19]~346_combout ;
wire \cpu|nextpc|Mux12~0_combout ;
wire \cpu|ip|q[19]~17_combout ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~69_sumout ;
wire \cpu|Add1~70 ;
wire \cpu|Add1~73_sumout ;
wire \cpu|nextpc|Mux11~0_combout ;
wire \cpu|ip|q[20]~18_combout ;
wire \cpu|Add0~70 ;
wire \cpu|Add0~73_sumout ;
wire \cpu|Add1~74 ;
wire \cpu|Add1~81_sumout ;
wire \cpu|nextpc|Mux10~0_combout ;
wire \cpu|ip|q[21]~20_combout ;
wire \cpu|Add0~74 ;
wire \cpu|Add0~81_sumout ;
wire \cpu|Add1~82 ;
wire \cpu|Add1~77_sumout ;
wire \cpu|nextpc|Mux9~0_combout ;
wire \cpu|ip|q[22]~19_combout ;
wire \cpu|Add0~82 ;
wire \cpu|Add0~77_sumout ;
wire \cpu|Add1~78 ;
wire \cpu|Add1~93_sumout ;
wire \cpu|nextpc|Mux8~0_combout ;
wire \cpu|ip|q[23]~23_combout ;
wire \cpu|Add0~78 ;
wire \cpu|Add0~93_sumout ;
wire \cpu|Add1~94 ;
wire \cpu|Add1~89_sumout ;
wire \cpu|nextpc|Mux7~0_combout ;
wire \cpu|ip|q[24]~22_combout ;
wire \cpu|Add0~94 ;
wire \cpu|Add0~89_sumout ;
wire \cpu|Add1~90 ;
wire \cpu|Add1~101_sumout ;
wire \cpu|nextpc|Mux6~0_combout ;
wire \cpu|ip|q[25]~25_combout ;
wire \cpu|Add0~90 ;
wire \cpu|Add0~101_sumout ;
wire \cpu|Add1~102 ;
wire \cpu|Add1~97_sumout ;
wire \cpu|nextpc|Mux5~0_combout ;
wire \cpu|ip|q[26]~24_combout ;
wire \cpu|Add0~102 ;
wire \cpu|Add0~97_sumout ;
wire \cpu|Add1~98 ;
wire \cpu|Add1~109_sumout ;
wire \cpu|nextpc|Mux4~0_combout ;
wire \cpu|ip|q[27]~27_combout ;
wire \cpu|Add0~98 ;
wire \cpu|Add0~109_sumout ;
wire \cpu|Add1~110 ;
wire \cpu|Add1~105_sumout ;
wire \cpu|nextpc|Mux3~0_combout ;
wire \cpu|Add0~110 ;
wire \cpu|Add0~105_sumout ;
wire \cpu|Add1~106 ;
wire \cpu|Add1~117_sumout ;
wire \cpu|nextpc|Mux2~0_combout ;
wire \cpu|Add0~106 ;
wire \cpu|Add0~117_sumout ;
wire \cpu|link|y[29]~10_combout ;
wire \cpu|rf|register[9][29]~feeder_combout ;
wire \cpu|rf|register[9][29]~q ;
wire \cpu|rf|qb[29]~374_combout ;
wire \cpu|al_unit|ShiftRight1~13_combout ;
wire \cpu|al_unit|ShiftRight1~16_combout ;
wire \cpu|al_unit|ShiftRight1~60_combout ;
wire \cpu|al_unit|ShiftRight0~2_combout ;
wire \cpu|al_unit|ShiftRight0~30_combout ;
wire \cpu|al_unit|Mux4~0_combout ;
wire \cpu|al_unit|Mux12~3_combout ;
wire \cpu|rf|qa[27]~234_combout ;
wire \cpu|rf|qa[27]~235_combout ;
wire \cpu|rf|qa[27]~236_combout ;
wire \cpu|rf|qa[27]~240_combout ;
wire \cpu|rf|qa[27]~238_combout ;
wire \cpu|rf|qa[27]~237_combout ;
wire \cpu|rf|qa[27]~239_combout ;
wire \cpu|rf|qa[27]~241_combout ;
wire \cpu|rf|qa[27]~242_combout ;
wire \cpu|alu_a|y[27]~29_combout ;
wire \cpu|al_unit|Mux4~3_combout ;
wire \cpu|al_unit|Add0~108 ;
wire \cpu|al_unit|Add0~119_sumout ;
wire \cpu|al_unit|Mux4~2_combout ;
wire \cpu|link|y[27]~18_combout ;
wire \cpu|rf|register[9][27]~q ;
wire \cpu|rf|qa[27]~233_combout ;
wire \cpu|rf|qa[27]~356_combout ;
wire \cpu|al_unit|Add0~120 ;
wire \cpu|al_unit|Add0~115_sumout ;
wire \cpu|al_unit|Mux3~0_combout ;
wire \cpu|al_unit|ShiftRight1~43_combout ;
wire \cpu|al_unit|ShiftRight1~59_combout ;
wire \cpu|al_unit|ShiftRight1~48_combout ;
wire \cpu|al_unit|Mux3~2_combout ;
wire \cpu|al_unit|ShiftLeft0~58_combout ;
wire \cpu|al_unit|ShiftLeft0~78_combout ;
wire \cpu|al_unit|ShiftLeft0~71_combout ;
wire \cpu|al_unit|ShiftLeft0~40_combout ;
wire \cpu|al_unit|ShiftLeft0~72_combout ;
wire \cpu|al_unit|Mux3~1_combout ;
wire \cpu|al_unit|Mux3~3_combout ;
wire \cpu|al_unit|Mux3~4_combout ;
wire \cpu|al_unit|Mux3~5_combout ;
wire \cpu|link|y[28]~22_combout ;
wire \cpu|rf|register[11][28]~q ;
wire \cpu|rf|qb[28]~370_combout ;
wire \cpu|rf|qb[28]~328_combout ;
wire \cpu|al_unit|ShiftRight1~25_combout ;
wire \cpu|al_unit|ShiftRight0~34_combout ;
wire \cpu|al_unit|ShiftRight1~62_combout ;
wire \cpu|al_unit|Mux5~0_combout ;
wire \cpu|al_unit|Mux5~3_combout ;
wire \cpu|al_unit|Mux5~2_combout ;
wire \cpu|link|y[26]~30_combout ;
wire \cpu|rf|register[11][26]~q ;
wire \cpu|rf|qb[26]~390_combout ;
wire \cpu|rf|qb[26]~326_combout ;
wire \cpu|al_unit|ShiftLeft0~66_combout ;
wire \cpu|al_unit|ShiftLeft0~68_combout ;
wire \cpu|al_unit|ShiftLeft0~64_combout ;
wire \cpu|al_unit|ShiftLeft0~69_combout ;
wire \cpu|al_unit|Mux1~5_combout ;
wire \cpu|al_unit|Mux1~7_combout ;
wire \cpu|al_unit|Mux1~2_combout ;
wire \cpu|al_unit|Mux1~8_combout ;
wire \cpu|rf|qa[30]~173_combout ;
wire \cpu|rf|qa[30]~350_combout ;
wire \cpu|al_unit|Add0~130 ;
wire \cpu|al_unit|Add0~95_sumout ;
wire \cpu|al_unit|Mux1~9_combout ;
wire \cpu|Add1~118 ;
wire \cpu|Add1~85_sumout ;
wire \cpu|nextpc|Mux1~0_combout ;
wire \cpu|Add0~118 ;
wire \cpu|Add0~85_sumout ;
wire \cpu|link|y[30]~42_combout ;
wire \cpu|rf|register[25][30]~q ;
wire \cpu|rf|qa[30]~178_combout ;
wire \cpu|rf|qa[30]~180_combout ;
wire \cpu|rf|qa[30]~177_combout ;
wire \cpu|rf|qa[30]~179_combout ;
wire \cpu|rf|qa[30]~181_combout ;
wire \cpu|rf|qa[30]~174_combout ;
wire \cpu|rf|qa[30]~175_combout ;
wire \cpu|rf|qa[30]~176_combout ;
wire \cpu|rf|qa[30]~182_combout ;
wire \cpu|alu_a|y[30]~7_combout ;
wire \cpu|rf|qa[5]~243_combout ;
wire \cpu|al_unit|ShiftLeft0~13_combout ;
wire \cpu|al_unit|ShiftLeft0~12_combout ;
wire \cpu|al_unit|ShiftLeft0~14_combout ;
wire \cpu|al_unit|ShiftLeft0~10_combout ;
wire \cpu|al_unit|ShiftLeft0~11_combout ;
wire \cpu|al_unit|ShiftLeft0~15_combout ;
wire \cpu|al_unit|ShiftLeft0~18_combout ;
wire \cpu|al_unit|ShiftLeft0~34_combout ;
wire \cpu|al_unit|Mux0~0_combout ;
wire \cpu|al_unit|Mux0~1_combout ;
wire \cpu|al_unit|Mux0~2_combout ;
wire \cpu|al_unit|Mux0~4_combout ;
wire \cpu|al_unit|Add0~127_combout ;
wire \cpu|al_unit|Add0~96 ;
wire \cpu|al_unit|Add0~123_sumout ;
wire \cpu|al_unit|Mux0~3_combout ;
wire \cpu|Add1~86 ;
wire \cpu|Add1~113_sumout ;
wire \cpu|nextpc|Mux0~0_combout ;
wire \cpu|Add0~86 ;
wire \cpu|Add0~113_sumout ;
wire \cpu|link|y[31]~14_combout ;
wire \cpu|rf|register[9][31]~q ;
wire \cpu|rf|qb[31]~195_combout ;
wire \cpu|alu_b|y[31]~18_combout ;
wire \cpu|al_unit|ShiftRight0~36_combout ;
wire \cpu|al_unit|ShiftRight1~63_combout ;
wire \cpu|al_unit|Mux7~0_combout ;
wire \cpu|al_unit|ShiftLeft0~59_combout ;
wire \cpu|al_unit|Mux7~1_combout ;
wire \cpu|al_unit|Mux7~3_combout ;
wire \cpu|al_unit|Mux7~2_combout ;
wire \cpu|link|y[24]~38_combout ;
wire \cpu|rf|register[11][24]~q ;
wire \cpu|rf|qb[24]~386_combout ;
wire \cpu|alu_b|y[24]~26_combout ;
wire \cpu|al_unit|Add0~100 ;
wire \cpu|al_unit|Add0~111_sumout ;
wire \cpu|alu_a|y[25]~27_combout ;
wire \cpu|al_unit|ShiftRight1~7_combout ;
wire \cpu|al_unit|ShiftRight1~6_combout ;
wire \cpu|al_unit|ShiftRight1~37_combout ;
wire \cpu|al_unit|ShiftRight0~32_combout ;
wire \cpu|al_unit|ShiftRight1~34_combout ;
wire \cpu|al_unit|ShiftRight1~61_combout ;
wire \cpu|al_unit|Mux6~0_combout ;
wire \cpu|al_unit|ShiftLeft0~63_combout ;
wire \cpu|al_unit|ShiftLeft0~53_combout ;
wire \cpu|al_unit|Mux6~1_combout ;
wire \cpu|al_unit|Mux6~3_combout ;
wire \cpu|al_unit|Mux6~2_combout ;
wire \cpu|link|y[25]~26_combout ;
wire \cpu|rf|register[11][25]~q ;
wire \cpu|rf|qb[25]~394_combout ;
wire \cpu|rf|qb[25]~321_combout ;
wire \cpu|al_unit|ShiftRight1~44_combout ;
wire \cpu|al_unit|Mux19~1_combout ;
wire \cpu|al_unit|ShiftRight1~50_combout ;
wire \cpu|al_unit|ShiftRight1~51_combout ;
wire \cpu|al_unit|ShiftRight0~22_combout ;
wire \cpu|al_unit|Mux19~0_combout ;
wire \cpu|al_unit|Mux19~2_combout ;
wire \cpu|al_unit|Mux19~3_combout ;
wire \cpu|al_unit|Mux19~4_combout ;
wire \cpu|link|y[12]~78_combout ;
wire \cpu|rf|register[11][12]~q ;
wire \cpu|rf|qb[12]~116_combout ;
wire \cpu|alu_b|y[12]~9_combout ;
wire \cpu|al_unit|Add0~60 ;
wire \cpu|al_unit|Add0~51_sumout ;
wire \cpu|al_unit|ShiftRight1~35_combout ;
wire \cpu|al_unit|ShiftRight0~19_combout ;
wire \cpu|al_unit|Mux18~0_combout ;
wire \cpu|al_unit|ShiftRight1~39_combout ;
wire \cpu|al_unit|ShiftRight0~21_combout ;
wire \cpu|al_unit|Mux18~1_combout ;
wire \cpu|al_unit|s~5_combout ;
wire \cpu|al_unit|Mux18~2_combout ;
wire \cpu|al_unit|Mux18~3_combout ;
wire \cpu|rf|qb[1]~331_combout ;
wire \cpu|rf|qb[2]~332_combout ;
wire \cpu|rf|qb[3]~333_combout ;
wire \cpu|rf|qb[4]~334_combout ;
wire \cpu|rf|qb[5]~335_combout ;
wire \cpu|rf|qb[6]~34_combout ;
wire \cpu|rf|qb[6]~336_combout ;
wire \cpu|rf|qb[13]~96_combout ;
wire \cpu|rf|qb[13]~343_combout ;
wire \cpu|rf|qb[15]~345_combout ;
wire \cpu|rf|qb[16]~346_combout ;
wire \cpu|rf|qb[17]~347_combout ;
wire \cpu|rf|qb[18]~348_combout ;
wire \cpu|link|y[13]~86_combout ;
wire \cpu|rf|register[26][13]~q ;
wire \cpu|rf|qb[13]~102_combout ;
wire \cpu|rf|qb[13]~101_combout ;
wire \cpu|rf|qb[13]~103_combout ;
wire \cpu|rf|qb[13]~100_combout ;
wire \cpu|rf|qb[13]~104_combout ;
wire \cpu|rf|qb[13]~98_combout ;
wire \cpu|rf|qb[13]~99_combout ;
wire \cpu|rf|qb[13]~97_combout ;
wire \cpu|rf|qb[13]~105_combout ;
wire \cpu|alu_b|y[13]~7_combout ;
wire \cpu|al_unit|ShiftLeft0~32_combout ;
wire \cpu|al_unit|Mux12~5_combout ;
wire \cpu|al_unit|Mux12~6_combout ;
wire \cpu|al_unit|ShiftRight1~17_combout ;
wire \cpu|al_unit|ShiftRight1~4_combout ;
wire \cpu|al_unit|ShiftRight1~5_combout ;
wire \cpu|al_unit|ShiftRight1~8_combout ;
wire \cpu|al_unit|ShiftRight1~9_combout ;
wire \cpu|al_unit|ShiftRight1~10_combout ;
wire \cpu|al_unit|ShiftRight1~11_combout ;
wire \cpu|al_unit|ShiftRight1~18_combout ;
wire \cpu|al_unit|ShiftRight0~1_combout ;
wire \cpu|al_unit|ShiftRight0~3_combout ;
wire \cpu|al_unit|Mux12~4_combout ;
wire \cpu|alu_a|y[19]~20_combout ;
wire \cpu|al_unit|Mux12~8_combout ;
wire \cpu|alu_b|y[18]~21_combout ;
wire \cpu|al_unit|Add0~38 ;
wire \cpu|al_unit|Add0~48 ;
wire \cpu|al_unit|Add0~79_sumout ;
wire \cpu|al_unit|Mux12~7_combout ;
wire \cpu|link|y[19]~58_combout ;
wire \cpu|rf|register[8][19]~q ;
wire \cpu|rf|qb[19]~238_combout ;
wire \cpu|alu_b|y[19]~22_combout ;
wire \cpu|al_unit|Add0~80 ;
wire \cpu|al_unit|Add0~83_sumout ;
wire \cpu|al_unit|ShiftLeft0~42_combout ;
wire \cpu|al_unit|Mux11~1_combout ;
wire \cpu|al_unit|ShiftRight0~37_combout ;
wire \cpu|al_unit|ShiftRight1~47_combout ;
wire \cpu|al_unit|ShiftRight1~46_combout ;
wire \cpu|al_unit|ShiftRight1~49_combout ;
wire \cpu|al_unit|Mux11~0_combout ;
wire \cpu|alu_a|y[20]~21_combout ;
wire \cpu|al_unit|Mux11~3_combout ;
wire \cpu|al_unit|Mux11~2_combout ;
wire \cpu|link|y[20]~54_combout ;
wire \cpu|rf|register[8][20]~feeder_combout ;
wire \cpu|rf|register[8][20]~q ;
wire \cpu|rf|qa[20]~73_combout ;
wire \cpu|rf|qa[20]~347_combout ;
wire \cpu|al_unit|Add0~84 ;
wire \cpu|al_unit|Add0~91_sumout ;
wire \cpu|alu_a|y[21]~23_combout ;
wire \cpu|al_unit|ShiftRight1~38_combout ;
wire \cpu|al_unit|ShiftRight1~36_combout ;
wire \cpu|al_unit|ShiftRight1~64_combout ;
wire \cpu|al_unit|ShiftRight0~20_combout ;
wire \cpu|al_unit|Mux10~0_combout ;
wire \cpu|al_unit|ShiftLeft0~39_combout ;
wire \cpu|al_unit|Mux10~1_combout ;
wire \cpu|al_unit|Mux10~3_combout ;
wire \cpu|al_unit|Mux10~2_combout ;
wire \cpu|link|y[21]~46_combout ;
wire \cpu|rf|register[8][21]~q ;
wire \cpu|rf|qb[21]~205_combout ;
wire \cpu|alu_b|y[21]~25_combout ;
wire \cpu|al_unit|Add0~92 ;
wire \cpu|al_unit|Add0~87_sumout ;
wire \cpu|al_unit|ShiftLeft0~22_combout ;
wire \cpu|al_unit|Mux9~1_combout ;
wire \cpu|al_unit|ShiftRight0~8_combout ;
wire \cpu|al_unit|ShiftRight0~9_combout ;
wire \cpu|al_unit|ShiftRight1~28_combout ;
wire \cpu|al_unit|ShiftRight1~29_combout ;
wire \cpu|al_unit|ShiftRight1~27_combout ;
wire \cpu|al_unit|ShiftRight1~30_combout ;
wire \cpu|al_unit|Mux9~0_combout ;
wire \cpu|al_unit|Mux9~3_combout ;
wire \cpu|al_unit|Mux9~2_combout ;
wire \cpu|link|y[22]~50_combout ;
wire \cpu|rf|register[11][22]~q ;
wire \cpu|rf|qb[22]~216_combout ;
wire \cpu|alu_b|y[22]~24_combout ;
wire \cpu|al_unit|Add0~88 ;
wire \cpu|al_unit|Add0~103_sumout ;
wire \cpu|alu_a|y[23]~25_combout ;
wire \cpu|al_unit|ShiftLeft0~24_combout ;
wire \cpu|al_unit|Mux8~1_combout ;
wire \cpu|al_unit|ShiftRight0~12_combout ;
wire \cpu|al_unit|ShiftRight0~13_combout ;
wire \cpu|al_unit|ShiftRight1~31_combout ;
wire \cpu|al_unit|ShiftRight0~14_combout ;
wire \cpu|al_unit|ShiftRight0~11_combout ;
wire \cpu|al_unit|Mux8~0_combout ;
wire \cpu|al_unit|Mux8~3_combout ;
wire \cpu|al_unit|Mux8~2_combout ;
wire \cpu|link|y[23]~34_combout ;
wire \cpu|rf|register[11][23]~q ;
wire \cpu|rf|qb[23]~382_combout ;
wire \cpu|rf|qb[23]~323_combout ;
wire \cpu|al_unit|ShiftRight1~22_combout ;
wire \cpu|al_unit|ShiftRight1~24_combout ;
wire \cpu|al_unit|ShiftRight0~33_combout ;
wire \cpu|al_unit|ShiftRight1~19_combout ;
wire \cpu|al_unit|ShiftRight1~20_combout ;
wire \cpu|al_unit|ShiftRight0~4_combout ;
wire \cpu|al_unit|Mux21~0_combout ;
wire \cpu|al_unit|Mux21~1_combout ;
wire \cpu|al_unit|Mux21~2_combout ;
wire \cpu|al_unit|Mux21~3_combout ;
wire \cpu|link|y[10]~66_combout ;
wire \cpu|rf|register[29][10]~feeder_combout ;
wire \cpu|rf|register[29][10]~q ;
wire \cpu|rf|qb[10]~151_combout ;
wire \cpu|rf|qb[10]~153_combout ;
wire \cpu|rf|qb[10]~152_combout ;
wire \cpu|rf|qb[10]~150_combout ;
wire \cpu|rf|qb[10]~154_combout ;
wire \cpu|rf|qb[10]~147_combout ;
wire \cpu|rf|qb[10]~148_combout ;
wire \cpu|rf|qb[10]~149_combout ;
wire \cpu|rf|qb[10]~155_combout ;
wire \cpu|alu_b|y[10]~12_combout ;
wire \cpu|al_unit|ShiftRight1~42_combout ;
wire \cpu|al_unit|ShiftRight0~35_combout ;
wire \cpu|al_unit|Mux23~1_combout ;
wire \cpu|al_unit|Mux23~0_combout ;
wire \cpu|al_unit|Mux23~2_combout ;
wire \cpu|al_unit|Mux23~3_combout ;
wire \cpu|al_unit|Add0~75_sumout ;
wire \cpu|al_unit|Mux23~4_combout ;
wire \cpu|link|y[8]~62_combout ;
wire \cpu|rf|register[30][8]~q ;
wire \cpu|rf|qb[8]~162_combout ;
wire \cpu|rf|qb[8]~163_combout ;
wire \cpu|rf|qb[8]~161_combout ;
wire \cpu|rf|qb[8]~160_combout ;
wire \cpu|rf|qb[8]~164_combout ;
wire \cpu|rf|qb[8]~157_combout ;
wire \cpu|rf|qb[8]~158_combout ;
wire \cpu|rf|qb[8]~159_combout ;
wire \cpu|rf|qb[8]~165_combout ;
wire \cpu|rf|qb[8]~338_combout ;
wire \cpu|alu_a|y[11]~16_combout ;
wire \cpu|al_unit|Add0~63_sumout ;
wire \cpu|al_unit|s~8_combout ;
wire \cpu|al_unit|Mux20~1_combout ;
wire \cpu|al_unit|ShiftRight1~0_combout ;
wire \cpu|al_unit|ShiftRight1~1_combout ;
wire \cpu|al_unit|ShiftRight1~2_combout ;
wire \cpu|al_unit|ShiftRight0~0_combout ;
wire \cpu|al_unit|Mux20~2_combout ;
wire \cpu|al_unit|Mux20~3_combout ;
wire \cpu|al_unit|Mux20~4_combout ;
wire \cpu|link|y[11]~74_combout ;
wire \cpu|rf|register[10][11]~feeder_combout ;
wire \cpu|rf|register[10][11]~q ;
wire \cpu|rf|qb[11]~126_combout ;
wire \cpu|alu_b|y[11]~10_combout ;
wire \cpu|al_unit|ShiftLeft0~47_combout ;
wire \cpu|al_unit|ShiftLeft0~50_combout ;
wire \cpu|al_unit|s~6_combout ;
wire \cpu|al_unit|ShiftRight0~10_combout ;
wire \cpu|al_unit|Mux17~0_combout ;
wire \cpu|al_unit|Mux17~1_combout ;
wire \cpu|al_unit|Mux17~2_combout ;
wire \cpu|al_unit|Add0~52 ;
wire \cpu|al_unit|Add0~55_sumout ;
wire \cpu|al_unit|Mux17~3_combout ;
wire \cpu|link|y[14]~82_combout ;
wire \cpu|rf|register[9][14]~q ;
wire \cpu|rf|qa[14]~293_combout ;
wire \cpu|rf|qa[14]~340_combout ;
wire \cpu|al_unit|Add0~56 ;
wire \cpu|al_unit|Add0~33_sumout ;
wire \cpu|al_unit|Mux16~1_combout ;
wire \cpu|al_unit|Mux16~2_combout ;
wire \cpu|al_unit|Mux16~4_combout ;
wire \cpu|al_unit|ShiftRight0~15_combout ;
wire \cpu|al_unit|ShiftRight0~29_combout ;
wire \cpu|al_unit|Mux16~5_combout ;
wire \cpu|al_unit|Mux16~6_combout ;
wire \cpu|link|y[15]~102_combout ;
wire \cpu|rf|register[11][15]~q ;
wire \cpu|rf|qa[15]~123_combout ;
wire \cpu|rf|qa[15]~324_combout ;
wire \cpu|al_unit|Add0~34 ;
wire \cpu|al_unit|Add0~41_sumout ;
wire \cpu|al_unit|ShiftRight1~52_combout ;
wire \cpu|al_unit|Mux15~0_combout ;
wire \cpu|al_unit|Mux15~3_combout ;
wire \cpu|al_unit|Mux15~1_combout ;
wire \cpu|al_unit|Mux15~2_combout ;
wire \cpu|link|y[16]~94_combout ;
wire \cpu|rf|register[11][16]~q ;
wire \cpu|rf|qb[16]~74_combout ;
wire \cpu|alu_b|y[16]~19_combout ;
wire \cpu|al_unit|Add0~42 ;
wire \cpu|al_unit|Add0~37_sumout ;
wire \cpu|alu_a|y[17]~13_combout ;
wire \cpu|al_unit|Mux14~1_combout ;
wire \cpu|al_unit|Mux14~2_combout ;
wire \cpu|al_unit|ShiftRight0~28_combout ;
wire \cpu|al_unit|ShiftRight0~27_combout ;
wire \cpu|al_unit|ShiftRight1~54_combout ;
wire \cpu|al_unit|ShiftRight1~55_combout ;
wire \cpu|al_unit|Mux14~0_combout ;
wire \cpu|al_unit|Mux14~5_combout ;
wire \cpu|al_unit|Mux14~3_combout ;
wire \cpu|link|y[17]~98_combout ;
wire \cpu|rf|register[10][17]~q ;
wire \cpu|rf|qb[17]~64_combout ;
wire \cpu|rf|qb[17]~330_combout ;
wire \cpu|al_unit|ShiftRight1~40_combout ;
wire \cpu|al_unit|ShiftRight0~31_combout ;
wire \cpu|al_unit|Mux22~0_combout ;
wire \cpu|al_unit|ShiftRight1~33_combout ;
wire \cpu|al_unit|ShiftRight0~26_combout ;
wire \cpu|al_unit|Mux22~1_combout ;
wire \cpu|alu_a|y[9]~17_combout ;
wire \cpu|al_unit|s~9_combout ;
wire \cpu|al_unit|Mux22~2_combout ;
wire \cpu|al_unit|Add0~67_sumout ;
wire \cpu|al_unit|Mux22~3_combout ;
wire \cpu|link|y[9]~70_combout ;
wire \cpu|rf|register[24][9]~q ;
wire \cpu|rf|qb[9]~140_combout ;
wire \cpu|rf|qb[9]~141_combout ;
wire \cpu|rf|qb[9]~143_combout ;
wire \cpu|rf|qb[9]~142_combout ;
wire \cpu|rf|qb[9]~144_combout ;
wire \cpu|rf|qb[9]~137_combout ;
wire \cpu|rf|qb[9]~138_combout ;
wire \cpu|rf|qb[9]~139_combout ;
wire \cpu|rf|qb[9]~145_combout ;
wire \cpu|alu_b|y[9]~11_combout ;
wire \cpu|al_unit|ShiftLeft0~44_combout ;
wire \cpu|al_unit|ShiftLeft0~46_combout ;
wire \cpu|al_unit|ShiftLeft0~48_combout ;
wire \cpu|al_unit|Mux13~1_combout ;
wire \cpu|al_unit|ShiftRight0~7_combout ;
wire \cpu|al_unit|ShiftRight1~26_combout ;
wire \cpu|al_unit|ShiftRight1~56_combout ;
wire \cpu|al_unit|ShiftRight0~5_combout ;
wire \cpu|al_unit|Mux13~0_combout ;
wire \cpu|al_unit|Mux13~3_combout ;
wire \cpu|al_unit|Add0~47_sumout ;
wire \cpu|al_unit|Mux13~2_combout ;
wire \cpu|link|y[18]~90_combout ;
wire \cpu|rf|register[10][18]~q ;
wire \cpu|rf|qa[18]~283_combout ;
wire \cpu|alu_a|y[18]~8_combout ;
wire \cpu|rf|qa[7]~308_combout ;
wire \cpu|rf|qa[7]~309_combout ;
wire \cpu|rf|qa[7]~307_combout ;
wire \cpu|rf|qa[7]~310_combout ;
wire \cpu|rf|qa[7]~311_combout ;
wire \cpu|rf|qa[7]~305_combout ;
wire \cpu|rf|qa[7]~306_combout ;
wire \cpu|rf|qa[7]~304_combout ;
wire \cpu|rf|qa[7]~312_combout ;
wire \cpu|alu_a|y[7]~10_combout ;
wire \cpu|alu_a|y[6]~11_combout ;
wire \cpu|al_unit|ShiftLeft0~16_combout ;
wire \cpu|al_unit|Mux16~0_combout ;
wire \cpu|al_unit|Mux24~3_combout ;
wire \cpu|al_unit|ShiftRight1~32_combout ;
wire \cpu|al_unit|Mux24~4_combout ;
wire \cpu|al_unit|Mux24~5_combout ;
wire \cpu|al_unit|Mux26~0_combout ;
wire \cpu|al_unit|Mux26~1_combout ;
wire \cpu|al_unit|Mux26~2_combout ;
wire \cpu|al_unit|Mux26~3_combout ;
wire \dmem|io_output_regx2|Decoder0~5_combout ;
wire \cpu|al_unit|ShiftLeft0~31_combout ;
wire \cpu|al_unit|Mux30~1_combout ;
wire \cpu|al_unit|ShiftLeft0~19_combout ;
wire \cpu|al_unit|Mux30~5_combout ;
wire \cpu|al_unit|Mux30~3_combout ;
wire \cpu|al_unit|Mux30~2_combout ;
wire \cpu|al_unit|Mux30~6_combout ;
wire \cpu|rf|qa[0]~335_combout ;
wire \cpu|al_unit|Add0~135_combout ;
wire \cpu|al_unit|Add0~138_cout ;
wire \cpu|al_unit|Add0~26 ;
wire \cpu|al_unit|Add0~29_sumout ;
wire \cpu|al_unit|Mux30~10_combout ;
wire \cpu|al_unit|Mux30~4_combout ;
wire \cpu|al_unit|Mux30~8_combout ;
wire \cpu|al_unit|Mux30~7_combout ;
wire \cpu|al_unit|Mux29~2_combout ;
wire \cpu|al_unit|Mux30~9_combout ;
wire \cpu|al_unit|Mux30~12_combout ;
wire \cpu|al_unit|Mux30~11_combout ;
wire \cpu|al_unit|Mux30~0_combout ;
wire \cpu|al_unit|Mux30~13_combout ;
wire \cpu|al_unit|Equal0~3_combout ;
wire \cpu|al_unit|Equal0~2_combout ;
wire \cpu|al_unit|Equal0~4_combout ;
wire \cpu|al_unit|Equal0~5_combout ;
wire \cpu|al_unit|Equal0~0_combout ;
wire \cpu|al_unit|Equal0~1_combout ;
wire \cpu|al_unit|Equal0~6_combout ;
wire \cpu|cu|pcsource[0]~1_combout ;
wire \cpu|nextpc|Mux30~0_combout ;
wire \dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ;
wire \in_port1[1]~input_o ;
wire \in_port0[1]~input_o ;
wire \dmem|io_input_regx2|io_imput_mux2x32|Selector1~0_combout ;
wire \cpu|link|y[1]~5_combout ;
wire \cpu|rf|register[1][1]~feeder_combout ;
wire \cpu|rf|register[1][1]~q ;
wire \cpu|rf|qb[1]~178_combout ;
wire \cpu|rf|qb[1]~179_combout ;
wire \cpu|rf|qb[1]~177_combout ;
wire \cpu|rf|qb[1]~181_combout ;
wire \cpu|rf|qb[1]~182_combout ;
wire \cpu|rf|qb[1]~180_combout ;
wire \cpu|rf|qb[1]~183_combout ;
wire \cpu|rf|qb[1]~184_combout ;
wire \cpu|rf|qb[1]~185_combout ;
wire \cpu|al_unit|Add0~140_combout ;
wire \cpu|al_unit|Add0~30 ;
wire \cpu|al_unit|Add0~5_sumout ;
wire \cpu|al_unit|Mux29~6_combout ;
wire \cpu|al_unit|Mux29~4_combout ;
wire \cpu|al_unit|Mux29~3_combout ;
wire \cpu|al_unit|Mux29~5_combout ;
wire \cpu|al_unit|ShiftRight1~21_combout ;
wire \cpu|al_unit|ShiftLeft0~0_combout ;
wire \cpu|al_unit|Mux29~0_combout ;
wire \cpu|al_unit|Mux29~1_combout ;
wire \cpu|al_unit|Mux29~7_combout ;
wire \in_port1[2]~input_o ;
wire \in_port0[2]~input_o ;
wire \dmem|io_input_regx2|io_imput_mux2x32|Selector2~0_combout ;
wire \cpu|link|y[2]~4_combout ;
wire \cpu|rf|register[18][2]~q ;
wire \cpu|rf|qa[2]~19_combout ;
wire \cpu|rf|qa[2]~18_combout ;
wire \cpu|rf|qa[2]~17_combout ;
wire \cpu|rf|qa[2]~20_combout ;
wire \cpu|rf|qa[2]~21_combout ;
wire \cpu|rf|qa[2]~15_combout ;
wire \cpu|rf|qa[2]~16_combout ;
wire \cpu|rf|qa[2]~14_combout ;
wire \cpu|rf|qa[2]~22_combout ;
wire \cpu|alu_a|y[2]~1_combout ;
wire \cpu|al_unit|Mux24~0_combout ;
wire \cpu|al_unit|ShiftRight1~3_combout ;
wire \cpu|al_unit|ShiftLeft0~1_combout ;
wire \cpu|al_unit|Mux28~0_combout ;
wire \cpu|al_unit|Mux28~1_combout ;
wire \cpu|al_unit|Mux28~2_combout ;
wire \cpu|rf|qa[3]~1_combout ;
wire \cpu|rf|qa[3]~327_combout ;
wire \cpu|al_unit|Add0~132_combout ;
wire \cpu|al_unit|Add0~6 ;
wire \cpu|al_unit|Add0~1_sumout ;
wire \cpu|al_unit|Mux28~3_combout ;
wire \cpu|al_unit|Mux28~4_combout ;
wire \in_port1[3]~input_o ;
wire \in_port0[3]~input_o ;
wire \dmem|io_input_regx2|io_imput_mux2x32|Selector3~0_combout ;
wire \cpu|link|y[3]~3_combout ;
wire \cpu|rf|register[24][3]~q ;
wire \cpu|rf|qa[3]~7_combout ;
wire \cpu|rf|qa[3]~8_combout ;
wire \cpu|rf|qa[3]~9_combout ;
wire \cpu|rf|qa[3]~10_combout ;
wire \cpu|rf|qa[3]~11_combout ;
wire \cpu|rf|qa[3]~3_combout ;
wire \cpu|rf|qa[3]~6_combout ;
wire \cpu|rf|qa[3]~2_combout ;
wire \cpu|rf|qa[3]~12_combout ;
wire \cpu|alu_a|y[3]~0_combout ;
wire \cpu|al_unit|Mux31~0_combout ;
wire \cpu|al_unit|ShiftRight0~23_combout ;
wire \cpu|al_unit|ShiftRight1~41_combout ;
wire \cpu|al_unit|ShiftRight0~24_combout ;
wire \cpu|al_unit|ShiftRight0~25_combout ;
wire \cpu|al_unit|Mux31~1_combout ;
wire \cpu|al_unit|Add0~25_sumout ;
wire \cpu|al_unit|Mux31~2_combout ;
wire \cpu|nextpc|Mux31~0_combout ;
wire \in_port0[0]~input_o ;
wire \dmem|io_input_regx2|in_reg0[0]~feeder_combout ;
wire \in_port1[0]~input_o ;
wire \dmem|io_input_regx2|io_imput_mux2x32|Selector0~0_combout ;
wire \cpu|link|y[0]~2_combout ;
wire \cpu|rf|register[3][0]~q ;
wire \cpu|rf|qa[0]~35_combout ;
wire \cpu|rf|qa[0]~36_combout ;
wire \cpu|rf|qa[0]~34_combout ;
wire \cpu|rf|qa[0]~38_combout ;
wire \cpu|rf|qa[0]~39_combout ;
wire \cpu|rf|qa[0]~37_combout ;
wire \cpu|rf|qa[0]~40_combout ;
wire \cpu|rf|qa[0]~41_combout ;
wire \cpu|rf|qa[0]~42_combout ;
wire \cpu|alu_a|y[0]~5_combout ;
wire \cpu|al_unit|ShiftLeft0~29_combout ;
wire \cpu|al_unit|ShiftLeft0~30_combout ;
wire \cpu|al_unit|s~4_combout ;
wire \cpu|al_unit|Mux27~0_combout ;
wire \cpu|al_unit|Mux27~1_combout ;
wire \cpu|al_unit|Mux27~2_combout ;
wire \cpu|rf|qa[4]~331_combout ;
wire \cpu|al_unit|Add0~2 ;
wire \cpu|al_unit|Add0~21_sumout ;
wire \cpu|al_unit|Mux27~3_combout ;
wire \cpu|link|y[4]~8_combout ;
wire \cpu|rf|register[8][4]~q ;
wire \cpu|rf|qb[4]~364_combout ;
wire \cpu|rf|qb[4]~44_combout ;
wire \cpu|al_unit|Add0~134_combout ;
wire \cpu|al_unit|Add0~22 ;
wire \cpu|al_unit|Add0~18 ;
wire \cpu|al_unit|Add0~9_sumout ;
wire \cpu|al_unit|Mux25~0_combout ;
wire \cpu|al_unit|Mux25~1_combout ;
wire \cpu|al_unit|s~1_combout ;
wire \cpu|al_unit|Mux25~2_combout ;
wire \cpu|al_unit|Mux25~3_combout ;
wire \cpu|link|y[6]~7_combout ;
wire \cpu|rf|register[12][6]~q ;
wire \cpu|rf|qb[6]~35_combout ;
wire \cpu|rf|qb[6]~36_combout ;
wire \cpu|rf|qb[6]~37_combout ;
wire \cpu|rf|qb[6]~40_combout ;
wire \cpu|rf|qb[6]~38_combout ;
wire \cpu|rf|qb[6]~41_combout ;
wire \cpu|rf|qb[6]~39_combout ;
wire \cpu|rf|qb[6]~42_combout ;
wire \cpu|rf|qb[6]~43_combout ;
wire \cpu|alu_b|y[6]~2_combout ;
wire \cpu|al_unit|Add0~10 ;
wire \cpu|al_unit|Add0~13_sumout ;
wire \cpu|al_unit|Mux24~6_combout ;
wire \cpu|al_unit|Mux24~7_combout ;
wire \cpu|al_unit|s~2_combout ;
wire \cpu|al_unit|Mux24~8_combout ;
wire \cpu|al_unit|Mux24~9_combout ;
wire \cpu|link|y[7]~9_combout ;
wire \cpu|rf|register[10][7]~feeder_combout ;
wire \cpu|rf|register[10][7]~q ;
wire \cpu|rf|qa[7]~303_combout ;
wire \cpu|rf|qa[7]~330_combout ;
wire \cpu|nextpc|Mux24~0_combout ;
wire \cpu|ip|q[7]~5_combout ;
wire \cpu|ip|q[7]~_wirecell_combout ;
wire \cpu|Add1~17_sumout ;
wire \cpu|nextpc|Mux25~0_combout ;
wire \cpu|ip|q[6]~4_combout ;
wire \cpu|ip|q[6]~_wirecell_combout ;
wire \cpu|link|y[3]~0_combout ;
wire \cpu|link|y[5]~6_combout ;
wire \cpu|rf|register[14][5]~q ;
wire \cpu|rf|qa[5]~244_combout ;
wire \cpu|rf|qa[5]~245_combout ;
wire \cpu|rf|qa[5]~246_combout ;
wire \cpu|rf|qa[5]~249_combout ;
wire \cpu|rf|qa[5]~247_combout ;
wire \cpu|rf|qa[5]~248_combout ;
wire \cpu|rf|qa[5]~250_combout ;
wire \cpu|rf|qa[5]~251_combout ;
wire \cpu|rf|qa[5]~252_combout ;
wire \cpu|rf|qa[5]~323_combout ;
wire \cpu|Add1~13_sumout ;
wire \cpu|nextpc|Mux26~0_combout ;
wire \cpu|ip|q[5]~3_combout ;
wire \cpu|ip|q[5]~_wirecell_combout ;
wire \cpu|rf|qa[4]~334_combout ;
wire \cpu|Add1~9_sumout ;
wire \cpu|nextpc|Mux27~0_combout ;
wire \cpu|ip|q[4]~_wirecell_combout ;
wire \cpu|Add1~5_sumout ;
wire \cpu|rf|qa[3]~333_combout ;
wire \cpu|nextpc|Mux28~0_combout ;
wire \cpu|ip|q[3]~_wirecell_combout ;
wire \cpu|Add1~1_sumout ;
wire \cpu|rf|qa[2]~332_combout ;
wire \cpu|nextpc|Mux29~0_combout ;
wire \cpu|ip|q[2]~_wirecell_combout ;
wire \cpu|rf|Equal1~0_combout ;
wire \cpu|rf|qb[0]~13_combout ;
wire \dmem|io_output_regx2|Decoder0~0_combout ;
wire \dmem|io_output_regx2|Decoder0~1_combout ;
wire \dmem|io_output_regx2|out_port0[3]~feeder_combout ;
wire \dmem|io_output_regx2|out_port0[4]~feeder_combout ;
wire \dmem|io_output_regx2|out_port0[17]~feeder_combout ;
wire \dmem|io_output_regx2|out_port0[23]~feeder_combout ;
wire \dmem|io_output_regx2|Decoder0~2_combout ;
wire \dmem|write_datamem_enable~0_combout ;
wire \dmem|io_output_regx2|Decoder0~3_combout ;
wire \dmem|io_output_regx2|out_port1[12]~feeder_combout ;
wire \dmem|io_output_regx2|out_port1[23]~feeder_combout ;
wire \dmem|io_output_regx2|out_port1[25]~feeder_combout ;
wire \dmem|io_output_regx2|Decoder0~4_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~110_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~111_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_27~14_cout ;
wire \Div2|auto_generated|divider|divider|op_27~6 ;
wire \Div2|auto_generated|divider|divider|op_27~18 ;
wire \Div2|auto_generated|divider|divider|op_27~22 ;
wire \Div2|auto_generated|divider|divider|op_27~25_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~108_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~109_combout ;
wire \Div2|auto_generated|divider|divider|op_27~26 ;
wire \Div2|auto_generated|divider|divider|op_27~10_cout ;
wire \Div2|auto_generated|divider|divider|op_27~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~106_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~107_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~104_combout ;
wire \Div2|auto_generated|divider|divider|op_27~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~100_combout ;
wire \Div2|auto_generated|divider|divider|op_27~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_27~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_28~18_cout ;
wire \Div2|auto_generated|divider|divider|op_28~6 ;
wire \Div2|auto_generated|divider|divider|op_28~10 ;
wire \Div2|auto_generated|divider|divider|op_28~22 ;
wire \Div2|auto_generated|divider|divider|op_28~26 ;
wire \Div2|auto_generated|divider|divider|op_28~14_cout ;
wire \Div2|auto_generated|divider|divider|op_28~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[20]~96_combout ;
wire \Div2|auto_generated|divider|divider|op_28~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_28~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_29~22_cout ;
wire \Div2|auto_generated|divider|divider|op_29~6 ;
wire \Div2|auto_generated|divider|divider|op_29~10 ;
wire \Div2|auto_generated|divider|divider|op_29~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[22]~103_combout ;
wire \Div2|auto_generated|divider|divider|op_28~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[22]~105_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[21]~101_combout ;
wire \Div2|auto_generated|divider|divider|op_28~21_sumout ;
wire \Div2|auto_generated|divider|divider|op_29~14 ;
wire \Div2|auto_generated|divider|divider|op_29~26 ;
wire \Div2|auto_generated|divider|divider|op_29~18_cout ;
wire \Div2|auto_generated|divider|divider|op_29~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[32]~95_combout ;
wire \Div2|auto_generated|divider|divider|op_29~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~99_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~102_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~97_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[25]~92_combout ;
wire \Div2|auto_generated|divider|divider|op_29~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_29~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_30~26_cout ;
wire \Div2|auto_generated|divider|divider|op_30~6 ;
wire \Div2|auto_generated|divider|divider|op_30~10 ;
wire \Div2|auto_generated|divider|divider|op_30~14 ;
wire \Div2|auto_generated|divider|divider|op_30~18 ;
wire \Div2|auto_generated|divider|divider|op_30~22_cout ;
wire \Div2|auto_generated|divider|divider|op_30~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_30~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[32]~98_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[31]~93_combout ;
wire \Div2|auto_generated|divider|divider|op_30~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[30]~88_combout ;
wire \Div2|auto_generated|divider|divider|op_30~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_30~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_31~14_cout ;
wire \Div2|auto_generated|divider|divider|op_31~6 ;
wire \Div2|auto_generated|divider|divider|op_31~18 ;
wire \Div2|auto_generated|divider|divider|op_31~22 ;
wire \Div2|auto_generated|divider|divider|op_31~26 ;
wire \Div2|auto_generated|divider|divider|op_31~10_cout ;
wire \Div2|auto_generated|divider|divider|op_31~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[37]~91_combout ;
wire \Div2|auto_generated|divider|divider|op_31~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[37]~94_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[36]~89_combout ;
wire \Div2|auto_generated|divider|divider|op_31~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[35]~84_combout ;
wire \Div2|auto_generated|divider|divider|op_31~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_31~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_32~18_cout ;
wire \Div2|auto_generated|divider|divider|op_32~6 ;
wire \Div2|auto_generated|divider|divider|op_32~10 ;
wire \Div2|auto_generated|divider|divider|op_32~22 ;
wire \Div2|auto_generated|divider|divider|op_32~26 ;
wire \Div2|auto_generated|divider|divider|op_32~14_cout ;
wire \Div2|auto_generated|divider|divider|op_32~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[41]~85_combout ;
wire \Div2|auto_generated|divider|divider|op_32~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[40]~80_combout ;
wire \Div2|auto_generated|divider|divider|op_32~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_32~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_3~22_cout ;
wire \Div2|auto_generated|divider|divider|op_3~6 ;
wire \Div2|auto_generated|divider|divider|op_3~10 ;
wire \Div2|auto_generated|divider|divider|op_3~14 ;
wire \Div2|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div2|auto_generated|divider|divider|op_32~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[42]~87_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[42]~90_combout ;
wire \Div2|auto_generated|divider|divider|op_3~26 ;
wire \Div2|auto_generated|divider|divider|op_3~18_cout ;
wire \Div2|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[47]~83_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[47]~86_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[46]~81_combout ;
wire \Div2|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[45]~76_combout ;
wire \Div2|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~26_cout ;
wire \Div2|auto_generated|divider|divider|op_4~6 ;
wire \Div2|auto_generated|divider|divider|op_4~10 ;
wire \Div2|auto_generated|divider|divider|op_4~14 ;
wire \Div2|auto_generated|divider|divider|op_4~18 ;
wire \Div2|auto_generated|divider|divider|op_4~22_cout ;
wire \Div2|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[52]~79_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[52]~82_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[51]~77_combout ;
wire \Div2|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[50]~72_combout ;
wire \Div2|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~14_cout ;
wire \Div2|auto_generated|divider|divider|op_5~6 ;
wire \Div2|auto_generated|divider|divider|op_5~18 ;
wire \Div2|auto_generated|divider|divider|op_5~22 ;
wire \Div2|auto_generated|divider|divider|op_5~26 ;
wire \Div2|auto_generated|divider|divider|op_5~10_cout ;
wire \Div2|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[57]~75_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[57]~78_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[56]~73_combout ;
wire \Div2|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[55]~68_combout ;
wire \Div2|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_6~18_cout ;
wire \Div2|auto_generated|divider|divider|op_6~6 ;
wire \Div2|auto_generated|divider|divider|op_6~10 ;
wire \Div2|auto_generated|divider|divider|op_6~22 ;
wire \Div2|auto_generated|divider|divider|op_6~26 ;
wire \Div2|auto_generated|divider|divider|op_6~14_cout ;
wire \Div2|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[61]~69_combout ;
wire \Div2|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[60]~64_combout ;
wire \Div2|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_6~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_7~22_cout ;
wire \Div2|auto_generated|divider|divider|op_7~6 ;
wire \Div2|auto_generated|divider|divider|op_7~10 ;
wire \Div2|auto_generated|divider|divider|op_7~14 ;
wire \Div2|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div2|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[62]~71_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[62]~74_combout ;
wire \Div2|auto_generated|divider|divider|op_7~26 ;
wire \Div2|auto_generated|divider|divider|op_7~18_cout ;
wire \Div2|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[67]~67_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[67]~70_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[66]~65_combout ;
wire \Div2|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[65]~60_combout ;
wire \Div2|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_8~26_cout ;
wire \Div2|auto_generated|divider|divider|op_8~6 ;
wire \Div2|auto_generated|divider|divider|op_8~10 ;
wire \Div2|auto_generated|divider|divider|op_8~14 ;
wire \Div2|auto_generated|divider|divider|op_8~18 ;
wire \Div2|auto_generated|divider|divider|op_8~22_cout ;
wire \Div2|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[72]~63_combout ;
wire \Div2|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[72]~66_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[71]~61_combout ;
wire \Div2|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[70]~56_combout ;
wire \Div2|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_8~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_9~14_cout ;
wire \Div2|auto_generated|divider|divider|op_9~6 ;
wire \Div2|auto_generated|divider|divider|op_9~18 ;
wire \Div2|auto_generated|divider|divider|op_9~22 ;
wire \Div2|auto_generated|divider|divider|op_9~26 ;
wire \Div2|auto_generated|divider|divider|op_9~10_cout ;
wire \Div2|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[77]~59_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[77]~62_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[76]~57_combout ;
wire \Div2|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[75]~52_combout ;
wire \Div2|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_9~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_10~18_cout ;
wire \Div2|auto_generated|divider|divider|op_10~6 ;
wire \Div2|auto_generated|divider|divider|op_10~10 ;
wire \Div2|auto_generated|divider|divider|op_10~22 ;
wire \Div2|auto_generated|divider|divider|op_10~26 ;
wire \Div2|auto_generated|divider|divider|op_10~14_cout ;
wire \Div2|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[82]~55_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[82]~58_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[81]~53_combout ;
wire \Div2|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[80]~48_combout ;
wire \Div2|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_10~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_11~22_cout ;
wire \Div2|auto_generated|divider|divider|op_11~6 ;
wire \Div2|auto_generated|divider|divider|op_11~10 ;
wire \Div2|auto_generated|divider|divider|op_11~14 ;
wire \Div2|auto_generated|divider|divider|op_11~26 ;
wire \Div2|auto_generated|divider|divider|op_11~18_cout ;
wire \Div2|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[86]~49_combout ;
wire \Div2|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[85]~44_combout ;
wire \Div2|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_11~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_12~26_cout ;
wire \Div2|auto_generated|divider|divider|op_12~6 ;
wire \Div2|auto_generated|divider|divider|op_12~10 ;
wire \Div2|auto_generated|divider|divider|op_12~14 ;
wire \Div2|auto_generated|divider|divider|op_12~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[87]~51_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[87]~54_combout ;
wire \Div2|auto_generated|divider|divider|op_12~18 ;
wire \Div2|auto_generated|divider|divider|op_12~22_cout ;
wire \Div2|auto_generated|divider|divider|op_12~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[92]~47_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[92]~50_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[91]~45_combout ;
wire \Div2|auto_generated|divider|divider|op_12~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[90]~40_combout ;
wire \Div2|auto_generated|divider|divider|op_12~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_12~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_14~14_cout ;
wire \Div2|auto_generated|divider|divider|op_14~6 ;
wire \Div2|auto_generated|divider|divider|op_14~18 ;
wire \Div2|auto_generated|divider|divider|op_14~22 ;
wire \Div2|auto_generated|divider|divider|op_14~26 ;
wire \Div2|auto_generated|divider|divider|op_14~10_cout ;
wire \Div2|auto_generated|divider|divider|op_14~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_14~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[97]~43_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[97]~46_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[96]~41_combout ;
wire \Div2|auto_generated|divider|divider|op_14~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[95]~36_combout ;
wire \Div2|auto_generated|divider|divider|op_14~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_14~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_15~18_cout ;
wire \Div2|auto_generated|divider|divider|op_15~6 ;
wire \Div2|auto_generated|divider|divider|op_15~10 ;
wire \Div2|auto_generated|divider|divider|op_15~22 ;
wire \Div2|auto_generated|divider|divider|op_15~26 ;
wire \Div2|auto_generated|divider|divider|op_15~14_cout ;
wire \Div2|auto_generated|divider|divider|op_15~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[101]~37_combout ;
wire \Div2|auto_generated|divider|divider|op_15~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[100]~32_combout ;
wire \Div2|auto_generated|divider|divider|op_15~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_15~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_16~22_cout ;
wire \Div2|auto_generated|divider|divider|op_16~6 ;
wire \Div2|auto_generated|divider|divider|op_16~10 ;
wire \Div2|auto_generated|divider|divider|op_16~14 ;
wire \Div2|auto_generated|divider|divider|op_16~25_sumout ;
wire \Div2|auto_generated|divider|divider|op_15~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[102]~39_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[102]~42_combout ;
wire \Div2|auto_generated|divider|divider|op_16~26 ;
wire \Div2|auto_generated|divider|divider|op_16~18_cout ;
wire \Div2|auto_generated|divider|divider|op_16~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[107]~35_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[107]~38_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[106]~33_combout ;
wire \Div2|auto_generated|divider|divider|op_16~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[105]~28_combout ;
wire \Div2|auto_generated|divider|divider|op_16~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_16~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_17~26_cout ;
wire \Div2|auto_generated|divider|divider|op_17~6 ;
wire \Div2|auto_generated|divider|divider|op_17~10 ;
wire \Div2|auto_generated|divider|divider|op_17~14 ;
wire \Div2|auto_generated|divider|divider|op_17~18 ;
wire \Div2|auto_generated|divider|divider|op_17~22_cout ;
wire \Div2|auto_generated|divider|divider|op_17~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_17~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[112]~31_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[112]~34_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[111]~29_combout ;
wire \Div2|auto_generated|divider|divider|op_17~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[110]~24_combout ;
wire \Div2|auto_generated|divider|divider|op_17~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_17~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_18~14_cout ;
wire \Div2|auto_generated|divider|divider|op_18~6 ;
wire \Div2|auto_generated|divider|divider|op_18~18 ;
wire \Div2|auto_generated|divider|divider|op_18~22 ;
wire \Div2|auto_generated|divider|divider|op_18~26 ;
wire \Div2|auto_generated|divider|divider|op_18~10_cout ;
wire \Div2|auto_generated|divider|divider|op_18~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[117]~27_combout ;
wire \Div2|auto_generated|divider|divider|op_18~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[117]~30_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[116]~25_combout ;
wire \Div2|auto_generated|divider|divider|op_18~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[115]~19_combout ;
wire \Div2|auto_generated|divider|divider|op_18~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_18~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_19~18_cout ;
wire \Div2|auto_generated|divider|divider|op_19~6 ;
wire \Div2|auto_generated|divider|divider|op_19~10 ;
wire \Div2|auto_generated|divider|divider|op_19~22 ;
wire \Div2|auto_generated|divider|divider|op_19~26 ;
wire \Div2|auto_generated|divider|divider|op_19~14_cout ;
wire \Div2|auto_generated|divider|divider|op_19~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_19~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[127]~18_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[122]~23_combout ;
wire \Div2|auto_generated|divider|divider|op_19~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[122]~26_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[121]~20_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[120]~13_combout ;
wire \Div2|auto_generated|divider|divider|op_19~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_19~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_20~22_cout ;
wire \Div2|auto_generated|divider|divider|op_20~6 ;
wire \Div2|auto_generated|divider|divider|op_20~10 ;
wire \Div2|auto_generated|divider|divider|op_20~14 ;
wire \Div2|auto_generated|divider|divider|op_20~26 ;
wire \Div2|auto_generated|divider|divider|op_20~18_cout ;
wire \Div2|auto_generated|divider|divider|op_20~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_20~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[127]~21_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[126]~14_combout ;
wire \Div2|auto_generated|divider|divider|op_20~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[125]~9_combout ;
wire \Div2|auto_generated|divider|divider|op_20~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_20~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_21~26_cout ;
wire \Div2|auto_generated|divider|divider|op_21~6 ;
wire \Div2|auto_generated|divider|divider|op_21~10 ;
wire \Div2|auto_generated|divider|divider|op_21~14 ;
wire \Div2|auto_generated|divider|divider|op_21~18 ;
wire \Div2|auto_generated|divider|divider|op_21~22_cout ;
wire \Div2|auto_generated|divider|divider|op_21~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[132]~12_combout ;
wire \Div2|auto_generated|divider|divider|op_21~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[132]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[131]~10_combout ;
wire \Div2|auto_generated|divider|divider|op_21~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[130]~5_combout ;
wire \Div2|auto_generated|divider|divider|op_21~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_21~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_22~26_cout ;
wire \Div2|auto_generated|divider|divider|op_22~22 ;
wire \Div2|auto_generated|divider|divider|op_22~10 ;
wire \Div2|auto_generated|divider|divider|op_22~14 ;
wire \Div2|auto_generated|divider|divider|op_22~18 ;
wire \Div2|auto_generated|divider|divider|op_22~6_cout ;
wire \Div2|auto_generated|divider|divider|op_22~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_22~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[137]~8_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[137]~11_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[136]~6_combout ;
wire \Div2|auto_generated|divider|divider|op_22~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[135]~1_combout ;
wire \Div2|auto_generated|divider|divider|op_22~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_22~21_sumout ;
wire \Div2|auto_generated|divider|divider|op_23~26_cout ;
wire \Div2|auto_generated|divider|divider|op_23~22 ;
wire \Div2|auto_generated|divider|divider|op_23~18 ;
wire \Div2|auto_generated|divider|divider|op_23~10 ;
wire \Div2|auto_generated|divider|divider|op_23~14 ;
wire \Div2|auto_generated|divider|divider|op_23~6_cout ;
wire \Div2|auto_generated|divider|divider|op_23~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_23~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[147]~0_combout ;
wire \Div2|auto_generated|divider|divider|op_23~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[142]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[142]~7_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[141]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[140]~16_combout ;
wire \Div2|auto_generated|divider|divider|op_23~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_23~21_sumout ;
wire \Div2|auto_generated|divider|divider|op_25~26_cout ;
wire \Div2|auto_generated|divider|divider|op_25~22 ;
wire \Div2|auto_generated|divider|divider|op_25~18 ;
wire \Div2|auto_generated|divider|divider|op_25~14 ;
wire \Div2|auto_generated|divider|divider|op_25~10 ;
wire \Div2|auto_generated|divider|divider|op_25~6_cout ;
wire \Div2|auto_generated|divider|divider|op_25~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_25~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[147]~3_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[146]~17_combout ;
wire \Div2|auto_generated|divider|divider|op_25~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[145]~22_combout ;
wire \Div2|auto_generated|divider|divider|op_25~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_25~21_sumout ;
wire \Div2|auto_generated|divider|divider|op_26~26_cout ;
wire \Div2|auto_generated|divider|divider|op_26~22_cout ;
wire \Div2|auto_generated|divider|divider|op_26~18_cout ;
wire \Div2|auto_generated|divider|divider|op_26~14_cout ;
wire \Div2|auto_generated|divider|divider|op_26~10_cout ;
wire \Div2|auto_generated|divider|divider|op_26~6_cout ;
wire \Div2|auto_generated|divider|divider|op_26~1_sumout ;
wire \Add5~2_combout ;
wire \Add5~0_combout ;
wire \Add5~1_combout ;
wire \s4|WideOr6~0_combout ;
wire \s4|WideOr5~0_combout ;
wire \s4|WideOr4~0_combout ;
wire \s4|WideOr3~0_combout ;
wire \s4|WideOr2~0_combout ;
wire \s4|WideOr1~0_combout ;
wire \s4|WideOr0~0_combout ;
wire \s5|WideOr6~0_combout ;
wire \s5|WideOr5~0_combout ;
wire \s5|WideOr4~0_combout ;
wire \s5|WideOr3~0_combout ;
wire \s5|WideOr2~0_combout ;
wire \s5|WideOr1~0_combout ;
wire \s5|WideOr0~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~108_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~109_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~110_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~111_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_27~14_cout ;
wire \Div1|auto_generated|divider|divider|op_27~6 ;
wire \Div1|auto_generated|divider|divider|op_27~18 ;
wire \Div1|auto_generated|divider|divider|op_27~22 ;
wire \Div1|auto_generated|divider|divider|op_27~26 ;
wire \Div1|auto_generated|divider|divider|op_27~10_cout ;
wire \Div1|auto_generated|divider|divider|op_27~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_27~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~106_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~107_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~104_combout ;
wire \Div1|auto_generated|divider|divider|op_27~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~100_combout ;
wire \Div1|auto_generated|divider|divider|op_27~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_27~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_28~18_cout ;
wire \Div1|auto_generated|divider|divider|op_28~6 ;
wire \Div1|auto_generated|divider|divider|op_28~10 ;
wire \Div1|auto_generated|divider|divider|op_28~22 ;
wire \Div1|auto_generated|divider|divider|op_28~26 ;
wire \Div1|auto_generated|divider|divider|op_28~14_cout ;
wire \Div1|auto_generated|divider|divider|op_28~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~101_combout ;
wire \Div1|auto_generated|divider|divider|op_28~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~96_combout ;
wire \Div1|auto_generated|divider|divider|op_28~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_28~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_29~22_cout ;
wire \Div1|auto_generated|divider|divider|op_29~6 ;
wire \Div1|auto_generated|divider|divider|op_29~10 ;
wire \Div1|auto_generated|divider|divider|op_29~14 ;
wire \Div1|auto_generated|divider|divider|op_29~25_sumout ;
wire \Div1|auto_generated|divider|divider|op_28~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~103_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~105_combout ;
wire \Div1|auto_generated|divider|divider|op_29~26 ;
wire \Div1|auto_generated|divider|divider|op_29~18_cout ;
wire \Div1|auto_generated|divider|divider|op_29~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[27]~99_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[27]~102_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[26]~97_combout ;
wire \Div1|auto_generated|divider|divider|op_29~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[25]~92_combout ;
wire \Div1|auto_generated|divider|divider|op_29~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_29~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_30~26_cout ;
wire \Div1|auto_generated|divider|divider|op_30~6 ;
wire \Div1|auto_generated|divider|divider|op_30~10 ;
wire \Div1|auto_generated|divider|divider|op_30~14 ;
wire \Div1|auto_generated|divider|divider|op_30~18 ;
wire \Div1|auto_generated|divider|divider|op_30~22_cout ;
wire \Div1|auto_generated|divider|divider|op_30~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_30~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[37]~91_combout ;
wire \Div1|auto_generated|divider|divider|op_30~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[32]~95_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[32]~98_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[31]~93_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[30]~88_combout ;
wire \Div1|auto_generated|divider|divider|op_30~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_30~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_31~14_cout ;
wire \Div1|auto_generated|divider|divider|op_31~6 ;
wire \Div1|auto_generated|divider|divider|op_31~18 ;
wire \Div1|auto_generated|divider|divider|op_31~22 ;
wire \Div1|auto_generated|divider|divider|op_31~26 ;
wire \Div1|auto_generated|divider|divider|op_31~10_cout ;
wire \Div1|auto_generated|divider|divider|op_31~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_31~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[37]~94_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[36]~89_combout ;
wire \Div1|auto_generated|divider|divider|op_31~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[35]~84_combout ;
wire \Div1|auto_generated|divider|divider|op_31~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_31~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_32~18_cout ;
wire \Div1|auto_generated|divider|divider|op_32~6 ;
wire \Div1|auto_generated|divider|divider|op_32~10 ;
wire \Div1|auto_generated|divider|divider|op_32~22 ;
wire \Div1|auto_generated|divider|divider|op_32~26 ;
wire \Div1|auto_generated|divider|divider|op_32~14_cout ;
wire \Div1|auto_generated|divider|divider|op_32~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[42]~87_combout ;
wire \Div1|auto_generated|divider|divider|op_32~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[42]~90_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[41]~85_combout ;
wire \Div1|auto_generated|divider|divider|op_32~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[40]~80_combout ;
wire \Div1|auto_generated|divider|divider|op_32~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_32~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_3~22_cout ;
wire \Div1|auto_generated|divider|divider|op_3~6 ;
wire \Div1|auto_generated|divider|divider|op_3~10 ;
wire \Div1|auto_generated|divider|divider|op_3~14 ;
wire \Div1|auto_generated|divider|divider|op_3~26 ;
wire \Div1|auto_generated|divider|divider|op_3~18_cout ;
wire \Div1|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[47]~83_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[47]~86_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[46]~81_combout ;
wire \Div1|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[45]~76_combout ;
wire \Div1|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_4~26_cout ;
wire \Div1|auto_generated|divider|divider|op_4~6 ;
wire \Div1|auto_generated|divider|divider|op_4~10 ;
wire \Div1|auto_generated|divider|divider|op_4~14 ;
wire \Div1|auto_generated|divider|divider|op_4~18 ;
wire \Div1|auto_generated|divider|divider|op_4~22_cout ;
wire \Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~79_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~82_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~77_combout ;
wire \Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~72_combout ;
wire \Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~14_cout ;
wire \Div1|auto_generated|divider|divider|op_5~6 ;
wire \Div1|auto_generated|divider|divider|op_5~18 ;
wire \Div1|auto_generated|divider|divider|op_5~22 ;
wire \Div1|auto_generated|divider|divider|op_5~26 ;
wire \Div1|auto_generated|divider|divider|op_5~10_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[57]~75_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[57]~78_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[56]~73_combout ;
wire \Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[55]~68_combout ;
wire \Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~18_cout ;
wire \Div1|auto_generated|divider|divider|op_6~6 ;
wire \Div1|auto_generated|divider|divider|op_6~10 ;
wire \Div1|auto_generated|divider|divider|op_6~22 ;
wire \Div1|auto_generated|divider|divider|op_6~26 ;
wire \Div1|auto_generated|divider|divider|op_6~14_cout ;
wire \Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[62]~71_combout ;
wire \Div1|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[62]~74_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[61]~69_combout ;
wire \Div1|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[60]~64_combout ;
wire \Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~22_cout ;
wire \Div1|auto_generated|divider|divider|op_7~6 ;
wire \Div1|auto_generated|divider|divider|op_7~10 ;
wire \Div1|auto_generated|divider|divider|op_7~14 ;
wire \Div1|auto_generated|divider|divider|op_7~26 ;
wire \Div1|auto_generated|divider|divider|op_7~18_cout ;
wire \Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[67]~67_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[67]~70_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[66]~65_combout ;
wire \Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[65]~60_combout ;
wire \Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~26_cout ;
wire \Div1|auto_generated|divider|divider|op_8~6 ;
wire \Div1|auto_generated|divider|divider|op_8~10 ;
wire \Div1|auto_generated|divider|divider|op_8~14 ;
wire \Div1|auto_generated|divider|divider|op_8~18 ;
wire \Div1|auto_generated|divider|divider|op_8~22_cout ;
wire \Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[72]~63_combout ;
wire \Div1|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[72]~66_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[71]~61_combout ;
wire \Div1|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[70]~56_combout ;
wire \Div1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~14_cout ;
wire \Div1|auto_generated|divider|divider|op_9~6 ;
wire \Div1|auto_generated|divider|divider|op_9~18 ;
wire \Div1|auto_generated|divider|divider|op_9~22 ;
wire \Div1|auto_generated|divider|divider|op_9~26 ;
wire \Div1|auto_generated|divider|divider|op_9~10_cout ;
wire \Div1|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[76]~57_combout ;
wire \Div1|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[75]~52_combout ;
wire \Div1|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_10~18_cout ;
wire \Div1|auto_generated|divider|divider|op_10~6 ;
wire \Div1|auto_generated|divider|divider|op_10~10 ;
wire \Div1|auto_generated|divider|divider|op_10~22 ;
wire \Div1|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[77]~59_combout ;
wire \Div1|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[77]~62_combout ;
wire \Div1|auto_generated|divider|divider|op_10~26 ;
wire \Div1|auto_generated|divider|divider|op_10~14_cout ;
wire \Div1|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[82]~55_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[82]~58_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[81]~53_combout ;
wire \Div1|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[80]~48_combout ;
wire \Div1|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_10~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_11~22_cout ;
wire \Div1|auto_generated|divider|divider|op_11~6 ;
wire \Div1|auto_generated|divider|divider|op_11~10 ;
wire \Div1|auto_generated|divider|divider|op_11~14 ;
wire \Div1|auto_generated|divider|divider|op_11~26 ;
wire \Div1|auto_generated|divider|divider|op_11~18_cout ;
wire \Div1|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[87]~51_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[87]~54_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[86]~49_combout ;
wire \Div1|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[85]~44_combout ;
wire \Div1|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_11~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_12~26_cout ;
wire \Div1|auto_generated|divider|divider|op_12~6 ;
wire \Div1|auto_generated|divider|divider|op_12~10 ;
wire \Div1|auto_generated|divider|divider|op_12~14 ;
wire \Div1|auto_generated|divider|divider|op_12~18 ;
wire \Div1|auto_generated|divider|divider|op_12~22_cout ;
wire \Div1|auto_generated|divider|divider|op_12~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_12~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[92]~47_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[92]~50_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[91]~45_combout ;
wire \Div1|auto_generated|divider|divider|op_12~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[90]~40_combout ;
wire \Div1|auto_generated|divider|divider|op_12~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_12~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_14~14_cout ;
wire \Div1|auto_generated|divider|divider|op_14~6 ;
wire \Div1|auto_generated|divider|divider|op_14~18 ;
wire \Div1|auto_generated|divider|divider|op_14~22 ;
wire \Div1|auto_generated|divider|divider|op_14~26 ;
wire \Div1|auto_generated|divider|divider|op_14~10_cout ;
wire \Div1|auto_generated|divider|divider|op_14~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_14~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[97]~43_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[97]~46_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[96]~41_combout ;
wire \Div1|auto_generated|divider|divider|op_14~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[95]~36_combout ;
wire \Div1|auto_generated|divider|divider|op_14~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_14~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_15~18_cout ;
wire \Div1|auto_generated|divider|divider|op_15~6 ;
wire \Div1|auto_generated|divider|divider|op_15~10 ;
wire \Div1|auto_generated|divider|divider|op_15~22 ;
wire \Div1|auto_generated|divider|divider|op_15~26 ;
wire \Div1|auto_generated|divider|divider|op_15~14_cout ;
wire \Div1|auto_generated|divider|divider|op_15~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[101]~37_combout ;
wire \Div1|auto_generated|divider|divider|op_15~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~32_combout ;
wire \Div1|auto_generated|divider|divider|op_15~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_15~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_16~22_cout ;
wire \Div1|auto_generated|divider|divider|op_16~6 ;
wire \Div1|auto_generated|divider|divider|op_16~10 ;
wire \Div1|auto_generated|divider|divider|op_16~14 ;
wire \Div1|auto_generated|divider|divider|op_16~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~39_combout ;
wire \Div1|auto_generated|divider|divider|op_15~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~42_combout ;
wire \Div1|auto_generated|divider|divider|op_16~26 ;
wire \Div1|auto_generated|divider|divider|op_16~18_cout ;
wire \Div1|auto_generated|divider|divider|op_16~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[107]~35_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[107]~38_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[106]~33_combout ;
wire \Div1|auto_generated|divider|divider|op_16~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[105]~28_combout ;
wire \Div1|auto_generated|divider|divider|op_16~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_16~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_17~26_cout ;
wire \Div1|auto_generated|divider|divider|op_17~6 ;
wire \Div1|auto_generated|divider|divider|op_17~10 ;
wire \Div1|auto_generated|divider|divider|op_17~14 ;
wire \Div1|auto_generated|divider|divider|op_17~18 ;
wire \Div1|auto_generated|divider|divider|op_17~22_cout ;
wire \Div1|auto_generated|divider|divider|op_17~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_17~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[117]~27_combout ;
wire \Div1|auto_generated|divider|divider|op_17~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[112]~31_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[112]~34_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[111]~29_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[110]~24_combout ;
wire \Div1|auto_generated|divider|divider|op_17~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_17~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_18~14_cout ;
wire \Div1|auto_generated|divider|divider|op_18~6 ;
wire \Div1|auto_generated|divider|divider|op_18~18 ;
wire \Div1|auto_generated|divider|divider|op_18~22 ;
wire \Div1|auto_generated|divider|divider|op_18~26 ;
wire \Div1|auto_generated|divider|divider|op_18~10_cout ;
wire \Div1|auto_generated|divider|divider|op_18~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_18~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[117]~30_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[116]~25_combout ;
wire \Div1|auto_generated|divider|divider|op_18~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[115]~19_combout ;
wire \Div1|auto_generated|divider|divider|op_18~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_18~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_19~18_cout ;
wire \Div1|auto_generated|divider|divider|op_19~6 ;
wire \Div1|auto_generated|divider|divider|op_19~10 ;
wire \Div1|auto_generated|divider|divider|op_19~22 ;
wire \Div1|auto_generated|divider|divider|op_19~26 ;
wire \Div1|auto_generated|divider|divider|op_19~14_cout ;
wire \Div1|auto_generated|divider|divider|op_19~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[121]~20_combout ;
wire \Div1|auto_generated|divider|divider|op_19~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_19~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[120]~13_combout ;
wire \Div1|auto_generated|divider|divider|op_19~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_20~22_cout ;
wire \Div1|auto_generated|divider|divider|op_20~6 ;
wire \Div1|auto_generated|divider|divider|op_20~10 ;
wire \Div1|auto_generated|divider|divider|op_20~14 ;
wire \Div1|auto_generated|divider|divider|op_20~25_sumout ;
wire \Div1|auto_generated|divider|divider|op_19~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[122]~23_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[122]~26_combout ;
wire \Div1|auto_generated|divider|divider|op_20~26 ;
wire \Div1|auto_generated|divider|divider|op_20~18_cout ;
wire \Div1|auto_generated|divider|divider|op_20~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[127]~18_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[127]~21_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[126]~14_combout ;
wire \Div1|auto_generated|divider|divider|op_20~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[125]~9_combout ;
wire \Div1|auto_generated|divider|divider|op_20~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_20~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_21~26_cout ;
wire \Div1|auto_generated|divider|divider|op_21~6 ;
wire \Div1|auto_generated|divider|divider|op_21~10 ;
wire \Div1|auto_generated|divider|divider|op_21~14 ;
wire \Div1|auto_generated|divider|divider|op_21~18 ;
wire \Div1|auto_generated|divider|divider|op_21~22_cout ;
wire \Div1|auto_generated|divider|divider|op_21~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[131]~10_combout ;
wire \Div1|auto_generated|divider|divider|op_21~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[130]~5_combout ;
wire \Div1|auto_generated|divider|divider|op_21~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_21~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_22~26_cout ;
wire \Div1|auto_generated|divider|divider|op_22~22 ;
wire \Div1|auto_generated|divider|divider|op_22~10 ;
wire \Div1|auto_generated|divider|divider|op_22~14 ;
wire \Div1|auto_generated|divider|divider|op_22~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_21~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[132]~12_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[132]~15_combout ;
wire \Div1|auto_generated|divider|divider|op_22~18 ;
wire \Div1|auto_generated|divider|divider|op_22~6_cout ;
wire \Div1|auto_generated|divider|divider|op_22~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[137]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[137]~11_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[136]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_22~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[135]~1_combout ;
wire \Div1|auto_generated|divider|divider|op_22~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_22~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_23~26_cout ;
wire \Div1|auto_generated|divider|divider|op_23~22 ;
wire \Div1|auto_generated|divider|divider|op_23~18 ;
wire \Div1|auto_generated|divider|divider|op_23~10 ;
wire \Div1|auto_generated|divider|divider|op_23~14 ;
wire \Div1|auto_generated|divider|divider|op_23~6_cout ;
wire \Div1|auto_generated|divider|divider|op_23~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_23~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[142]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[142]~7_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[141]~2_combout ;
wire \Div1|auto_generated|divider|divider|op_23~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[140]~16_combout ;
wire \Div1|auto_generated|divider|divider|op_23~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_23~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_25~26_cout ;
wire \Div1|auto_generated|divider|divider|op_25~22 ;
wire \Div1|auto_generated|divider|divider|op_25~18 ;
wire \Div1|auto_generated|divider|divider|op_25~14 ;
wire \Div1|auto_generated|divider|divider|op_25~10 ;
wire \Div1|auto_generated|divider|divider|op_25~6_cout ;
wire \Div1|auto_generated|divider|divider|op_25~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_25~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[147]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[147]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[146]~17_combout ;
wire \Div1|auto_generated|divider|divider|op_25~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[145]~22_combout ;
wire \Div1|auto_generated|divider|divider|op_25~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_25~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_26~26_cout ;
wire \Div1|auto_generated|divider|divider|op_26~22_cout ;
wire \Div1|auto_generated|divider|divider|op_26~18_cout ;
wire \Div1|auto_generated|divider|divider|op_26~14_cout ;
wire \Div1|auto_generated|divider|divider|op_26~10_cout ;
wire \Div1|auto_generated|divider|divider|op_26~6_cout ;
wire \Div1|auto_generated|divider|divider|op_26~1_sumout ;
wire \Add3~0_combout ;
wire \Add3~2_combout ;
wire \Add3~1_combout ;
wire \s2|WideOr6~0_combout ;
wire \s2|WideOr5~0_combout ;
wire \s2|WideOr4~0_combout ;
wire \s2|WideOr3~0_combout ;
wire \s2|WideOr2~0_combout ;
wire \s2|WideOr1~0_combout ;
wire \s2|WideOr0~0_combout ;
wire \s3|WideOr6~0_combout ;
wire \s3|WideOr5~0_combout ;
wire \s3|WideOr4~0_combout ;
wire \s3|WideOr3~0_combout ;
wire \s3|WideOr2~0_combout ;
wire \s3|WideOr1~0_combout ;
wire \s3|WideOr0~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~109_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~108_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~110_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~111_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_27~14_cout ;
wire \Div0|auto_generated|divider|divider|op_27~6 ;
wire \Div0|auto_generated|divider|divider|op_27~18 ;
wire \Div0|auto_generated|divider|divider|op_27~22 ;
wire \Div0|auto_generated|divider|divider|op_27~26 ;
wire \Div0|auto_generated|divider|divider|op_27~10_cout ;
wire \Div0|auto_generated|divider|divider|op_27~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_27~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~106_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~107_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~104_combout ;
wire \Div0|auto_generated|divider|divider|op_27~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~100_combout ;
wire \Div0|auto_generated|divider|divider|op_27~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_27~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_28~18_cout ;
wire \Div0|auto_generated|divider|divider|op_28~6 ;
wire \Div0|auto_generated|divider|divider|op_28~10 ;
wire \Div0|auto_generated|divider|divider|op_28~22 ;
wire \Div0|auto_generated|divider|divider|op_28~26 ;
wire \Div0|auto_generated|divider|divider|op_28~14_cout ;
wire \Div0|auto_generated|divider|divider|op_28~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~101_combout ;
wire \Div0|auto_generated|divider|divider|op_28~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~96_combout ;
wire \Div0|auto_generated|divider|divider|op_28~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_28~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_29~22_cout ;
wire \Div0|auto_generated|divider|divider|op_29~6 ;
wire \Div0|auto_generated|divider|divider|op_29~10 ;
wire \Div0|auto_generated|divider|divider|op_29~14 ;
wire \Div0|auto_generated|divider|divider|op_29~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~103_combout ;
wire \Div0|auto_generated|divider|divider|op_28~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~105_combout ;
wire \Div0|auto_generated|divider|divider|op_29~26 ;
wire \Div0|auto_generated|divider|divider|op_29~18_cout ;
wire \Div0|auto_generated|divider|divider|op_29~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~99_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~102_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~97_combout ;
wire \Div0|auto_generated|divider|divider|op_29~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~92_combout ;
wire \Div0|auto_generated|divider|divider|op_29~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_29~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_30~26_cout ;
wire \Div0|auto_generated|divider|divider|op_30~6 ;
wire \Div0|auto_generated|divider|divider|op_30~10 ;
wire \Div0|auto_generated|divider|divider|op_30~14 ;
wire \Div0|auto_generated|divider|divider|op_30~18 ;
wire \Div0|auto_generated|divider|divider|op_30~22_cout ;
wire \Div0|auto_generated|divider|divider|op_30~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~93_combout ;
wire \Div0|auto_generated|divider|divider|op_30~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~88_combout ;
wire \Div0|auto_generated|divider|divider|op_30~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_30~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_31~14_cout ;
wire \Div0|auto_generated|divider|divider|op_31~6 ;
wire \Div0|auto_generated|divider|divider|op_31~18 ;
wire \Div0|auto_generated|divider|divider|op_31~22 ;
wire \Div0|auto_generated|divider|divider|op_31~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_30~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~95_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~98_combout ;
wire \Div0|auto_generated|divider|divider|op_31~26 ;
wire \Div0|auto_generated|divider|divider|op_31~10_cout ;
wire \Div0|auto_generated|divider|divider|op_31~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~91_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~94_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~89_combout ;
wire \Div0|auto_generated|divider|divider|op_31~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[35]~84_combout ;
wire \Div0|auto_generated|divider|divider|op_31~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_31~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_32~18_cout ;
wire \Div0|auto_generated|divider|divider|op_32~6 ;
wire \Div0|auto_generated|divider|divider|op_32~10 ;
wire \Div0|auto_generated|divider|divider|op_32~22 ;
wire \Div0|auto_generated|divider|divider|op_32~26 ;
wire \Div0|auto_generated|divider|divider|op_32~14_cout ;
wire \Div0|auto_generated|divider|divider|op_32~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[41]~85_combout ;
wire \Div0|auto_generated|divider|divider|op_32~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~80_combout ;
wire \Div0|auto_generated|divider|divider|op_32~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_32~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_3~22_cout ;
wire \Div0|auto_generated|divider|divider|op_3~6 ;
wire \Div0|auto_generated|divider|divider|op_3~10 ;
wire \Div0|auto_generated|divider|divider|op_3~14 ;
wire \Div0|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_32~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[42]~87_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[42]~90_combout ;
wire \Div0|auto_generated|divider|divider|op_3~26 ;
wire \Div0|auto_generated|divider|divider|op_3~18_cout ;
wire \Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[47]~83_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[47]~86_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[46]~81_combout ;
wire \Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~76_combout ;
wire \Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~26_cout ;
wire \Div0|auto_generated|divider|divider|op_4~6 ;
wire \Div0|auto_generated|divider|divider|op_4~10 ;
wire \Div0|auto_generated|divider|divider|op_4~14 ;
wire \Div0|auto_generated|divider|divider|op_4~18 ;
wire \Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~77_combout ;
wire \Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~72_combout ;
wire \Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~14_cout ;
wire \Div0|auto_generated|divider|divider|op_5~6 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~79_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~82_combout ;
wire \Div0|auto_generated|divider|divider|op_5~26 ;
wire \Div0|auto_generated|divider|divider|op_5~10_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~75_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~78_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[56]~73_combout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[55]~68_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~18_cout ;
wire \Div0|auto_generated|divider|divider|op_6~6 ;
wire \Div0|auto_generated|divider|divider|op_6~10 ;
wire \Div0|auto_generated|divider|divider|op_6~22 ;
wire \Div0|auto_generated|divider|divider|op_6~26 ;
wire \Div0|auto_generated|divider|divider|op_6~14_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[62]~71_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[62]~74_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[61]~69_combout ;
wire \Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~64_combout ;
wire \Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~22_cout ;
wire \Div0|auto_generated|divider|divider|op_7~6 ;
wire \Div0|auto_generated|divider|divider|op_7~10 ;
wire \Div0|auto_generated|divider|divider|op_7~14 ;
wire \Div0|auto_generated|divider|divider|op_7~26 ;
wire \Div0|auto_generated|divider|divider|op_7~18_cout ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~65_combout ;
wire \Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[65]~60_combout ;
wire \Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \Div0|auto_generated|divider|divider|op_8~6 ;
wire \Div0|auto_generated|divider|divider|op_8~10 ;
wire \Div0|auto_generated|divider|divider|op_8~14 ;
wire \Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[67]~67_combout ;
wire \Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[67]~70_combout ;
wire \Div0|auto_generated|divider|divider|op_8~18 ;
wire \Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[72]~63_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[72]~66_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[71]~61_combout ;
wire \Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[70]~56_combout ;
wire \Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~14_cout ;
wire \Div0|auto_generated|divider|divider|op_9~6 ;
wire \Div0|auto_generated|divider|divider|op_9~18 ;
wire \Div0|auto_generated|divider|divider|op_9~22 ;
wire \Div0|auto_generated|divider|divider|op_9~26 ;
wire \Div0|auto_generated|divider|divider|op_9~10_cout ;
wire \Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[77]~59_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[77]~62_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[76]~57_combout ;
wire \Div0|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[75]~52_combout ;
wire \Div0|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_10~18_cout ;
wire \Div0|auto_generated|divider|divider|op_10~6 ;
wire \Div0|auto_generated|divider|divider|op_10~10 ;
wire \Div0|auto_generated|divider|divider|op_10~22 ;
wire \Div0|auto_generated|divider|divider|op_10~26 ;
wire \Div0|auto_generated|divider|divider|op_10~14_cout ;
wire \Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[81]~53_combout ;
wire \Div0|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[80]~48_combout ;
wire \Div0|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_10~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_11~22_cout ;
wire \Div0|auto_generated|divider|divider|op_11~6 ;
wire \Div0|auto_generated|divider|divider|op_11~10 ;
wire \Div0|auto_generated|divider|divider|op_11~14 ;
wire \Div0|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~55_combout ;
wire \Div0|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~58_combout ;
wire \Div0|auto_generated|divider|divider|op_11~26 ;
wire \Div0|auto_generated|divider|divider|op_11~18_cout ;
wire \Div0|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[87]~51_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[87]~54_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~49_combout ;
wire \Div0|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[85]~44_combout ;
wire \Div0|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_11~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_12~26_cout ;
wire \Div0|auto_generated|divider|divider|op_12~6 ;
wire \Div0|auto_generated|divider|divider|op_12~10 ;
wire \Div0|auto_generated|divider|divider|op_12~14 ;
wire \Div0|auto_generated|divider|divider|op_12~18 ;
wire \Div0|auto_generated|divider|divider|op_12~22_cout ;
wire \Div0|auto_generated|divider|divider|op_12~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~45_combout ;
wire \Div0|auto_generated|divider|divider|op_12~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[90]~40_combout ;
wire \Div0|auto_generated|divider|divider|op_12~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_12~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_14~14_cout ;
wire \Div0|auto_generated|divider|divider|op_14~6 ;
wire \Div0|auto_generated|divider|divider|op_14~18 ;
wire \Div0|auto_generated|divider|divider|op_14~22 ;
wire \Div0|auto_generated|divider|divider|op_14~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[92]~47_combout ;
wire \Div0|auto_generated|divider|divider|op_12~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[92]~50_combout ;
wire \Div0|auto_generated|divider|divider|op_14~26 ;
wire \Div0|auto_generated|divider|divider|op_14~10_cout ;
wire \Div0|auto_generated|divider|divider|op_14~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[97]~43_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[97]~46_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[96]~41_combout ;
wire \Div0|auto_generated|divider|divider|op_14~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~36_combout ;
wire \Div0|auto_generated|divider|divider|op_14~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_14~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_15~18_cout ;
wire \Div0|auto_generated|divider|divider|op_15~6 ;
wire \Div0|auto_generated|divider|divider|op_15~10 ;
wire \Div0|auto_generated|divider|divider|op_15~22 ;
wire \Div0|auto_generated|divider|divider|op_15~26 ;
wire \Div0|auto_generated|divider|divider|op_15~14_cout ;
wire \Div0|auto_generated|divider|divider|op_15~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[101]~37_combout ;
wire \Div0|auto_generated|divider|divider|op_15~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~32_combout ;
wire \Div0|auto_generated|divider|divider|op_15~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_15~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_16~22_cout ;
wire \Div0|auto_generated|divider|divider|op_16~6 ;
wire \Div0|auto_generated|divider|divider|op_16~10 ;
wire \Div0|auto_generated|divider|divider|op_16~14 ;
wire \Div0|auto_generated|divider|divider|op_16~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_15~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~39_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~42_combout ;
wire \Div0|auto_generated|divider|divider|op_16~26 ;
wire \Div0|auto_generated|divider|divider|op_16~18_cout ;
wire \Div0|auto_generated|divider|divider|op_16~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[107]~35_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[107]~38_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[106]~33_combout ;
wire \Div0|auto_generated|divider|divider|op_16~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[105]~28_combout ;
wire \Div0|auto_generated|divider|divider|op_16~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_16~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_17~26_cout ;
wire \Div0|auto_generated|divider|divider|op_17~6 ;
wire \Div0|auto_generated|divider|divider|op_17~10 ;
wire \Div0|auto_generated|divider|divider|op_17~14 ;
wire \Div0|auto_generated|divider|divider|op_17~18 ;
wire \Div0|auto_generated|divider|divider|op_17~22_cout ;
wire \Div0|auto_generated|divider|divider|op_17~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_17~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[112]~31_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[112]~34_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[111]~29_combout ;
wire \Div0|auto_generated|divider|divider|op_17~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[110]~24_combout ;
wire \Div0|auto_generated|divider|divider|op_17~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_17~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_18~14_cout ;
wire \Div0|auto_generated|divider|divider|op_18~6 ;
wire \Div0|auto_generated|divider|divider|op_18~18 ;
wire \Div0|auto_generated|divider|divider|op_18~22 ;
wire \Div0|auto_generated|divider|divider|op_18~26 ;
wire \Div0|auto_generated|divider|divider|op_18~10_cout ;
wire \Div0|auto_generated|divider|divider|op_18~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_18~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[117]~27_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[117]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[116]~25_combout ;
wire \Div0|auto_generated|divider|divider|op_18~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[115]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_18~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_18~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~18_cout ;
wire \Div0|auto_generated|divider|divider|op_19~6 ;
wire \Div0|auto_generated|divider|divider|op_19~10 ;
wire \Div0|auto_generated|divider|divider|op_19~22 ;
wire \Div0|auto_generated|divider|divider|op_19~26 ;
wire \Div0|auto_generated|divider|divider|op_19~14_cout ;
wire \Div0|auto_generated|divider|divider|op_19~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[122]~23_combout ;
wire \Div0|auto_generated|divider|divider|op_19~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[122]~26_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[121]~20_combout ;
wire \Div0|auto_generated|divider|divider|op_19~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[120]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_19~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_20~22_cout ;
wire \Div0|auto_generated|divider|divider|op_20~6 ;
wire \Div0|auto_generated|divider|divider|op_20~10 ;
wire \Div0|auto_generated|divider|divider|op_20~14 ;
wire \Div0|auto_generated|divider|divider|op_20~26 ;
wire \Div0|auto_generated|divider|divider|op_20~18_cout ;
wire \Div0|auto_generated|divider|divider|op_20~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[126]~14_combout ;
wire \Div0|auto_generated|divider|divider|op_20~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[125]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_20~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_20~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_21~26_cout ;
wire \Div0|auto_generated|divider|divider|op_21~6 ;
wire \Div0|auto_generated|divider|divider|op_21~10 ;
wire \Div0|auto_generated|divider|divider|op_21~14 ;
wire \Div0|auto_generated|divider|divider|op_21~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~18_combout ;
wire \Div0|auto_generated|divider|divider|op_20~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~21_combout ;
wire \Div0|auto_generated|divider|divider|op_21~18 ;
wire \Div0|auto_generated|divider|divider|op_21~22_cout ;
wire \Div0|auto_generated|divider|divider|op_21~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[131]~10_combout ;
wire \Div0|auto_generated|divider|divider|op_21~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[130]~5_combout ;
wire \Div0|auto_generated|divider|divider|op_21~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_21~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_22~26_cout ;
wire \Div0|auto_generated|divider|divider|op_22~22 ;
wire \Div0|auto_generated|divider|divider|op_22~10 ;
wire \Div0|auto_generated|divider|divider|op_22~14 ;
wire \Div0|auto_generated|divider|divider|op_22~18 ;
wire \Div0|auto_generated|divider|divider|op_22~6_cout ;
wire \Div0|auto_generated|divider|divider|op_22~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_22~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[137]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[137]~11_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[136]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_22~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[135]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_22~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_22~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_23~26_cout ;
wire \Div0|auto_generated|divider|divider|op_23~22 ;
wire \Div0|auto_generated|divider|divider|op_23~18 ;
wire \Div0|auto_generated|divider|divider|op_23~10 ;
wire \Div0|auto_generated|divider|divider|op_23~14 ;
wire \Div0|auto_generated|divider|divider|op_23~6_cout ;
wire \Div0|auto_generated|divider|divider|op_23~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_23~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[142]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[142]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[141]~2_combout ;
wire \Div0|auto_generated|divider|divider|op_23~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[140]~16_combout ;
wire \Div0|auto_generated|divider|divider|op_23~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_23~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_25~26_cout ;
wire \Div0|auto_generated|divider|divider|op_25~22 ;
wire \Div0|auto_generated|divider|divider|op_25~18 ;
wire \Div0|auto_generated|divider|divider|op_25~14 ;
wire \Div0|auto_generated|divider|divider|op_25~10 ;
wire \Div0|auto_generated|divider|divider|op_25~6_cout ;
wire \Div0|auto_generated|divider|divider|op_25~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_25~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[146]~17_combout ;
wire \Div0|auto_generated|divider|divider|op_25~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~22_combout ;
wire \Div0|auto_generated|divider|divider|op_25~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_25~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_26~26_cout ;
wire \Div0|auto_generated|divider|divider|op_26~22_cout ;
wire \Div0|auto_generated|divider|divider|op_26~18_cout ;
wire \Div0|auto_generated|divider|divider|op_26~14_cout ;
wire \Div0|auto_generated|divider|divider|op_26~10_cout ;
wire \Div0|auto_generated|divider|divider|op_26~6_cout ;
wire \Div0|auto_generated|divider|divider|op_26~1_sumout ;
wire \Add1~2_combout ;
wire \Add1~1_combout ;
wire \Add1~0_combout ;
wire \s0|WideOr6~0_combout ;
wire \s0|WideOr5~0_combout ;
wire \s0|WideOr4~0_combout ;
wire \s0|WideOr3~0_combout ;
wire \s0|WideOr2~0_combout ;
wire \s0|WideOr1~0_combout ;
wire \s0|WideOr0~0_combout ;
wire \s1|WideOr6~0_combout ;
wire \s1|WideOr5~0_combout ;
wire \s1|WideOr4~0_combout ;
wire \s1|WideOr3~0_combout ;
wire \s1|WideOr2~0_combout ;
wire \s1|WideOr1~0_combout ;
wire \s1|WideOr0~0_combout ;
wire [4:0] \cpu|wn ;
wire [31:0] \cpu|ip|q ;
wire [31:0] \imem|irom|altsyncram_component|auto_generated|q_a ;
wire [31:0] \dmem|dram|altsyncram_component|auto_generated|q_a ;
wire [31:0] \dmem|io_input_regx2|io_imput_mux2x32|y ;
wire [31:0] \dmem|io_input_regx2|in_reg1 ;
wire [31:0] \dmem|io_output_regx2|out_port0 ;
wire [31:0] \dmem|io_output_regx2|out_port1 ;
wire [31:0] \dmem|io_output_regx2|out_port2 ;
wire [31:0] \dmem|io_input_regx2|in_reg0 ;

wire [39:0] \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \imem|irom|altsyncram_component|auto_generated|q_a [0] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \imem|irom|altsyncram_component|auto_generated|q_a [1] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \imem|irom|altsyncram_component|auto_generated|q_a [2] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \imem|irom|altsyncram_component|auto_generated|q_a [3] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \imem|irom|altsyncram_component|auto_generated|q_a [4] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \imem|irom|altsyncram_component|auto_generated|q_a [5] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \imem|irom|altsyncram_component|auto_generated|q_a [6] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \imem|irom|altsyncram_component|auto_generated|q_a [7] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \imem|irom|altsyncram_component|auto_generated|q_a [8] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \imem|irom|altsyncram_component|auto_generated|q_a [9] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \imem|irom|altsyncram_component|auto_generated|q_a [10] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \imem|irom|altsyncram_component|auto_generated|q_a [11] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \imem|irom|altsyncram_component|auto_generated|q_a [12] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \imem|irom|altsyncram_component|auto_generated|q_a [13] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \imem|irom|altsyncram_component|auto_generated|q_a [14] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \imem|irom|altsyncram_component|auto_generated|q_a [15] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \imem|irom|altsyncram_component|auto_generated|q_a [16] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \imem|irom|altsyncram_component|auto_generated|q_a [17] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \imem|irom|altsyncram_component|auto_generated|q_a [18] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \imem|irom|altsyncram_component|auto_generated|q_a [19] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \imem|irom|altsyncram_component|auto_generated|q_a [20] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \imem|irom|altsyncram_component|auto_generated|q_a [21] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \imem|irom|altsyncram_component|auto_generated|q_a [22] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \imem|irom|altsyncram_component|auto_generated|q_a [23] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \imem|irom|altsyncram_component|auto_generated|q_a [24] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \imem|irom|altsyncram_component|auto_generated|q_a [25] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \imem|irom|altsyncram_component|auto_generated|q_a [26] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \imem|irom|altsyncram_component|auto_generated|q_a [27] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \imem|irom|altsyncram_component|auto_generated|q_a [28] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \imem|irom|altsyncram_component|auto_generated|q_a [29] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \imem|irom|altsyncram_component|auto_generated|q_a [30] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \imem|irom|altsyncram_component|auto_generated|q_a [31] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \dmem|dram|altsyncram_component|auto_generated|q_a [0] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [1] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [2] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [3] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [4] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [5] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [6] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [13] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [15] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [16] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [17] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [18] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \dmem|dram|altsyncram_component|auto_generated|q_a [7] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [8] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [9] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [10] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [11] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [12] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [14] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [19] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [20] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [21] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [9];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [22] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [10];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [23] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [11];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [24] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [12];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [25] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [13];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [26] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [14];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [27] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [15];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [28] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [16];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [29] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [17];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [30] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [18];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [31] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [19];

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \out_port0[0]~output (
	.i(\dmem|io_output_regx2|out_port0 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[0]),
	.obar());
// synopsys translate_off
defparam \out_port0[0]~output .bus_hold = "false";
defparam \out_port0[0]~output .open_drain_output = "false";
defparam \out_port0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \out_port0[1]~output (
	.i(\dmem|io_output_regx2|out_port0 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[1]),
	.obar());
// synopsys translate_off
defparam \out_port0[1]~output .bus_hold = "false";
defparam \out_port0[1]~output .open_drain_output = "false";
defparam \out_port0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \out_port0[2]~output (
	.i(\dmem|io_output_regx2|out_port0 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[2]),
	.obar());
// synopsys translate_off
defparam \out_port0[2]~output .bus_hold = "false";
defparam \out_port0[2]~output .open_drain_output = "false";
defparam \out_port0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \out_port0[3]~output (
	.i(\dmem|io_output_regx2|out_port0 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[3]),
	.obar());
// synopsys translate_off
defparam \out_port0[3]~output .bus_hold = "false";
defparam \out_port0[3]~output .open_drain_output = "false";
defparam \out_port0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \out_port0[4]~output (
	.i(\dmem|io_output_regx2|out_port0 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[4]),
	.obar());
// synopsys translate_off
defparam \out_port0[4]~output .bus_hold = "false";
defparam \out_port0[4]~output .open_drain_output = "false";
defparam \out_port0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \out_port0[5]~output (
	.i(\dmem|io_output_regx2|out_port0 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[5]),
	.obar());
// synopsys translate_off
defparam \out_port0[5]~output .bus_hold = "false";
defparam \out_port0[5]~output .open_drain_output = "false";
defparam \out_port0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \out_port0[6]~output (
	.i(\dmem|io_output_regx2|out_port0 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[6]),
	.obar());
// synopsys translate_off
defparam \out_port0[6]~output .bus_hold = "false";
defparam \out_port0[6]~output .open_drain_output = "false";
defparam \out_port0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \out_port0[7]~output (
	.i(\dmem|io_output_regx2|out_port0 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[7]),
	.obar());
// synopsys translate_off
defparam \out_port0[7]~output .bus_hold = "false";
defparam \out_port0[7]~output .open_drain_output = "false";
defparam \out_port0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \out_port0[8]~output (
	.i(\dmem|io_output_regx2|out_port0 [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[8]),
	.obar());
// synopsys translate_off
defparam \out_port0[8]~output .bus_hold = "false";
defparam \out_port0[8]~output .open_drain_output = "false";
defparam \out_port0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \out_port0[9]~output (
	.i(\dmem|io_output_regx2|out_port0 [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[9]),
	.obar());
// synopsys translate_off
defparam \out_port0[9]~output .bus_hold = "false";
defparam \out_port0[9]~output .open_drain_output = "false";
defparam \out_port0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \out_port0[10]~output (
	.i(\dmem|io_output_regx2|out_port0 [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[10]),
	.obar());
// synopsys translate_off
defparam \out_port0[10]~output .bus_hold = "false";
defparam \out_port0[10]~output .open_drain_output = "false";
defparam \out_port0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \out_port0[11]~output (
	.i(\dmem|io_output_regx2|out_port0 [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[11]),
	.obar());
// synopsys translate_off
defparam \out_port0[11]~output .bus_hold = "false";
defparam \out_port0[11]~output .open_drain_output = "false";
defparam \out_port0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \out_port0[12]~output (
	.i(\dmem|io_output_regx2|out_port0 [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[12]),
	.obar());
// synopsys translate_off
defparam \out_port0[12]~output .bus_hold = "false";
defparam \out_port0[12]~output .open_drain_output = "false";
defparam \out_port0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \out_port0[13]~output (
	.i(\dmem|io_output_regx2|out_port0 [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[13]),
	.obar());
// synopsys translate_off
defparam \out_port0[13]~output .bus_hold = "false";
defparam \out_port0[13]~output .open_drain_output = "false";
defparam \out_port0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \out_port0[14]~output (
	.i(\dmem|io_output_regx2|out_port0 [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[14]),
	.obar());
// synopsys translate_off
defparam \out_port0[14]~output .bus_hold = "false";
defparam \out_port0[14]~output .open_drain_output = "false";
defparam \out_port0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \out_port0[15]~output (
	.i(\dmem|io_output_regx2|out_port0 [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[15]),
	.obar());
// synopsys translate_off
defparam \out_port0[15]~output .bus_hold = "false";
defparam \out_port0[15]~output .open_drain_output = "false";
defparam \out_port0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \out_port0[16]~output (
	.i(\dmem|io_output_regx2|out_port0 [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[16]),
	.obar());
// synopsys translate_off
defparam \out_port0[16]~output .bus_hold = "false";
defparam \out_port0[16]~output .open_drain_output = "false";
defparam \out_port0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \out_port0[17]~output (
	.i(\dmem|io_output_regx2|out_port0 [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[17]),
	.obar());
// synopsys translate_off
defparam \out_port0[17]~output .bus_hold = "false";
defparam \out_port0[17]~output .open_drain_output = "false";
defparam \out_port0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \out_port0[18]~output (
	.i(\dmem|io_output_regx2|out_port0 [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[18]),
	.obar());
// synopsys translate_off
defparam \out_port0[18]~output .bus_hold = "false";
defparam \out_port0[18]~output .open_drain_output = "false";
defparam \out_port0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \out_port0[19]~output (
	.i(\dmem|io_output_regx2|out_port0 [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[19]),
	.obar());
// synopsys translate_off
defparam \out_port0[19]~output .bus_hold = "false";
defparam \out_port0[19]~output .open_drain_output = "false";
defparam \out_port0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \out_port0[20]~output (
	.i(\dmem|io_output_regx2|out_port0 [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[20]),
	.obar());
// synopsys translate_off
defparam \out_port0[20]~output .bus_hold = "false";
defparam \out_port0[20]~output .open_drain_output = "false";
defparam \out_port0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \out_port0[21]~output (
	.i(\dmem|io_output_regx2|out_port0 [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[21]),
	.obar());
// synopsys translate_off
defparam \out_port0[21]~output .bus_hold = "false";
defparam \out_port0[21]~output .open_drain_output = "false";
defparam \out_port0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \out_port0[22]~output (
	.i(\dmem|io_output_regx2|out_port0 [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[22]),
	.obar());
// synopsys translate_off
defparam \out_port0[22]~output .bus_hold = "false";
defparam \out_port0[22]~output .open_drain_output = "false";
defparam \out_port0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \out_port0[23]~output (
	.i(\dmem|io_output_regx2|out_port0 [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[23]),
	.obar());
// synopsys translate_off
defparam \out_port0[23]~output .bus_hold = "false";
defparam \out_port0[23]~output .open_drain_output = "false";
defparam \out_port0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \out_port0[24]~output (
	.i(\dmem|io_output_regx2|out_port0 [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[24]),
	.obar());
// synopsys translate_off
defparam \out_port0[24]~output .bus_hold = "false";
defparam \out_port0[24]~output .open_drain_output = "false";
defparam \out_port0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \out_port0[25]~output (
	.i(\dmem|io_output_regx2|out_port0 [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[25]),
	.obar());
// synopsys translate_off
defparam \out_port0[25]~output .bus_hold = "false";
defparam \out_port0[25]~output .open_drain_output = "false";
defparam \out_port0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \out_port0[26]~output (
	.i(\dmem|io_output_regx2|out_port0 [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[26]),
	.obar());
// synopsys translate_off
defparam \out_port0[26]~output .bus_hold = "false";
defparam \out_port0[26]~output .open_drain_output = "false";
defparam \out_port0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \out_port0[27]~output (
	.i(\dmem|io_output_regx2|out_port0 [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[27]),
	.obar());
// synopsys translate_off
defparam \out_port0[27]~output .bus_hold = "false";
defparam \out_port0[27]~output .open_drain_output = "false";
defparam \out_port0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \out_port0[28]~output (
	.i(\dmem|io_output_regx2|out_port0 [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[28]),
	.obar());
// synopsys translate_off
defparam \out_port0[28]~output .bus_hold = "false";
defparam \out_port0[28]~output .open_drain_output = "false";
defparam \out_port0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \out_port0[29]~output (
	.i(\dmem|io_output_regx2|out_port0 [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[29]),
	.obar());
// synopsys translate_off
defparam \out_port0[29]~output .bus_hold = "false";
defparam \out_port0[29]~output .open_drain_output = "false";
defparam \out_port0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \out_port0[30]~output (
	.i(\dmem|io_output_regx2|out_port0 [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[30]),
	.obar());
// synopsys translate_off
defparam \out_port0[30]~output .bus_hold = "false";
defparam \out_port0[30]~output .open_drain_output = "false";
defparam \out_port0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \out_port0[31]~output (
	.i(\dmem|io_output_regx2|out_port0 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port0[31]),
	.obar());
// synopsys translate_off
defparam \out_port0[31]~output .bus_hold = "false";
defparam \out_port0[31]~output .open_drain_output = "false";
defparam \out_port0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \out_port1[0]~output (
	.i(\dmem|io_output_regx2|out_port1 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[0]),
	.obar());
// synopsys translate_off
defparam \out_port1[0]~output .bus_hold = "false";
defparam \out_port1[0]~output .open_drain_output = "false";
defparam \out_port1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \out_port1[1]~output (
	.i(\dmem|io_output_regx2|out_port1 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[1]),
	.obar());
// synopsys translate_off
defparam \out_port1[1]~output .bus_hold = "false";
defparam \out_port1[1]~output .open_drain_output = "false";
defparam \out_port1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \out_port1[2]~output (
	.i(\dmem|io_output_regx2|out_port1 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[2]),
	.obar());
// synopsys translate_off
defparam \out_port1[2]~output .bus_hold = "false";
defparam \out_port1[2]~output .open_drain_output = "false";
defparam \out_port1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \out_port1[3]~output (
	.i(\dmem|io_output_regx2|out_port1 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[3]),
	.obar());
// synopsys translate_off
defparam \out_port1[3]~output .bus_hold = "false";
defparam \out_port1[3]~output .open_drain_output = "false";
defparam \out_port1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \out_port1[4]~output (
	.i(\dmem|io_output_regx2|out_port1 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[4]),
	.obar());
// synopsys translate_off
defparam \out_port1[4]~output .bus_hold = "false";
defparam \out_port1[4]~output .open_drain_output = "false";
defparam \out_port1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \out_port1[5]~output (
	.i(\dmem|io_output_regx2|out_port1 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[5]),
	.obar());
// synopsys translate_off
defparam \out_port1[5]~output .bus_hold = "false";
defparam \out_port1[5]~output .open_drain_output = "false";
defparam \out_port1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \out_port1[6]~output (
	.i(\dmem|io_output_regx2|out_port1 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[6]),
	.obar());
// synopsys translate_off
defparam \out_port1[6]~output .bus_hold = "false";
defparam \out_port1[6]~output .open_drain_output = "false";
defparam \out_port1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \out_port1[7]~output (
	.i(\dmem|io_output_regx2|out_port1 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[7]),
	.obar());
// synopsys translate_off
defparam \out_port1[7]~output .bus_hold = "false";
defparam \out_port1[7]~output .open_drain_output = "false";
defparam \out_port1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \out_port1[8]~output (
	.i(\dmem|io_output_regx2|out_port1 [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[8]),
	.obar());
// synopsys translate_off
defparam \out_port1[8]~output .bus_hold = "false";
defparam \out_port1[8]~output .open_drain_output = "false";
defparam \out_port1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \out_port1[9]~output (
	.i(\dmem|io_output_regx2|out_port1 [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[9]),
	.obar());
// synopsys translate_off
defparam \out_port1[9]~output .bus_hold = "false";
defparam \out_port1[9]~output .open_drain_output = "false";
defparam \out_port1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \out_port1[10]~output (
	.i(\dmem|io_output_regx2|out_port1 [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[10]),
	.obar());
// synopsys translate_off
defparam \out_port1[10]~output .bus_hold = "false";
defparam \out_port1[10]~output .open_drain_output = "false";
defparam \out_port1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \out_port1[11]~output (
	.i(\dmem|io_output_regx2|out_port1 [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[11]),
	.obar());
// synopsys translate_off
defparam \out_port1[11]~output .bus_hold = "false";
defparam \out_port1[11]~output .open_drain_output = "false";
defparam \out_port1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \out_port1[12]~output (
	.i(\dmem|io_output_regx2|out_port1 [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[12]),
	.obar());
// synopsys translate_off
defparam \out_port1[12]~output .bus_hold = "false";
defparam \out_port1[12]~output .open_drain_output = "false";
defparam \out_port1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \out_port1[13]~output (
	.i(\dmem|io_output_regx2|out_port1 [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[13]),
	.obar());
// synopsys translate_off
defparam \out_port1[13]~output .bus_hold = "false";
defparam \out_port1[13]~output .open_drain_output = "false";
defparam \out_port1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \out_port1[14]~output (
	.i(\dmem|io_output_regx2|out_port1 [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[14]),
	.obar());
// synopsys translate_off
defparam \out_port1[14]~output .bus_hold = "false";
defparam \out_port1[14]~output .open_drain_output = "false";
defparam \out_port1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \out_port1[15]~output (
	.i(\dmem|io_output_regx2|out_port1 [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[15]),
	.obar());
// synopsys translate_off
defparam \out_port1[15]~output .bus_hold = "false";
defparam \out_port1[15]~output .open_drain_output = "false";
defparam \out_port1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \out_port1[16]~output (
	.i(\dmem|io_output_regx2|out_port1 [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[16]),
	.obar());
// synopsys translate_off
defparam \out_port1[16]~output .bus_hold = "false";
defparam \out_port1[16]~output .open_drain_output = "false";
defparam \out_port1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \out_port1[17]~output (
	.i(\dmem|io_output_regx2|out_port1 [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[17]),
	.obar());
// synopsys translate_off
defparam \out_port1[17]~output .bus_hold = "false";
defparam \out_port1[17]~output .open_drain_output = "false";
defparam \out_port1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \out_port1[18]~output (
	.i(\dmem|io_output_regx2|out_port1 [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[18]),
	.obar());
// synopsys translate_off
defparam \out_port1[18]~output .bus_hold = "false";
defparam \out_port1[18]~output .open_drain_output = "false";
defparam \out_port1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \out_port1[19]~output (
	.i(\dmem|io_output_regx2|out_port1 [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[19]),
	.obar());
// synopsys translate_off
defparam \out_port1[19]~output .bus_hold = "false";
defparam \out_port1[19]~output .open_drain_output = "false";
defparam \out_port1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \out_port1[20]~output (
	.i(\dmem|io_output_regx2|out_port1 [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[20]),
	.obar());
// synopsys translate_off
defparam \out_port1[20]~output .bus_hold = "false";
defparam \out_port1[20]~output .open_drain_output = "false";
defparam \out_port1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \out_port1[21]~output (
	.i(\dmem|io_output_regx2|out_port1 [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[21]),
	.obar());
// synopsys translate_off
defparam \out_port1[21]~output .bus_hold = "false";
defparam \out_port1[21]~output .open_drain_output = "false";
defparam \out_port1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \out_port1[22]~output (
	.i(\dmem|io_output_regx2|out_port1 [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[22]),
	.obar());
// synopsys translate_off
defparam \out_port1[22]~output .bus_hold = "false";
defparam \out_port1[22]~output .open_drain_output = "false";
defparam \out_port1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \out_port1[23]~output (
	.i(\dmem|io_output_regx2|out_port1 [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[23]),
	.obar());
// synopsys translate_off
defparam \out_port1[23]~output .bus_hold = "false";
defparam \out_port1[23]~output .open_drain_output = "false";
defparam \out_port1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \out_port1[24]~output (
	.i(\dmem|io_output_regx2|out_port1 [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[24]),
	.obar());
// synopsys translate_off
defparam \out_port1[24]~output .bus_hold = "false";
defparam \out_port1[24]~output .open_drain_output = "false";
defparam \out_port1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \out_port1[25]~output (
	.i(\dmem|io_output_regx2|out_port1 [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[25]),
	.obar());
// synopsys translate_off
defparam \out_port1[25]~output .bus_hold = "false";
defparam \out_port1[25]~output .open_drain_output = "false";
defparam \out_port1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \out_port1[26]~output (
	.i(\dmem|io_output_regx2|out_port1 [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[26]),
	.obar());
// synopsys translate_off
defparam \out_port1[26]~output .bus_hold = "false";
defparam \out_port1[26]~output .open_drain_output = "false";
defparam \out_port1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \out_port1[27]~output (
	.i(\dmem|io_output_regx2|out_port1 [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[27]),
	.obar());
// synopsys translate_off
defparam \out_port1[27]~output .bus_hold = "false";
defparam \out_port1[27]~output .open_drain_output = "false";
defparam \out_port1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \out_port1[28]~output (
	.i(\dmem|io_output_regx2|out_port1 [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[28]),
	.obar());
// synopsys translate_off
defparam \out_port1[28]~output .bus_hold = "false";
defparam \out_port1[28]~output .open_drain_output = "false";
defparam \out_port1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \out_port1[29]~output (
	.i(\dmem|io_output_regx2|out_port1 [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[29]),
	.obar());
// synopsys translate_off
defparam \out_port1[29]~output .bus_hold = "false";
defparam \out_port1[29]~output .open_drain_output = "false";
defparam \out_port1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \out_port1[30]~output (
	.i(\dmem|io_output_regx2|out_port1 [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[30]),
	.obar());
// synopsys translate_off
defparam \out_port1[30]~output .bus_hold = "false";
defparam \out_port1[30]~output .open_drain_output = "false";
defparam \out_port1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \out_port1[31]~output (
	.i(\dmem|io_output_regx2|out_port1 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port1[31]),
	.obar());
// synopsys translate_off
defparam \out_port1[31]~output .bus_hold = "false";
defparam \out_port1[31]~output .open_drain_output = "false";
defparam \out_port1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \out_port2[0]~output (
	.i(\dmem|io_output_regx2|out_port2 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[0]),
	.obar());
// synopsys translate_off
defparam \out_port2[0]~output .bus_hold = "false";
defparam \out_port2[0]~output .open_drain_output = "false";
defparam \out_port2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \out_port2[1]~output (
	.i(\dmem|io_output_regx2|out_port2 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[1]),
	.obar());
// synopsys translate_off
defparam \out_port2[1]~output .bus_hold = "false";
defparam \out_port2[1]~output .open_drain_output = "false";
defparam \out_port2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \out_port2[2]~output (
	.i(\dmem|io_output_regx2|out_port2 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[2]),
	.obar());
// synopsys translate_off
defparam \out_port2[2]~output .bus_hold = "false";
defparam \out_port2[2]~output .open_drain_output = "false";
defparam \out_port2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \out_port2[3]~output (
	.i(\dmem|io_output_regx2|out_port2 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[3]),
	.obar());
// synopsys translate_off
defparam \out_port2[3]~output .bus_hold = "false";
defparam \out_port2[3]~output .open_drain_output = "false";
defparam \out_port2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \out_port2[4]~output (
	.i(\dmem|io_output_regx2|out_port2 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[4]),
	.obar());
// synopsys translate_off
defparam \out_port2[4]~output .bus_hold = "false";
defparam \out_port2[4]~output .open_drain_output = "false";
defparam \out_port2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \out_port2[5]~output (
	.i(\dmem|io_output_regx2|out_port2 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[5]),
	.obar());
// synopsys translate_off
defparam \out_port2[5]~output .bus_hold = "false";
defparam \out_port2[5]~output .open_drain_output = "false";
defparam \out_port2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \out_port2[6]~output (
	.i(\dmem|io_output_regx2|out_port2 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[6]),
	.obar());
// synopsys translate_off
defparam \out_port2[6]~output .bus_hold = "false";
defparam \out_port2[6]~output .open_drain_output = "false";
defparam \out_port2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \out_port2[7]~output (
	.i(\dmem|io_output_regx2|out_port2 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[7]),
	.obar());
// synopsys translate_off
defparam \out_port2[7]~output .bus_hold = "false";
defparam \out_port2[7]~output .open_drain_output = "false";
defparam \out_port2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \out_port2[8]~output (
	.i(\dmem|io_output_regx2|out_port2 [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[8]),
	.obar());
// synopsys translate_off
defparam \out_port2[8]~output .bus_hold = "false";
defparam \out_port2[8]~output .open_drain_output = "false";
defparam \out_port2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \out_port2[9]~output (
	.i(\dmem|io_output_regx2|out_port2 [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[9]),
	.obar());
// synopsys translate_off
defparam \out_port2[9]~output .bus_hold = "false";
defparam \out_port2[9]~output .open_drain_output = "false";
defparam \out_port2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \out_port2[10]~output (
	.i(\dmem|io_output_regx2|out_port2 [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[10]),
	.obar());
// synopsys translate_off
defparam \out_port2[10]~output .bus_hold = "false";
defparam \out_port2[10]~output .open_drain_output = "false";
defparam \out_port2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \out_port2[11]~output (
	.i(\dmem|io_output_regx2|out_port2 [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[11]),
	.obar());
// synopsys translate_off
defparam \out_port2[11]~output .bus_hold = "false";
defparam \out_port2[11]~output .open_drain_output = "false";
defparam \out_port2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \out_port2[12]~output (
	.i(\dmem|io_output_regx2|out_port2 [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[12]),
	.obar());
// synopsys translate_off
defparam \out_port2[12]~output .bus_hold = "false";
defparam \out_port2[12]~output .open_drain_output = "false";
defparam \out_port2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \out_port2[13]~output (
	.i(\dmem|io_output_regx2|out_port2 [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[13]),
	.obar());
// synopsys translate_off
defparam \out_port2[13]~output .bus_hold = "false";
defparam \out_port2[13]~output .open_drain_output = "false";
defparam \out_port2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \out_port2[14]~output (
	.i(\dmem|io_output_regx2|out_port2 [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[14]),
	.obar());
// synopsys translate_off
defparam \out_port2[14]~output .bus_hold = "false";
defparam \out_port2[14]~output .open_drain_output = "false";
defparam \out_port2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \out_port2[15]~output (
	.i(\dmem|io_output_regx2|out_port2 [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[15]),
	.obar());
// synopsys translate_off
defparam \out_port2[15]~output .bus_hold = "false";
defparam \out_port2[15]~output .open_drain_output = "false";
defparam \out_port2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \out_port2[16]~output (
	.i(\dmem|io_output_regx2|out_port2 [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[16]),
	.obar());
// synopsys translate_off
defparam \out_port2[16]~output .bus_hold = "false";
defparam \out_port2[16]~output .open_drain_output = "false";
defparam \out_port2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \out_port2[17]~output (
	.i(\dmem|io_output_regx2|out_port2 [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[17]),
	.obar());
// synopsys translate_off
defparam \out_port2[17]~output .bus_hold = "false";
defparam \out_port2[17]~output .open_drain_output = "false";
defparam \out_port2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \out_port2[18]~output (
	.i(\dmem|io_output_regx2|out_port2 [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[18]),
	.obar());
// synopsys translate_off
defparam \out_port2[18]~output .bus_hold = "false";
defparam \out_port2[18]~output .open_drain_output = "false";
defparam \out_port2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \out_port2[19]~output (
	.i(\dmem|io_output_regx2|out_port2 [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[19]),
	.obar());
// synopsys translate_off
defparam \out_port2[19]~output .bus_hold = "false";
defparam \out_port2[19]~output .open_drain_output = "false";
defparam \out_port2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \out_port2[20]~output (
	.i(\dmem|io_output_regx2|out_port2 [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[20]),
	.obar());
// synopsys translate_off
defparam \out_port2[20]~output .bus_hold = "false";
defparam \out_port2[20]~output .open_drain_output = "false";
defparam \out_port2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \out_port2[21]~output (
	.i(\dmem|io_output_regx2|out_port2 [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[21]),
	.obar());
// synopsys translate_off
defparam \out_port2[21]~output .bus_hold = "false";
defparam \out_port2[21]~output .open_drain_output = "false";
defparam \out_port2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \out_port2[22]~output (
	.i(\dmem|io_output_regx2|out_port2 [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[22]),
	.obar());
// synopsys translate_off
defparam \out_port2[22]~output .bus_hold = "false";
defparam \out_port2[22]~output .open_drain_output = "false";
defparam \out_port2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \out_port2[23]~output (
	.i(\dmem|io_output_regx2|out_port2 [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[23]),
	.obar());
// synopsys translate_off
defparam \out_port2[23]~output .bus_hold = "false";
defparam \out_port2[23]~output .open_drain_output = "false";
defparam \out_port2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \out_port2[24]~output (
	.i(\dmem|io_output_regx2|out_port2 [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[24]),
	.obar());
// synopsys translate_off
defparam \out_port2[24]~output .bus_hold = "false";
defparam \out_port2[24]~output .open_drain_output = "false";
defparam \out_port2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \out_port2[25]~output (
	.i(\dmem|io_output_regx2|out_port2 [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[25]),
	.obar());
// synopsys translate_off
defparam \out_port2[25]~output .bus_hold = "false";
defparam \out_port2[25]~output .open_drain_output = "false";
defparam \out_port2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \out_port2[26]~output (
	.i(\dmem|io_output_regx2|out_port2 [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[26]),
	.obar());
// synopsys translate_off
defparam \out_port2[26]~output .bus_hold = "false";
defparam \out_port2[26]~output .open_drain_output = "false";
defparam \out_port2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \out_port2[27]~output (
	.i(\dmem|io_output_regx2|out_port2 [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[27]),
	.obar());
// synopsys translate_off
defparam \out_port2[27]~output .bus_hold = "false";
defparam \out_port2[27]~output .open_drain_output = "false";
defparam \out_port2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \out_port2[28]~output (
	.i(\dmem|io_output_regx2|out_port2 [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[28]),
	.obar());
// synopsys translate_off
defparam \out_port2[28]~output .bus_hold = "false";
defparam \out_port2[28]~output .open_drain_output = "false";
defparam \out_port2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \out_port2[29]~output (
	.i(\dmem|io_output_regx2|out_port2 [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[29]),
	.obar());
// synopsys translate_off
defparam \out_port2[29]~output .bus_hold = "false";
defparam \out_port2[29]~output .open_drain_output = "false";
defparam \out_port2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \out_port2[30]~output (
	.i(\dmem|io_output_regx2|out_port2 [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[30]),
	.obar());
// synopsys translate_off
defparam \out_port2[30]~output .bus_hold = "false";
defparam \out_port2[30]~output .open_drain_output = "false";
defparam \out_port2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \out_port2[31]~output (
	.i(\dmem|io_output_regx2|out_port2 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_port2[31]),
	.obar());
// synopsys translate_off
defparam \out_port2[31]~output .bus_hold = "false";
defparam \out_port2[31]~output .open_drain_output = "false";
defparam \out_port2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\s4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\s4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\s4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\s4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\s4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\s4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\s4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\s5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\s5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\s5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\s5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\s5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\s5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\s5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\s2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\s2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\s2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\s2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\s2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\s2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\s2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\s3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\s3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\s3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\s3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\s3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\s3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\s3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\s0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\s0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\s0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\s0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\s0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\s0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\s0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\s1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\s1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\s1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\s1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\s1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\s1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\s1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \mem_clk~input (
	.i(mem_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_clk~input_o ));
// synopsys translate_off
defparam \mem_clk~input .bus_hold = "false";
defparam \mem_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N30
cyclonev_lcell_comb \hf|clock~0 (
// Equation(s):
// \hf|clock~0_combout  = !\hf|clock~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hf|clock~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hf|clock~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hf|clock~0 .extended_lut = "off";
defparam \hf|clock~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \hf|clock~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N26
dffeas \hf|clock (
	.clk(\mem_clk~input_o ),
	.d(gnd),
	.asdata(\hf|clock~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hf|clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hf|clock .is_wysiwyg = "true";
defparam \hf|clock .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N48
cyclonev_lcell_comb \dmem|dmem_clk (
// Equation(s):
// \dmem|dmem_clk~combout  = LCELL(( \mem_clk~input_o  & ( !\hf|clock~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_clk~input_o ),
	.dataf(!\hf|clock~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|dmem_clk~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|dmem_clk .extended_lut = "off";
defparam \dmem|dmem_clk .lut_mask = 64'h0000FFFF00000000;
defparam \dmem|dmem_clk .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \dmem|dmem_clk~CLKENA0 (
	.inclk(\dmem|dmem_clk~combout ),
	.ena(vcc),
	.outclk(\dmem|dmem_clk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \dmem|dmem_clk~CLKENA0 .clock_type = "global clock";
defparam \dmem|dmem_clk~CLKENA0 .disable_mode = "low";
defparam \dmem|dmem_clk~CLKENA0 .ena_register_mode = "always enabled";
defparam \dmem|dmem_clk~CLKENA0 .ena_register_power_up = "high";
defparam \dmem|dmem_clk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N21
cyclonev_lcell_comb \imem|imem_clk (
// Equation(s):
// \imem|imem_clk~combout  = LCELL(( \hf|clock~q  & ( !\mem_clk~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_clk~input_o ),
	.datae(gnd),
	.dataf(!\hf|clock~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem|imem_clk~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem|imem_clk .extended_lut = "off";
defparam \imem|imem_clk .lut_mask = 64'h00000000FF00FF00;
defparam \imem|imem_clk .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \hf|clock~CLKENA0 (
	.inclk(\hf|clock~q ),
	.ena(vcc),
	.outclk(\hf|clock~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \hf|clock~CLKENA0 .clock_type = "global clock";
defparam \hf|clock~CLKENA0 .disable_mode = "low";
defparam \hf|clock~CLKENA0 .ena_register_mode = "always enabled";
defparam \hf|clock~CLKENA0 .ena_register_power_up = "high";
defparam \hf|clock~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N0
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( !\cpu|ip|q [2] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~6  = CARRY(( !\cpu|ip|q [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h000000000000F0F0;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N3
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( !\cpu|ip|q [3] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~2  = CARRY(( !\cpu|ip|q [3] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|ip|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h0000FFFF0000FF00;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \imem|irom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\imem|imem_clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\cpu|ip|q[7]~_wirecell_combout ,\cpu|ip|q[6]~_wirecell_combout ,\cpu|ip|q[5]~_wirecell_combout ,\cpu|ip|q[4]~_wirecell_combout ,\cpu|ip|q[3]~_wirecell_combout ,\cpu|ip|q[2]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "C:/Users/YongMao/Desktop/test/source/sc_instmem.mif";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_9jl1:auto_generated|ALTSYNCRAM";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000AC450008000064282000AC44000400AC430000008C240004008C230000002002008000200100C0";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N6
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( !\cpu|ip|q [4] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~18  = CARRY(( !\cpu|ip|q [4] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N9
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( !\cpu|ip|q [5] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~10  = CARRY(( !\cpu|ip|q [5] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N12
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( !\cpu|ip|q [6] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~14  = CARRY(( !\cpu|ip|q [6] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N15
cyclonev_lcell_comb \cpu|Add0~65 (
// Equation(s):
// \cpu|Add0~65_sumout  = SUM(( !\cpu|ip|q [7] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~66  = CARRY(( !\cpu|ip|q [7] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~65_sumout ),
	.cout(\cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~65 .extended_lut = "off";
defparam \cpu|Add0~65 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N0
cyclonev_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_sumout  = SUM(( \imem|irom|altsyncram_component|auto_generated|q_a [0] ) + ( \cpu|Add0~5_sumout  ) + ( !VCC ))
// \cpu|Add1~2  = CARRY(( \imem|irom|altsyncram_component|auto_generated|q_a [0] ) + ( \cpu|Add0~5_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\cpu|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~1_sumout ),
	.cout(\cpu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~1 .extended_lut = "off";
defparam \cpu|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \cpu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N3
cyclonev_lcell_comb \cpu|Add1~5 (
// Equation(s):
// \cpu|Add1~5_sumout  = SUM(( \cpu|Add0~1_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [1] ) + ( \cpu|Add1~2  ))
// \cpu|Add1~6  = CARRY(( \cpu|Add0~1_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [1] ) + ( \cpu|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\cpu|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~5_sumout ),
	.cout(\cpu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~5 .extended_lut = "off";
defparam \cpu|Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N6
cyclonev_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_sumout  = SUM(( \cpu|Add0~17_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [2] ) + ( \cpu|Add1~6  ))
// \cpu|Add1~10  = CARRY(( \cpu|Add0~17_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [2] ) + ( \cpu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\cpu|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~9_sumout ),
	.cout(\cpu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~9 .extended_lut = "off";
defparam \cpu|Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N9
cyclonev_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_sumout  = SUM(( \imem|irom|altsyncram_component|auto_generated|q_a [3] ) + ( \cpu|Add0~9_sumout  ) + ( \cpu|Add1~10  ))
// \cpu|Add1~14  = CARRY(( \imem|irom|altsyncram_component|auto_generated|q_a [3] ) + ( \cpu|Add0~9_sumout  ) + ( \cpu|Add1~10  ))

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\cpu|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~13_sumout ),
	.cout(\cpu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~13 .extended_lut = "off";
defparam \cpu|Add1~13 .lut_mask = 64'h0000F0F000003333;
defparam \cpu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N12
cyclonev_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_sumout  = SUM(( \imem|irom|altsyncram_component|auto_generated|q_a [4] ) + ( \cpu|Add0~13_sumout  ) + ( \cpu|Add1~14  ))
// \cpu|Add1~18  = CARRY(( \imem|irom|altsyncram_component|auto_generated|q_a [4] ) + ( \cpu|Add0~13_sumout  ) + ( \cpu|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Add0~13_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~17_sumout ),
	.cout(\cpu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~17 .extended_lut = "off";
defparam \cpu|Add1~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N15
cyclonev_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_sumout  = SUM(( \cpu|Add0~65_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [5] ) + ( \cpu|Add1~18  ))
// \cpu|Add1~22  = CARRY(( \cpu|Add0~65_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [5] ) + ( \cpu|Add1~18  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~21_sumout ),
	.cout(\cpu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~21 .extended_lut = "off";
defparam \cpu|Add1~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \cpu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N36
cyclonev_lcell_comb \cpu|rf|Equal0~0 (
// Equation(s):
// \cpu|rf|Equal0~0_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Equal0~0 .extended_lut = "off";
defparam \cpu|rf|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \cpu|rf|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N9
cyclonev_lcell_comb \cpu|rf|qa[28]~0 (
// Equation(s):
// \cpu|rf|qa[28]~0_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~0 .extended_lut = "off";
defparam \cpu|rf|qa[28]~0 .lut_mask = 64'h00000000F000F000;
defparam \cpu|rf|qa[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N54
cyclonev_lcell_comb \cpu|cu|comb~7 (
// Equation(s):
// \cpu|cu|comb~7_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [28] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (!\imem|irom|altsyncram_component|auto_generated|q_a [29] & 
// \imem|irom|altsyncram_component|auto_generated|q_a [27])) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|comb~7 .extended_lut = "off";
defparam \cpu|cu|comb~7 .lut_mask = 64'h00A000A000000000;
defparam \cpu|cu|comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N6
cyclonev_lcell_comb \cpu|rf|register[11][7]~feeder (
// Equation(s):
// \cpu|rf|register[11][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[11][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[11][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[11][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[11][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \resetn~inputCLKENA0 (
	.inclk(\resetn~input_o ),
	.ena(vcc),
	.outclk(\resetn~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \resetn~inputCLKENA0 .clock_type = "global clock";
defparam \resetn~inputCLKENA0 .disable_mode = "low";
defparam \resetn~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \resetn~inputCLKENA0 .ena_register_power_up = "high";
defparam \resetn~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \cpu|cu|wreg~1 (
// Equation(s):
// \cpu|cu|wreg~1_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [26] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [30] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [27] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [29] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [28]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [29] & (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & 
// \imem|irom|altsyncram_component|auto_generated|q_a [28])))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [26] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [30] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [29] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & (!\imem|irom|altsyncram_component|auto_generated|q_a [27] $ (\imem|irom|altsyncram_component|auto_generated|q_a [28])))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|wreg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|wreg~1 .extended_lut = "off";
defparam \cpu|cu|wreg~1 .lut_mask = 64'h40040A0400000000;
defparam \cpu|cu|wreg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N33
cyclonev_lcell_comb \cpu|cu|comb~6 (
// Equation(s):
// \cpu|cu|comb~6_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [2] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|comb~6 .extended_lut = "off";
defparam \cpu|cu|comb~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|cu|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N54
cyclonev_lcell_comb \cpu|cu|comb~0 (
// Equation(s):
// \cpu|cu|comb~0_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [30] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & !\imem|irom|altsyncram_component|auto_generated|q_a [26]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|comb~0 .extended_lut = "off";
defparam \cpu|cu|comb~0 .lut_mask = 64'h8000800000000000;
defparam \cpu|cu|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N27
cyclonev_lcell_comb \cpu|cu|comb~1 (
// Equation(s):
// \cpu|cu|comb~1_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [4] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|comb~1 .extended_lut = "off";
defparam \cpu|cu|comb~1 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|cu|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N48
cyclonev_lcell_comb \cpu|cu|wreg~0 (
// Equation(s):
// \cpu|cu|wreg~0_combout  = ( \cpu|cu|comb~1_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [5] & (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (!\cpu|cu|comb~6_combout  & \cpu|cu|comb~0_combout ))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\cpu|cu|comb~6_combout ),
	.datad(!\cpu|cu|comb~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|wreg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|wreg~0 .extended_lut = "off";
defparam \cpu|cu|wreg~0 .lut_mask = 64'h0000000000400040;
defparam \cpu|cu|wreg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N57
cyclonev_lcell_comb \cpu|cu|aluimm~0 (
// Equation(s):
// \cpu|cu|aluimm~0_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & !\imem|irom|altsyncram_component|auto_generated|q_a [30]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|aluimm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|aluimm~0 .extended_lut = "off";
defparam \cpu|cu|aluimm~0 .lut_mask = 64'h0000000020002000;
defparam \cpu|cu|aluimm~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N21
cyclonev_lcell_comb \cpu|cu|aluc[0]~0 (
// Equation(s):
// \cpu|cu|aluc[0]~0_combout  = ( \cpu|cu|comb~0_combout  & ( \cpu|cu|comb~1_combout  & ( (!\cpu|cu|aluimm~0_combout  & ((!\cpu|cu|comb~6_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [5]) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( !\cpu|cu|comb~0_combout  & ( \cpu|cu|comb~1_combout  & ( !\cpu|cu|aluimm~0_combout  ) ) ) # ( \cpu|cu|comb~0_combout  & ( !\cpu|cu|comb~1_combout  & ( !\cpu|cu|aluimm~0_combout  ) ) ) # 
// ( !\cpu|cu|comb~0_combout  & ( !\cpu|cu|comb~1_combout  & ( !\cpu|cu|aluimm~0_combout  ) ) )

	.dataa(!\cpu|cu|comb~6_combout ),
	.datab(!\cpu|cu|aluimm~0_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\cpu|cu|comb~0_combout ),
	.dataf(!\cpu|cu|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|aluc[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|aluc[0]~0 .extended_lut = "off";
defparam \cpu|cu|aluc[0]~0 .lut_mask = 64'hCCCCCCCCCCCCC8CC;
defparam \cpu|cu|aluc[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N54
cyclonev_lcell_comb \cpu|cu|i_jr~0 (
// Equation(s):
// \cpu|cu|i_jr~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [5] & !\imem|irom|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|i_jr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|i_jr~0 .extended_lut = "off";
defparam \cpu|cu|i_jr~0 .lut_mask = 64'hF000F000F000F000;
defparam \cpu|cu|i_jr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N24
cyclonev_lcell_comb \cpu|cu|comb~3 (
// Equation(s):
// \cpu|cu|comb~3_combout  = ( \cpu|cu|comb~0_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\cpu|cu|i_jr~0_combout  & \cpu|cu|comb~1_combout )) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\cpu|cu|i_jr~0_combout ),
	.datad(!\cpu|cu|comb~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|comb~3 .extended_lut = "off";
defparam \cpu|cu|comb~3 .lut_mask = 64'h00000000000A000A;
defparam \cpu|cu|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N24
cyclonev_lcell_comb \cpu|cu|wreg~2 (
// Equation(s):
// \cpu|cu|wreg~2_combout  = ( \cpu|cu|aluc[0]~0_combout  & ( \cpu|cu|comb~3_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [0] & (!\cpu|cu|wreg~1_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( 
// \cpu|cu|aluc[0]~0_combout  & ( !\cpu|cu|comb~3_combout  & ( (!\cpu|cu|wreg~1_combout  & ((!\cpu|cu|wreg~0_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [0]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\cpu|cu|wreg~1_combout ),
	.datac(!\cpu|cu|wreg~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\cpu|cu|aluc[0]~0_combout ),
	.dataf(!\cpu|cu|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|wreg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|wreg~2 .extended_lut = "off";
defparam \cpu|cu|wreg~2 .lut_mask = 64'h0000C4C400004400;
defparam \cpu|cu|wreg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N6
cyclonev_lcell_comb \cpu|cu|aluimm (
// Equation(s):
// \cpu|cu|aluimm~combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( \imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & \imem|irom|altsyncram_component|auto_generated|q_a [26]))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [27] & !\imem|irom|altsyncram_component|auto_generated|q_a [26])) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [28]))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & \imem|irom|altsyncram_component|auto_generated|q_a [26]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|aluimm~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|aluimm .extended_lut = "off";
defparam \cpu|cu|aluimm .lut_mask = 64'h000000208A0A0020;
defparam \cpu|cu|aluimm .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N48
cyclonev_lcell_comb \cpu|cu|jal (
// Equation(s):
// \cpu|cu|jal~combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [30] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & !\imem|irom|altsyncram_component|auto_generated|q_a [29]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|jal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|jal .extended_lut = "off";
defparam \cpu|cu|jal .lut_mask = 64'h1000000000000000;
defparam \cpu|cu|jal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N0
cyclonev_lcell_comb \cpu|wn[4] (
// Equation(s):
// \cpu|wn [4] = ( !\cpu|cu|jal~combout  & ( (!\cpu|cu|aluimm~combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [15]))) # (\cpu|cu|aluimm~combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [20])) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\cpu|cu|aluimm~combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\cpu|cu|jal~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|wn [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|wn[4] .extended_lut = "off";
defparam \cpu|wn[4] .lut_mask = 64'hFA0A0000FA0A0000;
defparam \cpu|wn[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N42
cyclonev_lcell_comb \cpu|rf|Decoder0~0 (
// Equation(s):
// \cpu|rf|Decoder0~0_combout  = ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [13] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// !\cpu|cu|jal~combout )) ) ) ) # ( \cpu|cu|aluimm~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [13] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// !\cpu|cu|jal~combout )) ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [13] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [14] & !\cpu|cu|jal~combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|cu|jal~combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~0 .extended_lut = "off";
defparam \cpu|rf|Decoder0~0 .lut_mask = 64'h3300500000005000;
defparam \cpu|rf|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N36
cyclonev_lcell_comb \cpu|wn[0] (
// Equation(s):
// \cpu|wn [0] = ( \cpu|cu|aluimm~combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & !\cpu|cu|jal~combout ) ) ) # ( !\cpu|cu|aluimm~combout  & ( (!\cpu|cu|jal~combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|cu|jal~combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|wn [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|wn[0] .extended_lut = "off";
defparam \cpu|wn[0] .lut_mask = 64'hF000F000C0C0C0C0;
defparam \cpu|wn[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N54
cyclonev_lcell_comb \cpu|wn[1] (
// Equation(s):
// \cpu|wn [1] = ( \cpu|cu|aluimm~combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & !\cpu|cu|jal~combout ) ) ) # ( !\cpu|cu|aluimm~combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [12] & !\cpu|cu|jal~combout ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|cu|jal~combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|wn [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|wn[1] .extended_lut = "off";
defparam \cpu|wn[1] .lut_mask = 64'hAA00F000AA00F000;
defparam \cpu|wn[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N51
cyclonev_lcell_comb \cpu|rf|Decoder0~4 (
// Equation(s):
// \cpu|rf|Decoder0~4_combout  = ( !\cpu|wn [1] & ( (!\cpu|cu|wreg~2_combout  & (\cpu|wn [4] & (\cpu|rf|Decoder0~0_combout  & !\cpu|wn [0]))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|wn [4]),
	.datac(!\cpu|rf|Decoder0~0_combout ),
	.datad(!\cpu|wn [0]),
	.datae(gnd),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~4 .extended_lut = "off";
defparam \cpu|rf|Decoder0~4 .lut_mask = 64'h0200020000000000;
defparam \cpu|rf|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N8
dffeas \cpu|rf|register[11][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N9
cyclonev_lcell_comb \cpu|rf|Decoder0~2 (
// Equation(s):
// \cpu|rf|Decoder0~2_combout  = ( !\cpu|wn [0] & ( (!\cpu|cu|wreg~2_combout  & (\cpu|rf|Decoder0~0_combout  & (\cpu|wn [1] & \cpu|wn [4]))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|rf|Decoder0~0_combout ),
	.datac(!\cpu|wn [1]),
	.datad(!\cpu|wn [4]),
	.datae(gnd),
	.dataf(!\cpu|wn [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~2 .extended_lut = "off";
defparam \cpu|rf|Decoder0~2 .lut_mask = 64'h0002000200000000;
defparam \cpu|rf|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N44
dffeas \cpu|rf|register[9][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N45
cyclonev_lcell_comb \cpu|rf|register[8][7]~feeder (
// Equation(s):
// \cpu|rf|register[8][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[8][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N6
cyclonev_lcell_comb \cpu|rf|Decoder0~1 (
// Equation(s):
// \cpu|rf|Decoder0~1_combout  = ( \cpu|wn [4] & ( (!\cpu|cu|wreg~2_combout  & (\cpu|rf|Decoder0~0_combout  & (\cpu|wn [0] & \cpu|wn [1]))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|rf|Decoder0~0_combout ),
	.datac(!\cpu|wn [0]),
	.datad(!\cpu|wn [1]),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~1 .extended_lut = "off";
defparam \cpu|rf|Decoder0~1 .lut_mask = 64'h0000000000020002;
defparam \cpu|rf|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N47
dffeas \cpu|rf|register[8][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N54
cyclonev_lcell_comb \cpu|rf|qb[7]~166 (
// Equation(s):
// \cpu|rf|qb[7]~166_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[11][7]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[9][7]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[10][7]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[8][7]~q  ) ) )

	.dataa(!\cpu|rf|register[10][7]~q ),
	.datab(!\cpu|rf|register[11][7]~q ),
	.datac(!\cpu|rf|register[9][7]~q ),
	.datad(!\cpu|rf|register[8][7]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~166 .extended_lut = "off";
defparam \cpu|rf|qb[7]~166 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|rf|qb[7]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N0
cyclonev_lcell_comb \cpu|rf|Decoder0~15 (
// Equation(s):
// \cpu|rf|Decoder0~15_combout  = ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [13] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// !\cpu|cu|jal~combout )) ) ) ) # ( \cpu|cu|aluimm~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [13] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// !\cpu|cu|jal~combout )) ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [13] & ( (!\cpu|cu|jal~combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [14]) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|cu|jal~combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~15 .extended_lut = "off";
defparam \cpu|rf|Decoder0~15 .lut_mask = 64'hF000808000008080;
defparam \cpu|rf|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N36
cyclonev_lcell_comb \cpu|rf|Decoder0~31 (
// Equation(s):
// \cpu|rf|Decoder0~31_combout  = ( \cpu|rf|Decoder0~15_combout  & ( (!\cpu|wn [0] & (!\cpu|wn [1] & (!\cpu|wn [4] & !\cpu|cu|wreg~2_combout ))) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|wn [4]),
	.datad(!\cpu|cu|wreg~2_combout ),
	.datae(!\cpu|rf|Decoder0~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~31 .extended_lut = "off";
defparam \cpu|rf|Decoder0~31 .lut_mask = 64'h0000800000008000;
defparam \cpu|rf|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N8
dffeas \cpu|rf|register[19][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N54
cyclonev_lcell_comb \cpu|rf|register[23][7]~feeder (
// Equation(s):
// \cpu|rf|register[23][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[23][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[23][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[23][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[23][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N6
cyclonev_lcell_comb \cpu|rf|Decoder0~11 (
// Equation(s):
// \cpu|rf|Decoder0~11_combout  = ( \cpu|cu|aluimm~combout  & ( !\cpu|cu|jal~combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|cu|aluimm~combout  & ( 
// !\cpu|cu|jal~combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [13] & !\imem|irom|altsyncram_component|auto_generated|q_a [14]) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|cu|jal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~11 .extended_lut = "off";
defparam \cpu|rf|Decoder0~11 .lut_mask = 64'h33000A0A00000000;
defparam \cpu|rf|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N3
cyclonev_lcell_comb \cpu|rf|Decoder0~32 (
// Equation(s):
// \cpu|rf|Decoder0~32_combout  = ( !\cpu|wn [1] & ( (!\cpu|wn [0] & (\cpu|rf|Decoder0~11_combout  & (!\cpu|wn [4] & !\cpu|cu|wreg~2_combout ))) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|rf|Decoder0~11_combout ),
	.datac(!\cpu|wn [4]),
	.datad(!\cpu|cu|wreg~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~32 .extended_lut = "off";
defparam \cpu|rf|Decoder0~32 .lut_mask = 64'h2000200000000000;
defparam \cpu|rf|Decoder0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N56
dffeas \cpu|rf|register[23][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N15
cyclonev_lcell_comb \cpu|rf|Decoder0~33 (
// Equation(s):
// \cpu|rf|Decoder0~33_combout  = ( !\cpu|wn [4] & ( (!\cpu|cu|wreg~2_combout  & (!\cpu|wn [1] & (\cpu|rf|Decoder0~0_combout  & !\cpu|wn [0]))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|rf|Decoder0~0_combout ),
	.datad(!\cpu|wn [0]),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~33 .extended_lut = "off";
defparam \cpu|rf|Decoder0~33 .lut_mask = 64'h0800080000000000;
defparam \cpu|rf|Decoder0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N26
dffeas \cpu|rf|register[27][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y32_N57
cyclonev_lcell_comb \cpu|rf|Decoder0~6 (
// Equation(s):
// \cpu|rf|Decoder0~6_combout  = ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & !\cpu|cu|jal~combout ) ) ) ) # ( !\cpu|cu|aluimm~combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\cpu|cu|jal~combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [14]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [13]))) ) ) ) # ( \cpu|cu|aluimm~combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|cu|jal~combout  ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\cpu|cu|jal~combout  & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [14]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [13]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\cpu|cu|jal~combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~6 .extended_lut = "off";
defparam \cpu|rf|Decoder0~6 .lut_mask = 64'hFA00FF00FA00CC00;
defparam \cpu|rf|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N27
cyclonev_lcell_comb \cpu|rf|Decoder0~34 (
// Equation(s):
// \cpu|rf|Decoder0~34_combout  = ( !\cpu|wn [4] & ( (!\cpu|rf|Decoder0~6_combout  & (!\cpu|wn [0] & (!\cpu|cu|wreg~2_combout  & !\cpu|wn [1]))) ) )

	.dataa(!\cpu|rf|Decoder0~6_combout ),
	.datab(!\cpu|wn [0]),
	.datac(!\cpu|cu|wreg~2_combout ),
	.datad(!\cpu|wn [1]),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~34 .extended_lut = "off";
defparam \cpu|rf|Decoder0~34 .lut_mask = 64'h8000800000000000;
defparam \cpu|rf|Decoder0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N2
dffeas \cpu|rf|register[31][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N27
cyclonev_lcell_comb \cpu|rf|qb[7]~173 (
// Equation(s):
// \cpu|rf|qb[7]~173_combout  = ( \cpu|rf|register[27][7]~q  & ( \cpu|rf|register[31][7]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][7]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[23][7]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\cpu|rf|register[27][7]~q  & ( \cpu|rf|register[31][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][7]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][7]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( \cpu|rf|register[27][7]~q  & ( !\cpu|rf|register[31][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][7]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][7]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( 
// !\cpu|rf|register[27][7]~q  & ( !\cpu|rf|register[31][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][7]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][7]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[19][7]~q ),
	.datad(!\cpu|rf|register[23][7]~q ),
	.datae(!\cpu|rf|register[27][7]~q ),
	.dataf(!\cpu|rf|register[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~173 .extended_lut = "off";
defparam \cpu|rf|qb[7]~173 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|rf|qb[7]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N21
cyclonev_lcell_comb \cpu|rf|Decoder0~25 (
// Equation(s):
// \cpu|rf|Decoder0~25_combout  = ( \cpu|wn [1] & ( !\cpu|wn [4] & ( (\cpu|rf|Decoder0~0_combout  & (!\cpu|cu|wreg~2_combout  & !\cpu|wn [0])) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|Decoder0~0_combout ),
	.datac(!\cpu|cu|wreg~2_combout ),
	.datad(!\cpu|wn [0]),
	.datae(!\cpu|wn [1]),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~25 .extended_lut = "off";
defparam \cpu|rf|Decoder0~25 .lut_mask = 64'h0000300000000000;
defparam \cpu|rf|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y29_N20
dffeas \cpu|rf|register[25][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N21
cyclonev_lcell_comb \cpu|rf|register[21][7]~feeder (
// Equation(s):
// \cpu|rf|register[21][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[21][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N21
cyclonev_lcell_comb \cpu|wn[2] (
// Equation(s):
// \cpu|wn [2] = ( \cpu|cu|aluimm~combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & !\cpu|cu|jal~combout ) ) ) # ( !\cpu|cu|aluimm~combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [13] & !\cpu|cu|jal~combout ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|cu|jal~combout ),
	.datad(gnd),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|wn [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|wn[2] .extended_lut = "off";
defparam \cpu|wn[2] .lut_mask = 64'hA0A0C0C0A0A0C0C0;
defparam \cpu|wn[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y32_N12
cyclonev_lcell_comb \cpu|wn[3] (
// Equation(s):
// \cpu|wn [3] = ( \cpu|cu|aluimm~combout  & ( !\cpu|cu|jal~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\cpu|cu|jal~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [14] ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|cu|jal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|wn [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|wn[3] .extended_lut = "off";
defparam \cpu|wn[3] .lut_mask = 64'hAAAAF0F000000000;
defparam \cpu|wn[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N18
cyclonev_lcell_comb \cpu|rf|Decoder0~24 (
// Equation(s):
// \cpu|rf|Decoder0~24_combout  = ( !\cpu|wn [4] & ( \cpu|wn [3] & ( (!\cpu|wn [0] & (!\cpu|cu|wreg~2_combout  & (!\cpu|wn [2] & \cpu|wn [1]))) ) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|cu|wreg~2_combout ),
	.datac(!\cpu|wn [2]),
	.datad(!\cpu|wn [1]),
	.datae(!\cpu|wn [4]),
	.dataf(!\cpu|wn [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~24 .extended_lut = "off";
defparam \cpu|rf|Decoder0~24 .lut_mask = 64'h0000000000800000;
defparam \cpu|rf|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y31_N23
dffeas \cpu|rf|register[21][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N33
cyclonev_lcell_comb \cpu|rf|Decoder0~23 (
// Equation(s):
// \cpu|rf|Decoder0~23_combout  = ( \cpu|rf|Decoder0~15_combout  & ( !\cpu|wn [4] & ( (!\cpu|wn [0] & (\cpu|wn [1] & !\cpu|cu|wreg~2_combout )) ) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|cu|wreg~2_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|Decoder0~15_combout ),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~23 .extended_lut = "off";
defparam \cpu|rf|Decoder0~23 .lut_mask = 64'h0000202000000000;
defparam \cpu|rf|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N20
dffeas \cpu|rf|register[17][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y31_N36
cyclonev_lcell_comb \cpu|rf|register[29][7]~feeder (
// Equation(s):
// \cpu|rf|register[29][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[29][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[29][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[29][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[29][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N42
cyclonev_lcell_comb \cpu|rf|Decoder0~26 (
// Equation(s):
// \cpu|rf|Decoder0~26_combout  = ( !\cpu|wn [0] & ( !\cpu|wn [4] & ( (!\cpu|wn [2] & (!\cpu|cu|wreg~2_combout  & (!\cpu|wn [3] & \cpu|wn [1]))) ) ) )

	.dataa(!\cpu|wn [2]),
	.datab(!\cpu|cu|wreg~2_combout ),
	.datac(!\cpu|wn [3]),
	.datad(!\cpu|wn [1]),
	.datae(!\cpu|wn [0]),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~26 .extended_lut = "off";
defparam \cpu|rf|Decoder0~26 .lut_mask = 64'h0080000000000000;
defparam \cpu|rf|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y31_N38
dffeas \cpu|rf|register[29][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[29][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N21
cyclonev_lcell_comb \cpu|rf|qb[7]~171 (
// Equation(s):
// \cpu|rf|qb[7]~171_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[29][7]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[21][7]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[29][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[17][7]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[25][7]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[29][7]~q  & ( (\cpu|rf|register[21][7]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[29][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[17][7]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[25][7]~q )) ) ) )

	.dataa(!\cpu|rf|register[25][7]~q ),
	.datab(!\cpu|rf|register[21][7]~q ),
	.datac(!\cpu|rf|register[17][7]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[29][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~171 .extended_lut = "off";
defparam \cpu|rf|qb[7]~171 .lut_mask = 64'h0F5533000F5533FF;
defparam \cpu|rf|qb[7]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N6
cyclonev_lcell_comb \cpu|rf|register[16][7]~feeder (
// Equation(s):
// \cpu|rf|register[16][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N51
cyclonev_lcell_comb \cpu|rf|Decoder0~19 (
// Equation(s):
// \cpu|rf|Decoder0~19_combout  = ( !\cpu|wn [4] & ( (\cpu|wn [0] & (\cpu|wn [1] & (!\cpu|cu|wreg~2_combout  & \cpu|rf|Decoder0~15_combout ))) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|cu|wreg~2_combout ),
	.datad(!\cpu|rf|Decoder0~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~19 .extended_lut = "off";
defparam \cpu|rf|Decoder0~19 .lut_mask = 64'h0010001000000000;
defparam \cpu|rf|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N7
dffeas \cpu|rf|register[16][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N42
cyclonev_lcell_comb \cpu|rf|register[24][7]~feeder (
// Equation(s):
// \cpu|rf|register[24][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[24][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[24][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[24][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[24][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N54
cyclonev_lcell_comb \cpu|rf|Decoder0~21 (
// Equation(s):
// \cpu|rf|Decoder0~21_combout  = ( !\cpu|wn [4] & ( (!\cpu|cu|wreg~2_combout  & (\cpu|wn [0] & (\cpu|wn [1] & \cpu|rf|Decoder0~0_combout ))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|wn [0]),
	.datac(!\cpu|wn [1]),
	.datad(!\cpu|rf|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~21 .extended_lut = "off";
defparam \cpu|rf|Decoder0~21 .lut_mask = 64'h0002000200000000;
defparam \cpu|rf|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y28_N44
dffeas \cpu|rf|register[24][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N24
cyclonev_lcell_comb \cpu|rf|register[20][7]~feeder (
// Equation(s):
// \cpu|rf|register[20][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N0
cyclonev_lcell_comb \cpu|rf|Decoder0~20 (
// Equation(s):
// \cpu|rf|Decoder0~20_combout  = ( !\cpu|wn [4] & ( (\cpu|wn [0] & (\cpu|rf|Decoder0~11_combout  & (\cpu|wn [1] & !\cpu|cu|wreg~2_combout ))) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|rf|Decoder0~11_combout ),
	.datac(!\cpu|wn [1]),
	.datad(!\cpu|cu|wreg~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~20 .extended_lut = "off";
defparam \cpu|rf|Decoder0~20 .lut_mask = 64'h0100010000000000;
defparam \cpu|rf|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \cpu|rf|register[20][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N6
cyclonev_lcell_comb \cpu|rf|register[28][7]~feeder (
// Equation(s):
// \cpu|rf|register[28][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[28][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[28][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[28][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[28][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N24
cyclonev_lcell_comb \cpu|rf|Decoder0~22 (
// Equation(s):
// \cpu|rf|Decoder0~22_combout  = ( !\cpu|wn [4] & ( (!\cpu|rf|Decoder0~6_combout  & (\cpu|wn [0] & (!\cpu|cu|wreg~2_combout  & \cpu|wn [1]))) ) )

	.dataa(!\cpu|rf|Decoder0~6_combout ),
	.datab(!\cpu|wn [0]),
	.datac(!\cpu|cu|wreg~2_combout ),
	.datad(!\cpu|wn [1]),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~22 .extended_lut = "off";
defparam \cpu|rf|Decoder0~22 .lut_mask = 64'h0020002000000000;
defparam \cpu|rf|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y28_N8
dffeas \cpu|rf|register[28][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[28][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N0
cyclonev_lcell_comb \cpu|rf|qb[7]~170 (
// Equation(s):
// \cpu|rf|qb[7]~170_combout  = ( \cpu|rf|register[20][7]~q  & ( \cpu|rf|register[28][7]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][7]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[24][7]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|rf|register[20][7]~q  & ( \cpu|rf|register[28][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][7]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][7]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19])) ) ) ) # ( \cpu|rf|register[20][7]~q  & ( !\cpu|rf|register[28][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][7]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][7]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19])) ) ) ) # ( 
// !\cpu|rf|register[20][7]~q  & ( !\cpu|rf|register[28][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][7]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][7]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[16][7]~q ),
	.datad(!\cpu|rf|register[24][7]~q ),
	.datae(!\cpu|rf|register[20][7]~q ),
	.dataf(!\cpu|rf|register[28][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~170 .extended_lut = "off";
defparam \cpu|rf|qb[7]~170 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|rf|qb[7]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N12
cyclonev_lcell_comb \cpu|rf|Decoder0~29 (
// Equation(s):
// \cpu|rf|Decoder0~29_combout  = ( !\cpu|wn [4] & ( (!\cpu|cu|wreg~2_combout  & (!\cpu|wn [1] & (\cpu|wn [0] & \cpu|rf|Decoder0~0_combout ))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|wn [0]),
	.datad(!\cpu|rf|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~29 .extended_lut = "off";
defparam \cpu|rf|Decoder0~29 .lut_mask = 64'h0008000800000000;
defparam \cpu|rf|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y29_N8
dffeas \cpu|rf|register[26][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N30
cyclonev_lcell_comb \cpu|rf|register[22][7]~feeder (
// Equation(s):
// \cpu|rf|register[22][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N27
cyclonev_lcell_comb \cpu|rf|Decoder0~28 (
// Equation(s):
// \cpu|rf|Decoder0~28_combout  = ( \cpu|rf|Decoder0~11_combout  & ( !\cpu|wn [1] & ( (\cpu|wn [0] & (!\cpu|wn [4] & !\cpu|cu|wreg~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|wn [0]),
	.datac(!\cpu|wn [4]),
	.datad(!\cpu|cu|wreg~2_combout ),
	.datae(!\cpu|rf|Decoder0~11_combout ),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~28 .extended_lut = "off";
defparam \cpu|rf|Decoder0~28 .lut_mask = 64'h0000300000000000;
defparam \cpu|rf|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N32
dffeas \cpu|rf|register[22][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N27
cyclonev_lcell_comb \cpu|rf|register[18][7]~feeder (
// Equation(s):
// \cpu|rf|register[18][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[18][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N48
cyclonev_lcell_comb \cpu|rf|Decoder0~27 (
// Equation(s):
// \cpu|rf|Decoder0~27_combout  = ( \cpu|rf|Decoder0~15_combout  & ( (!\cpu|wn [4] & (!\cpu|wn [1] & (\cpu|wn [0] & !\cpu|cu|wreg~2_combout ))) ) )

	.dataa(!\cpu|wn [4]),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|wn [0]),
	.datad(!\cpu|cu|wreg~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|Decoder0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~27 .extended_lut = "off";
defparam \cpu|rf|Decoder0~27 .lut_mask = 64'h0000000008000800;
defparam \cpu|rf|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N29
dffeas \cpu|rf|register[18][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N18
cyclonev_lcell_comb \cpu|rf|Decoder0~30 (
// Equation(s):
// \cpu|rf|Decoder0~30_combout  = ( !\cpu|wn [1] & ( (!\cpu|cu|wreg~2_combout  & (!\cpu|wn [4] & (!\cpu|rf|Decoder0~6_combout  & \cpu|wn [0]))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|wn [4]),
	.datac(!\cpu|rf|Decoder0~6_combout ),
	.datad(!\cpu|wn [0]),
	.datae(gnd),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~30 .extended_lut = "off";
defparam \cpu|rf|Decoder0~30 .lut_mask = 64'h0080008000000000;
defparam \cpu|rf|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N14
dffeas \cpu|rf|register[30][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N9
cyclonev_lcell_comb \cpu|rf|qb[7]~172 (
// Equation(s):
// \cpu|rf|qb[7]~172_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[30][7]~q  & ( (\cpu|rf|register[22][7]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[30][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][7]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[26][7]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[30][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[22][7]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[30][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][7]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[26][7]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[26][7]~q ),
	.datac(!\cpu|rf|register[22][7]~q ),
	.datad(!\cpu|rf|register[18][7]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[30][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~172 .extended_lut = "off";
defparam \cpu|rf|qb[7]~172 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \cpu|rf|qb[7]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N12
cyclonev_lcell_comb \cpu|rf|qb[7]~174 (
// Equation(s):
// \cpu|rf|qb[7]~174_combout  = ( \cpu|rf|qb[7]~170_combout  & ( \cpu|rf|qb[7]~172_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[7]~171_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[7]~173_combout ))) ) ) ) # ( !\cpu|rf|qb[7]~170_combout  & ( \cpu|rf|qb[7]~172_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[7]~171_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[7]~173_combout )))) ) ) ) # ( \cpu|rf|qb[7]~170_combout  & ( !\cpu|rf|qb[7]~172_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[7]~171_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[7]~173_combout )))) ) ) ) # ( !\cpu|rf|qb[7]~170_combout  & ( !\cpu|rf|qb[7]~172_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[7]~171_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[7]~173_combout )))) ) ) )

	.dataa(!\cpu|rf|qb[7]~173_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|qb[7]~171_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\cpu|rf|qb[7]~170_combout ),
	.dataf(!\cpu|rf|qb[7]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~174 .extended_lut = "off";
defparam \cpu|rf|qb[7]~174 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \cpu|rf|qb[7]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N6
cyclonev_lcell_comb \cpu|rf|Decoder0~16 (
// Equation(s):
// \cpu|rf|Decoder0~16_combout  = ( \cpu|wn [4] & ( \cpu|wn [1] & ( (\cpu|rf|Decoder0~15_combout  & (!\cpu|wn [0] & !\cpu|cu|wreg~2_combout )) ) ) )

	.dataa(!\cpu|rf|Decoder0~15_combout ),
	.datab(!\cpu|wn [0]),
	.datac(gnd),
	.datad(!\cpu|cu|wreg~2_combout ),
	.datae(!\cpu|wn [4]),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~16 .extended_lut = "off";
defparam \cpu|rf|Decoder0~16 .lut_mask = 64'h0000000000004400;
defparam \cpu|rf|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N29
dffeas \cpu|rf|register[1][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N18
cyclonev_lcell_comb \cpu|rf|qb[0]~5 (
// Equation(s):
// \cpu|rf|qb[0]~5_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~5 .extended_lut = "off";
defparam \cpu|rf|qb[0]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|rf|qb[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N30
cyclonev_lcell_comb \cpu|rf|register[3][7]~feeder (
// Equation(s):
// \cpu|rf|register[3][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[3][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[3][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N24
cyclonev_lcell_comb \cpu|rf|Decoder0~18 (
// Equation(s):
// \cpu|rf|Decoder0~18_combout  = ( !\cpu|cu|wreg~2_combout  & ( (!\cpu|wn [0] & (!\cpu|wn [1] & (\cpu|wn [4] & \cpu|rf|Decoder0~15_combout ))) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|wn [4]),
	.datad(!\cpu|rf|Decoder0~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|wreg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~18 .extended_lut = "off";
defparam \cpu|rf|Decoder0~18 .lut_mask = 64'h0008000800000000;
defparam \cpu|rf|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y28_N32
dffeas \cpu|rf|register[3][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N48
cyclonev_lcell_comb \cpu|rf|Decoder0~17 (
// Equation(s):
// \cpu|rf|Decoder0~17_combout  = ( \cpu|wn [4] & ( (\cpu|wn [0] & (!\cpu|wn [1] & (!\cpu|cu|wreg~2_combout  & \cpu|rf|Decoder0~15_combout ))) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|cu|wreg~2_combout ),
	.datad(!\cpu|rf|Decoder0~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~17 .extended_lut = "off";
defparam \cpu|rf|Decoder0~17 .lut_mask = 64'h0000000000400040;
defparam \cpu|rf|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y27_N11
dffeas \cpu|rf|register[2][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N51
cyclonev_lcell_comb \cpu|rf|qb[0]~4 (
// Equation(s):
// \cpu|rf|qb[0]~4_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~4 .extended_lut = "off";
defparam \cpu|rf|qb[0]~4 .lut_mask = 64'hF000F000FF00FF00;
defparam \cpu|rf|qb[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N0
cyclonev_lcell_comb \cpu|rf|register[7][7]~feeder (
// Equation(s):
// \cpu|rf|register[7][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N21
cyclonev_lcell_comb \cpu|rf|Decoder0~14 (
// Equation(s):
// \cpu|rf|Decoder0~14_combout  = ( !\cpu|wn [1] & ( (!\cpu|cu|wreg~2_combout  & (\cpu|wn [4] & (!\cpu|wn [0] & \cpu|rf|Decoder0~11_combout ))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|wn [4]),
	.datac(!\cpu|wn [0]),
	.datad(!\cpu|rf|Decoder0~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~14 .extended_lut = "off";
defparam \cpu|rf|Decoder0~14 .lut_mask = 64'h0020002000000000;
defparam \cpu|rf|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y28_N2
dffeas \cpu|rf|register[7][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N6
cyclonev_lcell_comb \cpu|rf|register[6][7]~feeder (
// Equation(s):
// \cpu|rf|register[6][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[6][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[6][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N57
cyclonev_lcell_comb \cpu|rf|Decoder0~13 (
// Equation(s):
// \cpu|rf|Decoder0~13_combout  = ( !\cpu|wn [1] & ( (!\cpu|cu|wreg~2_combout  & (\cpu|wn [0] & (\cpu|rf|Decoder0~11_combout  & \cpu|wn [4]))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|wn [0]),
	.datac(!\cpu|rf|Decoder0~11_combout ),
	.datad(!\cpu|wn [4]),
	.datae(gnd),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~13 .extended_lut = "off";
defparam \cpu|rf|Decoder0~13 .lut_mask = 64'h0002000200000000;
defparam \cpu|rf|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y28_N8
dffeas \cpu|rf|register[6][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N0
cyclonev_lcell_comb \cpu|rf|register[5][7]~feeder (
// Equation(s):
// \cpu|rf|register[5][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N45
cyclonev_lcell_comb \cpu|rf|Decoder0~12 (
// Equation(s):
// \cpu|rf|Decoder0~12_combout  = ( \cpu|wn [1] & ( !\cpu|wn [0] & ( (!\cpu|cu|wreg~2_combout  & (\cpu|rf|Decoder0~11_combout  & \cpu|wn [4])) ) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|rf|Decoder0~11_combout ),
	.datac(!\cpu|wn [4]),
	.datad(gnd),
	.datae(!\cpu|wn [1]),
	.dataf(!\cpu|wn [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~12 .extended_lut = "off";
defparam \cpu|rf|Decoder0~12 .lut_mask = 64'h0000020200000000;
defparam \cpu|rf|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N1
dffeas \cpu|rf|register[5][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N51
cyclonev_lcell_comb \cpu|rf|register[4][7]~feeder (
// Equation(s):
// \cpu|rf|register[4][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N12
cyclonev_lcell_comb \cpu|rf|Decoder0~10 (
// Equation(s):
// \cpu|rf|Decoder0~10_combout  = ( !\cpu|wn [2] & ( \cpu|wn [4] & ( (\cpu|wn [0] & (!\cpu|cu|wreg~2_combout  & (\cpu|wn [3] & \cpu|wn [1]))) ) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|cu|wreg~2_combout ),
	.datac(!\cpu|wn [3]),
	.datad(!\cpu|wn [1]),
	.datae(!\cpu|wn [2]),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~10 .extended_lut = "off";
defparam \cpu|rf|Decoder0~10 .lut_mask = 64'h0000000000040000;
defparam \cpu|rf|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y28_N53
dffeas \cpu|rf|register[4][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N18
cyclonev_lcell_comb \cpu|rf|qb[7]~168 (
// Equation(s):
// \cpu|rf|qb[7]~168_combout  = ( \cpu|rf|register[5][7]~q  & ( \cpu|rf|register[4][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[6][7]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[7][7]~q ))) ) ) ) # ( !\cpu|rf|register[5][7]~q  & ( \cpu|rf|register[4][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[6][7]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[7][7]~q )))) ) ) ) # ( \cpu|rf|register[5][7]~q  & ( !\cpu|rf|register[4][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[6][7]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[7][7]~q )))) ) ) ) # ( !\cpu|rf|register[5][7]~q  & ( !\cpu|rf|register[4][7]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[6][7]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[7][7]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[7][7]~q ),
	.datad(!\cpu|rf|register[6][7]~q ),
	.datae(!\cpu|rf|register[5][7]~q ),
	.dataf(!\cpu|rf|register[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~168 .extended_lut = "off";
defparam \cpu|rf|qb[7]~168 .lut_mask = 64'h0145236789CDABEF;
defparam \cpu|rf|qb[7]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N6
cyclonev_lcell_comb \cpu|rf|qb[7]~169 (
// Equation(s):
// \cpu|rf|qb[7]~169_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[7]~168_combout  & ( (!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[1][7]~q )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[3][7]~q ))) ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( 
// \cpu|rf|qb[7]~168_combout  & ( (!\cpu|rf|qb[0]~5_combout ) # (\cpu|rf|register[2][7]~q ) ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|qb[7]~168_combout  & ( (!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[1][7]~q )) # (\cpu|rf|qb[0]~5_combout  & 
// ((\cpu|rf|register[3][7]~q ))) ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|qb[7]~168_combout  & ( (\cpu|rf|qb[0]~5_combout  & \cpu|rf|register[2][7]~q ) ) ) )

	.dataa(!\cpu|rf|register[1][7]~q ),
	.datab(!\cpu|rf|qb[0]~5_combout ),
	.datac(!\cpu|rf|register[3][7]~q ),
	.datad(!\cpu|rf|register[2][7]~q ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|qb[7]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~169 .extended_lut = "off";
defparam \cpu|rf|qb[7]~169 .lut_mask = 64'h00334747CCFF4747;
defparam \cpu|rf|qb[7]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N36
cyclonev_lcell_comb \cpu|rf|Decoder0~8 (
// Equation(s):
// \cpu|rf|Decoder0~8_combout  = ( !\cpu|wn [1] & ( (\cpu|wn [0] & (!\cpu|rf|Decoder0~6_combout  & (\cpu|wn [4] & !\cpu|cu|wreg~2_combout ))) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|rf|Decoder0~6_combout ),
	.datac(!\cpu|wn [4]),
	.datad(!\cpu|cu|wreg~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~8 .extended_lut = "off";
defparam \cpu|rf|Decoder0~8 .lut_mask = 64'h0400040000000000;
defparam \cpu|rf|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N26
dffeas \cpu|rf|register[14][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N12
cyclonev_lcell_comb \cpu|rf|register[12][7]~feeder (
// Equation(s):
// \cpu|rf|register[12][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[12][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N57
cyclonev_lcell_comb \cpu|rf|Decoder0~5 (
// Equation(s):
// \cpu|rf|Decoder0~5_combout  = ( \cpu|wn [4] & ( \cpu|wn [0] & ( (!\cpu|wn [3] & (\cpu|wn [1] & (!\cpu|cu|wreg~2_combout  & !\cpu|wn [2]))) ) ) )

	.dataa(!\cpu|wn [3]),
	.datab(!\cpu|wn [1]),
	.datac(!\cpu|cu|wreg~2_combout ),
	.datad(!\cpu|wn [2]),
	.datae(!\cpu|wn [4]),
	.dataf(!\cpu|wn [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~5 .extended_lut = "off";
defparam \cpu|rf|Decoder0~5 .lut_mask = 64'h0000000000002000;
defparam \cpu|rf|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N14
dffeas \cpu|rf|register[12][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N39
cyclonev_lcell_comb \cpu|rf|Decoder0~9 (
// Equation(s):
// \cpu|rf|Decoder0~9_combout  = ( !\cpu|wn [1] & ( (!\cpu|wn [0] & (!\cpu|rf|Decoder0~6_combout  & (!\cpu|cu|wreg~2_combout  & \cpu|wn [4]))) ) )

	.dataa(!\cpu|wn [0]),
	.datab(!\cpu|rf|Decoder0~6_combout ),
	.datac(!\cpu|cu|wreg~2_combout ),
	.datad(!\cpu|wn [4]),
	.datae(gnd),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~9 .extended_lut = "off";
defparam \cpu|rf|Decoder0~9 .lut_mask = 64'h0080008000000000;
defparam \cpu|rf|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N44
dffeas \cpu|rf|register[15][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N3
cyclonev_lcell_comb \cpu|rf|register[13][7]~feeder (
// Equation(s):
// \cpu|rf|register[13][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N12
cyclonev_lcell_comb \cpu|rf|Decoder0~7 (
// Equation(s):
// \cpu|rf|Decoder0~7_combout  = ( \cpu|wn [1] & ( \cpu|wn [4] & ( (!\cpu|rf|Decoder0~6_combout  & (!\cpu|cu|wreg~2_combout  & !\cpu|wn [0])) ) ) )

	.dataa(!\cpu|rf|Decoder0~6_combout ),
	.datab(!\cpu|cu|wreg~2_combout ),
	.datac(gnd),
	.datad(!\cpu|wn [0]),
	.datae(!\cpu|wn [1]),
	.dataf(!\cpu|wn [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~7 .extended_lut = "off";
defparam \cpu|rf|Decoder0~7 .lut_mask = 64'h0000000000008800;
defparam \cpu|rf|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N5
dffeas \cpu|rf|register[13][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N27
cyclonev_lcell_comb \cpu|rf|qb[7]~167 (
// Equation(s):
// \cpu|rf|qb[7]~167_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[15][7]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[13][7]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[14][7]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[12][7]~q  ) ) )

	.dataa(!\cpu|rf|register[14][7]~q ),
	.datab(!\cpu|rf|register[12][7]~q ),
	.datac(!\cpu|rf|register[15][7]~q ),
	.datad(!\cpu|rf|register[13][7]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~167 .extended_lut = "off";
defparam \cpu|rf|qb[7]~167 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|rf|qb[7]~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N24
cyclonev_lcell_comb \cpu|rf|qb[7]~175 (
// Equation(s):
// \cpu|rf|qb[7]~175_combout  = ( \cpu|rf|qb[7]~169_combout  & ( \cpu|rf|qb[7]~167_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (\cpu|rf|qb[7]~174_combout ) ) ) ) # ( !\cpu|rf|qb[7]~169_combout  & ( \cpu|rf|qb[7]~167_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[7]~174_combout ))) ) ) ) # ( \cpu|rf|qb[7]~169_combout  & ( 
// !\cpu|rf|qb[7]~167_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[7]~174_combout ))) ) ) ) # ( 
// !\cpu|rf|qb[7]~169_combout  & ( !\cpu|rf|qb[7]~167_combout  & ( (\cpu|rf|qb[7]~174_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\cpu|rf|qb[7]~174_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\cpu|rf|qb[7]~169_combout ),
	.dataf(!\cpu|rf|qb[7]~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~175 .extended_lut = "off";
defparam \cpu|rf|qb[7]~175 .lut_mask = 64'h000FAA0F550FFF0F;
defparam \cpu|rf|qb[7]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N57
cyclonev_lcell_comb \cpu|rf|qb[0]~0 (
// Equation(s):
// \cpu|rf|qb[0]~0_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~0 .extended_lut = "off";
defparam \cpu|rf|qb[0]~0 .lut_mask = 64'hFFFFFFFF0FFF0FFF;
defparam \cpu|rf|qb[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N12
cyclonev_lcell_comb \cpu|alu_b|y[7]~14 (
// Equation(s):
// \cpu|alu_b|y[7]~14_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|cu|aluimm~combout  & ( (!\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[7]~166_combout )) # (\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[7]~175_combout ))) ) ) )

	.dataa(!\cpu|rf|qb[7]~166_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\cpu|rf|qb[7]~175_combout ),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[7]~14 .extended_lut = "off";
defparam \cpu|alu_b|y[7]~14 .lut_mask = 64'h550F000033333333;
defparam \cpu|alu_b|y[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N30
cyclonev_lcell_comb \cpu|cu|comb~4 (
// Equation(s):
// \cpu|cu|comb~4_combout  = ( \cpu|cu|comb~1_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\cpu|cu|comb~0_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [5])) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\cpu|cu|comb~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\cpu|cu|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|comb~4 .extended_lut = "off";
defparam \cpu|cu|comb~4 .lut_mask = 64'h00000000000C000C;
defparam \cpu|cu|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N6
cyclonev_lcell_comb \cpu|cu|aluc[2]~2 (
// Equation(s):
// \cpu|cu|aluc[2]~2_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [26] & ( \imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [28] & !\imem|irom|altsyncram_component|auto_generated|q_a [31])) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [26] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [29] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & !\imem|irom|altsyncram_component|auto_generated|q_a [31]))) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [26] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & !\imem|irom|altsyncram_component|auto_generated|q_a [31]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|aluc[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~2 .extended_lut = "off";
defparam \cpu|cu|aluc[2]~2 .lut_mask = 64'h2000200000002200;
defparam \cpu|cu|aluc[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N21
cyclonev_lcell_comb \cpu|cu|aluc[2]~3 (
// Equation(s):
// \cpu|cu|aluc[2]~3_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [0] & ( \cpu|cu|aluc[2]~2_combout  ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [0] & ( \cpu|cu|aluc[2]~2_combout  ) ) # ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [0] & ( !\cpu|cu|aluc[2]~2_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & (((\imem|irom|altsyncram_component|auto_generated|q_a [2] & \cpu|cu|comb~4_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [1] & (\cpu|cu|comb~3_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [0] & ( !\cpu|cu|aluc[2]~2_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [1] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [2] & \cpu|cu|comb~4_combout )) # (\cpu|cu|comb~3_combout ))) ) ) )

	.dataa(!\cpu|cu|comb~3_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\cpu|cu|comb~4_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\cpu|cu|aluc[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|aluc[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~3 .extended_lut = "off";
defparam \cpu|cu|aluc[2]~3 .lut_mask = 64'h005D0355FFFFFFFF;
defparam \cpu|cu|aluc[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N57
cyclonev_lcell_comb \cpu|cu|aluc[0]~1 (
// Equation(s):
// \cpu|cu|aluc[0]~1_combout  = ( \cpu|cu|comb~3_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [0]) # ((!\cpu|cu|aluc[0]~0_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [1])) ) ) # ( !\cpu|cu|comb~3_combout  & ( 
// !\cpu|cu|aluc[0]~0_combout  ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\cpu|cu|aluc[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|aluc[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|aluc[0]~1 .extended_lut = "off";
defparam \cpu|cu|aluc[0]~1 .lut_mask = 64'hFF00FF00FFAFFFAF;
defparam \cpu|cu|aluc[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N48
cyclonev_lcell_comb \cpu|cu|comb~2 (
// Equation(s):
// \cpu|cu|comb~2_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [27] & ( \imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [28] & !\imem|irom|altsyncram_component|auto_generated|q_a [30])) ) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|comb~2 .extended_lut = "off";
defparam \cpu|cu|comb~2 .lut_mask = 64'h0000000000000C00;
defparam \cpu|cu|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N12
cyclonev_lcell_comb \cpu|cu|aluc[1]~4 (
// Equation(s):
// \cpu|cu|aluc[1]~4_combout  = ( \cpu|cu|comb~3_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [0] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & !\cpu|cu|comb~2_combout ) ) ) ) # ( !\cpu|cu|comb~3_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [0] & ( !\cpu|cu|comb~2_combout  ) ) ) # ( !\cpu|cu|comb~3_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [0] & ( (!\cpu|cu|comb~2_combout  & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [2]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\cpu|cu|comb~4_combout )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\cpu|cu|comb~2_combout ),
	.datad(!\cpu|cu|comb~4_combout ),
	.datae(!\cpu|cu|comb~3_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|aluc[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|aluc[1]~4 .extended_lut = "off";
defparam \cpu|cu|aluc[1]~4 .lut_mask = 64'hF0E00000F0F0C0C0;
defparam \cpu|cu|aluc[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N9
cyclonev_lcell_comb \cpu|al_unit|Mux24~2 (
// Equation(s):
// \cpu|al_unit|Mux24~2_combout  = ( \cpu|cu|aluc[0]~1_combout  & ( \cpu|cu|aluc[1]~4_combout  & ( \cpu|cu|aluc[2]~3_combout  ) ) ) # ( !\cpu|cu|aluc[0]~1_combout  & ( \cpu|cu|aluc[1]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(gnd),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|cu|aluc[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~2 .lut_mask = 64'h00000000FFFF0F0F;
defparam \cpu|al_unit|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N45
cyclonev_lcell_comb \cpu|al_unit|Mux24~1 (
// Equation(s):
// \cpu|al_unit|Mux24~1_combout  = ( \cpu|cu|aluc[1]~4_combout  & ( \cpu|cu|aluc[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cu|aluc[1]~4_combout ),
	.dataf(!\cpu|cu|aluc[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~1 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|al_unit|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N48
cyclonev_lcell_comb \cpu|cu|shift~0 (
// Equation(s):
// \cpu|cu|shift~0_combout  = ( \cpu|cu|comb~1_combout  & ( \cpu|cu|comb~0_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\cpu|cu|i_jr~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [0]) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [1])))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\cpu|cu|i_jr~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\cpu|cu|comb~1_combout ),
	.dataf(!\cpu|cu|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|shift~0 .extended_lut = "off";
defparam \cpu|cu|shift~0 .lut_mask = 64'h000000000000080A;
defparam \cpu|cu|shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N57
cyclonev_lcell_comb \cpu|link|y[3]~1 (
// Equation(s):
// \cpu|link|y[3]~1_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( \cpu|cu|comb~7_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\cpu|cu|comb~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[3]~1 .extended_lut = "off";
defparam \cpu|link|y[3]~1 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|link|y[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N30
cyclonev_lcell_comb \cpu|rf|register[4][6]~feeder (
// Equation(s):
// \cpu|rf|register[4][6]~feeder_combout  = ( \cpu|link|y[6]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][6]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y28_N32
dffeas \cpu|rf|register[4][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N44
dffeas \cpu|rf|register[6][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N20
dffeas \cpu|rf|register[7][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N15
cyclonev_lcell_comb \cpu|rf|register[5][6]~feeder (
// Equation(s):
// \cpu|rf|register[5][6]~feeder_combout  = ( \cpu|link|y[6]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][6]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N16
dffeas \cpu|rf|register[5][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N21
cyclonev_lcell_comb \cpu|rf|qa[6]~315 (
// Equation(s):
// \cpu|rf|qa[6]~315_combout  = ( \cpu|rf|register[5][6]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[7][6]~q ) ) ) ) # ( !\cpu|rf|register[5][6]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[7][6]~q ) ) ) ) # ( \cpu|rf|register[5][6]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][6]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][6]~q ))) ) ) ) # ( !\cpu|rf|register[5][6]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][6]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][6]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][6]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|register[6][6]~q ),
	.datad(!\cpu|rf|register[7][6]~q ),
	.datae(!\cpu|rf|register[5][6]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~315 .extended_lut = "off";
defparam \cpu|rf|qa[6]~315 .lut_mask = 64'h474747470033CCFF;
defparam \cpu|rf|qa[6]~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N3
cyclonev_lcell_comb \cpu|rf|qa[28]~5 (
// Equation(s):
// \cpu|rf|qa[28]~5_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~5 .extended_lut = "off";
defparam \cpu|rf|qa[28]~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|rf|qa[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y27_N14
dffeas \cpu|rf|register[2][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N36
cyclonev_lcell_comb \cpu|rf|register[1][6]~feeder (
// Equation(s):
// \cpu|rf|register[1][6]~feeder_combout  = ( \cpu|link|y[6]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][6]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N37
dffeas \cpu|rf|register[1][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N2
dffeas \cpu|rf|register[3][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N48
cyclonev_lcell_comb \cpu|rf|qa[28]~4 (
// Equation(s):
// \cpu|rf|qa[28]~4_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~4 .extended_lut = "off";
defparam \cpu|rf|qa[28]~4 .lut_mask = 64'hFF33FF3300000000;
defparam \cpu|rf|qa[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N3
cyclonev_lcell_comb \cpu|rf|qa[6]~316 (
// Equation(s):
// \cpu|rf|qa[6]~316_combout  = ( \cpu|rf|register[3][6]~q  & ( \cpu|rf|qa[28]~4_combout  & ( (\cpu|rf|register[1][6]~q ) # (\cpu|rf|qa[28]~5_combout ) ) ) ) # ( !\cpu|rf|register[3][6]~q  & ( \cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & 
// \cpu|rf|register[1][6]~q ) ) ) ) # ( \cpu|rf|register[3][6]~q  & ( !\cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & (\cpu|rf|qa[6]~315_combout )) # (\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[2][6]~q ))) ) ) ) # ( !\cpu|rf|register[3][6]~q 
//  & ( !\cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & (\cpu|rf|qa[6]~315_combout )) # (\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[2][6]~q ))) ) ) )

	.dataa(!\cpu|rf|qa[6]~315_combout ),
	.datab(!\cpu|rf|qa[28]~5_combout ),
	.datac(!\cpu|rf|register[2][6]~q ),
	.datad(!\cpu|rf|register[1][6]~q ),
	.datae(!\cpu|rf|register[3][6]~q ),
	.dataf(!\cpu|rf|qa[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~316 .extended_lut = "off";
defparam \cpu|rf|qa[6]~316 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu|rf|qa[6]~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N44
dffeas \cpu|rf|register[14][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N20
dffeas \cpu|rf|register[13][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N2
dffeas \cpu|rf|register[15][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N3
cyclonev_lcell_comb \cpu|rf|qa[6]~314 (
// Equation(s):
// \cpu|rf|qa[6]~314_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][6]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[14][6]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][6]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][6]~q  ) ) )

	.dataa(!\cpu|rf|register[12][6]~q ),
	.datab(!\cpu|rf|register[14][6]~q ),
	.datac(!\cpu|rf|register[13][6]~q ),
	.datad(!\cpu|rf|register[15][6]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~314 .extended_lut = "off";
defparam \cpu|rf|qa[6]~314 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|rf|qa[6]~314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y30_N26
dffeas \cpu|rf|register[30][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N24
cyclonev_lcell_comb \cpu|rf|register[18][6]~feeder (
// Equation(s):
// \cpu|rf|register[18][6]~feeder_combout  = ( \cpu|link|y[6]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[18][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[18][6]~feeder .extended_lut = "off";
defparam \cpu|rf|register[18][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[18][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N25
dffeas \cpu|rf|register[18][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N30
cyclonev_lcell_comb \cpu|rf|register[26][6]~feeder (
// Equation(s):
// \cpu|rf|register[26][6]~feeder_combout  = ( \cpu|link|y[6]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[26][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[26][6]~feeder .extended_lut = "off";
defparam \cpu|rf|register[26][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[26][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y32_N32
dffeas \cpu|rf|register[26][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N38
dffeas \cpu|rf|register[22][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N27
cyclonev_lcell_comb \cpu|rf|qa[6]~319 (
// Equation(s):
// \cpu|rf|qa[6]~319_combout  = ( \cpu|rf|register[22][6]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[30][6]~q ) ) ) ) # ( !\cpu|rf|register[22][6]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\cpu|rf|register[30][6]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \cpu|rf|register[22][6]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][6]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][6]~q ))) ) ) ) # ( !\cpu|rf|register[22][6]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][6]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][6]~q ))) ) ) )

	.dataa(!\cpu|rf|register[30][6]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[18][6]~q ),
	.datad(!\cpu|rf|register[26][6]~q ),
	.datae(!\cpu|rf|register[22][6]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~319 .extended_lut = "off";
defparam \cpu|rf|qa[6]~319 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \cpu|rf|qa[6]~319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y27_N38
dffeas \cpu|rf|register[24][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N59
dffeas \cpu|rf|register[16][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N26
dffeas \cpu|rf|register[28][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N9
cyclonev_lcell_comb \cpu|rf|register[20][6]~feeder (
// Equation(s):
// \cpu|rf|register[20][6]~feeder_combout  = ( \cpu|link|y[6]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][6]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N11
dffeas \cpu|rf|register[20][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N27
cyclonev_lcell_comb \cpu|rf|qa[6]~317 (
// Equation(s):
// \cpu|rf|qa[6]~317_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[20][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[28][6]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[20][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][6]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[24][6]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[20][6]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[28][6]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[20][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][6]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[24][6]~q )) ) ) )

	.dataa(!\cpu|rf|register[24][6]~q ),
	.datab(!\cpu|rf|register[16][6]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|register[28][6]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[20][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~317 .extended_lut = "off";
defparam \cpu|rf|qa[6]~317 .lut_mask = 64'h3535000F3535F0FF;
defparam \cpu|rf|qa[6]~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N38
dffeas \cpu|rf|register[29][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N11
dffeas \cpu|rf|register[17][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N50
dffeas \cpu|rf|register[25][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N41
dffeas \cpu|rf|register[21][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N39
cyclonev_lcell_comb \cpu|rf|qa[6]~318 (
// Equation(s):
// \cpu|rf|qa[6]~318_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][6]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][6]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][6]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # 
// (\cpu|rf|register[17][6]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[21][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][6]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][6]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[21][6]~q  & ( (\cpu|rf|register[17][6]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\cpu|rf|register[29][6]~q ),
	.datab(!\cpu|rf|register[17][6]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[25][6]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[21][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~318 .extended_lut = "off";
defparam \cpu|rf|qa[6]~318 .lut_mask = 64'h303005F53F3F05F5;
defparam \cpu|rf|qa[6]~318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N53
dffeas \cpu|rf|register[19][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N6
cyclonev_lcell_comb \cpu|rf|register[31][6]~feeder (
// Equation(s):
// \cpu|rf|register[31][6]~feeder_combout  = \cpu|link|y[6]~7_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][6]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[31][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N8
dffeas \cpu|rf|register[31][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N8
dffeas \cpu|rf|register[23][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N56
dffeas \cpu|rf|register[27][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N27
cyclonev_lcell_comb \cpu|rf|qa[6]~320 (
// Equation(s):
// \cpu|rf|qa[6]~320_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][6]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[27][6]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[23][6]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[19][6]~q  ) ) )

	.dataa(!\cpu|rf|register[19][6]~q ),
	.datab(!\cpu|rf|register[31][6]~q ),
	.datac(!\cpu|rf|register[23][6]~q ),
	.datad(!\cpu|rf|register[27][6]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~320 .extended_lut = "off";
defparam \cpu|rf|qa[6]~320 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qa[6]~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N6
cyclonev_lcell_comb \cpu|rf|qa[6]~321 (
// Equation(s):
// \cpu|rf|qa[6]~321_combout  = ( \cpu|rf|qa[6]~320_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|qa[6]~319_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|qa[6]~320_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[6]~319_combout ) ) ) ) # ( \cpu|rf|qa[6]~320_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[6]~317_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[6]~318_combout ))) ) ) ) # ( !\cpu|rf|qa[6]~320_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[6]~317_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[6]~318_combout ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|qa[6]~319_combout ),
	.datac(!\cpu|rf|qa[6]~317_combout ),
	.datad(!\cpu|rf|qa[6]~318_combout ),
	.datae(!\cpu|rf|qa[6]~320_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~321 .extended_lut = "off";
defparam \cpu|rf|qa[6]~321 .lut_mask = 64'h0A5F0A5F22227777;
defparam \cpu|rf|qa[6]~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N12
cyclonev_lcell_comb \cpu|rf|qa[6]~322 (
// Equation(s):
// \cpu|rf|qa[6]~322_combout  = ( \cpu|rf|qa[6]~321_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[6]~316_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[6]~314_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\cpu|rf|qa[6]~321_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[6]~316_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[6]~314_combout ))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\cpu|rf|qa[6]~316_combout ),
	.datad(!\cpu|rf|qa[6]~314_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[6]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~322 .extended_lut = "off";
defparam \cpu|rf|qa[6]~322 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \cpu|rf|qa[6]~322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N47
dffeas \cpu|rf|register[9][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N24
cyclonev_lcell_comb \cpu|rf|register[11][6]~feeder (
// Equation(s):
// \cpu|rf|register[11][6]~feeder_combout  = \cpu|link|y[6]~7_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[11][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[11][6]~feeder .extended_lut = "off";
defparam \cpu|rf|register[11][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[11][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N26
dffeas \cpu|rf|register[11][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N48
cyclonev_lcell_comb \cpu|rf|Decoder0~3 (
// Equation(s):
// \cpu|rf|Decoder0~3_combout  = ( !\cpu|wn [1] & ( (!\cpu|cu|wreg~2_combout  & (\cpu|wn [4] & (\cpu|wn [0] & \cpu|rf|Decoder0~0_combout ))) ) )

	.dataa(!\cpu|cu|wreg~2_combout ),
	.datab(!\cpu|wn [4]),
	.datac(!\cpu|wn [0]),
	.datad(!\cpu|rf|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|wn [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~3 .extended_lut = "off";
defparam \cpu|rf|Decoder0~3 .lut_mask = 64'h0002000200000000;
defparam \cpu|rf|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N35
dffeas \cpu|rf|register[10][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N8
dffeas \cpu|rf|register[8][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N18
cyclonev_lcell_comb \cpu|rf|qa[6]~313 (
// Equation(s):
// \cpu|rf|qa[6]~313_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][6]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][6]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][6]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][6]~q  ) ) )

	.dataa(!\cpu|rf|register[9][6]~q ),
	.datab(!\cpu|rf|register[11][6]~q ),
	.datac(!\cpu|rf|register[10][6]~q ),
	.datad(!\cpu|rf|register[8][6]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~313 .extended_lut = "off";
defparam \cpu|rf|qa[6]~313 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|rf|qa[6]~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N45
cyclonev_lcell_comb \cpu|rf|qa[6]~329 (
// Equation(s):
// \cpu|rf|qa[6]~329_combout  = ( \cpu|rf|qa[6]~313_combout  & ( (\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[6]~322_combout ) ) ) # ( !\cpu|rf|qa[6]~313_combout  & ( (\cpu|rf|qa[6]~322_combout  & !\cpu|rf|qa[28]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[6]~322_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[6]~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[6]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~329 .extended_lut = "off";
defparam \cpu|rf|qa[6]~329 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|rf|qa[6]~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N24
cyclonev_lcell_comb \cpu|rf|register[13][5]~feeder (
// Equation(s):
// \cpu|rf|register[13][5]~feeder_combout  = ( \cpu|link|y[5]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][5]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N26
dffeas \cpu|rf|register[13][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N47
dffeas \cpu|rf|register[12][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N32
dffeas \cpu|rf|register[15][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N33
cyclonev_lcell_comb \cpu|rf|qb[5]~25 (
// Equation(s):
// \cpu|rf|qb[5]~25_combout  = ( \cpu|rf|register[12][5]~q  & ( \cpu|rf|register[15][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (\cpu|rf|register[14][5]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][5]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\cpu|rf|register[12][5]~q  & ( \cpu|rf|register[15][5]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[14][5]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][5]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \cpu|rf|register[12][5]~q  & ( !\cpu|rf|register[15][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17])) 
// # (\cpu|rf|register[14][5]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[13][5]~q )))) ) ) ) # ( !\cpu|rf|register[12][5]~q  & ( !\cpu|rf|register[15][5]~q 
//  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[14][5]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[13][5]~q )))) ) ) )

	.dataa(!\cpu|rf|register[14][5]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|rf|register[13][5]~q ),
	.datae(!\cpu|rf|register[12][5]~q ),
	.dataf(!\cpu|rf|register[15][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~25 .extended_lut = "off";
defparam \cpu|rf|qb[5]~25 .lut_mask = 64'h0434C4F40737C7F7;
defparam \cpu|rf|qb[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N47
dffeas \cpu|rf|register[27][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N38
dffeas \cpu|rf|register[23][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N50
dffeas \cpu|rf|register[19][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N38
dffeas \cpu|rf|register[31][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N0
cyclonev_lcell_comb \cpu|rf|qb[5]~31 (
// Equation(s):
// \cpu|rf|qb[5]~31_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][5]~q  & ( (\cpu|rf|register[23][5]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[19][5]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[27][5]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[31][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[23][5]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[31][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[19][5]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[27][5]~q )) ) ) )

	.dataa(!\cpu|rf|register[27][5]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[23][5]~q ),
	.datad(!\cpu|rf|register[19][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[31][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~31 .extended_lut = "off";
defparam \cpu|rf|qb[5]~31 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \cpu|rf|qb[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N56
dffeas \cpu|rf|register[26][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N47
dffeas \cpu|rf|register[22][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N22
dffeas \cpu|rf|register[18][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N53
dffeas \cpu|rf|register[30][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N57
cyclonev_lcell_comb \cpu|rf|qb[5]~30 (
// Equation(s):
// \cpu|rf|qb[5]~30_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[30][5]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[22][5]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[30][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][5]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[26][5]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[30][5]~q  & ( (\cpu|rf|register[22][5]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[30][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][5]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[26][5]~q )) ) ) )

	.dataa(!\cpu|rf|register[26][5]~q ),
	.datab(!\cpu|rf|register[22][5]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[18][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[30][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~30 .extended_lut = "off";
defparam \cpu|rf|qb[5]~30 .lut_mask = 64'h05F5303005F53F3F;
defparam \cpu|rf|qb[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y32_N29
dffeas \cpu|rf|register[29][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N52
dffeas \cpu|rf|register[17][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \cpu|rf|register[21][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N44
dffeas \cpu|rf|register[25][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N24
cyclonev_lcell_comb \cpu|rf|qb[5]~29 (
// Equation(s):
// \cpu|rf|qb[5]~29_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[25][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[29][5]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[25][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][5]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[21][5]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[25][5]~q  & ( (\cpu|rf|register[29][5]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[25][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][5]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[21][5]~q ))) ) ) )

	.dataa(!\cpu|rf|register[29][5]~q ),
	.datab(!\cpu|rf|register[17][5]~q ),
	.datac(!\cpu|rf|register[21][5]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[25][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~29 .extended_lut = "off";
defparam \cpu|rf|qb[5]~29 .lut_mask = 64'h330F0055330FFF55;
defparam \cpu|rf|qb[5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N14
dffeas \cpu|rf|register[24][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N11
dffeas \cpu|rf|register[28][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \cpu|rf|register[20][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N50
dffeas \cpu|rf|register[16][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N15
cyclonev_lcell_comb \cpu|rf|qb[5]~28 (
// Equation(s):
// \cpu|rf|qb[5]~28_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][5]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][5]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # 
// (\cpu|rf|register[20][5]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[16][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][5]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][5]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[16][5]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|rf|register[20][5]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[24][5]~q ),
	.datac(!\cpu|rf|register[28][5]~q ),
	.datad(!\cpu|rf|register[20][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~28 .extended_lut = "off";
defparam \cpu|rf|qb[5]~28 .lut_mask = 64'h00552727AAFF2727;
defparam \cpu|rf|qb[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N24
cyclonev_lcell_comb \cpu|rf|qb[5]~32 (
// Equation(s):
// \cpu|rf|qb[5]~32_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[5]~28_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[5]~30_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[5]~31_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[5]~28_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # 
// (\cpu|rf|qb[5]~29_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[5]~28_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[5]~30_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[5]~31_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[5]~28_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|qb[5]~29_combout ) ) ) )

	.dataa(!\cpu|rf|qb[5]~31_combout ),
	.datab(!\cpu|rf|qb[5]~30_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|qb[5]~29_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[5]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~32 .extended_lut = "off";
defparam \cpu|rf|qb[5]~32 .lut_mask = 64'h000F3535F0FF3535;
defparam \cpu|rf|qb[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N0
cyclonev_lcell_comb \cpu|rf|register[1][5]~feeder (
// Equation(s):
// \cpu|rf|register[1][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[5]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][5]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N2
dffeas \cpu|rf|register[1][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N48
cyclonev_lcell_comb \cpu|rf|register[5][5]~feeder (
// Equation(s):
// \cpu|rf|register[5][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[5]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][5]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N49
dffeas \cpu|rf|register[5][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N14
dffeas \cpu|rf|register[6][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N44
dffeas \cpu|rf|register[4][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N36
cyclonev_lcell_comb \cpu|rf|register[7][5]~feeder (
// Equation(s):
// \cpu|rf|register[7][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[5]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][5]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N38
dffeas \cpu|rf|register[7][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N15
cyclonev_lcell_comb \cpu|rf|qb[5]~26 (
// Equation(s):
// \cpu|rf|qb[5]~26_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[7][5]~q  & ( (\cpu|rf|register[5][5]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[7][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][5]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[6][5]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[7][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[5][5]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[7][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][5]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[6][5]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[5][5]~q ),
	.datac(!\cpu|rf|register[6][5]~q ),
	.datad(!\cpu|rf|register[4][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~26 .extended_lut = "off";
defparam \cpu|rf|qb[5]~26 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu|rf|qb[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N24
cyclonev_lcell_comb \cpu|rf|register[3][5]~feeder (
// Equation(s):
// \cpu|rf|register[3][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[5]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[3][5]~feeder .extended_lut = "off";
defparam \cpu|rf|register[3][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N26
dffeas \cpu|rf|register[3][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N36
cyclonev_lcell_comb \cpu|rf|register[2][5]~feeder (
// Equation(s):
// \cpu|rf|register[2][5]~feeder_combout  = ( \cpu|link|y[5]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[2][5]~feeder .extended_lut = "off";
defparam \cpu|rf|register[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y27_N38
dffeas \cpu|rf|register[2][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N51
cyclonev_lcell_comb \cpu|rf|qb[5]~27 (
// Equation(s):
// \cpu|rf|qb[5]~27_combout  = ( \cpu|rf|register[2][5]~q  & ( \cpu|rf|qb[0]~4_combout  & ( (!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[1][5]~q )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[3][5]~q ))) ) ) ) # ( !\cpu|rf|register[2][5]~q  & ( 
// \cpu|rf|qb[0]~4_combout  & ( (!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[1][5]~q )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[3][5]~q ))) ) ) ) # ( \cpu|rf|register[2][5]~q  & ( !\cpu|rf|qb[0]~4_combout  & ( (\cpu|rf|qb[0]~5_combout ) # 
// (\cpu|rf|qb[5]~26_combout ) ) ) ) # ( !\cpu|rf|register[2][5]~q  & ( !\cpu|rf|qb[0]~4_combout  & ( (\cpu|rf|qb[5]~26_combout  & !\cpu|rf|qb[0]~5_combout ) ) ) )

	.dataa(!\cpu|rf|register[1][5]~q ),
	.datab(!\cpu|rf|qb[5]~26_combout ),
	.datac(!\cpu|rf|qb[0]~5_combout ),
	.datad(!\cpu|rf|register[3][5]~q ),
	.datae(!\cpu|rf|register[2][5]~q ),
	.dataf(!\cpu|rf|qb[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~27 .extended_lut = "off";
defparam \cpu|rf|qb[5]~27 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu|rf|qb[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N0
cyclonev_lcell_comb \cpu|rf|qb[5]~33 (
// Equation(s):
// \cpu|rf|qb[5]~33_combout  = ( \cpu|rf|qb[5]~32_combout  & ( \cpu|rf|qb[5]~27_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|qb[5]~25_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( 
// !\cpu|rf|qb[5]~32_combout  & ( \cpu|rf|qb[5]~27_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|qb[5]~25_combout ))) ) ) ) # ( \cpu|rf|qb[5]~32_combout  & ( 
// !\cpu|rf|qb[5]~27_combout  & ( ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|qb[5]~25_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\cpu|rf|qb[5]~32_combout  & ( !\cpu|rf|qb[5]~27_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|qb[5]~25_combout )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|qb[5]~25_combout ),
	.datae(!\cpu|rf|qb[5]~32_combout ),
	.dataf(!\cpu|rf|qb[5]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~33 .extended_lut = "off";
defparam \cpu|rf|qb[5]~33 .lut_mask = 64'h000A555FA0AAF5FF;
defparam \cpu|rf|qb[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N56
dffeas \cpu|rf|register[9][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N26
dffeas \cpu|rf|register[8][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N8
dffeas \cpu|rf|register[10][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N56
dffeas \cpu|rf|register[11][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N9
cyclonev_lcell_comb \cpu|rf|qb[5]~24 (
// Equation(s):
// \cpu|rf|qb[5]~24_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[11][5]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[10][5]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][5]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][5]~q  ) ) )

	.dataa(!\cpu|rf|register[9][5]~q ),
	.datab(!\cpu|rf|register[8][5]~q ),
	.datac(!\cpu|rf|register[10][5]~q ),
	.datad(!\cpu|rf|register[11][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~24 .extended_lut = "off";
defparam \cpu|rf|qb[5]~24 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|rf|qb[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N48
cyclonev_lcell_comb \cpu|alu_b|y[5]~1 (
// Equation(s):
// \cpu|alu_b|y[5]~1_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [5] ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|cu|aluimm~combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [5] ) ) ) # ( \cpu|rf|qb[0]~0_combout  & ( !\cpu|cu|aluimm~combout  & ( (\cpu|rf|qb[5]~33_combout  & !\cpu|rf|Equal1~0_combout ) ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( !\cpu|cu|aluimm~combout  & ( 
// (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[5]~24_combout ) ) ) )

	.dataa(!\cpu|rf|qb[5]~33_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|rf|qb[5]~24_combout ),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[5]~1 .extended_lut = "off";
defparam \cpu|alu_b|y[5]~1 .lut_mask = 64'h00F0505033333333;
defparam \cpu|alu_b|y[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N15
cyclonev_lcell_comb \cpu|alu_a|y[0]~4 (
// Equation(s):
// \cpu|alu_a|y[0]~4_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [6] & ( \cpu|cu|shift~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|shift~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[0]~4 .extended_lut = "off";
defparam \cpu|alu_a|y[0]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|alu_a|y[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N29
dffeas \cpu|rf|register[8][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N14
dffeas \cpu|rf|register[9][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N56
dffeas \cpu|rf|register[11][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N8
dffeas \cpu|rf|register[10][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N18
cyclonev_lcell_comb \cpu|rf|qb[0]~362 (
// Equation(s):
// \cpu|rf|qb[0]~362_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[10][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[9][0]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[11][0]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[10][0]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// (\cpu|rf|register[8][0]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[10][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[9][0]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[11][0]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[10][0]~q  & ( (\cpu|rf|register[8][0]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[8][0]~q ),
	.datab(!\cpu|rf|register[9][0]~q ),
	.datac(!\cpu|rf|register[11][0]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~362 .extended_lut = "off";
defparam \cpu|rf|qb[0]~362 .lut_mask = 64'h5500330F55FF330F;
defparam \cpu|rf|qb[0]~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N24
cyclonev_lcell_comb \cpu|rf|qb[0]~1 (
// Equation(s):
// \cpu|rf|qb[0]~1_combout  = ( \cpu|rf|qb[0]~362_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & !\imem|irom|altsyncram_component|auto_generated|q_a [20])) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~362_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~1 .extended_lut = "off";
defparam \cpu|rf|qb[0]~1 .lut_mask = 64'h000000000C000C00;
defparam \cpu|rf|qb[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N57
cyclonev_lcell_comb \cpu|rf|register[12][0]~feeder (
// Equation(s):
// \cpu|rf|register[12][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[12][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N59
dffeas \cpu|rf|register[12][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N45
cyclonev_lcell_comb \cpu|rf|register[13][0]~feeder (
// Equation(s):
// \cpu|rf|register[13][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N47
dffeas \cpu|rf|register[13][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N2
dffeas \cpu|rf|register[14][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N48
cyclonev_lcell_comb \cpu|rf|register[15][0]~feeder (
// Equation(s):
// \cpu|rf|register[15][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[15][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[15][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[15][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[15][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N50
dffeas \cpu|rf|register[15][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N3
cyclonev_lcell_comb \cpu|rf|qb[0]~2 (
// Equation(s):
// \cpu|rf|qb[0]~2_combout  = ( \cpu|rf|register[14][0]~q  & ( \cpu|rf|register[15][0]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[13][0]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\cpu|rf|register[14][0]~q  & ( \cpu|rf|register[15][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][0]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( \cpu|rf|register[14][0]~q  & ( !\cpu|rf|register[15][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][0]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (!\imem|irom|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( 
// !\cpu|rf|register[14][0]~q  & ( !\cpu|rf|register[15][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][0]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][0]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[12][0]~q ),
	.datad(!\cpu|rf|register[13][0]~q ),
	.datae(!\cpu|rf|register[14][0]~q ),
	.dataf(!\cpu|rf|register[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~2 .extended_lut = "off";
defparam \cpu|rf|qb[0]~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|rf|qb[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y27_N44
dffeas \cpu|rf|register[2][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N15
cyclonev_lcell_comb \cpu|rf|register[1][0]~feeder (
// Equation(s):
// \cpu|rf|register[1][0]~feeder_combout  = \cpu|link|y[0]~2_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[0]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N17
dffeas \cpu|rf|register[1][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N26
dffeas \cpu|rf|register[6][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N21
cyclonev_lcell_comb \cpu|rf|register[7][0]~feeder (
// Equation(s):
// \cpu|rf|register[7][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N23
dffeas \cpu|rf|register[7][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N6
cyclonev_lcell_comb \cpu|rf|register[5][0]~feeder (
// Equation(s):
// \cpu|rf|register[5][0]~feeder_combout  = \cpu|link|y[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N8
dffeas \cpu|rf|register[5][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \cpu|rf|register[4][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N27
cyclonev_lcell_comb \cpu|rf|qb[0]~3 (
// Equation(s):
// \cpu|rf|qb[0]~3_combout  = ( \cpu|rf|register[4][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[5][0]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[7][0]~q )) ) ) ) # ( !\cpu|rf|register[4][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[5][0]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[7][0]~q )) ) ) ) # ( \cpu|rf|register[4][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[6][0]~q ) ) ) ) # ( !\cpu|rf|register[4][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|register[6][0]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[6][0]~q ),
	.datab(!\cpu|rf|register[7][0]~q ),
	.datac(!\cpu|rf|register[5][0]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\cpu|rf|register[4][0]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~3 .extended_lut = "off";
defparam \cpu|rf|qb[0]~3 .lut_mask = 64'h0055FF550F330F33;
defparam \cpu|rf|qb[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N45
cyclonev_lcell_comb \cpu|rf|qb[0]~6 (
// Equation(s):
// \cpu|rf|qb[0]~6_combout  = ( \cpu|rf|register[1][0]~q  & ( \cpu|rf|qb[0]~3_combout  & ( (!\cpu|rf|qb[0]~5_combout ) # ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][0]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][0]~q ))) ) ) ) # ( 
// !\cpu|rf|register[1][0]~q  & ( \cpu|rf|qb[0]~3_combout  & ( (!\cpu|rf|qb[0]~5_combout  & (((!\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][0]~q ))) # (\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|register[3][0]~q )))) ) ) ) # ( \cpu|rf|register[1][0]~q  & ( !\cpu|rf|qb[0]~3_combout  & ( (!\cpu|rf|qb[0]~5_combout  & (((\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][0]~q ))) # 
// (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][0]~q )))) ) ) ) # ( !\cpu|rf|register[1][0]~q  & ( !\cpu|rf|qb[0]~3_combout  & ( (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][0]~q ))) # (\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|register[3][0]~q )))) ) ) )

	.dataa(!\cpu|rf|register[3][0]~q ),
	.datab(!\cpu|rf|qb[0]~5_combout ),
	.datac(!\cpu|rf|register[2][0]~q ),
	.datad(!\cpu|rf|qb[0]~4_combout ),
	.datae(!\cpu|rf|register[1][0]~q ),
	.dataf(!\cpu|rf|qb[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~6 .extended_lut = "off";
defparam \cpu|rf|qb[0]~6 .lut_mask = 64'h031103DDCF11CFDD;
defparam \cpu|rf|qb[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N50
dffeas \cpu|rf|register[28][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N14
dffeas \cpu|rf|register[16][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N38
dffeas \cpu|rf|register[20][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N20
dffeas \cpu|rf|register[24][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N51
cyclonev_lcell_comb \cpu|rf|qb[0]~7 (
// Equation(s):
// \cpu|rf|qb[0]~7_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[28][0]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[16][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[20][0]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[24][0]~q  & ( (\cpu|rf|register[28][0]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[24][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[16][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[20][0]~q ))) ) ) )

	.dataa(!\cpu|rf|register[28][0]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[16][0]~q ),
	.datad(!\cpu|rf|register[20][0]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[24][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~7 .extended_lut = "off";
defparam \cpu|rf|qb[0]~7 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \cpu|rf|qb[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N6
cyclonev_lcell_comb \cpu|rf|register[22][0]~feeder (
// Equation(s):
// \cpu|rf|register[22][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N8
dffeas \cpu|rf|register[22][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N6
cyclonev_lcell_comb \cpu|rf|register[26][0]~feeder (
// Equation(s):
// \cpu|rf|register[26][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[26][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[26][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[26][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[26][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y31_N8
dffeas \cpu|rf|register[26][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N35
dffeas \cpu|rf|register[18][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N56
dffeas \cpu|rf|register[30][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N57
cyclonev_lcell_comb \cpu|rf|qb[0]~9 (
// Equation(s):
// \cpu|rf|qb[0]~9_combout  = ( \cpu|rf|register[18][0]~q  & ( \cpu|rf|register[30][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[26][0]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[22][0]~q ))) ) ) ) # ( !\cpu|rf|register[18][0]~q  & ( \cpu|rf|register[30][0]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[26][0]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[22][0]~q ))) ) ) ) # ( \cpu|rf|register[18][0]~q  & ( !\cpu|rf|register[30][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[26][0]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[22][0]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) ) 
// # ( !\cpu|rf|register[18][0]~q  & ( !\cpu|rf|register[30][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[26][0]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[22][0]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\cpu|rf|register[22][0]~q ),
	.datab(!\cpu|rf|register[26][0]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[18][0]~q ),
	.dataf(!\cpu|rf|register[30][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~9 .extended_lut = "off";
defparam \cpu|rf|qb[0]~9 .lut_mask = 64'h0530F530053FF53F;
defparam \cpu|rf|qb[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N20
dffeas \cpu|rf|register[23][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \cpu|rf|register[31][0]~feeder (
// Equation(s):
// \cpu|rf|register[31][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[31][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N32
dffeas \cpu|rf|register[31][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N30
cyclonev_lcell_comb \cpu|rf|register[27][0]~feeder (
// Equation(s):
// \cpu|rf|register[27][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[27][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[27][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[27][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[27][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N32
dffeas \cpu|rf|register[27][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N27
cyclonev_lcell_comb \cpu|rf|register[19][0]~feeder (
// Equation(s):
// \cpu|rf|register[19][0]~feeder_combout  = ( \cpu|link|y[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][0]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N29
dffeas \cpu|rf|register[19][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N57
cyclonev_lcell_comb \cpu|rf|qb[0]~10 (
// Equation(s):
// \cpu|rf|qb[0]~10_combout  = ( \cpu|rf|register[19][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[23][0]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[31][0]~q ))) ) ) ) # ( !\cpu|rf|register[19][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[23][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[31][0]~q ))) ) ) ) # ( \cpu|rf|register[19][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[27][0]~q ) ) ) ) # ( !\cpu|rf|register[19][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|register[27][0]~q ) ) ) )

	.dataa(!\cpu|rf|register[23][0]~q ),
	.datab(!\cpu|rf|register[31][0]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[27][0]~q ),
	.datae(!\cpu|rf|register[19][0]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~10 .extended_lut = "off";
defparam \cpu|rf|qb[0]~10 .lut_mask = 64'h000FF0FF53535353;
defparam \cpu|rf|qb[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y32_N5
dffeas \cpu|rf|register[17][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N47
dffeas \cpu|rf|register[25][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \cpu|rf|register[21][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N14
dffeas \cpu|rf|register[29][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N48
cyclonev_lcell_comb \cpu|rf|qb[0]~8 (
// Equation(s):
// \cpu|rf|qb[0]~8_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[29][0]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[25][0]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[29][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[21][0]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[29][0]~q  & ( (\cpu|rf|register[25][0]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[29][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[21][0]~q ))) ) ) )

	.dataa(!\cpu|rf|register[17][0]~q ),
	.datab(!\cpu|rf|register[25][0]~q ),
	.datac(!\cpu|rf|register[21][0]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[29][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~8 .extended_lut = "off";
defparam \cpu|rf|qb[0]~8 .lut_mask = 64'h550F3300550F33FF;
defparam \cpu|rf|qb[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N12
cyclonev_lcell_comb \cpu|rf|qb[0]~11 (
// Equation(s):
// \cpu|rf|qb[0]~11_combout  = ( \cpu|rf|qb[0]~8_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[0]~9_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[0]~10_combout ))) ) ) ) # ( !\cpu|rf|qb[0]~8_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[0]~9_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[0]~10_combout ))) ) ) ) # ( \cpu|rf|qb[0]~8_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[0]~7_combout ) ) ) ) # ( !\cpu|rf|qb[0]~8_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\cpu|rf|qb[0]~7_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|qb[0]~7_combout ),
	.datab(!\cpu|rf|qb[0]~9_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|qb[0]~10_combout ),
	.datae(!\cpu|rf|qb[0]~8_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~11 .extended_lut = "off";
defparam \cpu|rf|qb[0]~11 .lut_mask = 64'h50505F5F303F303F;
defparam \cpu|rf|qb[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N54
cyclonev_lcell_comb \cpu|rf|qb[0]~12 (
// Equation(s):
// \cpu|rf|qb[0]~12_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[0]~11_combout  ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[0]~11_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[0]~6_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[0]~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( !\cpu|rf|qb[0]~11_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[0]~6_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|qb[0]~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\cpu|rf|qb[0]~2_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|qb[0]~6_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\cpu|rf|qb[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~12 .extended_lut = "off";
defparam \cpu|rf|qb[0]~12 .lut_mask = 64'h0F1100000F11FFFF;
defparam \cpu|rf|qb[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N21
cyclonev_lcell_comb \cpu|alu_b|y[0]~15 (
// Equation(s):
// \cpu|alu_b|y[0]~15_combout  = ( \cpu|rf|qb[0]~12_combout  & ( (!\cpu|cu|aluimm~combout  & (!\cpu|rf|Equal1~0_combout )) # (\cpu|cu|aluimm~combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [0]))) ) ) # ( !\cpu|rf|qb[0]~12_combout  & ( 
// (!\cpu|cu|aluimm~combout  & (!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[0]~1_combout )))) # (\cpu|cu|aluimm~combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [0])))) ) )

	.dataa(!\cpu|cu|aluimm~combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\cpu|rf|qb[0]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[0]~15 .extended_lut = "off";
defparam \cpu|alu_b|y[0]~15 .lut_mask = 64'h058D058D8D8D8D8D;
defparam \cpu|alu_b|y[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N56
dffeas \cpu|rf|register[10][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N26
dffeas \cpu|rf|register[11][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N41
dffeas \cpu|rf|register[9][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N56
dffeas \cpu|rf|register[8][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N27
cyclonev_lcell_comb \cpu|rf|qb[3]~363 (
// Equation(s):
// \cpu|rf|qb[3]~363_combout  = ( \cpu|rf|register[9][3]~q  & ( \cpu|rf|register[8][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[10][3]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[11][3]~q )))) ) ) ) # ( !\cpu|rf|register[9][3]~q  & ( \cpu|rf|register[8][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[10][3]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[11][3]~q )))) ) ) ) # 
// ( \cpu|rf|register[9][3]~q  & ( !\cpu|rf|register[8][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[10][3]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[11][3]~q )))) ) ) ) # ( !\cpu|rf|register[9][3]~q  & ( !\cpu|rf|register[8][3]~q  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[10][3]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[11][3]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[10][3]~q ),
	.datad(!\cpu|rf|register[11][3]~q ),
	.datae(!\cpu|rf|register[9][3]~q ),
	.dataf(!\cpu|rf|register[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~363 .extended_lut = "off";
defparam \cpu|rf|qb[3]~363 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu|rf|qb[3]~363 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N12
cyclonev_lcell_comb \cpu|rf|qb[3]~14 (
// Equation(s):
// \cpu|rf|qb[3]~14_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & \cpu|rf|qb[3]~363_combout )) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\cpu|rf|qb[3]~363_combout ),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~14 .extended_lut = "off";
defparam \cpu|rf|qb[3]~14 .lut_mask = 64'h0000000000C000C0;
defparam \cpu|rf|qb[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N54
cyclonev_lcell_comb \cpu|rf|register[30][3]~feeder (
// Equation(s):
// \cpu|rf|register[30][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[30][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[30][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[30][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[30][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y32_N56
dffeas \cpu|rf|register[30][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y32_N9
cyclonev_lcell_comb \cpu|rf|register[18][3]~feeder (
// Equation(s):
// \cpu|rf|register[18][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[18][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[18][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[18][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[18][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y32_N11
dffeas \cpu|rf|register[18][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N36
cyclonev_lcell_comb \cpu|rf|register[26][3]~feeder (
// Equation(s):
// \cpu|rf|register[26][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[26][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[26][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[26][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[26][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y32_N38
dffeas \cpu|rf|register[26][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N39
cyclonev_lcell_comb \cpu|rf|register[22][3]~feeder (
// Equation(s):
// \cpu|rf|register[22][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N41
dffeas \cpu|rf|register[22][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N51
cyclonev_lcell_comb \cpu|rf|qb[3]~20 (
// Equation(s):
// \cpu|rf|qb[3]~20_combout  = ( \cpu|rf|register[22][3]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[26][3]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][3]~q )) ) ) ) # ( !\cpu|rf|register[22][3]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[26][3]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][3]~q )) ) ) ) # ( \cpu|rf|register[22][3]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[18][3]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|rf|register[22][3]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[18][3]~q ) ) ) )

	.dataa(!\cpu|rf|register[30][3]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[18][3]~q ),
	.datad(!\cpu|rf|register[26][3]~q ),
	.datae(!\cpu|rf|register[22][3]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~20 .extended_lut = "off";
defparam \cpu|rf|qb[3]~20 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \cpu|rf|qb[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N50
dffeas \cpu|rf|register[16][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N44
dffeas \cpu|rf|register[28][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N51
cyclonev_lcell_comb \cpu|rf|register[20][3]~feeder (
// Equation(s):
// \cpu|rf|register[20][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y28_N53
dffeas \cpu|rf|register[20][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N27
cyclonev_lcell_comb \cpu|rf|qb[3]~18 (
// Equation(s):
// \cpu|rf|qb[3]~18_combout  = ( \cpu|rf|register[20][3]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][3]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][3]~q ))) ) ) ) # ( !\cpu|rf|register[20][3]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[24][3]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][3]~q ))) ) ) ) # ( \cpu|rf|register[20][3]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[16][3]~q ) ) ) ) # ( !\cpu|rf|register[20][3]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[16][3]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[16][3]~q ),
	.datab(!\cpu|rf|register[24][3]~q ),
	.datac(!\cpu|rf|register[28][3]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|register[20][3]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~18 .extended_lut = "off";
defparam \cpu|rf|qb[3]~18 .lut_mask = 64'h550055FF330F330F;
defparam \cpu|rf|qb[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y33_N24
cyclonev_lcell_comb \cpu|rf|register[25][3]~feeder (
// Equation(s):
// \cpu|rf|register[25][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[25][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[25][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[25][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[25][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y33_N26
dffeas \cpu|rf|register[25][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y33_N57
cyclonev_lcell_comb \cpu|rf|register[21][3]~feeder (
// Equation(s):
// \cpu|rf|register[21][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[21][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y33_N59
dffeas \cpu|rf|register[21][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y33_N27
cyclonev_lcell_comb \cpu|rf|register[29][3]~feeder (
// Equation(s):
// \cpu|rf|register[29][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[29][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[29][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[29][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[29][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \cpu|rf|register[29][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[29][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y33_N48
cyclonev_lcell_comb \cpu|rf|register[17][3]~feeder (
// Equation(s):
// \cpu|rf|register[17][3]~feeder_combout  = ( \cpu|link|y[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[17][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y33_N50
dffeas \cpu|rf|register[17][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y33_N6
cyclonev_lcell_comb \cpu|rf|qb[3]~19 (
// Equation(s):
// \cpu|rf|qb[3]~19_combout  = ( \cpu|rf|register[29][3]~q  & ( \cpu|rf|register[17][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[21][3]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[25][3]~q ))) ) ) ) # ( !\cpu|rf|register[29][3]~q  & ( \cpu|rf|register[17][3]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[21][3]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[25][3]~q  & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \cpu|rf|register[29][3]~q  & ( !\cpu|rf|register[17][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|rf|register[21][3]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[25][3]~q ))) ) ) ) # ( !\cpu|rf|register[29][3]~q  & ( !\cpu|rf|register[17][3]~q  
// & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[21][3]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[25][3]~q  & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\cpu|rf|register[25][3]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[21][3]~q ),
	.datae(!\cpu|rf|register[29][3]~q ),
	.dataf(!\cpu|rf|register[17][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~19 .extended_lut = "off";
defparam \cpu|rf|qb[3]~19 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \cpu|rf|qb[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N26
dffeas \cpu|rf|register[19][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N42
cyclonev_lcell_comb \cpu|rf|register[31][3]~feeder (
// Equation(s):
// \cpu|rf|register[31][3]~feeder_combout  = \cpu|link|y[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][3]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[31][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N44
dffeas \cpu|rf|register[31][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N32
dffeas \cpu|rf|register[23][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N38
dffeas \cpu|rf|register[27][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N39
cyclonev_lcell_comb \cpu|rf|qb[3]~21 (
// Equation(s):
// \cpu|rf|qb[3]~21_combout  = ( \cpu|rf|register[27][3]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[31][3]~q ) ) ) ) # ( !\cpu|rf|register[27][3]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[31][3]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \cpu|rf|register[27][3]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][3]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][3]~q ))) ) ) ) # ( !\cpu|rf|register[27][3]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][3]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][3]~q ))) ) ) )

	.dataa(!\cpu|rf|register[19][3]~q ),
	.datab(!\cpu|rf|register[31][3]~q ),
	.datac(!\cpu|rf|register[23][3]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|register[27][3]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~21 .extended_lut = "off";
defparam \cpu|rf|qb[3]~21 .lut_mask = 64'h550F550F0033FF33;
defparam \cpu|rf|qb[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N42
cyclonev_lcell_comb \cpu|rf|qb[3]~22 (
// Equation(s):
// \cpu|rf|qb[3]~22_combout  = ( \cpu|rf|qb[3]~19_combout  & ( \cpu|rf|qb[3]~21_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[3]~18_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[3]~20_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\cpu|rf|qb[3]~19_combout  & ( \cpu|rf|qb[3]~21_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[3]~18_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[3]~20_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( \cpu|rf|qb[3]~19_combout  & ( !\cpu|rf|qb[3]~21_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|qb[3]~18_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[3]~20_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (!\imem|irom|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( 
// !\cpu|rf|qb[3]~19_combout  & ( !\cpu|rf|qb[3]~21_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[3]~18_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[3]~20_combout )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|qb[3]~20_combout ),
	.datad(!\cpu|rf|qb[3]~18_combout ),
	.datae(!\cpu|rf|qb[3]~19_combout ),
	.dataf(!\cpu|rf|qb[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~22 .extended_lut = "off";
defparam \cpu|rf|qb[3]~22 .lut_mask = 64'h028A46CE139B57DF;
defparam \cpu|rf|qb[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N14
dffeas \cpu|rf|register[3][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N56
dffeas \cpu|rf|register[4][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N44
dffeas \cpu|rf|register[7][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N56
dffeas \cpu|rf|register[5][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y24_N50
dffeas \cpu|rf|register[6][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N45
cyclonev_lcell_comb \cpu|rf|qb[3]~16 (
// Equation(s):
// \cpu|rf|qb[3]~16_combout  = ( \cpu|rf|register[5][3]~q  & ( \cpu|rf|register[6][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[4][3]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[7][3]~q )))) ) ) ) # ( !\cpu|rf|register[5][3]~q  & ( \cpu|rf|register[6][3]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][3]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[7][3]~q )))) ) ) ) # ( \cpu|rf|register[5][3]~q  & ( !\cpu|rf|register[6][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[4][3]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[7][3]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// !\cpu|rf|register[5][3]~q  & ( !\cpu|rf|register[6][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][3]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[7][3]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\cpu|rf|register[4][3]~q ),
	.datab(!\cpu|rf|register[7][3]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[5][3]~q ),
	.dataf(!\cpu|rf|register[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~16 .extended_lut = "off";
defparam \cpu|rf|qb[3]~16 .lut_mask = 64'h500350F35F035FF3;
defparam \cpu|rf|qb[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N20
dffeas \cpu|rf|register[2][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y24_N26
dffeas \cpu|rf|register[1][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N15
cyclonev_lcell_comb \cpu|rf|qb[3]~17 (
// Equation(s):
// \cpu|rf|qb[3]~17_combout  = ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[1][3]~q  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][3]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][3]~q )) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( 
// \cpu|rf|register[1][3]~q  & ( (\cpu|rf|qb[3]~16_combout ) # (\cpu|rf|qb[0]~4_combout ) ) ) ) # ( \cpu|rf|qb[0]~5_combout  & ( !\cpu|rf|register[1][3]~q  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][3]~q ))) # (\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|register[3][3]~q )) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( !\cpu|rf|register[1][3]~q  & ( (!\cpu|rf|qb[0]~4_combout  & \cpu|rf|qb[3]~16_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][3]~q ),
	.datab(!\cpu|rf|qb[0]~4_combout ),
	.datac(!\cpu|rf|qb[3]~16_combout ),
	.datad(!\cpu|rf|register[2][3]~q ),
	.datae(!\cpu|rf|qb[0]~5_combout ),
	.dataf(!\cpu|rf|register[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~17 .extended_lut = "off";
defparam \cpu|rf|qb[3]~17 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|rf|qb[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N20
dffeas \cpu|rf|register[15][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N44
dffeas \cpu|rf|register[14][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N8
dffeas \cpu|rf|register[13][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \cpu|rf|register[12][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N21
cyclonev_lcell_comb \cpu|rf|qb[3]~15 (
// Equation(s):
// \cpu|rf|qb[3]~15_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[15][3]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[14][3]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][3]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[12][3]~q  ) ) )

	.dataa(!\cpu|rf|register[15][3]~q ),
	.datab(!\cpu|rf|register[14][3]~q ),
	.datac(!\cpu|rf|register[13][3]~q ),
	.datad(!\cpu|rf|register[12][3]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~15 .extended_lut = "off";
defparam \cpu|rf|qb[3]~15 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qb[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N9
cyclonev_lcell_comb \cpu|rf|qb[3]~23 (
// Equation(s):
// \cpu|rf|qb[3]~23_combout  = ( \cpu|rf|qb[3]~15_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[3]~22_combout )) ) ) ) # ( !\cpu|rf|qb[3]~15_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// \cpu|rf|qb[3]~22_combout ) ) ) ) # ( \cpu|rf|qb[3]~15_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[3]~17_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[3]~22_combout )) ) ) ) # ( !\cpu|rf|qb[3]~15_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// ((\cpu|rf|qb[3]~17_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[3]~22_combout )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\cpu|rf|qb[3]~22_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|qb[3]~17_combout ),
	.datae(!\cpu|rf|qb[3]~15_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~23 .extended_lut = "off";
defparam \cpu|rf|qb[3]~23 .lut_mask = 64'h11BB11BB11111B1B;
defparam \cpu|rf|qb[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N18
cyclonev_lcell_comb \cpu|alu_b|y[3]~0 (
// Equation(s):
// \cpu|alu_b|y[3]~0_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|cu|aluimm~combout  & ( (\cpu|rf|qb[3]~23_combout ) # (\cpu|rf|qb[3]~14_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[3]~14_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\cpu|rf|qb[3]~23_combout ),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[3]~0 .extended_lut = "off";
defparam \cpu|alu_b|y[3]~0 .lut_mask = 64'h33FF00000F0F0F0F;
defparam \cpu|alu_b|y[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N6
cyclonev_lcell_comb \cpu|al_unit|s~0 (
// Equation(s):
// \cpu|al_unit|s~0_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( !\cpu|alu_b|y[3]~0_combout  ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|alu_b|y[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_b|y[3]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~0 .extended_lut = "off";
defparam \cpu|al_unit|s~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cpu|al_unit|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N14
dffeas \cpu|rf|register[25][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N8
dffeas \cpu|rf|register[29][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N29
dffeas \cpu|rf|register[17][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N11
dffeas \cpu|rf|register[21][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N21
cyclonev_lcell_comb \cpu|rf|qb[2]~190 (
// Equation(s):
// \cpu|rf|qb[2]~190_combout  = ( \cpu|rf|register[21][2]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[25][2]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[29][2]~q ))) ) ) ) # ( !\cpu|rf|register[21][2]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[25][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[29][2]~q ))) ) ) ) # ( \cpu|rf|register[21][2]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[17][2]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|rf|register[21][2]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[17][2]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[25][2]~q ),
	.datac(!\cpu|rf|register[29][2]~q ),
	.datad(!\cpu|rf|register[17][2]~q ),
	.datae(!\cpu|rf|register[21][2]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~190 .extended_lut = "off";
defparam \cpu|rf|qb[2]~190 .lut_mask = 64'h00AA55FF27272727;
defparam \cpu|rf|qb[2]~190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N20
dffeas \cpu|rf|register[23][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N53
dffeas \cpu|rf|register[31][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N56
dffeas \cpu|rf|register[27][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N5
dffeas \cpu|rf|register[19][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N57
cyclonev_lcell_comb \cpu|rf|qb[2]~192 (
// Equation(s):
// \cpu|rf|qb[2]~192_combout  = ( \cpu|rf|register[19][2]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[27][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[31][2]~q )) ) ) ) # ( !\cpu|rf|register[19][2]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[27][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[31][2]~q )) ) ) ) # ( \cpu|rf|register[19][2]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[23][2]~q ) ) ) ) # ( !\cpu|rf|register[19][2]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[23][2]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[23][2]~q ),
	.datab(!\cpu|rf|register[31][2]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[27][2]~q ),
	.datae(!\cpu|rf|register[19][2]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~192 .extended_lut = "off";
defparam \cpu|rf|qb[2]~192 .lut_mask = 64'h0505F5F503F303F3;
defparam \cpu|rf|qb[2]~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N26
dffeas \cpu|rf|register[28][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N41
dffeas \cpu|rf|register[16][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N2
dffeas \cpu|rf|register[24][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N32
dffeas \cpu|rf|register[20][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N30
cyclonev_lcell_comb \cpu|rf|qb[2]~189 (
// Equation(s):
// \cpu|rf|qb[2]~189_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[28][2]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][2]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[20][2]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][2]~q  ) ) )

	.dataa(!\cpu|rf|register[28][2]~q ),
	.datab(!\cpu|rf|register[16][2]~q ),
	.datac(!\cpu|rf|register[24][2]~q ),
	.datad(!\cpu|rf|register[20][2]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~189 .extended_lut = "off";
defparam \cpu|rf|qb[2]~189 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|rf|qb[2]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N9
cyclonev_lcell_comb \cpu|rf|register[22][2]~feeder (
// Equation(s):
// \cpu|rf|register[22][2]~feeder_combout  = \cpu|link|y[2]~4_combout 

	.dataa(!\cpu|link|y[2]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][2]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[22][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N11
dffeas \cpu|rf|register[22][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N56
dffeas \cpu|rf|register[30][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N50
dffeas \cpu|rf|register[26][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N57
cyclonev_lcell_comb \cpu|rf|qb[2]~191 (
// Equation(s):
// \cpu|rf|qb[2]~191_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[30][2]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[18][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[22][2]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[26][2]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[30][2]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[26][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[18][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[22][2]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[18][2]~q ),
	.datac(!\cpu|rf|register[22][2]~q ),
	.datad(!\cpu|rf|register[30][2]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[26][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~191 .extended_lut = "off";
defparam \cpu|rf|qb[2]~191 .lut_mask = 64'h272700552727AAFF;
defparam \cpu|rf|qb[2]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N36
cyclonev_lcell_comb \cpu|rf|qb[2]~193 (
// Equation(s):
// \cpu|rf|qb[2]~193_combout  = ( \cpu|rf|qb[2]~191_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[2]~192_combout ) ) ) ) # ( !\cpu|rf|qb[2]~191_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|qb[2]~192_combout ) ) ) ) # ( \cpu|rf|qb[2]~191_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[2]~189_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[2]~190_combout )) ) ) ) # ( !\cpu|rf|qb[2]~191_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[2]~189_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[2]~190_combout )) ) ) )

	.dataa(!\cpu|rf|qb[2]~190_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|qb[2]~192_combout ),
	.datad(!\cpu|rf|qb[2]~189_combout ),
	.datae(!\cpu|rf|qb[2]~191_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~193 .extended_lut = "off";
defparam \cpu|rf|qb[2]~193 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \cpu|rf|qb[2]~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N8
dffeas \cpu|rf|register[15][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N32
dffeas \cpu|rf|register[13][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N56
dffeas \cpu|rf|register[12][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N20
dffeas \cpu|rf|register[14][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N9
cyclonev_lcell_comb \cpu|rf|qb[2]~186 (
// Equation(s):
// \cpu|rf|qb[2]~186_combout  = ( \cpu|rf|register[12][2]~q  & ( \cpu|rf|register[14][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[13][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[15][2]~q ))) ) ) ) # ( !\cpu|rf|register[12][2]~q  & ( \cpu|rf|register[14][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][2]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[15][2]~q )))) ) ) ) # 
// ( \cpu|rf|register[12][2]~q  & ( !\cpu|rf|register[14][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[13][2]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[15][2]~q ))) ) ) ) # ( !\cpu|rf|register[12][2]~q  & ( !\cpu|rf|register[14][2]~q  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[13][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[15][2]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[15][2]~q ),
	.datad(!\cpu|rf|register[13][2]~q ),
	.datae(!\cpu|rf|register[12][2]~q ),
	.dataf(!\cpu|rf|register[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~186 .extended_lut = "off";
defparam \cpu|rf|qb[2]~186 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu|rf|qb[2]~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N2
dffeas \cpu|rf|register[3][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N56
dffeas \cpu|rf|register[7][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N47
dffeas \cpu|rf|register[4][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N44
dffeas \cpu|rf|register[5][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y24_N2
dffeas \cpu|rf|register[6][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N57
cyclonev_lcell_comb \cpu|rf|qb[2]~187 (
// Equation(s):
// \cpu|rf|qb[2]~187_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[6][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[5][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[7][2]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[6][2]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// (\cpu|rf|register[4][2]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[6][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[5][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[7][2]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[6][2]~q  & ( (\cpu|rf|register[4][2]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[7][2]~q ),
	.datab(!\cpu|rf|register[4][2]~q ),
	.datac(!\cpu|rf|register[5][2]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~187 .extended_lut = "off";
defparam \cpu|rf|qb[2]~187 .lut_mask = 64'h33000F5533FF0F55;
defparam \cpu|rf|qb[2]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N39
cyclonev_lcell_comb \cpu|rf|register[1][2]~feeder (
// Equation(s):
// \cpu|rf|register[1][2]~feeder_combout  = \cpu|link|y[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[2]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][2]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N41
dffeas \cpu|rf|register[1][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y24_N8
dffeas \cpu|rf|register[2][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N3
cyclonev_lcell_comb \cpu|rf|qb[2]~188 (
// Equation(s):
// \cpu|rf|qb[2]~188_combout  = ( \cpu|rf|register[1][2]~q  & ( \cpu|rf|register[2][2]~q  & ( (!\cpu|rf|qb[0]~4_combout  & (((\cpu|rf|qb[0]~5_combout ) # (\cpu|rf|qb[2]~187_combout )))) # (\cpu|rf|qb[0]~4_combout  & (((!\cpu|rf|qb[0]~5_combout )) # 
// (\cpu|rf|register[3][2]~q ))) ) ) ) # ( !\cpu|rf|register[1][2]~q  & ( \cpu|rf|register[2][2]~q  & ( (!\cpu|rf|qb[0]~4_combout  & (((\cpu|rf|qb[0]~5_combout ) # (\cpu|rf|qb[2]~187_combout )))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][2]~q  & 
// ((\cpu|rf|qb[0]~5_combout )))) ) ) ) # ( \cpu|rf|register[1][2]~q  & ( !\cpu|rf|register[2][2]~q  & ( (!\cpu|rf|qb[0]~4_combout  & (((\cpu|rf|qb[2]~187_combout  & !\cpu|rf|qb[0]~5_combout )))) # (\cpu|rf|qb[0]~4_combout  & (((!\cpu|rf|qb[0]~5_combout )) # 
// (\cpu|rf|register[3][2]~q ))) ) ) ) # ( !\cpu|rf|register[1][2]~q  & ( !\cpu|rf|register[2][2]~q  & ( (!\cpu|rf|qb[0]~4_combout  & (((\cpu|rf|qb[2]~187_combout  & !\cpu|rf|qb[0]~5_combout )))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][2]~q  & 
// ((\cpu|rf|qb[0]~5_combout )))) ) ) )

	.dataa(!\cpu|rf|register[3][2]~q ),
	.datab(!\cpu|rf|qb[2]~187_combout ),
	.datac(!\cpu|rf|qb[0]~4_combout ),
	.datad(!\cpu|rf|qb[0]~5_combout ),
	.datae(!\cpu|rf|register[1][2]~q ),
	.dataf(!\cpu|rf|register[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~188 .extended_lut = "off";
defparam \cpu|rf|qb[2]~188 .lut_mask = 64'h30053F0530F53FF5;
defparam \cpu|rf|qb[2]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N54
cyclonev_lcell_comb \cpu|rf|qb[2]~194 (
// Equation(s):
// \cpu|rf|qb[2]~194_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[2]~188_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|rf|qb[2]~186_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[2]~193_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[2]~188_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (\cpu|rf|qb[2]~193_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|qb[2]~188_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|qb[2]~186_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[2]~193_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// !\cpu|rf|qb[2]~188_combout  & ( (\cpu|rf|qb[2]~193_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(!\cpu|rf|qb[2]~193_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|qb[2]~186_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|qb[2]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~194 .extended_lut = "off";
defparam \cpu|rf|qb[2]~194 .lut_mask = 64'h00550355FF550355;
defparam \cpu|rf|qb[2]~194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N47
dffeas \cpu|rf|register[9][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N44
dffeas \cpu|rf|register[11][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N35
dffeas \cpu|rf|register[10][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N59
dffeas \cpu|rf|register[8][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N54
cyclonev_lcell_comb \cpu|rf|qb[2]~398 (
// Equation(s):
// \cpu|rf|qb[2]~398_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][2]~q ))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[10][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][2]~q ))))) ) )

	.dataa(!\cpu|rf|register[9][2]~q ),
	.datab(!\cpu|rf|register[11][2]~q ),
	.datac(!\cpu|rf|register[10][2]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(!\cpu|rf|register[8][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~398 .extended_lut = "on";
defparam \cpu|rf|qb[2]~398 .lut_mask = 64'h0F550F3300000000;
defparam \cpu|rf|qb[2]~398 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N15
cyclonev_lcell_comb \cpu|alu_b|y[2]~17 (
// Equation(s):
// \cpu|alu_b|y[2]~17_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|rf|qb[2]~398_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [2] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( \cpu|rf|qb[2]~398_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( 
// \cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[2]~398_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [2] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[2]~398_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[2]~194_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|rf|qb[2]~194_combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|rf|qb[2]~398_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[2]~17 .extended_lut = "off";
defparam \cpu|alu_b|y[2]~17 .lut_mask = 64'h00F03333F0F03333;
defparam \cpu|alu_b|y[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N45
cyclonev_lcell_comb \cpu|rf|qa[2]~13 (
// Equation(s):
// \cpu|rf|qa[2]~13_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[11][2]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[9][2]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[10][2]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[11][2]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[10][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[9][2]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[11][2]~q ),
	.datac(!\cpu|rf|register[8][2]~q ),
	.datad(!\cpu|rf|register[9][2]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[10][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~13 .extended_lut = "off";
defparam \cpu|rf|qa[2]~13 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \cpu|rf|qa[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N30
cyclonev_lcell_comb \cpu|rf|qa[2]~328 (
// Equation(s):
// \cpu|rf|qa[2]~328_combout  = ( \cpu|rf|qa[2]~13_combout  & ( (\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[2]~22_combout ) ) ) # ( !\cpu|rf|qa[2]~13_combout  & ( (\cpu|rf|qa[2]~22_combout  & !\cpu|rf|qa[28]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[2]~22_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~328 .extended_lut = "off";
defparam \cpu|rf|qa[2]~328 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|rf|qa[2]~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N51
cyclonev_lcell_comb \cpu|al_unit|Add0~133 (
// Equation(s):
// \cpu|al_unit|Add0~133_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|rf|qb[2]~398_combout  & ( !\cpu|cu|aluc[2]~3_combout  $ (!\imem|irom|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\cpu|cu|aluimm~combout  & ( \cpu|rf|qb[2]~398_combout  & ( 
// !\cpu|cu|aluc[2]~3_combout  $ (\cpu|rf|Equal1~0_combout ) ) ) ) # ( \cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[2]~398_combout  & ( !\cpu|cu|aluc[2]~3_combout  $ (!\imem|irom|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\cpu|cu|aluimm~combout  & ( 
// !\cpu|rf|qb[2]~398_combout  & ( !\cpu|cu|aluc[2]~3_combout  $ (((!\cpu|rf|qb[2]~194_combout ) # (\cpu|rf|Equal1~0_combout ))) ) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\cpu|rf|qb[2]~194_combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|rf|qb[2]~398_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~133 .extended_lut = "off";
defparam \cpu|al_unit|Add0~133 .lut_mask = 64'h55995A5A99995A5A;
defparam \cpu|al_unit|Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N8
dffeas \cpu|rf|register[3][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N26
dffeas \cpu|rf|register[4][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N6
cyclonev_lcell_comb \cpu|rf|register[7][1]~feeder (
// Equation(s):
// \cpu|rf|register[7][1]~feeder_combout  = ( \cpu|link|y[1]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][1]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N8
dffeas \cpu|rf|register[7][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N17
dffeas \cpu|rf|register[6][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N24
cyclonev_lcell_comb \cpu|rf|register[5][1]~feeder (
// Equation(s):
// \cpu|rf|register[5][1]~feeder_combout  = ( \cpu|link|y[1]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][1]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N26
dffeas \cpu|rf|register[5][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N54
cyclonev_lcell_comb \cpu|rf|qa[1]~25 (
// Equation(s):
// \cpu|rf|qa[1]~25_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[7][1]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[5][1]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[6][1]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[4][1]~q  ) ) )

	.dataa(!\cpu|rf|register[4][1]~q ),
	.datab(!\cpu|rf|register[7][1]~q ),
	.datac(!\cpu|rf|register[6][1]~q ),
	.datad(!\cpu|rf|register[5][1]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~25 .extended_lut = "off";
defparam \cpu|rf|qa[1]~25 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qa[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N8
dffeas \cpu|rf|register[2][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N9
cyclonev_lcell_comb \cpu|rf|qa[1]~26 (
// Equation(s):
// \cpu|rf|qa[1]~26_combout  = ( \cpu|rf|qa[1]~25_combout  & ( \cpu|rf|register[2][1]~q  & ( (!\cpu|rf|qa[28]~4_combout ) # ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][1]~q ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][1]~q ))) ) ) ) # ( 
// !\cpu|rf|qa[1]~25_combout  & ( \cpu|rf|register[2][1]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (((\cpu|rf|qa[28]~5_combout )))) # (\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][1]~q ))) # (\cpu|rf|qa[28]~5_combout  & 
// (\cpu|rf|register[3][1]~q )))) ) ) ) # ( \cpu|rf|qa[1]~25_combout  & ( !\cpu|rf|register[2][1]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (((!\cpu|rf|qa[28]~5_combout )))) # (\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][1]~q 
// ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][1]~q )))) ) ) ) # ( !\cpu|rf|qa[1]~25_combout  & ( !\cpu|rf|register[2][1]~q  & ( (\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][1]~q ))) # 
// (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][1]~q )))) ) ) )

	.dataa(!\cpu|rf|register[3][1]~q ),
	.datab(!\cpu|rf|register[1][1]~q ),
	.datac(!\cpu|rf|qa[28]~4_combout ),
	.datad(!\cpu|rf|qa[28]~5_combout ),
	.datae(!\cpu|rf|qa[1]~25_combout ),
	.dataf(!\cpu|rf|register[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~26 .extended_lut = "off";
defparam \cpu|rf|qa[1]~26 .lut_mask = 64'h0305F30503F5F3F5;
defparam \cpu|rf|qa[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N32
dffeas \cpu|rf|register[14][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N46
dffeas \cpu|rf|register[12][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N26
dffeas \cpu|rf|register[15][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N29
dffeas \cpu|rf|register[13][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N33
cyclonev_lcell_comb \cpu|rf|qa[1]~24 (
// Equation(s):
// \cpu|rf|qa[1]~24_combout  = ( \cpu|rf|register[13][1]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][1]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][1]~q ))) ) ) ) # ( !\cpu|rf|register[13][1]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[14][1]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][1]~q ))) ) ) ) # ( \cpu|rf|register[13][1]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[12][1]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|register[13][1]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[12][1]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[14][1]~q ),
	.datac(!\cpu|rf|register[12][1]~q ),
	.datad(!\cpu|rf|register[15][1]~q ),
	.datae(!\cpu|rf|register[13][1]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~24 .extended_lut = "off";
defparam \cpu|rf|qa[1]~24 .lut_mask = 64'h0A0A5F5F22772277;
defparam \cpu|rf|qa[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \cpu|rf|register[24][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N32
dffeas \cpu|rf|register[28][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N45
cyclonev_lcell_comb \cpu|rf|register[16][1]~feeder (
// Equation(s):
// \cpu|rf|register[16][1]~feeder_combout  = \cpu|link|y[1]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[1]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][1]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N47
dffeas \cpu|rf|register[16][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N29
dffeas \cpu|rf|register[20][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N51
cyclonev_lcell_comb \cpu|rf|qa[1]~27 (
// Equation(s):
// \cpu|rf|qa[1]~27_combout  = ( \cpu|rf|register[20][1]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[24][1]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][1]~q ))) ) ) ) # ( !\cpu|rf|register[20][1]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[24][1]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][1]~q ))) ) ) ) # ( \cpu|rf|register[20][1]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[16][1]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[20][1]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[16][1]~q ) ) ) )

	.dataa(!\cpu|rf|register[24][1]~q ),
	.datab(!\cpu|rf|register[28][1]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[16][1]~q ),
	.datae(!\cpu|rf|register[20][1]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~27 .extended_lut = "off";
defparam \cpu|rf|qa[1]~27 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu|rf|qa[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N2
dffeas \cpu|rf|register[18][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N2
dffeas \cpu|rf|register[22][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N29
dffeas \cpu|rf|register[26][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N36
cyclonev_lcell_comb \cpu|rf|register[30][1]~feeder (
// Equation(s):
// \cpu|rf|register[30][1]~feeder_combout  = \cpu|link|y[1]~5_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[1]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[30][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[30][1]~feeder .extended_lut = "off";
defparam \cpu|rf|register[30][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[30][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N38
dffeas \cpu|rf|register[30][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N24
cyclonev_lcell_comb \cpu|rf|qa[1]~29 (
// Equation(s):
// \cpu|rf|qa[1]~29_combout  = ( \cpu|rf|register[26][1]~q  & ( \cpu|rf|register[30][1]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[18][1]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[22][1]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\cpu|rf|register[26][1]~q  & ( \cpu|rf|register[30][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[18][1]~q  & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[22][1]~q )))) ) ) ) # ( \cpu|rf|register[26][1]~q  
// & ( !\cpu|rf|register[30][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\cpu|rf|register[18][1]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[22][1]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( !\cpu|rf|register[26][1]~q  & ( !\cpu|rf|register[30][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[18][1]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[22][1]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[18][1]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[22][1]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\cpu|rf|register[26][1]~q ),
	.dataf(!\cpu|rf|register[30][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~29 .extended_lut = "off";
defparam \cpu|rf|qa[1]~29 .lut_mask = 64'h470047CC473347FF;
defparam \cpu|rf|qa[1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \cpu|rf|register[31][1]~feeder (
// Equation(s):
// \cpu|rf|register[31][1]~feeder_combout  = ( \cpu|link|y[1]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][1]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[31][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N20
dffeas \cpu|rf|register[31][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N15
cyclonev_lcell_comb \cpu|rf|register[19][1]~feeder (
// Equation(s):
// \cpu|rf|register[19][1]~feeder_combout  = ( \cpu|link|y[1]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][1]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N17
dffeas \cpu|rf|register[19][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N26
dffeas \cpu|rf|register[23][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N44
dffeas \cpu|rf|register[27][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N27
cyclonev_lcell_comb \cpu|rf|qa[1]~30 (
// Equation(s):
// \cpu|rf|qa[1]~30_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[27][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[23][1]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[31][1]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[27][1]~q  & ( (\cpu|rf|register[19][1]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[27][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[23][1]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[31][1]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[27][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// \cpu|rf|register[19][1]~q ) ) ) )

	.dataa(!\cpu|rf|register[31][1]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[19][1]~q ),
	.datad(!\cpu|rf|register[23][1]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[27][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~30 .extended_lut = "off";
defparam \cpu|rf|qa[1]~30 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|rf|qa[1]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y31_N29
dffeas \cpu|rf|register[21][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N44
dffeas \cpu|rf|register[25][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N2
dffeas \cpu|rf|register[17][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N23
dffeas \cpu|rf|register[29][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N45
cyclonev_lcell_comb \cpu|rf|qa[1]~28 (
// Equation(s):
// \cpu|rf|qa[1]~28_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[29][1]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[21][1]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[29][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[17][1]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[25][1]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[29][1]~q  & ( (\cpu|rf|register[21][1]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[29][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[17][1]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[25][1]~q )) ) ) )

	.dataa(!\cpu|rf|register[21][1]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[25][1]~q ),
	.datad(!\cpu|rf|register[17][1]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[29][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~28 .extended_lut = "off";
defparam \cpu|rf|qa[1]~28 .lut_mask = 64'h03CF444403CF7777;
defparam \cpu|rf|qa[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N42
cyclonev_lcell_comb \cpu|rf|qa[1]~31 (
// Equation(s):
// \cpu|rf|qa[1]~31_combout  = ( \cpu|rf|qa[1]~30_combout  & ( \cpu|rf|qa[1]~28_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[1]~27_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|qa[1]~29_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|qa[1]~30_combout  & ( \cpu|rf|qa[1]~28_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[1]~27_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[1]~29_combout ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( \cpu|rf|qa[1]~30_combout  & ( !\cpu|rf|qa[1]~28_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[1]~27_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[1]~29_combout ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\imem|irom|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( 
// !\cpu|rf|qa[1]~30_combout  & ( !\cpu|rf|qa[1]~28_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[1]~27_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[1]~29_combout ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|qa[1]~27_combout ),
	.datad(!\cpu|rf|qa[1]~29_combout ),
	.datae(!\cpu|rf|qa[1]~30_combout ),
	.dataf(!\cpu|rf|qa[1]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~31 .extended_lut = "off";
defparam \cpu|rf|qa[1]~31 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu|rf|qa[1]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N0
cyclonev_lcell_comb \cpu|rf|qa[1]~32 (
// Equation(s):
// \cpu|rf|qa[1]~32_combout  = ( \cpu|rf|qa[1]~31_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[1]~26_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[1]~24_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\cpu|rf|qa[1]~31_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[1]~26_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[1]~24_combout ))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|qa[1]~26_combout ),
	.datac(!\cpu|rf|qa[1]~24_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[1]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~32 .extended_lut = "off";
defparam \cpu|rf|qa[1]~32 .lut_mask = 64'h2700270027FF27FF;
defparam \cpu|rf|qa[1]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y29_N20
dffeas \cpu|rf|register[10][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N41
dffeas \cpu|rf|register[8][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N8
dffeas \cpu|rf|register[11][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y31_N21
cyclonev_lcell_comb \cpu|rf|register[9][1]~feeder (
// Equation(s):
// \cpu|rf|register[9][1]~feeder_combout  = ( \cpu|link|y[1]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[9][1]~feeder .extended_lut = "off";
defparam \cpu|rf|register[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y31_N23
dffeas \cpu|rf|register[9][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N21
cyclonev_lcell_comb \cpu|rf|qa[1]~23 (
// Equation(s):
// \cpu|rf|qa[1]~23_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[11][1]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[9][1]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][1]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[8][1]~q  ) ) )

	.dataa(!\cpu|rf|register[10][1]~q ),
	.datab(!\cpu|rf|register[8][1]~q ),
	.datac(!\cpu|rf|register[11][1]~q ),
	.datad(!\cpu|rf|register[9][1]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~23 .extended_lut = "off";
defparam \cpu|rf|qa[1]~23 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|rf|qa[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N39
cyclonev_lcell_comb \cpu|rf|qa[1]~336 (
// Equation(s):
// \cpu|rf|qa[1]~336_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[1]~23_combout  ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[1]~23_combout  & ( \cpu|rf|qa[1]~32_combout  ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( !\cpu|rf|qa[1]~23_combout  & ( 
// \cpu|rf|qa[1]~32_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[1]~32_combout ),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|rf|qa[1]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[1]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~336 .extended_lut = "off";
defparam \cpu|rf|qa[1]~336 .lut_mask = 64'h00FF000000FFFFFF;
defparam \cpu|rf|qa[1]~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \cpu|cu|pcsource[0]~0 (
// Equation(s):
// \cpu|cu|pcsource[0]~0_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [30] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [29] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(gnd),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|pcsource[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|pcsource[0]~0 .extended_lut = "off";
defparam \cpu|cu|pcsource[0]~0 .lut_mask = 64'hF0F0000000000000;
defparam \cpu|cu|pcsource[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \cpu|al_unit|Add0~17 (
// Equation(s):
// \cpu|al_unit|Add0~17_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[5]~1_combout ) ) + ( (!\cpu|rf|Equal0~0_combout  & (!\cpu|cu|shift~0_combout  & \cpu|rf|qa[5]~323_combout )) ) + ( \cpu|al_unit|Add0~22  ))
// \cpu|al_unit|Add0~18  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[5]~1_combout ) ) + ( (!\cpu|rf|Equal0~0_combout  & (!\cpu|cu|shift~0_combout  & \cpu|rf|qa[5]~323_combout )) ) + ( \cpu|al_unit|Add0~22  ))

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|shift~0_combout ),
	.datad(!\cpu|alu_b|y[5]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[5]~323_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~17_sumout ),
	.cout(\cpu|al_unit|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~17 .extended_lut = "off";
defparam \cpu|al_unit|Add0~17 .lut_mask = 64'h0000FF3F000055AA;
defparam \cpu|al_unit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N18
cyclonev_lcell_comb \cpu|alu_a|y[1]~3 (
// Equation(s):
// \cpu|alu_a|y[1]~3_combout  = ( !\cpu|cu|shift~0_combout  & ( !\cpu|rf|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|shift~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[1]~3 .extended_lut = "off";
defparam \cpu|alu_a|y[1]~3 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|alu_a|y[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N24
cyclonev_lcell_comb \cpu|alu_a|y[5]~12 (
// Equation(s):
// \cpu|alu_a|y[5]~12_combout  = ( \cpu|rf|qa[5]~323_combout  & ( \cpu|alu_a|y[1]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|rf|qa[5]~323_combout ),
	.dataf(!\cpu|alu_a|y[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[5]~12 .extended_lut = "off";
defparam \cpu|alu_a|y[5]~12 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|alu_a|y[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N18
cyclonev_lcell_comb \cpu|alu_a|y[1]~2 (
// Equation(s):
// \cpu|alu_a|y[1]~2_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|cu|shift~0_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|cu|shift~0_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( \cpu|rf|qa[28]~0_combout  & ( !\cpu|cu|shift~0_combout  & ( (\cpu|rf|qa[1]~23_combout  & !\cpu|rf|Equal0~0_combout ) ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( !\cpu|cu|shift~0_combout  & ( 
// (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[1]~32_combout ) ) ) )

	.dataa(!\cpu|rf|qa[1]~23_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|rf|qa[1]~32_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|cu|shift~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[1]~2 .extended_lut = "off";
defparam \cpu|alu_a|y[1]~2 .lut_mask = 64'h0C0C444400FF00FF;
defparam \cpu|alu_a|y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y27_N20
dffeas \cpu|rf|register[28][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N33
cyclonev_lcell_comb \cpu|rf|register[20][4]~feeder (
// Equation(s):
// \cpu|rf|register[20][4]~feeder_combout  = \cpu|link|y[4]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[4]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][4]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[20][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N35
dffeas \cpu|rf|register[20][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N14
dffeas \cpu|rf|register[16][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N30
cyclonev_lcell_comb \cpu|rf|register[24][4]~feeder (
// Equation(s):
// \cpu|rf|register[24][4]~feeder_combout  = \cpu|link|y[4]~8_combout 

	.dataa(!\cpu|link|y[4]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[24][4]~feeder .extended_lut = "off";
defparam \cpu|rf|register[24][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y27_N32
dffeas \cpu|rf|register[24][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N57
cyclonev_lcell_comb \cpu|rf|qb[4]~48 (
// Equation(s):
// \cpu|rf|qb[4]~48_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[24][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[20][4]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[28][4]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[24][4]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[16][4]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[24][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[20][4]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[28][4]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[24][4]~q  & ( (\cpu|rf|register[16][4]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[28][4]~q ),
	.datab(!\cpu|rf|register[20][4]~q ),
	.datac(!\cpu|rf|register[16][4]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[24][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~48 .extended_lut = "off";
defparam \cpu|rf|qb[4]~48 .lut_mask = 64'h0F0033550FFF3355;
defparam \cpu|rf|qb[4]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y29_N2
dffeas \cpu|rf|register[27][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N32
dffeas \cpu|rf|register[23][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N22
dffeas \cpu|rf|register[19][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N35
dffeas \cpu|rf|register[31][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N33
cyclonev_lcell_comb \cpu|rf|qb[4]~51 (
// Equation(s):
// \cpu|rf|qb[4]~51_combout  = ( \cpu|rf|register[19][4]~q  & ( \cpu|rf|register[31][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[23][4]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[27][4]~q ))) ) ) ) # ( !\cpu|rf|register[19][4]~q  & ( \cpu|rf|register[31][4]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[23][4]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[27][4]~q ))) ) ) ) # ( \cpu|rf|register[19][4]~q  & ( !\cpu|rf|register[31][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[23][4]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[27][4]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) 
// # ( !\cpu|rf|register[19][4]~q  & ( !\cpu|rf|register[31][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[23][4]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[27][4]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\cpu|rf|register[27][4]~q ),
	.datab(!\cpu|rf|register[23][4]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|register[19][4]~q ),
	.dataf(!\cpu|rf|register[31][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~51 .extended_lut = "off";
defparam \cpu|rf|qb[4]~51 .lut_mask = 64'h0530F530053FF53F;
defparam \cpu|rf|qb[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y27_N56
dffeas \cpu|rf|register[25][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N56
dffeas \cpu|rf|register[29][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N47
dffeas \cpu|rf|register[21][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N5
dffeas \cpu|rf|register[17][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N6
cyclonev_lcell_comb \cpu|rf|qb[4]~49 (
// Equation(s):
// \cpu|rf|qb[4]~49_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[17][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][4]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][4]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[17][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[25][4]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[17][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][4]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][4]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[17][4]~q  & ( (\cpu|rf|register[25][4]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[25][4]~q ),
	.datab(!\cpu|rf|register[29][4]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[21][4]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[17][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~49 .extended_lut = "off";
defparam \cpu|rf|qb[4]~49 .lut_mask = 64'h050503F3F5F503F3;
defparam \cpu|rf|qb[4]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N14
dffeas \cpu|rf|register[26][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N11
dffeas \cpu|rf|register[18][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N12
cyclonev_lcell_comb \cpu|rf|register[22][4]~feeder (
// Equation(s):
// \cpu|rf|register[22][4]~feeder_combout  = ( \cpu|link|y[4]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][4]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N14
dffeas \cpu|rf|register[22][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N53
dffeas \cpu|rf|register[30][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N15
cyclonev_lcell_comb \cpu|rf|qb[4]~50 (
// Equation(s):
// \cpu|rf|qb[4]~50_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[30][4]~q  & ( (\cpu|rf|register[22][4]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[30][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][4]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[26][4]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[30][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[22][4]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[30][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][4]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[26][4]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[26][4]~q ),
	.datac(!\cpu|rf|register[18][4]~q ),
	.datad(!\cpu|rf|register[22][4]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[30][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~50 .extended_lut = "off";
defparam \cpu|rf|qb[4]~50 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \cpu|rf|qb[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N0
cyclonev_lcell_comb \cpu|rf|qb[4]~52 (
// Equation(s):
// \cpu|rf|qb[4]~52_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[4]~50_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[4]~49_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[4]~51_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[4]~50_combout  & ( (\cpu|rf|qb[4]~48_combout ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[4]~50_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[4]~49_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[4]~51_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[4]~50_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// \cpu|rf|qb[4]~48_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|qb[4]~48_combout ),
	.datac(!\cpu|rf|qb[4]~51_combout ),
	.datad(!\cpu|rf|qb[4]~49_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|qb[4]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~52 .extended_lut = "off";
defparam \cpu|rf|qb[4]~52 .lut_mask = 64'h222205AF777705AF;
defparam \cpu|rf|qb[4]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N54
cyclonev_lcell_comb \cpu|rf|register[2][4]~feeder (
// Equation(s):
// \cpu|rf|register[2][4]~feeder_combout  = ( \cpu|link|y[4]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[2][4]~feeder .extended_lut = "off";
defparam \cpu|rf|register[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N56
dffeas \cpu|rf|register[2][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N41
dffeas \cpu|rf|register[5][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N32
dffeas \cpu|rf|register[7][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y29_N45
cyclonev_lcell_comb \cpu|rf|register[4][4]~feeder (
// Equation(s):
// \cpu|rf|register[4][4]~feeder_combout  = ( \cpu|link|y[4]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][4]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y29_N46
dffeas \cpu|rf|register[4][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N2
dffeas \cpu|rf|register[6][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N3
cyclonev_lcell_comb \cpu|rf|qb[4]~46 (
// Equation(s):
// \cpu|rf|qb[4]~46_combout  = ( \cpu|rf|register[6][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[5][4]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[7][4]~q ))) ) ) ) # ( !\cpu|rf|register[6][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[5][4]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[7][4]~q ))) ) ) ) # ( \cpu|rf|register[6][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[4][4]~q ) ) ) ) # ( !\cpu|rf|register[6][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|register[4][4]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[5][4]~q ),
	.datab(!\cpu|rf|register[7][4]~q ),
	.datac(!\cpu|rf|register[4][4]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\cpu|rf|register[6][4]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~46 .extended_lut = "off";
defparam \cpu|rf|qb[4]~46 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu|rf|qb[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N23
dffeas \cpu|rf|register[1][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N38
dffeas \cpu|rf|register[3][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N45
cyclonev_lcell_comb \cpu|rf|qb[4]~47 (
// Equation(s):
// \cpu|rf|qb[4]~47_combout  = ( \cpu|rf|register[1][4]~q  & ( \cpu|rf|register[3][4]~q  & ( ((!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|qb[4]~46_combout ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[2][4]~q ))) # (\cpu|rf|qb[0]~4_combout ) ) ) ) # ( 
// !\cpu|rf|register[1][4]~q  & ( \cpu|rf|register[3][4]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (((!\cpu|rf|qb[0]~4_combout  & \cpu|rf|qb[4]~46_combout )))) # (\cpu|rf|qb[0]~5_combout  & (((\cpu|rf|qb[0]~4_combout )) # (\cpu|rf|register[2][4]~q ))) ) ) ) # ( 
// \cpu|rf|register[1][4]~q  & ( !\cpu|rf|register[3][4]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (((\cpu|rf|qb[4]~46_combout ) # (\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[2][4]~q  & (!\cpu|rf|qb[0]~4_combout ))) ) ) ) # ( 
// !\cpu|rf|register[1][4]~q  & ( !\cpu|rf|register[3][4]~q  & ( (!\cpu|rf|qb[0]~4_combout  & ((!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|qb[4]~46_combout ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[2][4]~q )))) ) ) )

	.dataa(!\cpu|rf|register[2][4]~q ),
	.datab(!\cpu|rf|qb[0]~5_combout ),
	.datac(!\cpu|rf|qb[0]~4_combout ),
	.datad(!\cpu|rf|qb[4]~46_combout ),
	.datae(!\cpu|rf|register[1][4]~q ),
	.dataf(!\cpu|rf|register[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~47 .extended_lut = "off";
defparam \cpu|rf|qb[4]~47 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu|rf|qb[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N59
dffeas \cpu|rf|register[12][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N0
cyclonev_lcell_comb \cpu|rf|register[14][4]~feeder (
// Equation(s):
// \cpu|rf|register[14][4]~feeder_combout  = ( \cpu|link|y[4]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[14][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[14][4]~feeder .extended_lut = "off";
defparam \cpu|rf|register[14][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[14][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N2
dffeas \cpu|rf|register[14][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N26
dffeas \cpu|rf|register[15][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N35
dffeas \cpu|rf|register[13][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N24
cyclonev_lcell_comb \cpu|rf|qb[4]~45 (
// Equation(s):
// \cpu|rf|qb[4]~45_combout  = ( \cpu|rf|register[13][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[14][4]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][4]~q ))) ) ) ) # ( !\cpu|rf|register[13][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[14][4]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][4]~q ))) ) ) ) # ( \cpu|rf|register[13][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[12][4]~q ) ) ) ) # ( !\cpu|rf|register[13][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\cpu|rf|register[12][4]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[12][4]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[14][4]~q ),
	.datad(!\cpu|rf|register[15][4]~q ),
	.datae(!\cpu|rf|register[13][4]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~45 .extended_lut = "off";
defparam \cpu|rf|qb[4]~45 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu|rf|qb[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N36
cyclonev_lcell_comb \cpu|rf|qb[4]~53 (
// Equation(s):
// \cpu|rf|qb[4]~53_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[4]~45_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[4]~52_combout ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[4]~45_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// ((\cpu|rf|qb[4]~47_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[4]~52_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|qb[4]~45_combout  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & \cpu|rf|qb[4]~52_combout ) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|qb[4]~45_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// ((\cpu|rf|qb[4]~47_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[4]~52_combout )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|qb[4]~52_combout ),
	.datad(!\cpu|rf|qb[4]~47_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|qb[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~53 .extended_lut = "off";
defparam \cpu|rf|qb[4]~53 .lut_mask = 64'h05AF050505AF2727;
defparam \cpu|rf|qb[4]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N6
cyclonev_lcell_comb \cpu|alu_b|y[4]~3 (
// Equation(s):
// \cpu|alu_b|y[4]~3_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|cu|aluimm~combout  & ( (\cpu|rf|qb[4]~53_combout ) # (\cpu|rf|qb[4]~44_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[4]~44_combout ),
	.datac(!\cpu|rf|qb[4]~53_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[4]~3 .extended_lut = "off";
defparam \cpu|alu_b|y[4]~3 .lut_mask = 64'h3F3F000000FF00FF;
defparam \cpu|alu_b|y[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N45
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~25 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~25_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[4]~3_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[3]~0_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[2]~17_combout )) ) ) ) # ( 
// !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[4]~3_combout  & ( (\cpu|alu_b|y[5]~1_combout ) # (\cpu|alu_a|y[0]~5_combout ) ) ) ) # ( \cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[4]~3_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[3]~0_combout 
// ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[2]~17_combout )) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[4]~3_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[5]~1_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[2]~17_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|alu_b|y[5]~1_combout ),
	.datad(!\cpu|alu_b|y[3]~0_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_b|y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~25 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~25 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|al_unit|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N54
cyclonev_lcell_comb \cpu|rf|qb[1]~365 (
// Equation(s):
// \cpu|rf|qb[1]~365_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[11][1]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[10][1]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][1]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][1]~q  ) ) )

	.dataa(!\cpu|rf|register[10][1]~q ),
	.datab(!\cpu|rf|register[8][1]~q ),
	.datac(!\cpu|rf|register[9][1]~q ),
	.datad(!\cpu|rf|register[11][1]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~365 .extended_lut = "off";
defparam \cpu|rf|qb[1]~365 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|rf|qb[1]~365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N24
cyclonev_lcell_comb \cpu|rf|qb[1]~176 (
// Equation(s):
// \cpu|rf|qb[1]~176_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|qb[1]~365_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|qb[1]~365_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~176 .extended_lut = "off";
defparam \cpu|rf|qb[1]~176 .lut_mask = 64'h000C000C00000000;
defparam \cpu|rf|qb[1]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N18
cyclonev_lcell_comb \cpu|alu_b|y[1]~16 (
// Equation(s):
// \cpu|alu_b|y[1]~16_combout  = ( \cpu|rf|qb[1]~176_combout  & ( (!\cpu|cu|aluimm~combout  & (!\cpu|rf|Equal1~0_combout )) # (\cpu|cu|aluimm~combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [1]))) ) ) # ( !\cpu|rf|qb[1]~176_combout  & ( 
// (!\cpu|cu|aluimm~combout  & (!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[1]~185_combout )))) # (\cpu|cu|aluimm~combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [1])))) ) )

	.dataa(!\cpu|cu|aluimm~combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\cpu|rf|qb[1]~185_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[1]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[1]~16 .extended_lut = "off";
defparam \cpu|alu_b|y[1]~16 .lut_mask = 64'h058D058D8D8D8D8D;
defparam \cpu|alu_b|y[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N51
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~26 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~26_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & \cpu|alu_b|y[0]~15_combout ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( (\cpu|alu_b|y[1]~16_combout  & !\cpu|alu_a|y[1]~2_combout ) ) )

	.dataa(!\cpu|alu_b|y[1]~16_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|alu_b|y[0]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~26 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~26 .lut_mask = 64'h5050505000F000F0;
defparam \cpu|al_unit|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~27 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~27_combout  = ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftLeft0~26_combout  & ( (\cpu|al_unit|ShiftLeft0~25_combout ) # (\cpu|alu_a|y[2]~1_combout ) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~26_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & \cpu|al_unit|ShiftLeft0~25_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~25_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~27 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~27 .lut_mask = 64'h00F000000FFF0000;
defparam \cpu|al_unit|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N57
cyclonev_lcell_comb \cpu|al_unit|s~3 (
// Equation(s):
// \cpu|al_unit|s~3_combout  = ( \cpu|alu_b|y[5]~1_combout  & ( !\cpu|alu_a|y[5]~12_combout  ) ) # ( !\cpu|alu_b|y[5]~1_combout  & ( \cpu|alu_a|y[5]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_a|y[5]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~3 .extended_lut = "off";
defparam \cpu|al_unit|s~3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cpu|al_unit|s~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N54
cyclonev_lcell_comb \cpu|cu|wmem~0 (
// Equation(s):
// \cpu|cu|wmem~0_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( \imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & \imem|irom|altsyncram_component|auto_generated|q_a [26]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|wmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|wmem~0 .extended_lut = "off";
defparam \cpu|cu|wmem~0 .lut_mask = 64'h0000000000000020;
defparam \cpu|cu|wmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~2 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~2_combout  = (!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|aluimm~combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~2 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~2 .lut_mask = 64'hF000F000F000F000;
defparam \cpu|al_unit|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N0
cyclonev_lcell_comb \cpu|cu|sext~0 (
// Equation(s):
// \cpu|cu|sext~0_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( \imem|irom|altsyncram_component|auto_generated|q_a [29] ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (((\imem|irom|altsyncram_component|auto_generated|q_a [26]) # (\imem|irom|altsyncram_component|auto_generated|q_a [28])) # (\imem|irom|altsyncram_component|auto_generated|q_a [27])) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [30]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [29] & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [27]) # 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [26]) # (\imem|irom|altsyncram_component|auto_generated|q_a [28]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [30]) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [29] ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|sext~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|sext~0 .extended_lut = "off";
defparam \cpu|cu|sext~0 .lut_mask = 64'hFFFFFFDF7FFFFFFF;
defparam \cpu|cu|sext~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N15
cyclonev_lcell_comb \cpu|cu|comb~5 (
// Equation(s):
// \cpu|cu|comb~5_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [29] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & \imem|irom|altsyncram_component|auto_generated|q_a [28])) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(gnd),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|comb~5 .extended_lut = "off";
defparam \cpu|cu|comb~5 .lut_mask = 64'h0088000000000000;
defparam \cpu|cu|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N42
cyclonev_lcell_comb \cpu|alu_b|y[31]~5 (
// Equation(s):
// \cpu|alu_b|y[31]~5_combout  = ( \cpu|cu|wmem~0_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [15] & ( \cpu|cu|aluimm~combout  ) ) ) # ( !\cpu|cu|wmem~0_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [15] & ( 
// (\cpu|cu|aluimm~combout  & ((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|aluimm~combout ),
	.datac(!\cpu|cu|sext~0_combout ),
	.datad(!\cpu|cu|comb~5_combout ),
	.datae(!\cpu|cu|wmem~0_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[31]~5 .extended_lut = "off";
defparam \cpu|alu_b|y[31]~5 .lut_mask = 64'h0000000030333333;
defparam \cpu|alu_b|y[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N12
cyclonev_lcell_comb \cpu|rf|register[8][17]~feeder (
// Equation(s):
// \cpu|rf|register[8][17]~feeder_combout  = \cpu|link|y[17]~98_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[17]~98_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[8][17]~feeder .extended_lut = "off";
defparam \cpu|rf|register[8][17]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N14
dffeas \cpu|rf|register[8][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N8
dffeas \cpu|rf|register[9][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N56
dffeas \cpu|rf|register[11][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N51
cyclonev_lcell_comb \cpu|rf|qa[17]~153 (
// Equation(s):
// \cpu|rf|qa[17]~153_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][17]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][17]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][17]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][17]~q  ) ) )

	.dataa(!\cpu|rf|register[10][17]~q ),
	.datab(!\cpu|rf|register[8][17]~q ),
	.datac(!\cpu|rf|register[9][17]~q ),
	.datad(!\cpu|rf|register[11][17]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~153 .extended_lut = "off";
defparam \cpu|rf|qa[17]~153 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|rf|qa[17]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N39
cyclonev_lcell_comb \cpu|rf|register[13][17]~feeder (
// Equation(s):
// \cpu|rf|register[13][17]~feeder_combout  = ( \cpu|link|y[17]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[17]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][17]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y28_N41
dffeas \cpu|rf|register[13][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N14
dffeas \cpu|rf|register[15][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N41
dffeas \cpu|rf|register[12][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N56
dffeas \cpu|rf|register[14][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N15
cyclonev_lcell_comb \cpu|rf|qa[17]~154 (
// Equation(s):
// \cpu|rf|qa[17]~154_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][17]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[14][17]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][17]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][17]~q  ) ) )

	.dataa(!\cpu|rf|register[13][17]~q ),
	.datab(!\cpu|rf|register[15][17]~q ),
	.datac(!\cpu|rf|register[12][17]~q ),
	.datad(!\cpu|rf|register[14][17]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~154 .extended_lut = "off";
defparam \cpu|rf|qa[17]~154 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|rf|qa[17]~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y30_N59
dffeas \cpu|rf|register[26][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N32
dffeas \cpu|rf|register[30][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N17
dffeas \cpu|rf|register[18][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N39
cyclonev_lcell_comb \cpu|rf|register[22][17]~feeder (
// Equation(s):
// \cpu|rf|register[22][17]~feeder_combout  = \cpu|link|y[17]~98_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[17]~98_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][17]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[22][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y30_N40
dffeas \cpu|rf|register[22][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N33
cyclonev_lcell_comb \cpu|rf|qa[17]~159 (
// Equation(s):
// \cpu|rf|qa[17]~159_combout  = ( \cpu|rf|register[22][17]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[26][17]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[30][17]~q ))) ) ) ) # ( !\cpu|rf|register[22][17]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[26][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[30][17]~q ))) ) ) ) # ( \cpu|rf|register[22][17]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[18][17]~q 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[22][17]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[18][17]~q ) 
// ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[26][17]~q ),
	.datac(!\cpu|rf|register[30][17]~q ),
	.datad(!\cpu|rf|register[18][17]~q ),
	.datae(!\cpu|rf|register[22][17]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~159 .extended_lut = "off";
defparam \cpu|rf|qa[17]~159 .lut_mask = 64'h00AA55FF27272727;
defparam \cpu|rf|qa[17]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y30_N2
dffeas \cpu|rf|register[17][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N47
dffeas \cpu|rf|register[21][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N20
dffeas \cpu|rf|register[25][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N56
dffeas \cpu|rf|register[29][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N57
cyclonev_lcell_comb \cpu|rf|qa[17]~158 (
// Equation(s):
// \cpu|rf|qa[17]~158_combout  = ( \cpu|rf|register[29][17]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[25][17]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[29][17]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[25][17]~q ) ) ) ) # ( \cpu|rf|register[29][17]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][17]~q ))) ) ) ) # ( !\cpu|rf|register[29][17]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][17]~q ))) ) ) )

	.dataa(!\cpu|rf|register[17][17]~q ),
	.datab(!\cpu|rf|register[21][17]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[25][17]~q ),
	.datae(!\cpu|rf|register[29][17]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~158 .extended_lut = "off";
defparam \cpu|rf|qa[17]~158 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|rf|qa[17]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N24
cyclonev_lcell_comb \cpu|rf|register[16][17]~feeder (
// Equation(s):
// \cpu|rf|register[16][17]~feeder_combout  = ( \cpu|link|y[17]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[17]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][17]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N26
dffeas \cpu|rf|register[16][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N8
dffeas \cpu|rf|register[20][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N20
dffeas \cpu|rf|register[24][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N32
dffeas \cpu|rf|register[28][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N33
cyclonev_lcell_comb \cpu|rf|qa[17]~157 (
// Equation(s):
// \cpu|rf|qa[17]~157_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][17]~q  & ( (\cpu|rf|register[24][17]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[20][17]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[28][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[24][17]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[28][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[20][17]~q ))) ) ) )

	.dataa(!\cpu|rf|register[16][17]~q ),
	.datab(!\cpu|rf|register[20][17]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[24][17]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[28][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~157 .extended_lut = "off";
defparam \cpu|rf|qa[17]~157 .lut_mask = 64'h535300F053530FFF;
defparam \cpu|rf|qa[17]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N23
dffeas \cpu|rf|register[31][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N7
dffeas \cpu|rf|register[19][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N32
dffeas \cpu|rf|register[27][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N20
dffeas \cpu|rf|register[23][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N33
cyclonev_lcell_comb \cpu|rf|qa[17]~160 (
// Equation(s):
// \cpu|rf|qa[17]~160_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[31][17]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[23][17]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[27][17]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[19][17]~q  ) ) )

	.dataa(!\cpu|rf|register[31][17]~q ),
	.datab(!\cpu|rf|register[19][17]~q ),
	.datac(!\cpu|rf|register[27][17]~q ),
	.datad(!\cpu|rf|register[23][17]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~160 .extended_lut = "off";
defparam \cpu|rf|qa[17]~160 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|rf|qa[17]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N36
cyclonev_lcell_comb \cpu|rf|qa[17]~161 (
// Equation(s):
// \cpu|rf|qa[17]~161_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[17]~160_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|qa[17]~158_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[17]~160_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[17]~157_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[17]~159_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[17]~160_combout  & ( (\cpu|rf|qa[17]~158_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[17]~160_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[17]~157_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[17]~159_combout )) ) ) )

	.dataa(!\cpu|rf|qa[17]~159_combout ),
	.datab(!\cpu|rf|qa[17]~158_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|qa[17]~157_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|qa[17]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~161 .extended_lut = "off";
defparam \cpu|rf|qa[17]~161 .lut_mask = 64'h05F5303005F53F3F;
defparam \cpu|rf|qa[17]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y30_N44
dffeas \cpu|rf|register[3][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N38
dffeas \cpu|rf|register[2][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N11
dffeas \cpu|rf|register[1][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N33
cyclonev_lcell_comb \cpu|rf|register[4][17]~feeder (
// Equation(s):
// \cpu|rf|register[4][17]~feeder_combout  = \cpu|link|y[17]~98_combout 

	.dataa(!\cpu|link|y[17]~98_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][17]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][17]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N34
dffeas \cpu|rf|register[4][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N44
dffeas \cpu|rf|register[7][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N32
dffeas \cpu|rf|register[6][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y23_N56
dffeas \cpu|rf|register[5][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N45
cyclonev_lcell_comb \cpu|rf|qa[17]~155 (
// Equation(s):
// \cpu|rf|qa[17]~155_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[5][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[7][17]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[5][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[6][17]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[5][17]~q  & ( (\cpu|rf|register[7][17]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[5][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[6][17]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][17]~q ),
	.datab(!\cpu|rf|register[7][17]~q ),
	.datac(!\cpu|rf|register[6][17]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~155 .extended_lut = "off";
defparam \cpu|rf|qa[17]~155 .lut_mask = 64'h550F0033550FFF33;
defparam \cpu|rf|qa[17]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N45
cyclonev_lcell_comb \cpu|rf|qa[17]~156 (
// Equation(s):
// \cpu|rf|qa[17]~156_combout  = ( \cpu|rf|register[1][17]~q  & ( \cpu|rf|qa[17]~155_combout  & ( (!\cpu|rf|qa[28]~5_combout ) # ((!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][17]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][17]~q ))) ) ) 
// ) # ( !\cpu|rf|register[1][17]~q  & ( \cpu|rf|qa[17]~155_combout  & ( (!\cpu|rf|qa[28]~5_combout  & (((!\cpu|rf|qa[28]~4_combout )))) # (\cpu|rf|qa[28]~5_combout  & ((!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][17]~q ))) # (\cpu|rf|qa[28]~4_combout 
//  & (\cpu|rf|register[3][17]~q )))) ) ) ) # ( \cpu|rf|register[1][17]~q  & ( !\cpu|rf|qa[17]~155_combout  & ( (!\cpu|rf|qa[28]~5_combout  & (((\cpu|rf|qa[28]~4_combout )))) # (\cpu|rf|qa[28]~5_combout  & ((!\cpu|rf|qa[28]~4_combout  & 
// ((\cpu|rf|register[2][17]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][17]~q )))) ) ) ) # ( !\cpu|rf|register[1][17]~q  & ( !\cpu|rf|qa[17]~155_combout  & ( (\cpu|rf|qa[28]~5_combout  & ((!\cpu|rf|qa[28]~4_combout  & 
// ((\cpu|rf|register[2][17]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][17]~q )))) ) ) )

	.dataa(!\cpu|rf|qa[28]~5_combout ),
	.datab(!\cpu|rf|register[3][17]~q ),
	.datac(!\cpu|rf|qa[28]~4_combout ),
	.datad(!\cpu|rf|register[2][17]~q ),
	.datae(!\cpu|rf|register[1][17]~q ),
	.dataf(!\cpu|rf|qa[17]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~156 .extended_lut = "off";
defparam \cpu|rf|qa[17]~156 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu|rf|qa[17]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N30
cyclonev_lcell_comb \cpu|rf|qa[17]~162 (
// Equation(s):
// \cpu|rf|qa[17]~162_combout  = ( \cpu|rf|qa[17]~156_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|qa[17]~154_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\cpu|rf|qa[17]~161_combout )))) ) ) # ( !\cpu|rf|qa[17]~156_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|qa[17]~154_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\cpu|rf|qa[17]~161_combout )))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|qa[17]~154_combout ),
	.datad(!\cpu|rf|qa[17]~161_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[17]~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~162 .extended_lut = "off";
defparam \cpu|rf|qa[17]~162 .lut_mask = 64'h025702578ADF8ADF;
defparam \cpu|rf|qa[17]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N21
cyclonev_lcell_comb \cpu|rf|qa[17]~337 (
// Equation(s):
// \cpu|rf|qa[17]~337_combout  = ( \cpu|rf|qa[17]~162_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[17]~153_combout ) ) ) # ( !\cpu|rf|qa[17]~162_combout  & ( (\cpu|rf|qa[28]~0_combout  & \cpu|rf|qa[17]~153_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(!\cpu|rf|qa[17]~153_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[17]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[17]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~337 .extended_lut = "off";
defparam \cpu|rf|qa[17]~337 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|rf|qa[17]~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N21
cyclonev_lcell_comb \cpu|rf|qb[17]~71 (
// Equation(s):
// \cpu|rf|qb[17]~71_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[27][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[23][17]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[31][17]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[27][17]~q  & ( (\cpu|rf|register[19][17]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[27][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[23][17]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[31][17]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[27][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|register[19][17]~q ) ) ) )

	.dataa(!\cpu|rf|register[31][17]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[19][17]~q ),
	.datad(!\cpu|rf|register[23][17]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[27][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~71 .extended_lut = "off";
defparam \cpu|rf|qb[17]~71 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|rf|qb[17]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N54
cyclonev_lcell_comb \cpu|rf|qb[17]~70 (
// Equation(s):
// \cpu|rf|qb[17]~70_combout  = ( \cpu|rf|register[22][17]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[30][17]~q ) ) ) ) # ( !\cpu|rf|register[22][17]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[30][17]~q ) ) ) ) # ( \cpu|rf|register[22][17]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][17]~q ))) ) ) ) # ( !\cpu|rf|register[22][17]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][17]~q ))) ) ) )

	.dataa(!\cpu|rf|register[18][17]~q ),
	.datab(!\cpu|rf|register[26][17]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[30][17]~q ),
	.datae(!\cpu|rf|register[22][17]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~70 .extended_lut = "off";
defparam \cpu|rf|qb[17]~70 .lut_mask = 64'h53535353000FF0FF;
defparam \cpu|rf|qb[17]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N21
cyclonev_lcell_comb \cpu|rf|qb[17]~69 (
// Equation(s):
// \cpu|rf|qb[17]~69_combout  = ( \cpu|rf|register[17][17]~q  & ( \cpu|rf|register[21][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][17]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][17]~q ))) ) ) ) # ( !\cpu|rf|register[17][17]~q  & ( \cpu|rf|register[21][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][17]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][17]~q )))) ) ) ) # ( \cpu|rf|register[17][17]~q  & ( !\cpu|rf|register[21][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][17]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][17]~q )))) ) ) ) # ( !\cpu|rf|register[17][17]~q  & ( !\cpu|rf|register[21][17]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][17]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][17]~q )))) ) ) )

	.dataa(!\cpu|rf|register[29][17]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[25][17]~q ),
	.datae(!\cpu|rf|register[17][17]~q ),
	.dataf(!\cpu|rf|register[21][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~69 .extended_lut = "off";
defparam \cpu|rf|qb[17]~69 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \cpu|rf|qb[17]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N21
cyclonev_lcell_comb \cpu|rf|qb[17]~68 (
// Equation(s):
// \cpu|rf|qb[17]~68_combout  = ( \cpu|rf|register[16][17]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][17]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][17]~q ))) ) ) ) # ( !\cpu|rf|register[16][17]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[20][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][17]~q ))) ) ) ) # ( \cpu|rf|register[16][17]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[24][17]~q ) ) ) ) # ( !\cpu|rf|register[16][17]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|register[24][17]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[20][17]~q ),
	.datac(!\cpu|rf|register[28][17]~q ),
	.datad(!\cpu|rf|register[24][17]~q ),
	.datae(!\cpu|rf|register[16][17]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~68 .extended_lut = "off";
defparam \cpu|rf|qb[17]~68 .lut_mask = 64'h0055AAFF27272727;
defparam \cpu|rf|qb[17]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N33
cyclonev_lcell_comb \cpu|rf|qb[17]~72 (
// Equation(s):
// \cpu|rf|qb[17]~72_combout  = ( \cpu|rf|qb[17]~68_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[17]~69_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[17]~71_combout )) ) ) ) # ( !\cpu|rf|qb[17]~68_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|qb[17]~69_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[17]~71_combout )) ) ) ) # ( \cpu|rf|qb[17]~68_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[17]~70_combout ) ) ) ) # ( !\cpu|rf|qb[17]~68_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|qb[17]~70_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|qb[17]~71_combout ),
	.datab(!\cpu|rf|qb[17]~70_combout ),
	.datac(!\cpu|rf|qb[17]~69_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\cpu|rf|qb[17]~68_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~72 .extended_lut = "off";
defparam \cpu|rf|qb[17]~72 .lut_mask = 64'h0033FF330F550F55;
defparam \cpu|rf|qb[17]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N57
cyclonev_lcell_comb \cpu|rf|qb[17]~65 (
// Equation(s):
// \cpu|rf|qb[17]~65_combout  = ( \cpu|rf|register[14][17]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[15][17]~q ) ) ) ) # ( !\cpu|rf|register[14][17]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\cpu|rf|register[15][17]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \cpu|rf|register[14][17]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[12][17]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[13][17]~q )) ) ) ) # ( !\cpu|rf|register[14][17]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[12][17]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[13][17]~q )) ) ) )

	.dataa(!\cpu|rf|register[13][17]~q ),
	.datab(!\cpu|rf|register[15][17]~q ),
	.datac(!\cpu|rf|register[12][17]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[14][17]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~65 .extended_lut = "off";
defparam \cpu|rf|qb[17]~65 .lut_mask = 64'h0F550F550033FF33;
defparam \cpu|rf|qb[17]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N33
cyclonev_lcell_comb \cpu|rf|qb[17]~66 (
// Equation(s):
// \cpu|rf|qb[17]~66_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[5][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[7][17]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[5][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[6][17]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[5][17]~q  & ( (\cpu|rf|register[7][17]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[5][17]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][17]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[6][17]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][17]~q ),
	.datab(!\cpu|rf|register[7][17]~q ),
	.datac(!\cpu|rf|register[6][17]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~66 .extended_lut = "off";
defparam \cpu|rf|qb[17]~66 .lut_mask = 64'h550F0033550FFF33;
defparam \cpu|rf|qb[17]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N39
cyclonev_lcell_comb \cpu|rf|qb[17]~67 (
// Equation(s):
// \cpu|rf|qb[17]~67_combout  = ( \cpu|rf|qb[17]~66_combout  & ( \cpu|rf|qb[0]~4_combout  & ( (!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[1][17]~q ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[3][17]~q )) ) ) ) # ( !\cpu|rf|qb[17]~66_combout  & ( 
// \cpu|rf|qb[0]~4_combout  & ( (!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[1][17]~q ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[3][17]~q )) ) ) ) # ( \cpu|rf|qb[17]~66_combout  & ( !\cpu|rf|qb[0]~4_combout  & ( (!\cpu|rf|qb[0]~5_combout ) # 
// (\cpu|rf|register[2][17]~q ) ) ) ) # ( !\cpu|rf|qb[17]~66_combout  & ( !\cpu|rf|qb[0]~4_combout  & ( (\cpu|rf|register[2][17]~q  & \cpu|rf|qb[0]~5_combout ) ) ) )

	.dataa(!\cpu|rf|register[2][17]~q ),
	.datab(!\cpu|rf|qb[0]~5_combout ),
	.datac(!\cpu|rf|register[3][17]~q ),
	.datad(!\cpu|rf|register[1][17]~q ),
	.datae(!\cpu|rf|qb[17]~66_combout ),
	.dataf(!\cpu|rf|qb[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~67 .extended_lut = "off";
defparam \cpu|rf|qb[17]~67 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \cpu|rf|qb[17]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N54
cyclonev_lcell_comb \cpu|rf|qb[17]~73 (
// Equation(s):
// \cpu|rf|qb[17]~73_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[17]~67_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[17]~65_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[17]~72_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[17]~67_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20]) # 
// (\cpu|rf|qb[17]~72_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|qb[17]~67_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[17]~65_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[17]~72_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|qb[17]~67_combout  & ( (\cpu|rf|qb[17]~72_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(!\cpu|rf|qb[17]~72_combout ),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\cpu|rf|qb[17]~65_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|qb[17]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~73 .extended_lut = "off";
defparam \cpu|rf|qb[17]~73 .lut_mask = 64'h050505F5F5F505F5;
defparam \cpu|rf|qb[17]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N42
cyclonev_lcell_comb \cpu|alu_b|y[17]~6 (
// Equation(s):
// \cpu|alu_b|y[17]~6_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( \cpu|rf|qb[17]~73_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( \cpu|rf|qb[17]~73_combout  & ( (!\cpu|rf|Equal1~0_combout  & (!\cpu|cu|aluimm~combout  & ((\cpu|rf|qb[17]~64_combout ) # 
// (\cpu|rf|qb[0]~0_combout )))) ) ) ) # ( \cpu|alu_b|y[31]~5_combout  & ( !\cpu|rf|qb[17]~73_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( !\cpu|rf|qb[17]~73_combout  & ( (!\cpu|rf|qb[0]~0_combout  & (!\cpu|rf|Equal1~0_combout  & 
// (\cpu|rf|qb[17]~64_combout  & !\cpu|cu|aluimm~combout ))) ) ) )

	.dataa(!\cpu|rf|qb[0]~0_combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\cpu|rf|qb[17]~64_combout ),
	.datad(!\cpu|cu|aluimm~combout ),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(!\cpu|rf|qb[17]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[17]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[17]~6 .extended_lut = "off";
defparam \cpu|alu_b|y[17]~6 .lut_mask = 64'h0800FFFF4C00FFFF;
defparam \cpu|alu_b|y[17]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N19
dffeas \cpu|rf|register[12][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N8
dffeas \cpu|rf|register[13][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N47
dffeas \cpu|rf|register[15][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N20
dffeas \cpu|rf|register[14][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N42
cyclonev_lcell_comb \cpu|rf|qa[16]~114 (
// Equation(s):
// \cpu|rf|qa[16]~114_combout  = ( \cpu|rf|register[15][16]~q  & ( \cpu|rf|register[14][16]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][16]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[13][16]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|register[15][16]~q  & ( \cpu|rf|register[14][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][16]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][16]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( \cpu|rf|register[15][16]~q  & ( !\cpu|rf|register[14][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][16]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][16]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) ) ) ) # 
// ( !\cpu|rf|register[15][16]~q  & ( !\cpu|rf|register[14][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][16]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][16]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[12][16]~q ),
	.datad(!\cpu|rf|register[13][16]~q ),
	.datae(!\cpu|rf|register[15][16]~q ),
	.dataf(!\cpu|rf|register[14][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~114 .extended_lut = "off";
defparam \cpu|rf|qa[16]~114 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu|rf|qa[16]~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N56
dffeas \cpu|rf|register[29][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N5
dffeas \cpu|rf|register[17][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N26
dffeas \cpu|rf|register[25][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N35
dffeas \cpu|rf|register[21][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N42
cyclonev_lcell_comb \cpu|rf|qa[16]~118 (
// Equation(s):
// \cpu|rf|qa[16]~118_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][16]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][16]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][16]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][16]~q  ) ) )

	.dataa(!\cpu|rf|register[29][16]~q ),
	.datab(!\cpu|rf|register[17][16]~q ),
	.datac(!\cpu|rf|register[25][16]~q ),
	.datad(!\cpu|rf|register[21][16]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~118 .extended_lut = "off";
defparam \cpu|rf|qa[16]~118 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|rf|qa[16]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N12
cyclonev_lcell_comb \cpu|rf|register[31][16]~feeder (
// Equation(s):
// \cpu|rf|register[31][16]~feeder_combout  = \cpu|link|y[16]~94_combout 

	.dataa(!\cpu|link|y[16]~94_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][16]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[31][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N14
dffeas \cpu|rf|register[31][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N8
dffeas \cpu|rf|register[27][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N44
dffeas \cpu|rf|register[23][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N0
cyclonev_lcell_comb \cpu|rf|register[19][16]~feeder (
// Equation(s):
// \cpu|rf|register[19][16]~feeder_combout  = ( \cpu|link|y[16]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[16]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N1
dffeas \cpu|rf|register[19][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N9
cyclonev_lcell_comb \cpu|rf|qa[16]~120 (
// Equation(s):
// \cpu|rf|qa[16]~120_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[31][16]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[23][16]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[27][16]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[19][16]~q  ) ) )

	.dataa(!\cpu|rf|register[31][16]~q ),
	.datab(!\cpu|rf|register[27][16]~q ),
	.datac(!\cpu|rf|register[23][16]~q ),
	.datad(!\cpu|rf|register[19][16]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~120 .extended_lut = "off";
defparam \cpu|rf|qa[16]~120 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|rf|qa[16]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N29
dffeas \cpu|rf|register[20][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N48
cyclonev_lcell_comb \cpu|rf|register[24][16]~feeder (
// Equation(s):
// \cpu|rf|register[24][16]~feeder_combout  = ( \cpu|link|y[16]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[16]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[24][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[24][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[24][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[24][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y31_N50
dffeas \cpu|rf|register[24][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[24][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N0
cyclonev_lcell_comb \cpu|rf|register[16][16]~feeder (
// Equation(s):
// \cpu|rf|register[16][16]~feeder_combout  = \cpu|link|y[16]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[16]~94_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[16][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N2
dffeas \cpu|rf|register[16][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N20
dffeas \cpu|rf|register[28][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N15
cyclonev_lcell_comb \cpu|rf|qa[16]~117 (
// Equation(s):
// \cpu|rf|qa[16]~117_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][16]~q  & ( (\cpu|rf|register[24][16]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][16]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[20][16]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[28][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[24][16]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[28][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][16]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[20][16]~q )) ) ) )

	.dataa(!\cpu|rf|register[20][16]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[24][16]~q ),
	.datad(!\cpu|rf|register[16][16]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[28][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~117 .extended_lut = "off";
defparam \cpu|rf|qa[16]~117 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \cpu|rf|qa[16]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y30_N56
dffeas \cpu|rf|register[30][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N21
cyclonev_lcell_comb \cpu|rf|register[22][16]~feeder (
// Equation(s):
// \cpu|rf|register[22][16]~feeder_combout  = ( \cpu|link|y[16]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[16]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N22
dffeas \cpu|rf|register[22][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N0
cyclonev_lcell_comb \cpu|rf|register[26][16]~feeder (
// Equation(s):
// \cpu|rf|register[26][16]~feeder_combout  = ( \cpu|link|y[16]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[16]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[26][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[26][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[26][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[26][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y31_N2
dffeas \cpu|rf|register[26][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[26][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N23
dffeas \cpu|rf|register[18][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y30_N18
cyclonev_lcell_comb \cpu|rf|qa[16]~119 (
// Equation(s):
// \cpu|rf|qa[16]~119_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[30][16]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[26][16]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][16]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[18][16]~q  ) ) )

	.dataa(!\cpu|rf|register[30][16]~q ),
	.datab(!\cpu|rf|register[22][16]~q ),
	.datac(!\cpu|rf|register[26][16]~q ),
	.datad(!\cpu|rf|register[18][16]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~119 .extended_lut = "off";
defparam \cpu|rf|qa[16]~119 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|rf|qa[16]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N30
cyclonev_lcell_comb \cpu|rf|qa[16]~121 (
// Equation(s):
// \cpu|rf|qa[16]~121_combout  = ( \cpu|rf|qa[16]~117_combout  & ( \cpu|rf|qa[16]~119_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[16]~118_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[16]~120_combout )))) ) ) ) # ( !\cpu|rf|qa[16]~117_combout  & ( \cpu|rf|qa[16]~119_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[16]~118_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[16]~120_combout )))) ) ) ) # 
// ( \cpu|rf|qa[16]~117_combout  & ( !\cpu|rf|qa[16]~119_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[16]~118_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[16]~120_combout )))) ) ) ) # ( !\cpu|rf|qa[16]~117_combout  & ( !\cpu|rf|qa[16]~119_combout  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[16]~118_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[16]~120_combout ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|qa[16]~118_combout ),
	.datad(!\cpu|rf|qa[16]~120_combout ),
	.datae(!\cpu|rf|qa[16]~117_combout ),
	.dataf(!\cpu|rf|qa[16]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~121 .extended_lut = "off";
defparam \cpu|rf|qa[16]~121 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|rf|qa[16]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y30_N26
dffeas \cpu|rf|register[3][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \cpu|rf|register[1][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N57
cyclonev_lcell_comb \cpu|rf|register[4][16]~feeder (
// Equation(s):
// \cpu|rf|register[4][16]~feeder_combout  = ( \cpu|link|y[16]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[16]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y30_N59
dffeas \cpu|rf|register[4][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N24
cyclonev_lcell_comb \cpu|rf|register[5][16]~feeder (
// Equation(s):
// \cpu|rf|register[5][16]~feeder_combout  = ( \cpu|link|y[16]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[16]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y30_N26
dffeas \cpu|rf|register[5][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N42
cyclonev_lcell_comb \cpu|rf|register[7][16]~feeder (
// Equation(s):
// \cpu|rf|register[7][16]~feeder_combout  = ( \cpu|link|y[16]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[16]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][16]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[7][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y30_N44
dffeas \cpu|rf|register[7][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N56
dffeas \cpu|rf|register[6][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N33
cyclonev_lcell_comb \cpu|rf|qa[16]~115 (
// Equation(s):
// \cpu|rf|qa[16]~115_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[7][16]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][16]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][16]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[6][16]~q  & ( (\cpu|rf|register[7][16]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[6][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][16]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][16]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][16]~q ),
	.datab(!\cpu|rf|register[5][16]~q ),
	.datac(!\cpu|rf|register[7][16]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~115 .extended_lut = "off";
defparam \cpu|rf|qa[16]~115 .lut_mask = 64'h5533000F5533FF0F;
defparam \cpu|rf|qa[16]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y30_N20
dffeas \cpu|rf|register[2][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N27
cyclonev_lcell_comb \cpu|rf|qa[16]~116 (
// Equation(s):
// \cpu|rf|qa[16]~116_combout  = ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][16]~q  ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[2][16]~q  ) ) ) # ( \cpu|rf|qa[28]~4_combout  & 
// ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[1][16]~q  ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|qa[16]~115_combout  ) ) )

	.dataa(!\cpu|rf|register[3][16]~q ),
	.datab(!\cpu|rf|register[1][16]~q ),
	.datac(!\cpu|rf|qa[16]~115_combout ),
	.datad(!\cpu|rf|register[2][16]~q ),
	.datae(!\cpu|rf|qa[28]~4_combout ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~116 .extended_lut = "off";
defparam \cpu|rf|qa[16]~116 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|rf|qa[16]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N3
cyclonev_lcell_comb \cpu|rf|qa[16]~122 (
// Equation(s):
// \cpu|rf|qa[16]~122_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[16]~116_combout  & ( \cpu|rf|qa[16]~121_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[16]~116_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[16]~114_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\cpu|rf|qa[16]~116_combout  & ( \cpu|rf|qa[16]~121_combout  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\cpu|rf|qa[16]~116_combout  & ( (\cpu|rf|qa[16]~114_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[16]~114_combout ),
	.datac(!\cpu|rf|qa[16]~121_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\cpu|rf|qa[16]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~122 .extended_lut = "off";
defparam \cpu|rf|qa[16]~122 .lut_mask = 64'h00330F0FFF330F0F;
defparam \cpu|rf|qa[16]~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N32
dffeas \cpu|rf|register[8][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N29
dffeas \cpu|rf|register[9][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N17
dffeas \cpu|rf|register[10][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N12
cyclonev_lcell_comb \cpu|rf|qa[16]~113 (
// Equation(s):
// \cpu|rf|qa[16]~113_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][16]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][16]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][16]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][16]~q  ) ) )

	.dataa(!\cpu|rf|register[8][16]~q ),
	.datab(!\cpu|rf|register[9][16]~q ),
	.datac(!\cpu|rf|register[10][16]~q ),
	.datad(!\cpu|rf|register[11][16]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~113 .extended_lut = "off";
defparam \cpu|rf|qa[16]~113 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|rf|qa[16]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N48
cyclonev_lcell_comb \cpu|rf|qa[16]~325 (
// Equation(s):
// \cpu|rf|qa[16]~325_combout  = ( \cpu|rf|qa[16]~122_combout  & ( \cpu|rf|qa[16]~113_combout  ) ) # ( !\cpu|rf|qa[16]~122_combout  & ( \cpu|rf|qa[16]~113_combout  & ( \cpu|rf|qa[28]~0_combout  ) ) ) # ( \cpu|rf|qa[16]~122_combout  & ( 
// !\cpu|rf|qa[16]~113_combout  & ( !\cpu|rf|qa[28]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|rf|qa[16]~122_combout ),
	.dataf(!\cpu|rf|qa[16]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[16]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~325 .extended_lut = "off";
defparam \cpu|rf|qa[16]~325 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \cpu|rf|qa[16]~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N3
cyclonev_lcell_comb \cpu|al_unit|Add0~44 (
// Equation(s):
// \cpu|al_unit|Add0~44_combout  = ( \cpu|rf|qa[16]~325_combout  & ( (!\cpu|alu_a|y[1]~3_combout  & (\cpu|cu|aluc[2]~3_combout  & \cpu|alu_b|y[16]~19_combout )) # (\cpu|alu_a|y[1]~3_combout  & ((\cpu|alu_b|y[16]~19_combout ) # (\cpu|cu|aluc[2]~3_combout ))) 
// ) ) # ( !\cpu|rf|qa[16]~325_combout  & ( (\cpu|cu|aluc[2]~3_combout  & \cpu|alu_b|y[16]~19_combout ) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(!\cpu|alu_b|y[16]~19_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[16]~325_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~44 .extended_lut = "off";
defparam \cpu|al_unit|Add0~44 .lut_mask = 64'h0033003311771177;
defparam \cpu|al_unit|Add0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \cpu|al_unit|Add0~45 (
// Equation(s):
// \cpu|al_unit|Add0~45_combout  = ( \cpu|rf|qa[16]~325_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & (!\cpu|alu_a|y[1]~3_combout  $ (((!\cpu|alu_b|y[16]~19_combout ))))) # (\cpu|cu|aluc[2]~3_combout  & (((\cpu|alu_b|y[0]~15_combout )))) ) ) # ( 
// !\cpu|rf|qa[16]~325_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & ((\cpu|alu_b|y[16]~19_combout ))) # (\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_b|y[0]~15_combout )) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|alu_b|y[0]~15_combout ),
	.datad(!\cpu|alu_b|y[16]~19_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[16]~325_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~45 .extended_lut = "off";
defparam \cpu|al_unit|Add0~45 .lut_mask = 64'h03CF03CF478B478B;
defparam \cpu|al_unit|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y29_N2
dffeas \cpu|rf|register[16][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N14
dffeas \cpu|rf|register[28][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N47
dffeas \cpu|rf|register[20][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N38
dffeas \cpu|rf|register[24][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N39
cyclonev_lcell_comb \cpu|rf|qb[15]~58 (
// Equation(s):
// \cpu|rf|qb[15]~58_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[28][15]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[20][15]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[24][15]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[16][15]~q  ) ) )

	.dataa(!\cpu|rf|register[16][15]~q ),
	.datab(!\cpu|rf|register[28][15]~q ),
	.datac(!\cpu|rf|register[20][15]~q ),
	.datad(!\cpu|rf|register[24][15]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~58 .extended_lut = "off";
defparam \cpu|rf|qb[15]~58 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|rf|qb[15]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N17
dffeas \cpu|rf|register[25][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N59
dffeas \cpu|rf|register[17][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N20
dffeas \cpu|rf|register[21][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N56
dffeas \cpu|rf|register[29][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N9
cyclonev_lcell_comb \cpu|rf|qb[15]~59 (
// Equation(s):
// \cpu|rf|qb[15]~59_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[29][15]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[25][15]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[21][15]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[17][15]~q  ) ) )

	.dataa(!\cpu|rf|register[25][15]~q ),
	.datab(!\cpu|rf|register[17][15]~q ),
	.datac(!\cpu|rf|register[21][15]~q ),
	.datad(!\cpu|rf|register[29][15]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~59 .extended_lut = "off";
defparam \cpu|rf|qb[15]~59 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|rf|qb[15]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N8
dffeas \cpu|rf|register[23][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N2
dffeas \cpu|rf|register[27][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N14
dffeas \cpu|rf|register[31][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N15
cyclonev_lcell_comb \cpu|rf|register[19][15]~feeder (
// Equation(s):
// \cpu|rf|register[19][15]~feeder_combout  = ( \cpu|link|y[15]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[15]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][15]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N16
dffeas \cpu|rf|register[19][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N33
cyclonev_lcell_comb \cpu|rf|qb[15]~61 (
// Equation(s):
// \cpu|rf|qb[15]~61_combout  = ( \cpu|rf|register[31][15]~q  & ( \cpu|rf|register[19][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[23][15]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[27][15]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\cpu|rf|register[31][15]~q  & ( \cpu|rf|register[19][15]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[23][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[27][15]~q )))) ) ) ) # ( \cpu|rf|register[31][15]~q  & ( !\cpu|rf|register[19][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[23][15]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [18]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[27][15]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # 
// ( !\cpu|rf|register[31][15]~q  & ( !\cpu|rf|register[19][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[23][15]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [18]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[27][15]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[23][15]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[27][15]~q ),
	.datae(!\cpu|rf|register[31][15]~q ),
	.dataf(!\cpu|rf|register[19][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~61 .extended_lut = "off";
defparam \cpu|rf|qb[15]~61 .lut_mask = 64'h02520757A2F2A7F7;
defparam \cpu|rf|qb[15]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N44
dffeas \cpu|rf|register[26][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N35
dffeas \cpu|rf|register[18][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N19
dffeas \cpu|rf|register[22][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N50
dffeas \cpu|rf|register[30][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N21
cyclonev_lcell_comb \cpu|rf|qb[15]~60 (
// Equation(s):
// \cpu|rf|qb[15]~60_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[30][15]~q  & ( (\cpu|rf|register[22][15]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[30][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[26][15]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[30][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[22][15]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[30][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[26][15]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[26][15]~q ),
	.datac(!\cpu|rf|register[18][15]~q ),
	.datad(!\cpu|rf|register[22][15]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[30][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~60 .extended_lut = "off";
defparam \cpu|rf|qb[15]~60 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \cpu|rf|qb[15]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N54
cyclonev_lcell_comb \cpu|rf|qb[15]~62 (
// Equation(s):
// \cpu|rf|qb[15]~62_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[15]~61_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[15]~59_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[15]~60_combout  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[15]~58_combout  ) ) )

	.dataa(!\cpu|rf|qb[15]~58_combout ),
	.datab(!\cpu|rf|qb[15]~59_combout ),
	.datac(!\cpu|rf|qb[15]~61_combout ),
	.datad(!\cpu|rf|qb[15]~60_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~62 .extended_lut = "off";
defparam \cpu|rf|qb[15]~62 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|rf|qb[15]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y30_N50
dffeas \cpu|rf|register[2][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y30_N38
dffeas \cpu|rf|register[7][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N8
dffeas \cpu|rf|register[6][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N2
dffeas \cpu|rf|register[5][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N40
dffeas \cpu|rf|register[4][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N9
cyclonev_lcell_comb \cpu|rf|qb[15]~56 (
// Equation(s):
// \cpu|rf|qb[15]~56_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[7][15]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[6][15]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[5][15]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[4][15]~q  ) ) )

	.dataa(!\cpu|rf|register[7][15]~q ),
	.datab(!\cpu|rf|register[6][15]~q ),
	.datac(!\cpu|rf|register[5][15]~q ),
	.datad(!\cpu|rf|register[4][15]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~56 .extended_lut = "off";
defparam \cpu|rf|qb[15]~56 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qb[15]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y30_N32
dffeas \cpu|rf|register[3][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N41
dffeas \cpu|rf|register[1][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N51
cyclonev_lcell_comb \cpu|rf|qb[15]~57 (
// Equation(s):
// \cpu|rf|qb[15]~57_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[3][15]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[2][15]~q  ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( 
// !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[1][15]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|qb[15]~56_combout  ) ) )

	.dataa(!\cpu|rf|register[2][15]~q ),
	.datab(!\cpu|rf|qb[15]~56_combout ),
	.datac(!\cpu|rf|register[3][15]~q ),
	.datad(!\cpu|rf|register[1][15]~q ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~57 .extended_lut = "off";
defparam \cpu|rf|qb[15]~57 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|rf|qb[15]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N26
dffeas \cpu|rf|register[14][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N32
dffeas \cpu|rf|register[15][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N8
dffeas \cpu|rf|register[12][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N21
cyclonev_lcell_comb \cpu|rf|register[13][15]~feeder (
// Equation(s):
// \cpu|rf|register[13][15]~feeder_combout  = \cpu|link|y[15]~102_combout 

	.dataa(!\cpu|link|y[15]~102_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][15]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][15]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[13][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N23
dffeas \cpu|rf|register[13][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N27
cyclonev_lcell_comb \cpu|rf|qb[15]~55 (
// Equation(s):
// \cpu|rf|qb[15]~55_combout  = ( \cpu|rf|register[13][15]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[14][15]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][15]~q ))) ) ) ) # ( !\cpu|rf|register[13][15]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[14][15]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][15]~q ))) ) ) ) # ( \cpu|rf|register[13][15]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[12][15]~q ) ) ) ) # ( !\cpu|rf|register[13][15]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\cpu|rf|register[12][15]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[14][15]~q ),
	.datab(!\cpu|rf|register[15][15]~q ),
	.datac(!\cpu|rf|register[12][15]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[13][15]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~55 .extended_lut = "off";
defparam \cpu|rf|qb[15]~55 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu|rf|qb[15]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N48
cyclonev_lcell_comb \cpu|rf|qb[15]~63 (
// Equation(s):
// \cpu|rf|qb[15]~63_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[15]~55_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|rf|qb[15]~62_combout )) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[15]~57_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|rf|qb[15]~62_combout )) ) )

	.dataa(!\cpu|rf|qb[15]~62_combout ),
	.datab(!\cpu|rf|qb[15]~57_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\cpu|rf|qb[15]~55_combout ),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~63 .extended_lut = "off";
defparam \cpu|rf|qb[15]~63 .lut_mask = 64'h3535353505F505F5;
defparam \cpu|rf|qb[15]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N20
dffeas \cpu|rf|register[10][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N44
dffeas \cpu|rf|register[9][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N38
dffeas \cpu|rf|register[8][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N21
cyclonev_lcell_comb \cpu|rf|qb[15]~54 (
// Equation(s):
// \cpu|rf|qb[15]~54_combout  = ( \cpu|rf|register[11][15]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[10][15]~q ) ) ) ) # ( !\cpu|rf|register[11][15]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\cpu|rf|register[10][15]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \cpu|rf|register[11][15]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][15]~q )) ) ) ) # ( !\cpu|rf|register[11][15]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][15]~q )) ) ) )

	.dataa(!\cpu|rf|register[10][15]~q ),
	.datab(!\cpu|rf|register[9][15]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|register[8][15]~q ),
	.datae(!\cpu|rf|register[11][15]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~54 .extended_lut = "off";
defparam \cpu|rf|qb[15]~54 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|rf|qb[15]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N12
cyclonev_lcell_comb \cpu|alu_b|y[15]~4 (
// Equation(s):
// \cpu|alu_b|y[15]~4_combout  = ( \cpu|rf|qb[15]~54_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [15] & ( ((!\cpu|rf|Equal1~0_combout  & ((!\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[15]~63_combout )))) # (\cpu|cu|aluimm~combout ) ) ) ) # ( 
// !\cpu|rf|qb[15]~54_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [15] & ( ((\cpu|rf|qb[0]~0_combout  & (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[15]~63_combout ))) # (\cpu|cu|aluimm~combout ) ) ) ) # ( \cpu|rf|qb[15]~54_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [15] & ( (!\cpu|rf|Equal1~0_combout  & (!\cpu|cu|aluimm~combout  & ((!\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[15]~63_combout )))) ) ) ) # ( !\cpu|rf|qb[15]~54_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [15] & ( (\cpu|rf|qb[0]~0_combout  & (!\cpu|rf|Equal1~0_combout  & (\cpu|rf|qb[15]~63_combout  & !\cpu|cu|aluimm~combout ))) ) ) )

	.dataa(!\cpu|rf|qb[0]~0_combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\cpu|rf|qb[15]~63_combout ),
	.datad(!\cpu|cu|aluimm~combout ),
	.datae(!\cpu|rf|qb[15]~54_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[15]~4 .extended_lut = "off";
defparam \cpu|alu_b|y[15]~4 .lut_mask = 64'h04008C0004FF8CFF;
defparam \cpu|alu_b|y[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y28_N26
dffeas \cpu|rf|register[3][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N53
dffeas \cpu|rf|register[2][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N16
dffeas \cpu|rf|register[1][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N51
cyclonev_lcell_comb \cpu|rf|register[4][14]~feeder (
// Equation(s):
// \cpu|rf|register[4][14]~feeder_combout  = \cpu|link|y[14]~82_combout 

	.dataa(!\cpu|link|y[14]~82_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N53
dffeas \cpu|rf|register[4][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N44
dffeas \cpu|rf|register[7][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N33
cyclonev_lcell_comb \cpu|rf|register[5][14]~feeder (
// Equation(s):
// \cpu|rf|register[5][14]~feeder_combout  = \cpu|link|y[14]~82_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[14]~82_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[5][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N35
dffeas \cpu|rf|register[5][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N32
dffeas \cpu|rf|register[6][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N45
cyclonev_lcell_comb \cpu|rf|qa[14]~295 (
// Equation(s):
// \cpu|rf|qa[14]~295_combout  = ( \cpu|rf|register[6][14]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[7][14]~q ) ) ) ) # ( !\cpu|rf|register[6][14]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[7][14]~q ) ) ) ) # ( \cpu|rf|register[6][14]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][14]~q ))) ) ) ) # ( !\cpu|rf|register[6][14]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][14]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[4][14]~q ),
	.datac(!\cpu|rf|register[7][14]~q ),
	.datad(!\cpu|rf|register[5][14]~q ),
	.datae(!\cpu|rf|register[6][14]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~295 .extended_lut = "off";
defparam \cpu|rf|qa[14]~295 .lut_mask = 64'h227722770505AFAF;
defparam \cpu|rf|qa[14]~295 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N27
cyclonev_lcell_comb \cpu|rf|qa[14]~296 (
// Equation(s):
// \cpu|rf|qa[14]~296_combout  = ( \cpu|rf|qa[14]~295_combout  & ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][14]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][14]~q )) ) ) ) # ( !\cpu|rf|qa[14]~295_combout  
// & ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][14]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][14]~q )) ) ) ) # ( \cpu|rf|qa[14]~295_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( 
// (!\cpu|rf|qa[28]~4_combout ) # (\cpu|rf|register[1][14]~q ) ) ) ) # ( !\cpu|rf|qa[14]~295_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|register[1][14]~q  & \cpu|rf|qa[28]~4_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][14]~q ),
	.datab(!\cpu|rf|register[2][14]~q ),
	.datac(!\cpu|rf|register[1][14]~q ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|qa[14]~295_combout ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~296 .extended_lut = "off";
defparam \cpu|rf|qa[14]~296 .lut_mask = 64'h000FFF0F33553355;
defparam \cpu|rf|qa[14]~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N20
dffeas \cpu|rf|register[14][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N32
dffeas \cpu|rf|register[15][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N48
cyclonev_lcell_comb \cpu|rf|register[13][14]~feeder (
// Equation(s):
// \cpu|rf|register[13][14]~feeder_combout  = \cpu|link|y[14]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[14]~82_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N50
dffeas \cpu|rf|register[13][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N3
cyclonev_lcell_comb \cpu|rf|register[12][14]~feeder (
// Equation(s):
// \cpu|rf|register[12][14]~feeder_combout  = \cpu|link|y[14]~82_combout 

	.dataa(!\cpu|link|y[14]~82_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[12][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[12][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N5
dffeas \cpu|rf|register[12][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N33
cyclonev_lcell_comb \cpu|rf|qa[14]~294 (
// Equation(s):
// \cpu|rf|qa[14]~294_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][14]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[14][14]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][14]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][14]~q  ) ) )

	.dataa(!\cpu|rf|register[14][14]~q ),
	.datab(!\cpu|rf|register[15][14]~q ),
	.datac(!\cpu|rf|register[13][14]~q ),
	.datad(!\cpu|rf|register[12][14]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~294 .extended_lut = "off";
defparam \cpu|rf|qa[14]~294 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|rf|qa[14]~294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y31_N20
dffeas \cpu|rf|register[25][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N14
dffeas \cpu|rf|register[29][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N1
dffeas \cpu|rf|register[21][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N21
cyclonev_lcell_comb \cpu|rf|register[17][14]~feeder (
// Equation(s):
// \cpu|rf|register[17][14]~feeder_combout  = \cpu|link|y[14]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[14]~82_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[17][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[17][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[17][14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[17][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N22
dffeas \cpu|rf|register[17][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[17][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y31_N15
cyclonev_lcell_comb \cpu|rf|qa[14]~298 (
// Equation(s):
// \cpu|rf|qa[14]~298_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][14]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][14]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][14]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][14]~q  ) ) )

	.dataa(!\cpu|rf|register[25][14]~q ),
	.datab(!\cpu|rf|register[29][14]~q ),
	.datac(!\cpu|rf|register[21][14]~q ),
	.datad(!\cpu|rf|register[17][14]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~298 .extended_lut = "off";
defparam \cpu|rf|qa[14]~298 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|rf|qa[14]~298 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N3
cyclonev_lcell_comb \cpu|rf|register[19][14]~feeder (
// Equation(s):
// \cpu|rf|register[19][14]~feeder_combout  = ( \cpu|link|y[14]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[14]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N5
dffeas \cpu|rf|register[19][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N32
dffeas \cpu|rf|register[27][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N29
dffeas \cpu|rf|register[31][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N48
cyclonev_lcell_comb \cpu|rf|register[23][14]~feeder (
// Equation(s):
// \cpu|rf|register[23][14]~feeder_combout  = ( \cpu|link|y[14]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[14]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[23][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[23][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[23][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[23][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N50
dffeas \cpu|rf|register[23][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N51
cyclonev_lcell_comb \cpu|rf|qa[14]~300 (
// Equation(s):
// \cpu|rf|qa[14]~300_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[23][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[31][14]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[23][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][14]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[23][14]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[31][14]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[23][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][14]~q ))) ) ) )

	.dataa(!\cpu|rf|register[19][14]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[27][14]~q ),
	.datad(!\cpu|rf|register[31][14]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[23][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~300 .extended_lut = "off";
defparam \cpu|rf|qa[14]~300 .lut_mask = 64'h474700334747CCFF;
defparam \cpu|rf|qa[14]~300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N56
dffeas \cpu|rf|register[28][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N12
cyclonev_lcell_comb \cpu|rf|register[16][14]~feeder (
// Equation(s):
// \cpu|rf|register[16][14]~feeder_combout  = \cpu|link|y[14]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[14]~82_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[16][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N14
dffeas \cpu|rf|register[16][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N26
dffeas \cpu|rf|register[24][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N43
dffeas \cpu|rf|register[20][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N57
cyclonev_lcell_comb \cpu|rf|qa[14]~297 (
// Equation(s):
// \cpu|rf|qa[14]~297_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[20][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[24][14]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][14]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[20][14]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # 
// (\cpu|rf|register[16][14]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[20][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[24][14]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][14]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[20][14]~q  & ( (\cpu|rf|register[16][14]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\cpu|rf|register[28][14]~q ),
	.datab(!\cpu|rf|register[16][14]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[24][14]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[20][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~297 .extended_lut = "off";
defparam \cpu|rf|qa[14]~297 .lut_mask = 64'h303005F53F3F05F5;
defparam \cpu|rf|qa[14]~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N38
dffeas \cpu|rf|register[30][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N59
dffeas \cpu|rf|register[26][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N32
dffeas \cpu|rf|register[18][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N15
cyclonev_lcell_comb \cpu|rf|register[22][14]~feeder (
// Equation(s):
// \cpu|rf|register[22][14]~feeder_combout  = \cpu|link|y[14]~82_combout 

	.dataa(!\cpu|link|y[14]~82_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[22][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N16
dffeas \cpu|rf|register[22][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N39
cyclonev_lcell_comb \cpu|rf|qa[14]~299 (
// Equation(s):
// \cpu|rf|qa[14]~299_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[22][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[30][14]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[22][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][14]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[26][14]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[22][14]~q  & ( (\cpu|rf|register[30][14]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[22][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][14]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[26][14]~q )) ) ) )

	.dataa(!\cpu|rf|register[30][14]~q ),
	.datab(!\cpu|rf|register[26][14]~q ),
	.datac(!\cpu|rf|register[18][14]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~299 .extended_lut = "off";
defparam \cpu|rf|qa[14]~299 .lut_mask = 64'h0F3300550F33FF55;
defparam \cpu|rf|qa[14]~299 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N33
cyclonev_lcell_comb \cpu|rf|qa[14]~301 (
// Equation(s):
// \cpu|rf|qa[14]~301_combout  = ( \cpu|rf|qa[14]~297_combout  & ( \cpu|rf|qa[14]~299_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[14]~298_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[14]~300_combout )))) ) ) ) # ( !\cpu|rf|qa[14]~297_combout  & ( \cpu|rf|qa[14]~299_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[14]~298_combout 
//  & (\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[14]~300_combout )))) ) ) ) # ( 
// \cpu|rf|qa[14]~297_combout  & ( !\cpu|rf|qa[14]~299_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (\cpu|rf|qa[14]~298_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[14]~300_combout )))) ) ) ) # ( !\cpu|rf|qa[14]~297_combout  & ( !\cpu|rf|qa[14]~299_combout  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[14]~298_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[14]~300_combout ))))) ) ) )

	.dataa(!\cpu|rf|qa[14]~298_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|qa[14]~300_combout ),
	.datae(!\cpu|rf|qa[14]~297_combout ),
	.dataf(!\cpu|rf|qa[14]~299_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~301 .extended_lut = "off";
defparam \cpu|rf|qa[14]~301 .lut_mask = 64'h0407C4C73437F4F7;
defparam \cpu|rf|qa[14]~301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N15
cyclonev_lcell_comb \cpu|rf|qa[14]~302 (
// Equation(s):
// \cpu|rf|qa[14]~302_combout  = ( \cpu|rf|qa[14]~301_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[14]~296_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[14]~294_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\cpu|rf|qa[14]~301_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[14]~296_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[14]~294_combout ))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\cpu|rf|qa[14]~296_combout ),
	.datad(!\cpu|rf|qa[14]~294_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[14]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~302 .extended_lut = "off";
defparam \cpu|rf|qa[14]~302 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \cpu|rf|qa[14]~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N18
cyclonev_lcell_comb \cpu|alu_a|y[14]~9 (
// Equation(s):
// \cpu|alu_a|y[14]~9_combout  = ( \cpu|rf|qa[14]~302_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[14]~293_combout ))) ) ) # ( !\cpu|rf|qa[14]~302_combout  & ( (\cpu|alu_a|y[1]~3_combout  & (\cpu|rf|qa[28]~0_combout  
// & \cpu|rf|qa[14]~293_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(!\cpu|rf|qa[14]~293_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[14]~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[14]~9 .extended_lut = "off";
defparam \cpu|alu_a|y[14]~9 .lut_mask = 64'h0003000330333033;
defparam \cpu|alu_a|y[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~20 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~20_combout  = ( \cpu|alu_b|y[2]~17_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[0]~15_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[1]~16_combout  & 
// (!\cpu|alu_a|y[1]~2_combout ))) ) ) # ( !\cpu|alu_b|y[2]~17_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout  & \cpu|alu_b|y[0]~15_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[1]~16_combout  & 
// (!\cpu|alu_a|y[1]~2_combout ))) ) )

	.dataa(!\cpu|alu_b|y[1]~16_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|alu_b|y[0]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[2]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~20 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~20 .lut_mask = 64'h101C101CD0DCD0DC;
defparam \cpu|al_unit|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \dmem|write_datamem_enable~1 (
// Equation(s):
// \dmem|write_datamem_enable~1_combout  = ( !\hf|clock~q  & ( (!\cpu|al_unit|Mux24~9_combout  & \cpu|cu|wmem~0_combout ) ) )

	.dataa(!\cpu|al_unit|Mux24~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cu|wmem~0_combout ),
	.datae(!\hf|clock~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|write_datamem_enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|write_datamem_enable~1 .extended_lut = "off";
defparam \dmem|write_datamem_enable~1 .lut_mask = 64'h00AA000000AA0000;
defparam \dmem|write_datamem_enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N51
cyclonev_lcell_comb \cpu|rf|qb[7]~337 (
// Equation(s):
// \cpu|rf|qb[7]~337_combout  = ( \cpu|rf|qb[7]~175_combout  & ( \cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( \cpu|rf|qb[7]~175_combout  & ( !\cpu|rf|qb[0]~0_combout  & ( (\cpu|rf|qb[7]~166_combout  & !\cpu|rf|Equal1~0_combout ) ) ) ) # 
// ( !\cpu|rf|qb[7]~175_combout  & ( !\cpu|rf|qb[0]~0_combout  & ( (\cpu|rf|qb[7]~166_combout  & !\cpu|rf|Equal1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[7]~166_combout ),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qb[7]~175_combout ),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[7]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~337 .extended_lut = "off";
defparam \cpu|rf|qb[7]~337 .lut_mask = 64'h303030300000F0F0;
defparam \cpu|rf|qb[7]~337 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~28 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~28_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|alu_b|y[4]~3_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[3]~0_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[1]~16_combout )) ) ) ) # ( 
// !\cpu|alu_a|y[0]~5_combout  & ( \cpu|alu_b|y[4]~3_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[2]~17_combout ) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|alu_b|y[4]~3_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|alu_b|y[3]~0_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[1]~16_combout )) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|alu_b|y[4]~3_combout  & ( (\cpu|alu_a|y[1]~2_combout  & \cpu|alu_b|y[2]~17_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|alu_b|y[2]~17_combout ),
	.datac(!\cpu|alu_b|y[1]~16_combout ),
	.datad(!\cpu|alu_b|y[3]~0_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|alu_b|y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~28 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~28 .lut_mask = 64'h111105AFBBBB05AF;
defparam \cpu|al_unit|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N2
dffeas \cpu|rf|register[10][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N14
dffeas \cpu|rf|register[11][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N35
dffeas \cpu|rf|register[9][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N5
dffeas \cpu|rf|register[8][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \cpu|rf|qb[8]~156 (
// Equation(s):
// \cpu|rf|qb[8]~156_combout  = ( \cpu|rf|register[8][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[10][8]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[11][8]~q ))) ) ) ) # ( !\cpu|rf|register[8][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[10][8]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[11][8]~q ))) ) ) ) # ( \cpu|rf|register[8][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[9][8]~q ) ) ) ) # ( !\cpu|rf|register[8][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\cpu|rf|register[9][8]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[10][8]~q ),
	.datab(!\cpu|rf|register[11][8]~q ),
	.datac(!\cpu|rf|register[9][8]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[8][8]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~156 .extended_lut = "off";
defparam \cpu|rf|qb[8]~156 .lut_mask = 64'h000FFF0F55335533;
defparam \cpu|rf|qb[8]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N36
cyclonev_lcell_comb \cpu|alu_b|y[8]~13 (
// Equation(s):
// \cpu|alu_b|y[8]~13_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|rf|qb[0]~0_combout  & ( (\cpu|cu|aluimm~combout  & \imem|irom|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( \cpu|rf|qb[0]~0_combout  & ( 
// (!\cpu|cu|aluimm~combout  & (\cpu|rf|qb[8]~165_combout )) # (\cpu|cu|aluimm~combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \cpu|rf|Equal1~0_combout  & ( !\cpu|rf|qb[0]~0_combout  & ( (\cpu|cu|aluimm~combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|rf|qb[0]~0_combout  & ( (!\cpu|cu|aluimm~combout  & (\cpu|rf|qb[8]~156_combout )) # (\cpu|cu|aluimm~combout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\cpu|rf|qb[8]~156_combout ),
	.datab(!\cpu|cu|aluimm~combout ),
	.datac(!\cpu|rf|qb[8]~165_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[8]~13 .extended_lut = "off";
defparam \cpu|alu_b|y[8]~13 .lut_mask = 64'h447700330C3F0033;
defparam \cpu|alu_b|y[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~41 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~41_combout  = ( \cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_b|y[8]~13_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[7]~14_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_b|y[5]~1_combout ))) ) ) ) # ( !\cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_b|y[8]~13_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout ) # ((\cpu|alu_b|y[7]~14_combout )))) # (\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[5]~1_combout ))) ) ) ) # ( \cpu|alu_b|y[6]~2_combout  & ( !\cpu|alu_b|y[8]~13_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[7]~14_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout ) # ((\cpu|alu_b|y[5]~1_combout )))) ) ) ) # ( !\cpu|alu_b|y[6]~2_combout  & ( !\cpu|alu_b|y[8]~13_combout  & ( (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|alu_b|y[7]~14_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[5]~1_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|alu_b|y[5]~1_combout ),
	.datad(!\cpu|alu_b|y[7]~14_combout ),
	.datae(!\cpu|alu_b|y[6]~2_combout ),
	.dataf(!\cpu|alu_b|y[8]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~41 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~41 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu|al_unit|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N9
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~55 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~55_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( (\cpu|al_unit|ShiftLeft0~28_combout  & !\cpu|alu_a|y[3]~0_combout ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftLeft0~41_combout ))) # 
// (\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~29_combout )) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~28_combout ),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~29_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~41_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~55 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~55 .lut_mask = 64'h03CF03CF44444444;
defparam \cpu|al_unit|ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \cpu|rf|qa[8]~263 (
// Equation(s):
// \cpu|rf|qa[8]~263_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[10][8]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[11][8]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # 
// (\cpu|rf|register[9][8]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[8][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[10][8]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[11][8]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[8][8]~q  & ( (\cpu|rf|register[9][8]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|register[9][8]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[11][8]~q ),
	.datad(!\cpu|rf|register[10][8]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~263 .extended_lut = "off";
defparam \cpu|rf|qa[8]~263 .lut_mask = 64'h111103CFDDDD03CF;
defparam \cpu|rf|qa[8]~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N56
dffeas \cpu|rf|register[3][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \cpu|rf|register[1][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N4
dffeas \cpu|rf|register[5][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N42
cyclonev_lcell_comb \cpu|rf|register[4][8]~feeder (
// Equation(s):
// \cpu|rf|register[4][8]~feeder_combout  = ( \cpu|link|y[8]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y28_N44
dffeas \cpu|rf|register[4][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N27
cyclonev_lcell_comb \cpu|rf|register[7][8]~feeder (
// Equation(s):
// \cpu|rf|register[7][8]~feeder_combout  = ( \cpu|link|y[8]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \cpu|rf|register[7][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N44
dffeas \cpu|rf|register[6][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N36
cyclonev_lcell_comb \cpu|rf|qa[8]~265 (
// Equation(s):
// \cpu|rf|qa[8]~265_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[7][8]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[5][8]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[6][8]~q  & ( (\cpu|rf|register[7][8]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[6][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[5][8]~q )) ) ) )

	.dataa(!\cpu|rf|register[5][8]~q ),
	.datab(!\cpu|rf|register[4][8]~q ),
	.datac(!\cpu|rf|register[7][8]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~265 .extended_lut = "off";
defparam \cpu|rf|qa[8]~265 .lut_mask = 64'h3355000F3355FF0F;
defparam \cpu|rf|qa[8]~265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N20
dffeas \cpu|rf|register[2][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N57
cyclonev_lcell_comb \cpu|rf|qa[8]~266 (
// Equation(s):
// \cpu|rf|qa[8]~266_combout  = ( \cpu|rf|qa[8]~265_combout  & ( \cpu|rf|register[2][8]~q  & ( (!\cpu|rf|qa[28]~4_combout ) # ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][8]~q ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][8]~q ))) ) ) ) # ( 
// !\cpu|rf|qa[8]~265_combout  & ( \cpu|rf|register[2][8]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (((\cpu|rf|qa[28]~5_combout )))) # (\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][8]~q ))) # (\cpu|rf|qa[28]~5_combout  & 
// (\cpu|rf|register[3][8]~q )))) ) ) ) # ( \cpu|rf|qa[8]~265_combout  & ( !\cpu|rf|register[2][8]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (((!\cpu|rf|qa[28]~5_combout )))) # (\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][8]~q 
// ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][8]~q )))) ) ) ) # ( !\cpu|rf|qa[8]~265_combout  & ( !\cpu|rf|register[2][8]~q  & ( (\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][8]~q ))) # 
// (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][8]~q )))) ) ) )

	.dataa(!\cpu|rf|register[3][8]~q ),
	.datab(!\cpu|rf|register[1][8]~q ),
	.datac(!\cpu|rf|qa[28]~4_combout ),
	.datad(!\cpu|rf|qa[28]~5_combout ),
	.datae(!\cpu|rf|qa[8]~265_combout ),
	.dataf(!\cpu|rf|register[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~266 .extended_lut = "off";
defparam \cpu|rf|qa[8]~266 .lut_mask = 64'h0305F30503F5F3F5;
defparam \cpu|rf|qa[8]~266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \cpu|rf|register[18][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N32
dffeas \cpu|rf|register[26][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N9
cyclonev_lcell_comb \cpu|rf|register[22][8]~feeder (
// Equation(s):
// \cpu|rf|register[22][8]~feeder_combout  = ( \cpu|link|y[8]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \cpu|rf|register[22][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N3
cyclonev_lcell_comb \cpu|rf|qa[8]~269 (
// Equation(s):
// \cpu|rf|qa[8]~269_combout  = ( \cpu|rf|register[22][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[30][8]~q ) ) ) ) # ( !\cpu|rf|register[22][8]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\cpu|rf|register[30][8]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \cpu|rf|register[22][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][8]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][8]~q ))) ) ) ) # ( !\cpu|rf|register[22][8]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][8]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][8]~q ))) ) ) )

	.dataa(!\cpu|rf|register[18][8]~q ),
	.datab(!\cpu|rf|register[30][8]~q ),
	.datac(!\cpu|rf|register[26][8]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\cpu|rf|register[22][8]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~269 .extended_lut = "off";
defparam \cpu|rf|qa[8]~269 .lut_mask = 64'h550F550F0033FF33;
defparam \cpu|rf|qa[8]~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N41
dffeas \cpu|rf|register[31][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N44
dffeas \cpu|rf|register[27][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N56
dffeas \cpu|rf|register[23][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N12
cyclonev_lcell_comb \cpu|rf|register[19][8]~feeder (
// Equation(s):
// \cpu|rf|register[19][8]~feeder_combout  = \cpu|link|y[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[8]~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[19][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N14
dffeas \cpu|rf|register[19][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N45
cyclonev_lcell_comb \cpu|rf|qa[8]~270 (
// Equation(s):
// \cpu|rf|qa[8]~270_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][8]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[27][8]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[23][8]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[19][8]~q  ) ) )

	.dataa(!\cpu|rf|register[31][8]~q ),
	.datab(!\cpu|rf|register[27][8]~q ),
	.datac(!\cpu|rf|register[23][8]~q ),
	.datad(!\cpu|rf|register[19][8]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~270 .extended_lut = "off";
defparam \cpu|rf|qa[8]~270 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qa[8]~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N50
dffeas \cpu|rf|register[29][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N9
cyclonev_lcell_comb \cpu|rf|register[17][8]~feeder (
// Equation(s):
// \cpu|rf|register[17][8]~feeder_combout  = ( \cpu|link|y[8]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[17][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[17][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[17][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[17][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N11
dffeas \cpu|rf|register[17][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N50
dffeas \cpu|rf|register[25][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N6
cyclonev_lcell_comb \cpu|rf|register[21][8]~feeder (
// Equation(s):
// \cpu|rf|register[21][8]~feeder_combout  = ( \cpu|link|y[8]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[21][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N8
dffeas \cpu|rf|register[21][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N51
cyclonev_lcell_comb \cpu|rf|qa[8]~268 (
// Equation(s):
// \cpu|rf|qa[8]~268_combout  = ( \cpu|rf|register[21][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][8]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][8]~q )) ) ) ) # ( !\cpu|rf|register[21][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[25][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][8]~q )) ) ) ) # ( \cpu|rf|register[21][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[17][8]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[21][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[17][8]~q ) ) ) )

	.dataa(!\cpu|rf|register[29][8]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[17][8]~q ),
	.datad(!\cpu|rf|register[25][8]~q ),
	.datae(!\cpu|rf|register[21][8]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~268 .extended_lut = "off";
defparam \cpu|rf|qa[8]~268 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \cpu|rf|qa[8]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N36
cyclonev_lcell_comb \cpu|rf|register[16][8]~feeder (
// Equation(s):
// \cpu|rf|register[16][8]~feeder_combout  = ( \cpu|link|y[8]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N37
dffeas \cpu|rf|register[16][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N14
dffeas \cpu|rf|register[24][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N21
cyclonev_lcell_comb \cpu|rf|register[20][8]~feeder (
// Equation(s):
// \cpu|rf|register[20][8]~feeder_combout  = ( \cpu|link|y[8]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[8]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y28_N22
dffeas \cpu|rf|register[20][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N50
dffeas \cpu|rf|register[28][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N57
cyclonev_lcell_comb \cpu|rf|qa[8]~267 (
// Equation(s):
// \cpu|rf|qa[8]~267_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[28][8]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[20][8]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[24][8]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[16][8]~q  ) ) )

	.dataa(!\cpu|rf|register[16][8]~q ),
	.datab(!\cpu|rf|register[24][8]~q ),
	.datac(!\cpu|rf|register[20][8]~q ),
	.datad(!\cpu|rf|register[28][8]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~267 .extended_lut = "off";
defparam \cpu|rf|qa[8]~267 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|rf|qa[8]~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \cpu|rf|qa[8]~271 (
// Equation(s):
// \cpu|rf|qa[8]~271_combout  = ( \cpu|rf|qa[8]~267_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[8]~269_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[8]~270_combout ))) ) ) ) # ( !\cpu|rf|qa[8]~267_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[8]~269_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[8]~270_combout ))) ) ) ) # ( \cpu|rf|qa[8]~267_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[8]~268_combout ) ) ) ) # ( !\cpu|rf|qa[8]~267_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|qa[8]~268_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|qa[8]~269_combout ),
	.datab(!\cpu|rf|qa[8]~270_combout ),
	.datac(!\cpu|rf|qa[8]~268_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|qa[8]~267_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~271 .extended_lut = "off";
defparam \cpu|rf|qa[8]~271 .lut_mask = 64'h000FFF0F55335533;
defparam \cpu|rf|qa[8]~271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N50
dffeas \cpu|rf|register[14][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N18
cyclonev_lcell_comb \cpu|rf|register[15][8]~feeder (
// Equation(s):
// \cpu|rf|register[15][8]~feeder_combout  = \cpu|link|y[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[8]~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[15][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[15][8]~feeder .extended_lut = "off";
defparam \cpu|rf|register[15][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[15][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N20
dffeas \cpu|rf|register[15][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N2
dffeas \cpu|rf|register[13][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \cpu|rf|register[12][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N36
cyclonev_lcell_comb \cpu|rf|qa[8]~264 (
// Equation(s):
// \cpu|rf|qa[8]~264_combout  = ( \cpu|rf|register[12][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][8]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][8]~q ))) ) ) ) # ( !\cpu|rf|register[12][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[14][8]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][8]~q ))) ) ) ) # ( \cpu|rf|register[12][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[13][8]~q ) ) ) ) # ( !\cpu|rf|register[12][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// \cpu|rf|register[13][8]~q ) ) ) )

	.dataa(!\cpu|rf|register[14][8]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[15][8]~q ),
	.datad(!\cpu|rf|register[13][8]~q ),
	.datae(!\cpu|rf|register[12][8]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~264 .extended_lut = "off";
defparam \cpu|rf|qa[8]~264 .lut_mask = 64'h0033CCFF47474747;
defparam \cpu|rf|qa[8]~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N6
cyclonev_lcell_comb \cpu|rf|qa[8]~272 (
// Equation(s):
// \cpu|rf|qa[8]~272_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[8]~264_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & 
// (\cpu|rf|qa[8]~271_combout )) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[8]~266_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & 
// ((\cpu|rf|qa[8]~271_combout ))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\cpu|rf|qa[8]~266_combout ),
	.datac(!\cpu|rf|qa[8]~271_combout ),
	.datad(!\cpu|rf|qa[8]~264_combout ),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~272 .extended_lut = "off";
defparam \cpu|rf|qa[8]~272 .lut_mask = 64'h2727272705AF05AF;
defparam \cpu|rf|qa[8]~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N54
cyclonev_lcell_comb \cpu|alu_a|y[8]~19 (
// Equation(s):
// \cpu|alu_a|y[8]~19_combout  = ( \cpu|rf|qa[8]~272_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[8]~263_combout ))) ) ) # ( !\cpu|rf|qa[8]~272_combout  & ( (\cpu|rf|qa[8]~263_combout  & (\cpu|alu_a|y[1]~3_combout  & 
// \cpu|rf|qa[28]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[8]~263_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[8]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[8]~19 .extended_lut = "off";
defparam \cpu|alu_a|y[8]~19 .lut_mask = 64'h000300030F030F03;
defparam \cpu|alu_a|y[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N9
cyclonev_lcell_comb \cpu|al_unit|s~11 (
// Equation(s):
// \cpu|al_unit|s~11_combout  = ( \cpu|alu_b|y[8]~13_combout  & ( !\cpu|alu_a|y[8]~19_combout  ) ) # ( !\cpu|alu_b|y[8]~13_combout  & ( \cpu|alu_a|y[8]~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_a|y[8]~19_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[8]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~11 .extended_lut = "off";
defparam \cpu|al_unit|s~11 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cpu|al_unit|s~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N51
cyclonev_lcell_comb \cpu|al_unit|Mux12~0 (
// Equation(s):
// \cpu|al_unit|Mux12~0_combout  = ( \cpu|cu|comb~3_combout  & ( (!\cpu|cu|wmem~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [0]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [1]))) ) ) # ( !\cpu|cu|comb~3_combout  & ( 
// !\cpu|cu|wmem~0_combout  ) )

	.dataa(!\cpu|cu|wmem~0_combout ),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\cpu|cu|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux12~0 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \cpu|al_unit|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N57
cyclonev_lcell_comb \cpu|al_unit|Mux20~0 (
// Equation(s):
// \cpu|al_unit|Mux20~0_combout  = ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & ((!\cpu|al_unit|Mux12~0_combout ) # (!\cpu|cu|aluc[0]~1_combout ))) ) ) # ( !\cpu|al_unit|Mux16~0_combout  & ( !\cpu|cu|aluc[2]~3_combout  ) )

	.dataa(!\cpu|al_unit|Mux12~0_combout ),
	.datab(gnd),
	.datac(!\cpu|cu|aluc[0]~1_combout ),
	.datad(!\cpu|cu|aluc[2]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux20~0 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \cpu|al_unit|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N3
cyclonev_lcell_comb \cpu|rf|register[30][10]~feeder (
// Equation(s):
// \cpu|rf|register[30][10]~feeder_combout  = ( \cpu|link|y[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[30][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[30][10]~feeder .extended_lut = "off";
defparam \cpu|rf|register[30][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[30][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N5
dffeas \cpu|rf|register[30][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[30][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N51
cyclonev_lcell_comb \cpu|rf|register[18][10]~feeder (
// Equation(s):
// \cpu|rf|register[18][10]~feeder_combout  = ( \cpu|link|y[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[18][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[18][10]~feeder .extended_lut = "off";
defparam \cpu|rf|register[18][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[18][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N53
dffeas \cpu|rf|register[18][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[18][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N41
dffeas \cpu|rf|register[22][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N44
dffeas \cpu|rf|register[26][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N18
cyclonev_lcell_comb \cpu|rf|qa[10]~89 (
// Equation(s):
// \cpu|rf|qa[10]~89_combout  = ( \cpu|rf|register[22][10]~q  & ( \cpu|rf|register[26][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[18][10]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[30][10]~q ))) ) ) ) # ( !\cpu|rf|register[22][10]~q  & ( \cpu|rf|register[26][10]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[18][10]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[30][10]~q ))) ) ) ) # ( \cpu|rf|register[22][10]~q  & ( !\cpu|rf|register[26][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[18][10]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[30][10]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) 
// # ( !\cpu|rf|register[22][10]~q  & ( !\cpu|rf|register[26][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[18][10]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[30][10]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[30][10]~q ),
	.datac(!\cpu|rf|register[18][10]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[22][10]~q ),
	.dataf(!\cpu|rf|register[26][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~89 .extended_lut = "off";
defparam \cpu|rf|qa[10]~89 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \cpu|rf|qa[10]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N52
dffeas \cpu|rf|register[21][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N54
cyclonev_lcell_comb \cpu|rf|register[25][10]~feeder (
// Equation(s):
// \cpu|rf|register[25][10]~feeder_combout  = ( \cpu|link|y[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[25][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[25][10]~feeder .extended_lut = "off";
defparam \cpu|rf|register[25][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[25][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y29_N56
dffeas \cpu|rf|register[25][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N56
dffeas \cpu|rf|register[17][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N9
cyclonev_lcell_comb \cpu|rf|qa[10]~88 (
// Equation(s):
// \cpu|rf|qa[10]~88_combout  = ( \cpu|rf|register[17][10]~q  & ( \cpu|rf|register[29][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[21][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[25][10]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\cpu|rf|register[17][10]~q  & ( \cpu|rf|register[29][10]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[21][10]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [23]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[25][10]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \cpu|rf|register[17][10]~q  & ( !\cpu|rf|register[29][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a 
// [23])) # (\cpu|rf|register[21][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[25][10]~q )))) ) ) ) # ( !\cpu|rf|register[17][10]~q  & ( 
// !\cpu|rf|register[29][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[21][10]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [23]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[25][10]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[21][10]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[25][10]~q ),
	.datae(!\cpu|rf|register[17][10]~q ),
	.dataf(!\cpu|rf|register[29][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~88 .extended_lut = "off";
defparam \cpu|rf|qa[10]~88 .lut_mask = 64'h0252A2F20757A7F7;
defparam \cpu|rf|qa[10]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N20
dffeas \cpu|rf|register[28][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N44
dffeas \cpu|rf|register[24][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N34
dffeas \cpu|rf|register[16][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N16
dffeas \cpu|rf|register[20][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N21
cyclonev_lcell_comb \cpu|rf|qa[10]~87 (
// Equation(s):
// \cpu|rf|qa[10]~87_combout  = ( \cpu|rf|register[20][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[24][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][10]~q )) ) ) ) # ( !\cpu|rf|register[20][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[24][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][10]~q )) ) ) ) # ( \cpu|rf|register[20][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[16][10]~q 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[20][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[16][10]~q ) 
// ) ) )

	.dataa(!\cpu|rf|register[28][10]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[24][10]~q ),
	.datad(!\cpu|rf|register[16][10]~q ),
	.datae(!\cpu|rf|register[20][10]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~87 .extended_lut = "off";
defparam \cpu|rf|qa[10]~87 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu|rf|qa[10]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N26
dffeas \cpu|rf|register[23][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N14
dffeas \cpu|rf|register[27][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N5
dffeas \cpu|rf|register[19][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N38
dffeas \cpu|rf|register[31][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|link|y[10]~66_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N15
cyclonev_lcell_comb \cpu|rf|qa[10]~90 (
// Equation(s):
// \cpu|rf|qa[10]~90_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][10]~q  & ( (\cpu|rf|register[27][10]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[23][10]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[27][10]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[23][10]~q )) ) ) )

	.dataa(!\cpu|rf|register[23][10]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[27][10]~q ),
	.datad(!\cpu|rf|register[19][10]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[31][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~90 .extended_lut = "off";
defparam \cpu|rf|qa[10]~90 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \cpu|rf|qa[10]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N12
cyclonev_lcell_comb \cpu|rf|qa[10]~91 (
// Equation(s):
// \cpu|rf|qa[10]~91_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[10]~90_combout  & ( (\cpu|rf|qa[10]~88_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[10]~90_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[10]~87_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[10]~89_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[10]~90_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|qa[10]~88_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[10]~90_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[10]~87_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[10]~89_combout )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|qa[10]~89_combout ),
	.datac(!\cpu|rf|qa[10]~88_combout ),
	.datad(!\cpu|rf|qa[10]~87_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|qa[10]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~91 .extended_lut = "off";
defparam \cpu|rf|qa[10]~91 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \cpu|rf|qa[10]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N2
dffeas \cpu|rf|register[14][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N14
dffeas \cpu|rf|register[15][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N38
dffeas \cpu|rf|register[12][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N39
cyclonev_lcell_comb \cpu|rf|register[13][10]~feeder (
// Equation(s):
// \cpu|rf|register[13][10]~feeder_combout  = ( \cpu|link|y[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][10]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N41
dffeas \cpu|rf|register[13][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N9
cyclonev_lcell_comb \cpu|rf|qa[10]~84 (
// Equation(s):
// \cpu|rf|qa[10]~84_combout  = ( \cpu|rf|register[13][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[15][10]~q ) ) ) ) # ( !\cpu|rf|register[13][10]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[15][10]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \cpu|rf|register[13][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[12][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[14][10]~q )) ) ) ) # ( !\cpu|rf|register[13][10]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[12][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[14][10]~q )) ) ) )

	.dataa(!\cpu|rf|register[14][10]~q ),
	.datab(!\cpu|rf|register[15][10]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|register[12][10]~q ),
	.datae(!\cpu|rf|register[13][10]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~84 .extended_lut = "off";
defparam \cpu|rf|qa[10]~84 .lut_mask = 64'h05F505F50303F3F3;
defparam \cpu|rf|qa[10]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y27_N50
dffeas \cpu|rf|register[2][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y24_N14
dffeas \cpu|rf|register[1][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N8
dffeas \cpu|rf|register[3][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N2
dffeas \cpu|rf|register[7][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N38
dffeas \cpu|rf|register[6][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N53
dffeas \cpu|rf|register[4][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N18
cyclonev_lcell_comb \cpu|rf|register[5][10]~feeder (
// Equation(s):
// \cpu|rf|register[5][10]~feeder_combout  = ( \cpu|link|y[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][10]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N20
dffeas \cpu|rf|register[5][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N3
cyclonev_lcell_comb \cpu|rf|qa[10]~85 (
// Equation(s):
// \cpu|rf|qa[10]~85_combout  = ( \cpu|rf|register[5][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[6][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[7][10]~q )) ) ) ) # ( !\cpu|rf|register[5][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[6][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[7][10]~q )) ) ) ) # ( \cpu|rf|register[5][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[4][10]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|register[5][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[4][10]~q ) ) ) )

	.dataa(!\cpu|rf|register[7][10]~q ),
	.datab(!\cpu|rf|register[6][10]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|register[4][10]~q ),
	.datae(!\cpu|rf|register[5][10]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~85 .extended_lut = "off";
defparam \cpu|rf|qa[10]~85 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu|rf|qa[10]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N9
cyclonev_lcell_comb \cpu|rf|qa[10]~86 (
// Equation(s):
// \cpu|rf|qa[10]~86_combout  = ( \cpu|rf|qa[10]~85_combout  & ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[2][10]~q )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[3][10]~q ))) ) ) ) # ( !\cpu|rf|qa[10]~85_combout  & 
// ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[2][10]~q )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[3][10]~q ))) ) ) ) # ( \cpu|rf|qa[10]~85_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout ) 
// # (\cpu|rf|register[1][10]~q ) ) ) ) # ( !\cpu|rf|qa[10]~85_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|register[1][10]~q  & \cpu|rf|qa[28]~4_combout ) ) ) )

	.dataa(!\cpu|rf|register[2][10]~q ),
	.datab(!\cpu|rf|register[1][10]~q ),
	.datac(!\cpu|rf|register[3][10]~q ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|qa[10]~85_combout ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~86 .extended_lut = "off";
defparam \cpu|rf|qa[10]~86 .lut_mask = 64'h0033FF33550F550F;
defparam \cpu|rf|qa[10]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N21
cyclonev_lcell_comb \cpu|rf|qa[10]~92 (
// Equation(s):
// \cpu|rf|qa[10]~92_combout  = ( \cpu|rf|qa[10]~86_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|qa[10]~84_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\cpu|rf|qa[10]~91_combout )))) ) ) # ( !\cpu|rf|qa[10]~86_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|qa[10]~84_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\cpu|rf|qa[10]~91_combout )))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|qa[10]~91_combout ),
	.datad(!\cpu|rf|qa[10]~84_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[10]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~92 .extended_lut = "off";
defparam \cpu|rf|qa[10]~92 .lut_mask = 64'h052705278DAF8DAF;
defparam \cpu|rf|qa[10]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N33
cyclonev_lcell_comb \cpu|rf|register[10][10]~feeder (
// Equation(s):
// \cpu|rf|register[10][10]~feeder_combout  = ( \cpu|link|y[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[10][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[10][10]~feeder .extended_lut = "off";
defparam \cpu|rf|register[10][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[10][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N35
dffeas \cpu|rf|register[10][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N17
dffeas \cpu|rf|register[9][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N50
dffeas \cpu|rf|register[11][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N2
dffeas \cpu|rf|register[8][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~66_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y31_N42
cyclonev_lcell_comb \cpu|rf|qa[10]~83 (
// Equation(s):
// \cpu|rf|qa[10]~83_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][10]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][10]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][10]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][10]~q  ) ) )

	.dataa(!\cpu|rf|register[10][10]~q ),
	.datab(!\cpu|rf|register[9][10]~q ),
	.datac(!\cpu|rf|register[11][10]~q ),
	.datad(!\cpu|rf|register[8][10]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~83 .extended_lut = "off";
defparam \cpu|rf|qa[10]~83 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qa[10]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N18
cyclonev_lcell_comb \cpu|rf|qa[10]~344 (
// Equation(s):
// \cpu|rf|qa[10]~344_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[10]~83_combout  ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[10]~92_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[10]~92_combout ),
	.datad(!\cpu|rf|qa[10]~83_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[28]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[10]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~344 .extended_lut = "off";
defparam \cpu|rf|qa[10]~344 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|rf|qa[10]~344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y31_N8
dffeas \cpu|rf|register[11][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N56
dffeas \cpu|rf|register[8][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N32
dffeas \cpu|rf|register[9][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N44
dffeas \cpu|rf|register[10][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y31_N0
cyclonev_lcell_comb \cpu|rf|qa[9]~63 (
// Equation(s):
// \cpu|rf|qa[9]~63_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[9][9]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][9]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][9]~q  & ( (\cpu|rf|register[8][9]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[10][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[9][9]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][9]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[10][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[8][9]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[11][9]~q ),
	.datac(!\cpu|rf|register[8][9]~q ),
	.datad(!\cpu|rf|register[9][9]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[10][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~63 .extended_lut = "off";
defparam \cpu|rf|qa[9]~63 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \cpu|rf|qa[9]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y27_N20
dffeas \cpu|rf|register[3][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N20
dffeas \cpu|rf|register[1][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N32
dffeas \cpu|rf|register[2][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N48
cyclonev_lcell_comb \cpu|rf|register[4][9]~feeder (
// Equation(s):
// \cpu|rf|register[4][9]~feeder_combout  = \cpu|link|y[9]~70_combout 

	.dataa(!\cpu|link|y[9]~70_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][9]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y28_N50
dffeas \cpu|rf|register[4][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N56
dffeas \cpu|rf|register[6][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N38
dffeas \cpu|rf|register[7][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N9
cyclonev_lcell_comb \cpu|rf|register[5][9]~feeder (
// Equation(s):
// \cpu|rf|register[5][9]~feeder_combout  = ( \cpu|link|y[9]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[9]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][9]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N11
dffeas \cpu|rf|register[5][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N39
cyclonev_lcell_comb \cpu|rf|qa[9]~65 (
// Equation(s):
// \cpu|rf|qa[9]~65_combout  = ( \cpu|rf|register[5][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][9]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][9]~q ))) ) ) ) # ( !\cpu|rf|register[5][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[6][9]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][9]~q ))) ) ) ) # ( \cpu|rf|register[5][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[4][9]~q ) ) ) ) # ( !\cpu|rf|register[5][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[4][9]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|register[4][9]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[6][9]~q ),
	.datad(!\cpu|rf|register[7][9]~q ),
	.datae(!\cpu|rf|register[5][9]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~65 .extended_lut = "off";
defparam \cpu|rf|qa[9]~65 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu|rf|qa[9]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N21
cyclonev_lcell_comb \cpu|rf|qa[9]~66 (
// Equation(s):
// \cpu|rf|qa[9]~66_combout  = ( \cpu|rf|qa[9]~65_combout  & ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][9]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][9]~q )) ) ) ) # ( !\cpu|rf|qa[9]~65_combout  & ( 
// \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][9]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][9]~q )) ) ) ) # ( \cpu|rf|qa[9]~65_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout ) # 
// (\cpu|rf|register[1][9]~q ) ) ) ) # ( !\cpu|rf|qa[9]~65_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|register[1][9]~q  & \cpu|rf|qa[28]~4_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][9]~q ),
	.datab(!\cpu|rf|register[1][9]~q ),
	.datac(!\cpu|rf|register[2][9]~q ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|qa[9]~65_combout ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~66 .extended_lut = "off";
defparam \cpu|rf|qa[9]~66 .lut_mask = 64'h0033FF330F550F55;
defparam \cpu|rf|qa[9]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N44
dffeas \cpu|rf|register[15][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N51
cyclonev_lcell_comb \cpu|rf|register[12][9]~feeder (
// Equation(s):
// \cpu|rf|register[12][9]~feeder_combout  = ( \cpu|link|y[9]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[9]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[12][9]~feeder .extended_lut = "off";
defparam \cpu|rf|register[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y30_N53
dffeas \cpu|rf|register[12][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N2
dffeas \cpu|rf|register[14][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N42
cyclonev_lcell_comb \cpu|rf|register[13][9]~feeder (
// Equation(s):
// \cpu|rf|register[13][9]~feeder_combout  = ( \cpu|link|y[9]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[9]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][9]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N44
dffeas \cpu|rf|register[13][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N45
cyclonev_lcell_comb \cpu|rf|qa[9]~64 (
// Equation(s):
// \cpu|rf|qa[9]~64_combout  = ( \cpu|rf|register[13][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[15][9]~q ) ) ) ) # ( !\cpu|rf|register[13][9]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[15][9]~q ) ) ) ) # ( \cpu|rf|register[13][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][9]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][9]~q ))) ) ) ) # ( !\cpu|rf|register[13][9]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][9]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][9]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[15][9]~q ),
	.datac(!\cpu|rf|register[12][9]~q ),
	.datad(!\cpu|rf|register[14][9]~q ),
	.datae(!\cpu|rf|register[13][9]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~64 .extended_lut = "off";
defparam \cpu|rf|qa[9]~64 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu|rf|qa[9]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N14
dffeas \cpu|rf|register[28][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N55
dffeas \cpu|rf|register[16][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N35
dffeas \cpu|rf|register[20][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N15
cyclonev_lcell_comb \cpu|rf|qa[9]~67 (
// Equation(s):
// \cpu|rf|qa[9]~67_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][9]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[24][9]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[20][9]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][9]~q  ) ) )

	.dataa(!\cpu|rf|register[24][9]~q ),
	.datab(!\cpu|rf|register[28][9]~q ),
	.datac(!\cpu|rf|register[16][9]~q ),
	.datad(!\cpu|rf|register[20][9]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~67 .extended_lut = "off";
defparam \cpu|rf|qa[9]~67 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|rf|qa[9]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y30_N6
cyclonev_lcell_comb \cpu|rf|register[30][9]~feeder (
// Equation(s):
// \cpu|rf|register[30][9]~feeder_combout  = \cpu|link|y[9]~70_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[9]~70_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[30][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[30][9]~feeder .extended_lut = "off";
defparam \cpu|rf|register[30][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[30][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y30_N8
dffeas \cpu|rf|register[30][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N20
dffeas \cpu|rf|register[26][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N32
dffeas \cpu|rf|register[22][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N5
dffeas \cpu|rf|register[18][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y30_N27
cyclonev_lcell_comb \cpu|rf|qa[9]~69 (
// Equation(s):
// \cpu|rf|qa[9]~69_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[18][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[22][9]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[30][9]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[18][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # 
// (\cpu|rf|register[26][9]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[18][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[22][9]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[30][9]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[18][9]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// \cpu|rf|register[26][9]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[30][9]~q ),
	.datac(!\cpu|rf|register[26][9]~q ),
	.datad(!\cpu|rf|register[22][9]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[18][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~69 .extended_lut = "off";
defparam \cpu|rf|qa[9]~69 .lut_mask = 64'h050511BBAFAF11BB;
defparam \cpu|rf|qa[9]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y29_N26
dffeas \cpu|rf|register[23][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N26
dffeas \cpu|rf|register[19][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \cpu|rf|register[31][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N56
dffeas \cpu|rf|register[27][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N57
cyclonev_lcell_comb \cpu|rf|qa[9]~70 (
// Equation(s):
// \cpu|rf|qa[9]~70_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[31][9]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[23][9]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[27][9]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[19][9]~q  ) ) )

	.dataa(!\cpu|rf|register[23][9]~q ),
	.datab(!\cpu|rf|register[19][9]~q ),
	.datac(!\cpu|rf|register[31][9]~q ),
	.datad(!\cpu|rf|register[27][9]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~70 .extended_lut = "off";
defparam \cpu|rf|qa[9]~70 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|rf|qa[9]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N38
dffeas \cpu|rf|register[25][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N44
dffeas \cpu|rf|register[29][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \cpu|rf|register[17][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N13
dffeas \cpu|rf|register[21][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N45
cyclonev_lcell_comb \cpu|rf|qa[9]~68 (
// Equation(s):
// \cpu|rf|qa[9]~68_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][9]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][9]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][9]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][9]~q  ) ) )

	.dataa(!\cpu|rf|register[25][9]~q ),
	.datab(!\cpu|rf|register[29][9]~q ),
	.datac(!\cpu|rf|register[17][9]~q ),
	.datad(!\cpu|rf|register[21][9]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~68 .extended_lut = "off";
defparam \cpu|rf|qa[9]~68 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|rf|qa[9]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N6
cyclonev_lcell_comb \cpu|rf|qa[9]~71 (
// Equation(s):
// \cpu|rf|qa[9]~71_combout  = ( \cpu|rf|qa[9]~70_combout  & ( \cpu|rf|qa[9]~68_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[9]~67_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|qa[9]~69_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|qa[9]~70_combout  & ( \cpu|rf|qa[9]~68_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (\cpu|rf|qa[9]~67_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[9]~69_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// \cpu|rf|qa[9]~70_combout  & ( !\cpu|rf|qa[9]~68_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[9]~67_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[9]~69_combout )))) ) ) ) # ( !\cpu|rf|qa[9]~70_combout  & ( !\cpu|rf|qa[9]~68_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[9]~67_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[9]~69_combout ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|qa[9]~67_combout ),
	.datac(!\cpu|rf|qa[9]~69_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|qa[9]~70_combout ),
	.dataf(!\cpu|rf|qa[9]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~71 .extended_lut = "off";
defparam \cpu|rf|qa[9]~71 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu|rf|qa[9]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N21
cyclonev_lcell_comb \cpu|rf|qa[9]~72 (
// Equation(s):
// \cpu|rf|qa[9]~72_combout  = ( \cpu|rf|qa[9]~64_combout  & ( \cpu|rf|qa[9]~71_combout  & ( ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\imem|irom|altsyncram_component|auto_generated|q_a [25])) # (\cpu|rf|qa[9]~66_combout ) ) ) ) # ( 
// !\cpu|rf|qa[9]~64_combout  & ( \cpu|rf|qa[9]~71_combout  & ( ((\cpu|rf|qa[9]~66_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \cpu|rf|qa[9]~64_combout  & ( 
// !\cpu|rf|qa[9]~71_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[9]~66_combout ))) ) ) ) # ( !\cpu|rf|qa[9]~64_combout  & ( !\cpu|rf|qa[9]~71_combout  & ( 
// (\cpu|rf|qa[9]~66_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & !\imem|irom|altsyncram_component|auto_generated|q_a [24])) ) ) )

	.dataa(!\cpu|rf|qa[9]~66_combout ),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\cpu|rf|qa[9]~64_combout ),
	.dataf(!\cpu|rf|qa[9]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~72 .extended_lut = "off";
defparam \cpu|rf|qa[9]~72 .lut_mask = 64'h500050F05F0F5FFF;
defparam \cpu|rf|qa[9]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N30
cyclonev_lcell_comb \cpu|rf|qa[9]~343 (
// Equation(s):
// \cpu|rf|qa[9]~343_combout  = ( \cpu|rf|qa[9]~72_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[9]~63_combout ) ) ) # ( !\cpu|rf|qa[9]~72_combout  & ( (\cpu|rf|qa[28]~0_combout  & \cpu|rf|qa[9]~63_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(gnd),
	.datad(!\cpu|rf|qa[9]~63_combout ),
	.datae(!\cpu|rf|qa[9]~72_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[9]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~343 .extended_lut = "off";
defparam \cpu|rf|qa[9]~343 .lut_mask = 64'h0033CCFF0033CCFF;
defparam \cpu|rf|qa[9]~343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N39
cyclonev_lcell_comb \cpu|rf|qa[8]~345 (
// Equation(s):
// \cpu|rf|qa[8]~345_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[8]~272_combout  & ( \cpu|rf|qa[8]~263_combout  ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[8]~272_combout  ) ) # ( \cpu|rf|qa[28]~0_combout  & ( !\cpu|rf|qa[8]~272_combout  & 
// ( \cpu|rf|qa[8]~263_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[8]~263_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|rf|qa[8]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[8]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~345 .extended_lut = "off";
defparam \cpu|rf|qa[8]~345 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|rf|qa[8]~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N54
cyclonev_lcell_comb \cpu|al_unit|Add0~13 (
// Equation(s):
// \cpu|al_unit|Add0~13_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[7]~14_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[7]~330_combout )) ) + ( \cpu|al_unit|Add0~10  ))
// \cpu|al_unit|Add0~14  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[7]~14_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[7]~330_combout )) ) + ( \cpu|al_unit|Add0~10  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|alu_b|y[7]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[7]~330_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~13_sumout ),
	.cout(\cpu|al_unit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~13 .extended_lut = "off";
defparam \cpu|al_unit|Add0~13 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|al_unit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N57
cyclonev_lcell_comb \cpu|al_unit|Add0~75 (
// Equation(s):
// \cpu|al_unit|Add0~75_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[8]~345_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[8]~13_combout ) ) + ( \cpu|al_unit|Add0~14  ))
// \cpu|al_unit|Add0~76  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[8]~345_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[8]~13_combout ) ) + ( \cpu|al_unit|Add0~14  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[8]~345_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[8]~13_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~75_sumout ),
	.cout(\cpu|al_unit|Add0~76 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~75 .extended_lut = "off";
defparam \cpu|al_unit|Add0~75 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N30
cyclonev_lcell_comb \cpu|al_unit|Add0~67 (
// Equation(s):
// \cpu|al_unit|Add0~67_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[9]~343_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[9]~11_combout ) ) + ( \cpu|al_unit|Add0~76  ))
// \cpu|al_unit|Add0~68  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[9]~343_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[9]~11_combout ) ) + ( \cpu|al_unit|Add0~76  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[9]~343_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[9]~11_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~76 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~67_sumout ),
	.cout(\cpu|al_unit|Add0~68 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~67 .extended_lut = "off";
defparam \cpu|al_unit|Add0~67 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N33
cyclonev_lcell_comb \cpu|al_unit|Add0~71 (
// Equation(s):
// \cpu|al_unit|Add0~71_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[10]~344_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[10]~12_combout ) ) + ( \cpu|al_unit|Add0~68  ))
// \cpu|al_unit|Add0~72  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[10]~344_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[10]~12_combout ) ) + ( \cpu|al_unit|Add0~68  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[10]~344_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[10]~12_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~68 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~71_sumout ),
	.cout(\cpu|al_unit|Add0~72 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~71 .extended_lut = "off";
defparam \cpu|al_unit|Add0~71 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N6
cyclonev_lcell_comb \cpu|alu_a|y[10]~18 (
// Equation(s):
// \cpu|alu_a|y[10]~18_combout  = ( \cpu|rf|qa[10]~92_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[10]~83_combout ))) ) ) # ( !\cpu|rf|qa[10]~92_combout  & ( (\cpu|rf|qa[28]~0_combout  & (\cpu|alu_a|y[1]~3_combout  & 
// \cpu|rf|qa[10]~83_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(!\cpu|rf|qa[10]~83_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[10]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[10]~18 .extended_lut = "off";
defparam \cpu|alu_a|y[10]~18 .lut_mask = 64'h000300030C0F0C0F;
defparam \cpu|alu_a|y[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \cpu|al_unit|s~10 (
// Equation(s):
// \cpu|al_unit|s~10_combout  = ( !\cpu|alu_b|y[10]~12_combout  & ( \cpu|alu_a|y[10]~18_combout  ) ) # ( \cpu|alu_b|y[10]~12_combout  & ( !\cpu|alu_a|y[10]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|alu_b|y[10]~12_combout ),
	.dataf(!\cpu|alu_a|y[10]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~10 .extended_lut = "off";
defparam \cpu|al_unit|s~10 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \cpu|al_unit|s~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~21 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~21_combout  = ( \cpu|alu_b|y[4]~3_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[5]~1_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[3]~0_combout ))) ) ) ) # ( 
// !\cpu|alu_b|y[4]~3_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[5]~1_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[3]~0_combout ))) ) ) ) # ( \cpu|alu_b|y[4]~3_combout  & ( !\cpu|alu_a|y[0]~5_combout 
//  & ( (\cpu|alu_b|y[6]~2_combout ) # (\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|alu_b|y[4]~3_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & \cpu|alu_b|y[6]~2_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|alu_b|y[5]~1_combout ),
	.datac(!\cpu|alu_b|y[6]~2_combout ),
	.datad(!\cpu|alu_b|y[3]~0_combout ),
	.datae(!\cpu|alu_b|y[4]~3_combout ),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~21 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~21 .lut_mask = 64'h0A0A5F5F22772277;
defparam \cpu|al_unit|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~54 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~54_combout  = ( \cpu|al_unit|ShiftLeft0~20_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~44_combout ))) # (\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftLeft0~21_combout 
// )))) # (\cpu|alu_a|y[3]~0_combout  & (((!\cpu|alu_a|y[2]~1_combout )))) ) ) # ( !\cpu|al_unit|ShiftLeft0~20_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~44_combout ))) # (\cpu|alu_a|y[2]~1_combout  
// & (\cpu|al_unit|ShiftLeft0~21_combout )))) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~21_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~44_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~54 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~54 .lut_mask = 64'h0A220A225F225F22;
defparam \cpu|al_unit|ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N32
dffeas \cpu|rf|register[9][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N2
dffeas \cpu|rf|register[10][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N56
dffeas \cpu|rf|register[8][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N3
cyclonev_lcell_comb \cpu|rf|qa[23]~193 (
// Equation(s):
// \cpu|rf|qa[23]~193_combout  = ( \cpu|rf|register[8][23]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[9][23]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][23]~q )) ) ) ) # ( !\cpu|rf|register[8][23]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[9][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][23]~q )) ) ) ) # ( \cpu|rf|register[8][23]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[10][23]~q ) ) ) ) # ( !\cpu|rf|register[8][23]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[10][23]~q ) ) ) )

	.dataa(!\cpu|rf|register[11][23]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|register[9][23]~q ),
	.datad(!\cpu|rf|register[10][23]~q ),
	.datae(!\cpu|rf|register[8][23]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~193 .extended_lut = "off";
defparam \cpu|rf|qa[23]~193 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \cpu|rf|qa[23]~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y30_N20
dffeas \cpu|rf|register[12][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N8
dffeas \cpu|rf|register[15][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N56
dffeas \cpu|rf|register[14][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N0
cyclonev_lcell_comb \cpu|rf|register[13][23]~feeder (
// Equation(s):
// \cpu|rf|register[13][23]~feeder_combout  = ( \cpu|link|y[23]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][23]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N2
dffeas \cpu|rf|register[13][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N57
cyclonev_lcell_comb \cpu|rf|qa[23]~194 (
// Equation(s):
// \cpu|rf|qa[23]~194_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[14][23]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[15][23]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][23]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # 
// (\cpu|rf|register[12][23]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[13][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[14][23]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[15][23]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[13][23]~q  & ( (\cpu|rf|register[12][23]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|register[12][23]~q ),
	.datab(!\cpu|rf|register[15][23]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|register[14][23]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~194 .extended_lut = "off";
defparam \cpu|rf|qa[23]~194 .lut_mask = 64'h505003F35F5F03F3;
defparam \cpu|rf|qa[23]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N21
cyclonev_lcell_comb \cpu|rf|register[2][23]~feeder (
// Equation(s):
// \cpu|rf|register[2][23]~feeder_combout  = ( \cpu|link|y[23]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[2][23]~feeder .extended_lut = "off";
defparam \cpu|rf|register[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y30_N23
dffeas \cpu|rf|register[2][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N44
dffeas \cpu|rf|register[1][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N14
dffeas \cpu|rf|register[7][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N42
cyclonev_lcell_comb \cpu|rf|register[4][23]~feeder (
// Equation(s):
// \cpu|rf|register[4][23]~feeder_combout  = ( \cpu|link|y[23]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][23]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y30_N44
dffeas \cpu|rf|register[4][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N51
cyclonev_lcell_comb \cpu|rf|register[5][23]~feeder (
// Equation(s):
// \cpu|rf|register[5][23]~feeder_combout  = ( \cpu|link|y[23]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][23]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y30_N52
dffeas \cpu|rf|register[5][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N51
cyclonev_lcell_comb \cpu|rf|register[6][23]~feeder (
// Equation(s):
// \cpu|rf|register[6][23]~feeder_combout  = ( \cpu|link|y[23]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[6][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[6][23]~feeder .extended_lut = "off";
defparam \cpu|rf|register[6][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[6][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y30_N53
dffeas \cpu|rf|register[6][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N39
cyclonev_lcell_comb \cpu|rf|qa[23]~195 (
// Equation(s):
// \cpu|rf|qa[23]~195_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[7][23]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][23]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][23]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[6][23]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[7][23]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[6][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][23]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][23]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[7][23]~q ),
	.datac(!\cpu|rf|register[4][23]~q ),
	.datad(!\cpu|rf|register[5][23]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~195 .extended_lut = "off";
defparam \cpu|rf|qa[23]~195 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \cpu|rf|qa[23]~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N44
dffeas \cpu|rf|register[3][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N24
cyclonev_lcell_comb \cpu|rf|qa[23]~196 (
// Equation(s):
// \cpu|rf|qa[23]~196_combout  = ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][23]~q  & ( (\cpu|rf|register[2][23]~q ) # (\cpu|rf|qa[28]~4_combout ) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][23]~q  & ( (!\cpu|rf|qa[28]~4_combout  & 
// ((\cpu|rf|qa[23]~195_combout ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[1][23]~q )) ) ) ) # ( \cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[3][23]~q  & ( (!\cpu|rf|qa[28]~4_combout  & \cpu|rf|register[2][23]~q ) ) ) ) # ( 
// !\cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[3][23]~q  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|qa[23]~195_combout ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[1][23]~q )) ) ) )

	.dataa(!\cpu|rf|qa[28]~4_combout ),
	.datab(!\cpu|rf|register[2][23]~q ),
	.datac(!\cpu|rf|register[1][23]~q ),
	.datad(!\cpu|rf|qa[23]~195_combout ),
	.datae(!\cpu|rf|qa[28]~5_combout ),
	.dataf(!\cpu|rf|register[3][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~196 .extended_lut = "off";
defparam \cpu|rf|qa[23]~196 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu|rf|qa[23]~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N14
dffeas \cpu|rf|register[28][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N30
cyclonev_lcell_comb \cpu|rf|register[20][23]~feeder (
// Equation(s):
// \cpu|rf|register[20][23]~feeder_combout  = ( \cpu|link|y[23]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][23]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N32
dffeas \cpu|rf|register[20][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N50
dffeas \cpu|rf|register[16][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N38
dffeas \cpu|rf|register[24][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N51
cyclonev_lcell_comb \cpu|rf|qa[23]~197 (
// Equation(s):
// \cpu|rf|qa[23]~197_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[24][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[28][23]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[24][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[20][23]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[24][23]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[28][23]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[24][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[20][23]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[28][23]~q ),
	.datac(!\cpu|rf|register[20][23]~q ),
	.datad(!\cpu|rf|register[16][23]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[24][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~197 .extended_lut = "off";
defparam \cpu|rf|qa[23]~197 .lut_mask = 64'h05AF111105AFBBBB;
defparam \cpu|rf|qa[23]~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y30_N50
dffeas \cpu|rf|register[17][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N8
dffeas \cpu|rf|register[21][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N44
dffeas \cpu|rf|register[29][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N14
dffeas \cpu|rf|register[25][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N45
cyclonev_lcell_comb \cpu|rf|qa[23]~198 (
// Equation(s):
// \cpu|rf|qa[23]~198_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[29][23]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][23]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[25][23]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[17][23]~q  ) ) )

	.dataa(!\cpu|rf|register[17][23]~q ),
	.datab(!\cpu|rf|register[21][23]~q ),
	.datac(!\cpu|rf|register[29][23]~q ),
	.datad(!\cpu|rf|register[25][23]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~198 .extended_lut = "off";
defparam \cpu|rf|qa[23]~198 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|rf|qa[23]~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N38
dffeas \cpu|rf|register[22][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N2
dffeas \cpu|rf|register[18][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N56
dffeas \cpu|rf|register[26][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N38
dffeas \cpu|rf|register[30][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N0
cyclonev_lcell_comb \cpu|rf|qa[23]~199 (
// Equation(s):
// \cpu|rf|qa[23]~199_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[30][23]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[22][23]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[30][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][23]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[26][23]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[30][23]~q  & ( (\cpu|rf|register[22][23]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[30][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][23]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[26][23]~q ))) ) ) )

	.dataa(!\cpu|rf|register[22][23]~q ),
	.datab(!\cpu|rf|register[18][23]~q ),
	.datac(!\cpu|rf|register[26][23]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[30][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~199 .extended_lut = "off";
defparam \cpu|rf|qa[23]~199 .lut_mask = 64'h330F5500330F55FF;
defparam \cpu|rf|qa[23]~199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N32
dffeas \cpu|rf|register[23][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \cpu|rf|register[19][23]~feeder (
// Equation(s):
// \cpu|rf|register[19][23]~feeder_combout  = ( \cpu|link|y[23]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][23]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N41
dffeas \cpu|rf|register[19][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N56
dffeas \cpu|rf|register[27][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N12
cyclonev_lcell_comb \cpu|rf|register[31][23]~feeder (
// Equation(s):
// \cpu|rf|register[31][23]~feeder_combout  = \cpu|link|y[23]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[23]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][23]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[31][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N14
dffeas \cpu|rf|register[31][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N33
cyclonev_lcell_comb \cpu|rf|qa[23]~200 (
// Equation(s):
// \cpu|rf|qa[23]~200_combout  = ( \cpu|rf|register[27][23]~q  & ( \cpu|rf|register[31][23]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[23][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\cpu|rf|register[27][23]~q  & ( \cpu|rf|register[31][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][23]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \cpu|rf|register[27][23]~q  & ( !\cpu|rf|register[31][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|rf|register[19][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][23]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a 
// [23])))) ) ) ) # ( !\cpu|rf|register[27][23]~q  & ( !\cpu|rf|register[31][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][23]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][23]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[23][23]~q ),
	.datac(!\cpu|rf|register[19][23]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[27][23]~q ),
	.dataf(!\cpu|rf|register[31][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~200 .extended_lut = "off";
defparam \cpu|rf|qa[23]~200 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu|rf|qa[23]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N24
cyclonev_lcell_comb \cpu|rf|qa[23]~201 (
// Equation(s):
// \cpu|rf|qa[23]~201_combout  = ( \cpu|rf|qa[23]~199_combout  & ( \cpu|rf|qa[23]~200_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[23]~197_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|qa[23]~198_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|qa[23]~199_combout  & ( \cpu|rf|qa[23]~200_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[23]~197_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[23]~198_combout ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( \cpu|rf|qa[23]~199_combout  & ( !\cpu|rf|qa[23]~200_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[23]~197_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[23]~198_combout ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (!\imem|irom|altsyncram_component|auto_generated|q_a [21])) ) ) ) # 
// ( !\cpu|rf|qa[23]~199_combout  & ( !\cpu|rf|qa[23]~200_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[23]~197_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[23]~198_combout ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|qa[23]~197_combout ),
	.datad(!\cpu|rf|qa[23]~198_combout ),
	.datae(!\cpu|rf|qa[23]~199_combout ),
	.dataf(!\cpu|rf|qa[23]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~201 .extended_lut = "off";
defparam \cpu|rf|qa[23]~201 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|rf|qa[23]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N21
cyclonev_lcell_comb \cpu|rf|qa[23]~202 (
// Equation(s):
// \cpu|rf|qa[23]~202_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[23]~201_combout  ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[23]~201_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[23]~196_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[23]~194_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( 
// !\cpu|rf|qa[23]~201_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[23]~196_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[23]~194_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[23]~194_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|qa[23]~196_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\cpu|rf|qa[23]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~202 .extended_lut = "off";
defparam \cpu|rf|qa[23]~202 .lut_mask = 64'h03F3000003F3FFFF;
defparam \cpu|rf|qa[23]~202 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N51
cyclonev_lcell_comb \cpu|rf|qa[23]~352 (
// Equation(s):
// \cpu|rf|qa[23]~352_combout  = ( \cpu|rf|qa[23]~202_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[23]~193_combout ) ) ) # ( !\cpu|rf|qa[23]~202_combout  & ( (\cpu|rf|qa[23]~193_combout  & \cpu|rf|qa[28]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[23]~193_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|rf|qa[23]~202_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[23]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~352 .extended_lut = "off";
defparam \cpu|rf|qa[23]~352 .lut_mask = 64'h000FFF0F000FFF0F;
defparam \cpu|rf|qa[23]~352 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N36
cyclonev_lcell_comb \cpu|rf|qb[23]~277 (
// Equation(s):
// \cpu|rf|qb[23]~277_combout  = ( \cpu|rf|register[5][23]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[7][23]~q ) ) ) ) # ( !\cpu|rf|register[5][23]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[7][23]~q ) ) ) ) # ( \cpu|rf|register[5][23]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][23]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][23]~q ))) ) ) ) # ( !\cpu|rf|register[5][23]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][23]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][23]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[4][23]~q ),
	.datac(!\cpu|rf|register[6][23]~q ),
	.datad(!\cpu|rf|register[7][23]~q ),
	.datae(!\cpu|rf|register[5][23]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~277 .extended_lut = "off";
defparam \cpu|rf|qb[23]~277 .lut_mask = 64'h272727270055AAFF;
defparam \cpu|rf|qb[23]~277 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N45
cyclonev_lcell_comb \cpu|rf|qb[23]~278 (
// Equation(s):
// \cpu|rf|qb[23]~278_combout  = ( \cpu|rf|register[1][23]~q  & ( \cpu|rf|qb[23]~277_combout  & ( (!\cpu|rf|qb[0]~5_combout ) # ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][23]~q )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][23]~q )))) ) ) ) # 
// ( !\cpu|rf|register[1][23]~q  & ( \cpu|rf|qb[23]~277_combout  & ( (!\cpu|rf|qb[0]~5_combout  & (((!\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][23]~q )) # (\cpu|rf|qb[0]~4_combout  & 
// ((\cpu|rf|register[3][23]~q ))))) ) ) ) # ( \cpu|rf|register[1][23]~q  & ( !\cpu|rf|qb[23]~277_combout  & ( (!\cpu|rf|qb[0]~5_combout  & (((\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][23]~q 
// )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][23]~q ))))) ) ) ) # ( !\cpu|rf|register[1][23]~q  & ( !\cpu|rf|qb[23]~277_combout  & ( (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][23]~q )) # 
// (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][23]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[2][23]~q ),
	.datab(!\cpu|rf|register[3][23]~q ),
	.datac(!\cpu|rf|qb[0]~5_combout ),
	.datad(!\cpu|rf|qb[0]~4_combout ),
	.datae(!\cpu|rf|register[1][23]~q ),
	.dataf(!\cpu|rf|qb[23]~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~278 .extended_lut = "off";
defparam \cpu|rf|qb[23]~278 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu|rf|qb[23]~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N21
cyclonev_lcell_comb \cpu|rf|qb[23]~279 (
// Equation(s):
// \cpu|rf|qb[23]~279_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[24][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[20][23]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[28][23]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[24][23]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[16][23]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[24][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[20][23]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[28][23]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[24][23]~q  & ( (\cpu|rf|register[16][23]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[16][23]~q ),
	.datab(!\cpu|rf|register[28][23]~q ),
	.datac(!\cpu|rf|register[20][23]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[24][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~279 .extended_lut = "off";
defparam \cpu|rf|qb[23]~279 .lut_mask = 64'h55000F3355FF0F33;
defparam \cpu|rf|qb[23]~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N9
cyclonev_lcell_comb \cpu|rf|qb[23]~280 (
// Equation(s):
// \cpu|rf|qb[23]~280_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[29][23]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[25][23]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[21][23]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[17][23]~q  ) ) )

	.dataa(!\cpu|rf|register[17][23]~q ),
	.datab(!\cpu|rf|register[21][23]~q ),
	.datac(!\cpu|rf|register[29][23]~q ),
	.datad(!\cpu|rf|register[25][23]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~280 .extended_lut = "off";
defparam \cpu|rf|qb[23]~280 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|rf|qb[23]~280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N9
cyclonev_lcell_comb \cpu|rf|qb[23]~282 (
// Equation(s):
// \cpu|rf|qb[23]~282_combout  = ( \cpu|rf|register[23][23]~q  & ( \cpu|rf|register[31][23]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[19][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[27][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|rf|register[23][23]~q  & ( \cpu|rf|register[31][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[19][23]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[27][23]~q ))) ) ) ) 
// # ( \cpu|rf|register[23][23]~q  & ( !\cpu|rf|register[31][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[19][23]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[27][23]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\cpu|rf|register[23][23]~q  & ( !\cpu|rf|register[31][23]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[19][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[27][23]~q )))) ) ) )

	.dataa(!\cpu|rf|register[27][23]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[19][23]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|register[23][23]~q ),
	.dataf(!\cpu|rf|register[31][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~282 .extended_lut = "off";
defparam \cpu|rf|qb[23]~282 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \cpu|rf|qb[23]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N15
cyclonev_lcell_comb \cpu|rf|qb[23]~281 (
// Equation(s):
// \cpu|rf|qb[23]~281_combout  = ( \cpu|rf|register[26][23]~q  & ( \cpu|rf|register[22][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[18][23]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[30][23]~q ))) ) ) ) # ( !\cpu|rf|register[26][23]~q  & ( \cpu|rf|register[22][23]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[18][23]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[30][23]~q  & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \cpu|rf|register[26][23]~q  & ( !\cpu|rf|register[22][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18] 
// & \cpu|rf|register[18][23]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[30][23]~q ))) ) ) ) # ( !\cpu|rf|register[26][23]~q  & ( 
// !\cpu|rf|register[22][23]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[18][23]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[30][23]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\cpu|rf|register[30][23]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[18][23]~q ),
	.datae(!\cpu|rf|register[26][23]~q ),
	.dataf(!\cpu|rf|register[22][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~281 .extended_lut = "off";
defparam \cpu|rf|qb[23]~281 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \cpu|rf|qb[23]~281 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N42
cyclonev_lcell_comb \cpu|rf|qb[23]~283 (
// Equation(s):
// \cpu|rf|qb[23]~283_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[23]~281_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[23]~280_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[23]~282_combout ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[23]~281_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// (\cpu|rf|qb[23]~279_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[23]~281_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[23]~280_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[23]~282_combout ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[23]~281_combout  & ( (\cpu|rf|qb[23]~279_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|qb[23]~279_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|qb[23]~280_combout ),
	.datad(!\cpu|rf|qb[23]~282_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|qb[23]~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~283 .extended_lut = "off";
defparam \cpu|rf|qb[23]~283 .lut_mask = 64'h44440C3F77770C3F;
defparam \cpu|rf|qb[23]~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N15
cyclonev_lcell_comb \cpu|rf|qb[23]~276 (
// Equation(s):
// \cpu|rf|qb[23]~276_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[15][23]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[13][23]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[14][23]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[12][23]~q  ) ) )

	.dataa(!\cpu|rf|register[14][23]~q ),
	.datab(!\cpu|rf|register[13][23]~q ),
	.datac(!\cpu|rf|register[15][23]~q ),
	.datad(!\cpu|rf|register[12][23]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~276 .extended_lut = "off";
defparam \cpu|rf|qb[23]~276 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|rf|qb[23]~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N36
cyclonev_lcell_comb \cpu|rf|qb[23]~284 (
// Equation(s):
// \cpu|rf|qb[23]~284_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|qb[23]~276_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[23]~278_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[23]~283_combout )))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|qb[23]~276_combout  
// & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[23]~278_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[23]~283_combout )))) ) ) 
// ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|qb[23]~276_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[23]~278_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[23]~283_combout )))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|qb[23]~276_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] 
// & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[23]~278_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[23]~283_combout )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|qb[23]~278_combout ),
	.datad(!\cpu|rf|qb[23]~283_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|qb[23]~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~284 .extended_lut = "off";
defparam \cpu|rf|qb[23]~284 .lut_mask = 64'h085D085D085D2A7F;
defparam \cpu|rf|qb[23]~284 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N24
cyclonev_lcell_comb \cpu|alu_b|y[23]~27 (
// Equation(s):
// \cpu|alu_b|y[23]~27_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|rf|qb[23]~382_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( \cpu|rf|qb[23]~382_combout  & ( (!\cpu|cu|aluimm~combout ) # (\cpu|alu_b|y[31]~5_combout ) 
// ) ) ) # ( \cpu|rf|Equal1~0_combout  & ( !\cpu|rf|qb[23]~382_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|rf|qb[23]~382_combout  & ( ((\cpu|rf|qb[23]~284_combout  & !\cpu|cu|aluimm~combout )) # 
// (\cpu|alu_b|y[31]~5_combout ) ) ) )

	.dataa(!\cpu|rf|qb[23]~284_combout ),
	.datab(gnd),
	.datac(!\cpu|cu|aluimm~combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|rf|qb[23]~382_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[23]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[23]~27 .extended_lut = "off";
defparam \cpu|alu_b|y[23]~27 .lut_mask = 64'h50FF00FFF0FF00FF;
defparam \cpu|alu_b|y[23]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y30_N50
dffeas \cpu|rf|register[12][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N14
dffeas \cpu|rf|register[15][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N50
dffeas \cpu|rf|register[13][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N38
dffeas \cpu|rf|register[14][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N39
cyclonev_lcell_comb \cpu|rf|qa[22]~134 (
// Equation(s):
// \cpu|rf|qa[22]~134_combout  = ( \cpu|rf|register[14][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[13][22]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[15][22]~q )) ) ) ) # ( !\cpu|rf|register[14][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[13][22]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[15][22]~q )) ) ) ) # ( \cpu|rf|register[14][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[12][22]~q ) ) ) ) # ( !\cpu|rf|register[14][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[12][22]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\cpu|rf|register[12][22]~q ),
	.datab(!\cpu|rf|register[15][22]~q ),
	.datac(!\cpu|rf|register[13][22]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\cpu|rf|register[14][22]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~134 .extended_lut = "off";
defparam \cpu|rf|qa[22]~134 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|rf|qa[22]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N12
cyclonev_lcell_comb \cpu|rf|register[2][22]~feeder (
// Equation(s):
// \cpu|rf|register[2][22]~feeder_combout  = ( \cpu|link|y[22]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[22]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[2][22]~feeder .extended_lut = "off";
defparam \cpu|rf|register[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N14
dffeas \cpu|rf|register[2][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N26
dffeas \cpu|rf|register[3][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N10
dffeas \cpu|rf|register[5][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N59
dffeas \cpu|rf|register[6][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N40
dffeas \cpu|rf|register[4][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N24
cyclonev_lcell_comb \cpu|rf|register[7][22]~feeder (
// Equation(s):
// \cpu|rf|register[7][22]~feeder_combout  = ( \cpu|link|y[22]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[22]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][22]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[7][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N26
dffeas \cpu|rf|register[7][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N33
cyclonev_lcell_comb \cpu|rf|qa[22]~135 (
// Equation(s):
// \cpu|rf|qa[22]~135_combout  = ( \cpu|rf|register[7][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[6][22]~q ) ) ) ) # ( !\cpu|rf|register[7][22]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[6][22]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \cpu|rf|register[7][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][22]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][22]~q )) ) ) ) # ( !\cpu|rf|register[7][22]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][22]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][22]~q )) ) ) )

	.dataa(!\cpu|rf|register[5][22]~q ),
	.datab(!\cpu|rf|register[6][22]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|register[4][22]~q ),
	.datae(!\cpu|rf|register[7][22]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~135 .extended_lut = "off";
defparam \cpu|rf|qa[22]~135 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu|rf|qa[22]~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N59
dffeas \cpu|rf|register[1][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N33
cyclonev_lcell_comb \cpu|rf|qa[22]~136 (
// Equation(s):
// \cpu|rf|qa[22]~136_combout  = ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[1][22]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[2][22]~q )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[3][22]~q ))) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & 
// ( \cpu|rf|register[1][22]~q  & ( (\cpu|rf|qa[22]~135_combout ) # (\cpu|rf|qa[28]~4_combout ) ) ) ) # ( \cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[1][22]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[2][22]~q )) # (\cpu|rf|qa[28]~4_combout  & 
// ((\cpu|rf|register[3][22]~q ))) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[1][22]~q  & ( (!\cpu|rf|qa[28]~4_combout  & \cpu|rf|qa[22]~135_combout ) ) ) )

	.dataa(!\cpu|rf|qa[28]~4_combout ),
	.datab(!\cpu|rf|register[2][22]~q ),
	.datac(!\cpu|rf|register[3][22]~q ),
	.datad(!\cpu|rf|qa[22]~135_combout ),
	.datae(!\cpu|rf|qa[28]~5_combout ),
	.dataf(!\cpu|rf|register[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~136 .extended_lut = "off";
defparam \cpu|rf|qa[22]~136 .lut_mask = 64'h00AA272755FF2727;
defparam \cpu|rf|qa[22]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N38
dffeas \cpu|rf|register[27][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N44
dffeas \cpu|rf|register[23][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N30
cyclonev_lcell_comb \cpu|rf|register[31][22]~feeder (
// Equation(s):
// \cpu|rf|register[31][22]~feeder_combout  = ( \cpu|link|y[22]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[22]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][22]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[31][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N32
dffeas \cpu|rf|register[31][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N2
dffeas \cpu|rf|register[19][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N33
cyclonev_lcell_comb \cpu|rf|qa[22]~140 (
// Equation(s):
// \cpu|rf|qa[22]~140_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][22]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[27][22]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[23][22]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[19][22]~q  ) ) )

	.dataa(!\cpu|rf|register[27][22]~q ),
	.datab(!\cpu|rf|register[23][22]~q ),
	.datac(!\cpu|rf|register[31][22]~q ),
	.datad(!\cpu|rf|register[19][22]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~140 .extended_lut = "off";
defparam \cpu|rf|qa[22]~140 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qa[22]~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N10
dffeas \cpu|rf|register[16][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N47
dffeas \cpu|rf|register[20][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N44
dffeas \cpu|rf|register[28][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N56
dffeas \cpu|rf|register[24][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N57
cyclonev_lcell_comb \cpu|rf|qa[22]~137 (
// Equation(s):
// \cpu|rf|qa[22]~137_combout  = ( \cpu|rf|register[24][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[28][22]~q ) ) ) ) # ( !\cpu|rf|register[24][22]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[28][22]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \cpu|rf|register[24][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][22]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[20][22]~q ))) ) ) ) # ( !\cpu|rf|register[24][22]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][22]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[20][22]~q ))) ) ) )

	.dataa(!\cpu|rf|register[16][22]~q ),
	.datab(!\cpu|rf|register[20][22]~q ),
	.datac(!\cpu|rf|register[28][22]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[24][22]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~137 .extended_lut = "off";
defparam \cpu|rf|qa[22]~137 .lut_mask = 64'h55335533000FFF0F;
defparam \cpu|rf|qa[22]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N32
dffeas \cpu|rf|register[29][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N14
dffeas \cpu|rf|register[25][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N39
cyclonev_lcell_comb \cpu|rf|register[21][22]~feeder (
// Equation(s):
// \cpu|rf|register[21][22]~feeder_combout  = ( \cpu|link|y[22]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[22]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][22]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[21][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y31_N41
dffeas \cpu|rf|register[21][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N57
cyclonev_lcell_comb \cpu|rf|register[17][22]~feeder (
// Equation(s):
// \cpu|rf|register[17][22]~feeder_combout  = \cpu|link|y[22]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[22]~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[17][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[17][22]~feeder .extended_lut = "off";
defparam \cpu|rf|register[17][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[17][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N59
dffeas \cpu|rf|register[17][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N15
cyclonev_lcell_comb \cpu|rf|qa[22]~138 (
// Equation(s):
// \cpu|rf|qa[22]~138_combout  = ( \cpu|rf|register[17][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][22]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][22]~q )) ) ) ) # ( !\cpu|rf|register[17][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[25][22]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][22]~q )) ) ) ) # ( \cpu|rf|register[17][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[21][22]~q ) ) ) ) # ( !\cpu|rf|register[17][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|rf|register[21][22]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[29][22]~q ),
	.datac(!\cpu|rf|register[25][22]~q ),
	.datad(!\cpu|rf|register[21][22]~q ),
	.datae(!\cpu|rf|register[17][22]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~138 .extended_lut = "off";
defparam \cpu|rf|qa[22]~138 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \cpu|rf|qa[22]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y31_N48
cyclonev_lcell_comb \cpu|rf|register[22][22]~feeder (
// Equation(s):
// \cpu|rf|register[22][22]~feeder_combout  = ( \cpu|link|y[22]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[22]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][22]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y31_N50
dffeas \cpu|rf|register[22][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N24
cyclonev_lcell_comb \cpu|rf|register[18][22]~feeder (
// Equation(s):
// \cpu|rf|register[18][22]~feeder_combout  = ( \cpu|link|y[22]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[22]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[18][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[18][22]~feeder .extended_lut = "off";
defparam \cpu|rf|register[18][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[18][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N25
dffeas \cpu|rf|register[18][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N20
dffeas \cpu|rf|register[26][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N35
dffeas \cpu|rf|register[30][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y31_N3
cyclonev_lcell_comb \cpu|rf|qa[22]~139 (
// Equation(s):
// \cpu|rf|qa[22]~139_combout  = ( \cpu|rf|register[30][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[22][22]~q ) ) ) ) # ( !\cpu|rf|register[30][22]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\cpu|rf|register[22][22]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \cpu|rf|register[30][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][22]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][22]~q ))) ) ) ) # ( !\cpu|rf|register[30][22]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][22]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][22]~q ))) ) ) )

	.dataa(!\cpu|rf|register[22][22]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[18][22]~q ),
	.datad(!\cpu|rf|register[26][22]~q ),
	.datae(!\cpu|rf|register[30][22]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~139 .extended_lut = "off";
defparam \cpu|rf|qa[22]~139 .lut_mask = 64'h0C3F0C3F44447777;
defparam \cpu|rf|qa[22]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N33
cyclonev_lcell_comb \cpu|rf|qa[22]~141 (
// Equation(s):
// \cpu|rf|qa[22]~141_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[22]~139_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[22]~138_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[22]~140_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[22]~139_combout  & ( (\cpu|rf|qa[22]~137_combout ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[22]~139_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[22]~138_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[22]~140_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[22]~139_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|qa[22]~137_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|qa[22]~140_combout ),
	.datac(!\cpu|rf|qa[22]~137_combout ),
	.datad(!\cpu|rf|qa[22]~138_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|qa[22]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~141 .extended_lut = "off";
defparam \cpu|rf|qa[22]~141 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \cpu|rf|qa[22]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N0
cyclonev_lcell_comb \cpu|rf|qa[22]~142 (
// Equation(s):
// \cpu|rf|qa[22]~142_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[22]~141_combout  ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[22]~141_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[22]~136_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[22]~134_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( 
// !\cpu|rf|qa[22]~141_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[22]~136_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[22]~134_combout )) ) ) )

	.dataa(!\cpu|rf|qa[22]~134_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|qa[22]~136_combout ),
	.datad(gnd),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\cpu|rf|qa[22]~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~142 .extended_lut = "off";
defparam \cpu|rf|qa[22]~142 .lut_mask = 64'h1D1D00001D1DFFFF;
defparam \cpu|rf|qa[22]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N0
cyclonev_lcell_comb \cpu|rf|register[10][22]~feeder (
// Equation(s):
// \cpu|rf|register[10][22]~feeder_combout  = ( \cpu|link|y[22]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[22]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[10][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[10][22]~feeder .extended_lut = "off";
defparam \cpu|rf|register[10][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[10][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N2
dffeas \cpu|rf|register[10][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N2
dffeas \cpu|rf|register[9][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N26
dffeas \cpu|rf|register[8][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N51
cyclonev_lcell_comb \cpu|rf|qa[22]~133 (
// Equation(s):
// \cpu|rf|qa[22]~133_combout  = ( \cpu|rf|register[9][22]~q  & ( \cpu|rf|register[8][22]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[10][22]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[11][22]~q )))) ) ) ) # ( !\cpu|rf|register[9][22]~q  & ( \cpu|rf|register[8][22]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[10][22]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[11][22]~q ))))) ) ) ) # ( \cpu|rf|register[9][22]~q  & ( !\cpu|rf|register[8][22]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[10][22]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[11][22]~q ))))) ) ) ) # ( !\cpu|rf|register[9][22]~q  & ( !\cpu|rf|register[8][22]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[10][22]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[11][22]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[10][22]~q ),
	.datab(!\cpu|rf|register[11][22]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|register[9][22]~q ),
	.dataf(!\cpu|rf|register[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~133 .extended_lut = "off";
defparam \cpu|rf|qa[22]~133 .lut_mask = 64'h050305F3F503F5F3;
defparam \cpu|rf|qa[22]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N36
cyclonev_lcell_comb \cpu|alu_a|y[22]~22 (
// Equation(s):
// \cpu|alu_a|y[22]~22_combout  = ( \cpu|rf|qa[28]~0_combout  & ( (\cpu|rf|qa[22]~133_combout  & \cpu|alu_a|y[1]~3_combout ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( (\cpu|rf|qa[22]~142_combout  & \cpu|alu_a|y[1]~3_combout ) ) )

	.dataa(!\cpu|rf|qa[22]~142_combout ),
	.datab(!\cpu|rf|qa[22]~133_combout ),
	.datac(gnd),
	.datad(!\cpu|alu_a|y[1]~3_combout ),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[22]~22 .extended_lut = "off";
defparam \cpu|alu_a|y[22]~22 .lut_mask = 64'h0055003300550033;
defparam \cpu|alu_a|y[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N57
cyclonev_lcell_comb \cpu|rf|qa[22]~348 (
// Equation(s):
// \cpu|rf|qa[22]~348_combout  = ( \cpu|rf|qa[22]~142_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[22]~133_combout ) ) ) # ( !\cpu|rf|qa[22]~142_combout  & ( (\cpu|rf|qa[28]~0_combout  & \cpu|rf|qa[22]~133_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[22]~133_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qa[22]~142_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[22]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~348 .extended_lut = "off";
defparam \cpu|rf|qa[22]~348 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \cpu|rf|qa[22]~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N27
cyclonev_lcell_comb \cpu|rf|register[9][21]~feeder (
// Equation(s):
// \cpu|rf|register[9][21]~feeder_combout  = \cpu|link|y[21]~46_combout 

	.dataa(!\cpu|link|y[21]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[9][21]~feeder .extended_lut = "off";
defparam \cpu|rf|register[9][21]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y27_N29
dffeas \cpu|rf|register[9][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N8
dffeas \cpu|rf|register[10][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N6
cyclonev_lcell_comb \cpu|rf|register[11][21]~feeder (
// Equation(s):
// \cpu|rf|register[11][21]~feeder_combout  = \cpu|link|y[21]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[21]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[11][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[11][21]~feeder .extended_lut = "off";
defparam \cpu|rf|register[11][21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[11][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y27_N8
dffeas \cpu|rf|register[11][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N15
cyclonev_lcell_comb \cpu|rf|qa[21]~143 (
// Equation(s):
// \cpu|rf|qa[21]~143_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][21]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][21]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][21]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][21]~q  ) ) )

	.dataa(!\cpu|rf|register[9][21]~q ),
	.datab(!\cpu|rf|register[10][21]~q ),
	.datac(!\cpu|rf|register[11][21]~q ),
	.datad(!\cpu|rf|register[8][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~143 .extended_lut = "off";
defparam \cpu|rf|qa[21]~143 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|rf|qa[21]~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N20
dffeas \cpu|rf|register[14][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N41
dffeas \cpu|rf|register[13][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N44
dffeas \cpu|rf|register[15][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N44
dffeas \cpu|rf|register[12][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N21
cyclonev_lcell_comb \cpu|rf|qa[21]~144 (
// Equation(s):
// \cpu|rf|qa[21]~144_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[12][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[13][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[15][21]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[12][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # 
// (\cpu|rf|register[14][21]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[12][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[13][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[15][21]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[12][21]~q  & ( (\cpu|rf|register[14][21]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\cpu|rf|register[14][21]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|register[13][21]~q ),
	.datad(!\cpu|rf|register[15][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~144 .extended_lut = "off";
defparam \cpu|rf|qa[21]~144 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \cpu|rf|qa[21]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N32
dffeas \cpu|rf|register[3][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N17
dffeas \cpu|rf|register[4][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N14
dffeas \cpu|rf|register[6][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N38
dffeas \cpu|rf|register[5][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N26
dffeas \cpu|rf|register[7][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N15
cyclonev_lcell_comb \cpu|rf|qa[21]~145 (
// Equation(s):
// \cpu|rf|qa[21]~145_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[7][21]~q  & ( (\cpu|rf|register[5][21]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[7][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][21]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[6][21]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[7][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[5][21]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[7][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][21]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[6][21]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][21]~q ),
	.datab(!\cpu|rf|register[6][21]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|register[5][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~145 .extended_lut = "off";
defparam \cpu|rf|qa[21]~145 .lut_mask = 64'h535300F053530FFF;
defparam \cpu|rf|qa[21]~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N32
dffeas \cpu|rf|register[2][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N47
dffeas \cpu|rf|register[1][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N33
cyclonev_lcell_comb \cpu|rf|qa[21]~146 (
// Equation(s):
// \cpu|rf|qa[21]~146_combout  = ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|register[3][21]~q  ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|register[1][21]~q  ) ) ) # ( \cpu|rf|qa[28]~5_combout  & 
// ( !\cpu|rf|qa[28]~4_combout  & ( \cpu|rf|register[2][21]~q  ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[21]~145_combout  ) ) )

	.dataa(!\cpu|rf|register[3][21]~q ),
	.datab(!\cpu|rf|qa[21]~145_combout ),
	.datac(!\cpu|rf|register[2][21]~q ),
	.datad(!\cpu|rf|register[1][21]~q ),
	.datae(!\cpu|rf|qa[28]~5_combout ),
	.dataf(!\cpu|rf|qa[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~146 .extended_lut = "off";
defparam \cpu|rf|qa[21]~146 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|rf|qa[21]~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N8
dffeas \cpu|rf|register[23][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N14
dffeas \cpu|rf|register[27][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N56
dffeas \cpu|rf|register[19][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N32
dffeas \cpu|rf|register[31][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N9
cyclonev_lcell_comb \cpu|rf|qa[21]~150 (
// Equation(s):
// \cpu|rf|qa[21]~150_combout  = ( \cpu|rf|register[19][21]~q  & ( \cpu|rf|register[31][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[23][21]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[27][21]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\cpu|rf|register[19][21]~q  & ( \cpu|rf|register[31][21]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[23][21]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [23]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[27][21]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \cpu|rf|register[19][21]~q  & ( !\cpu|rf|register[31][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a 
// [23])) # (\cpu|rf|register[23][21]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[27][21]~q )))) ) ) ) # ( !\cpu|rf|register[19][21]~q  & ( 
// !\cpu|rf|register[31][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[23][21]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [23]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[27][21]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[23][21]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[27][21]~q ),
	.datae(!\cpu|rf|register[19][21]~q ),
	.dataf(!\cpu|rf|register[31][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~150 .extended_lut = "off";
defparam \cpu|rf|qa[21]~150 .lut_mask = 64'h0252A2F20757A7F7;
defparam \cpu|rf|qa[21]~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N20
dffeas \cpu|rf|register[28][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N38
dffeas \cpu|rf|register[20][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N14
dffeas \cpu|rf|register[16][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N56
dffeas \cpu|rf|register[24][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N57
cyclonev_lcell_comb \cpu|rf|qa[21]~147 (
// Equation(s):
// \cpu|rf|qa[21]~147_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[28][21]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[20][21]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[24][21]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[16][21]~q  ) ) )

	.dataa(!\cpu|rf|register[28][21]~q ),
	.datab(!\cpu|rf|register[20][21]~q ),
	.datac(!\cpu|rf|register[16][21]~q ),
	.datad(!\cpu|rf|register[24][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~147 .extended_lut = "off";
defparam \cpu|rf|qa[21]~147 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|rf|qa[21]~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y32_N56
dffeas \cpu|rf|register[21][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N8
dffeas \cpu|rf|register[29][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N14
dffeas \cpu|rf|register[25][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N32
dffeas \cpu|rf|register[17][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y32_N33
cyclonev_lcell_comb \cpu|rf|qa[21]~148 (
// Equation(s):
// \cpu|rf|qa[21]~148_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[29][21]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][21]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[25][21]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[17][21]~q  ) ) )

	.dataa(!\cpu|rf|register[21][21]~q ),
	.datab(!\cpu|rf|register[29][21]~q ),
	.datac(!\cpu|rf|register[25][21]~q ),
	.datad(!\cpu|rf|register[17][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~148 .extended_lut = "off";
defparam \cpu|rf|qa[21]~148 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|rf|qa[21]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N38
dffeas \cpu|rf|register[30][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \cpu|rf|register[22][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N44
dffeas \cpu|rf|register[26][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N53
dffeas \cpu|rf|register[18][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N45
cyclonev_lcell_comb \cpu|rf|qa[21]~149 (
// Equation(s):
// \cpu|rf|qa[21]~149_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[30][21]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[22][21]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[26][21]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[18][21]~q  ) ) )

	.dataa(!\cpu|rf|register[30][21]~q ),
	.datab(!\cpu|rf|register[22][21]~q ),
	.datac(!\cpu|rf|register[26][21]~q ),
	.datad(!\cpu|rf|register[18][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~149 .extended_lut = "off";
defparam \cpu|rf|qa[21]~149 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qa[21]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N15
cyclonev_lcell_comb \cpu|rf|qa[21]~151 (
// Equation(s):
// \cpu|rf|qa[21]~151_combout  = ( \cpu|rf|qa[21]~149_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[21]~150_combout ) ) ) ) # ( !\cpu|rf|qa[21]~149_combout  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[21]~150_combout ) ) ) ) # ( \cpu|rf|qa[21]~149_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[21]~147_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[21]~148_combout ))) ) ) ) # ( !\cpu|rf|qa[21]~149_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[21]~147_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[21]~148_combout ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|qa[21]~150_combout ),
	.datac(!\cpu|rf|qa[21]~147_combout ),
	.datad(!\cpu|rf|qa[21]~148_combout ),
	.datae(!\cpu|rf|qa[21]~149_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~151 .extended_lut = "off";
defparam \cpu|rf|qa[21]~151 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu|rf|qa[21]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N42
cyclonev_lcell_comb \cpu|rf|qa[21]~152 (
// Equation(s):
// \cpu|rf|qa[21]~152_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[21]~151_combout  & ( (\cpu|rf|qa[21]~144_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[21]~151_combout  & ( (\cpu|rf|qa[21]~146_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// !\cpu|rf|qa[21]~151_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & \cpu|rf|qa[21]~144_combout ) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|qa[21]~151_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & \cpu|rf|qa[21]~146_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\cpu|rf|qa[21]~144_combout ),
	.datad(!\cpu|rf|qa[21]~146_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|qa[21]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~152 .extended_lut = "off";
defparam \cpu|rf|qa[21]~152 .lut_mask = 64'h00CC0C0C33FF3F3F;
defparam \cpu|rf|qa[21]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N48
cyclonev_lcell_comb \cpu|rf|qa[21]~349 (
// Equation(s):
// \cpu|rf|qa[21]~349_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[21]~143_combout  ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[21]~152_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[21]~143_combout ),
	.datad(!\cpu|rf|qa[21]~152_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[28]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[21]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~349 .extended_lut = "off";
defparam \cpu|rf|qa[21]~349 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|rf|qa[21]~349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y27_N23
dffeas \cpu|rf|register[10][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N38
dffeas \cpu|rf|register[9][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N50
dffeas \cpu|rf|register[11][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N51
cyclonev_lcell_comb \cpu|rf|qb[20]~227 (
// Equation(s):
// \cpu|rf|qb[20]~227_combout  = ( \cpu|rf|register[9][20]~q  & ( \cpu|rf|register[11][20]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[10][20]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\cpu|rf|register[9][20]~q  & ( \cpu|rf|register[11][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][20]~q  
// & (!\imem|irom|altsyncram_component|auto_generated|q_a [16]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[10][20]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \cpu|rf|register[9][20]~q  
// & ( !\cpu|rf|register[11][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[8][20]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|register[10][20]~q )))) ) ) ) # ( !\cpu|rf|register[9][20]~q  & ( !\cpu|rf|register[11][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][20]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[8][20]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|register[10][20]~q ),
	.datae(!\cpu|rf|register[9][20]~q ),
	.dataf(!\cpu|rf|register[11][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~227 .extended_lut = "off";
defparam \cpu|rf|qb[20]~227 .lut_mask = 64'h40704C7C43734F7F;
defparam \cpu|rf|qb[20]~227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N50
dffeas \cpu|rf|register[3][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N50
dffeas \cpu|rf|register[2][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N23
dffeas \cpu|rf|register[4][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N38
dffeas \cpu|rf|register[7][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N26
dffeas \cpu|rf|register[6][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N55
dffeas \cpu|rf|register[5][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N24
cyclonev_lcell_comb \cpu|rf|qb[20]~229 (
// Equation(s):
// \cpu|rf|qb[20]~229_combout  = ( \cpu|rf|register[5][20]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[7][20]~q ) ) ) ) # ( !\cpu|rf|register[5][20]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[7][20]~q ) ) ) ) # ( \cpu|rf|register[5][20]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][20]~q ))) ) ) ) # ( !\cpu|rf|register[5][20]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][20]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][20]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[7][20]~q ),
	.datad(!\cpu|rf|register[6][20]~q ),
	.datae(!\cpu|rf|register[5][20]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~229 .extended_lut = "off";
defparam \cpu|rf|qb[20]~229 .lut_mask = 64'h447744770303CFCF;
defparam \cpu|rf|qb[20]~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N35
dffeas \cpu|rf|register[1][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N51
cyclonev_lcell_comb \cpu|rf|qb[20]~230 (
// Equation(s):
// \cpu|rf|qb[20]~230_combout  = ( \cpu|rf|register[1][20]~q  & ( \cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][20]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][20]~q )) ) ) ) # ( !\cpu|rf|register[1][20]~q  & ( 
// \cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][20]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][20]~q )) ) ) ) # ( \cpu|rf|register[1][20]~q  & ( !\cpu|rf|qb[0]~5_combout  & ( (\cpu|rf|qb[20]~229_combout ) # 
// (\cpu|rf|qb[0]~4_combout ) ) ) ) # ( !\cpu|rf|register[1][20]~q  & ( !\cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & \cpu|rf|qb[20]~229_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][20]~q ),
	.datab(!\cpu|rf|qb[0]~4_combout ),
	.datac(!\cpu|rf|register[2][20]~q ),
	.datad(!\cpu|rf|qb[20]~229_combout ),
	.datae(!\cpu|rf|register[1][20]~q ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~230 .extended_lut = "off";
defparam \cpu|rf|qb[20]~230 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu|rf|qb[20]~230 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N54
cyclonev_lcell_comb \cpu|rf|register[15][20]~feeder (
// Equation(s):
// \cpu|rf|register[15][20]~feeder_combout  = ( \cpu|link|y[20]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[20]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[15][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[15][20]~feeder .extended_lut = "off";
defparam \cpu|rf|register[15][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[15][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N56
dffeas \cpu|rf|register[15][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[15][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N15
cyclonev_lcell_comb \cpu|rf|register[12][20]~feeder (
// Equation(s):
// \cpu|rf|register[12][20]~feeder_combout  = ( \cpu|link|y[20]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[20]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[12][20]~feeder .extended_lut = "off";
defparam \cpu|rf|register[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N17
dffeas \cpu|rf|register[12][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N55
dffeas \cpu|rf|register[13][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N38
dffeas \cpu|rf|register[14][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N51
cyclonev_lcell_comb \cpu|rf|qb[20]~228 (
// Equation(s):
// \cpu|rf|qb[20]~228_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[15][20]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[14][20]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][20]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[12][20]~q  ) ) )

	.dataa(!\cpu|rf|register[15][20]~q ),
	.datab(!\cpu|rf|register[12][20]~q ),
	.datac(!\cpu|rf|register[13][20]~q ),
	.datad(!\cpu|rf|register[14][20]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~228 .extended_lut = "off";
defparam \cpu|rf|qb[20]~228 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|rf|qb[20]~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N48
cyclonev_lcell_comb \cpu|rf|register[27][20]~feeder (
// Equation(s):
// \cpu|rf|register[27][20]~feeder_combout  = \cpu|link|y[20]~54_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[20]~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[27][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[27][20]~feeder .extended_lut = "off";
defparam \cpu|rf|register[27][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[27][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N50
dffeas \cpu|rf|register[27][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[27][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N14
dffeas \cpu|rf|register[31][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N9
cyclonev_lcell_comb \cpu|rf|register[19][20]~feeder (
// Equation(s):
// \cpu|rf|register[19][20]~feeder_combout  = \cpu|link|y[20]~54_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[20]~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][20]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \cpu|rf|register[19][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N50
dffeas \cpu|rf|register[23][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N15
cyclonev_lcell_comb \cpu|rf|qb[20]~234 (
// Equation(s):
// \cpu|rf|qb[20]~234_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[23][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[27][20]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[31][20]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[23][20]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # 
// (\cpu|rf|register[19][20]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[23][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[27][20]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[31][20]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[23][20]~q  & ( (\cpu|rf|register[19][20]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[27][20]~q ),
	.datab(!\cpu|rf|register[31][20]~q ),
	.datac(!\cpu|rf|register[19][20]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[23][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~234 .extended_lut = "off";
defparam \cpu|rf|qb[20]~234 .lut_mask = 64'h0F0055330FFF5533;
defparam \cpu|rf|qb[20]~234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N38
dffeas \cpu|rf|register[30][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N44
dffeas \cpu|rf|register[18][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y31_N36
cyclonev_lcell_comb \cpu|rf|register[26][20]~feeder (
// Equation(s):
// \cpu|rf|register[26][20]~feeder_combout  = \cpu|link|y[20]~54_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[20]~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[26][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[26][20]~feeder .extended_lut = "off";
defparam \cpu|rf|register[26][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[26][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y31_N38
dffeas \cpu|rf|register[26][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[26][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y31_N30
cyclonev_lcell_comb \cpu|rf|register[22][20]~feeder (
// Equation(s):
// \cpu|rf|register[22][20]~feeder_combout  = \cpu|link|y[20]~54_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[20]~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][20]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[22][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y31_N32
dffeas \cpu|rf|register[22][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N39
cyclonev_lcell_comb \cpu|rf|qb[20]~233 (
// Equation(s):
// \cpu|rf|qb[20]~233_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[30][20]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][20]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[22][20]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[18][20]~q  ) ) )

	.dataa(!\cpu|rf|register[30][20]~q ),
	.datab(!\cpu|rf|register[18][20]~q ),
	.datac(!\cpu|rf|register[26][20]~q ),
	.datad(!\cpu|rf|register[22][20]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~233 .extended_lut = "off";
defparam \cpu|rf|qb[20]~233 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|rf|qb[20]~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N2
dffeas \cpu|rf|register[25][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N24
cyclonev_lcell_comb \cpu|rf|register[21][20]~feeder (
// Equation(s):
// \cpu|rf|register[21][20]~feeder_combout  = \cpu|link|y[20]~54_combout 

	.dataa(!\cpu|link|y[20]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][20]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][20]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[21][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y31_N26
dffeas \cpu|rf|register[21][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N38
dffeas \cpu|rf|register[29][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N56
dffeas \cpu|rf|register[17][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N39
cyclonev_lcell_comb \cpu|rf|qb[20]~232 (
// Equation(s):
// \cpu|rf|qb[20]~232_combout  = ( \cpu|rf|register[17][20]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[21][20]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[29][20]~q ))) ) ) ) # ( !\cpu|rf|register[17][20]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[21][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[29][20]~q ))) ) ) ) # ( \cpu|rf|register[17][20]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[25][20]~q ) ) ) ) # ( !\cpu|rf|register[17][20]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\cpu|rf|register[25][20]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[25][20]~q ),
	.datab(!\cpu|rf|register[21][20]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[29][20]~q ),
	.datae(!\cpu|rf|register[17][20]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~232 .extended_lut = "off";
defparam \cpu|rf|qb[20]~232 .lut_mask = 64'h0505F5F5303F303F;
defparam \cpu|rf|qb[20]~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y28_N2
dffeas \cpu|rf|register[24][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N31
dffeas \cpu|rf|register[16][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N44
dffeas \cpu|rf|register[20][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N20
dffeas \cpu|rf|register[28][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~54_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N21
cyclonev_lcell_comb \cpu|rf|qb[20]~231 (
// Equation(s):
// \cpu|rf|qb[20]~231_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[28][20]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][20]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[20][20]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][20]~q  ) ) )

	.dataa(!\cpu|rf|register[24][20]~q ),
	.datab(!\cpu|rf|register[16][20]~q ),
	.datac(!\cpu|rf|register[20][20]~q ),
	.datad(!\cpu|rf|register[28][20]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~231 .extended_lut = "off";
defparam \cpu|rf|qb[20]~231 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|rf|qb[20]~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N54
cyclonev_lcell_comb \cpu|rf|qb[20]~235 (
// Equation(s):
// \cpu|rf|qb[20]~235_combout  = ( \cpu|rf|qb[20]~231_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[20]~232_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[20]~234_combout )) ) ) ) # ( !\cpu|rf|qb[20]~231_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|qb[20]~232_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[20]~234_combout )) ) ) ) # ( \cpu|rf|qb[20]~231_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[20]~233_combout ) ) ) ) # ( !\cpu|rf|qb[20]~231_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// \cpu|rf|qb[20]~233_combout ) ) ) )

	.dataa(!\cpu|rf|qb[20]~234_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|qb[20]~233_combout ),
	.datad(!\cpu|rf|qb[20]~232_combout ),
	.datae(!\cpu|rf|qb[20]~231_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~235 .extended_lut = "off";
defparam \cpu|rf|qb[20]~235 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \cpu|rf|qb[20]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N33
cyclonev_lcell_comb \cpu|rf|qb[20]~236 (
// Equation(s):
// \cpu|rf|qb[20]~236_combout  = ( \cpu|rf|qb[20]~235_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] ) ) # ( \cpu|rf|qb[20]~235_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[20]~230_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[20]~228_combout ))) ) ) ) # ( !\cpu|rf|qb[20]~235_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[20]~230_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[20]~228_combout ))) ) ) )

	.dataa(!\cpu|rf|qb[20]~230_combout ),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|qb[20]~228_combout ),
	.datae(!\cpu|rf|qb[20]~235_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~236 .extended_lut = "off";
defparam \cpu|rf|qb[20]~236 .lut_mask = 64'h505F505F0000FFFF;
defparam \cpu|rf|qb[20]~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N42
cyclonev_lcell_comb \cpu|alu_b|y[20]~23 (
// Equation(s):
// \cpu|alu_b|y[20]~23_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[20]~236_combout  & ( ((!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[20]~236_combout  & ( 
// ((\cpu|rf|qb[20]~227_combout  & (!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( \cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|qb[20]~236_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) ) # ( 
// !\cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|qb[20]~236_combout  & ( ((\cpu|rf|qb[20]~227_combout  & (!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) ) )

	.dataa(!\cpu|rf|qb[20]~227_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|cu|aluimm~combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\cpu|rf|qb[20]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[20]~23 .extended_lut = "off";
defparam \cpu|alu_b|y[20]~23 .lut_mask = 64'h733333337333F333;
defparam \cpu|alu_b|y[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N45
cyclonev_lcell_comb \cpu|rf|qb[16]~81 (
// Equation(s):
// \cpu|rf|qb[16]~81_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[27][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[23][16]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[31][16]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[27][16]~q  & ( (\cpu|rf|register[19][16]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[27][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[23][16]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[31][16]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[27][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|register[19][16]~q ) ) ) )

	.dataa(!\cpu|rf|register[31][16]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[23][16]~q ),
	.datad(!\cpu|rf|register[19][16]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[27][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~81 .extended_lut = "off";
defparam \cpu|rf|qb[16]~81 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \cpu|rf|qb[16]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N33
cyclonev_lcell_comb \cpu|rf|qb[16]~80 (
// Equation(s):
// \cpu|rf|qb[16]~80_combout  = ( \cpu|rf|register[30][16]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[26][16]~q ) ) ) ) # ( !\cpu|rf|register[30][16]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[26][16]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \cpu|rf|register[30][16]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[18][16]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[22][16]~q )) ) ) ) # ( !\cpu|rf|register[30][16]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[18][16]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[22][16]~q )) ) ) )

	.dataa(!\cpu|rf|register[26][16]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[22][16]~q ),
	.datad(!\cpu|rf|register[18][16]~q ),
	.datae(!\cpu|rf|register[30][16]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~80 .extended_lut = "off";
defparam \cpu|rf|qb[16]~80 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu|rf|qb[16]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N6
cyclonev_lcell_comb \cpu|rf|qb[16]~79 (
// Equation(s):
// \cpu|rf|qb[16]~79_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[25][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][16]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][16]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[25][16]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[17][16]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[25][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][16]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][16]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[25][16]~q  & ( (\cpu|rf|register[17][16]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[17][16]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[29][16]~q ),
	.datad(!\cpu|rf|register[21][16]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[25][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~79 .extended_lut = "off";
defparam \cpu|rf|qb[16]~79 .lut_mask = 64'h444403CF777703CF;
defparam \cpu|rf|qb[16]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N21
cyclonev_lcell_comb \cpu|rf|qb[16]~78 (
// Equation(s):
// \cpu|rf|qb[16]~78_combout  = ( \cpu|rf|register[20][16]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[24][16]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][16]~q )) ) ) ) # ( !\cpu|rf|register[20][16]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[24][16]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][16]~q )) ) ) ) # ( \cpu|rf|register[20][16]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[16][16]~q ) ) ) ) # ( !\cpu|rf|register[20][16]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[16][16]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[16][16]~q ),
	.datab(!\cpu|rf|register[28][16]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[24][16]~q ),
	.datae(!\cpu|rf|register[20][16]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~78 .extended_lut = "off";
defparam \cpu|rf|qb[16]~78 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|rf|qb[16]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N12
cyclonev_lcell_comb \cpu|rf|qb[16]~82 (
// Equation(s):
// \cpu|rf|qb[16]~82_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[16]~78_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[16]~80_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[16]~81_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[16]~78_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # 
// (\cpu|rf|qb[16]~79_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[16]~78_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[16]~80_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[16]~81_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[16]~78_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|qb[16]~79_combout ) ) ) )

	.dataa(!\cpu|rf|qb[16]~81_combout ),
	.datab(!\cpu|rf|qb[16]~80_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|qb[16]~79_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[16]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~82 .extended_lut = "off";
defparam \cpu|rf|qb[16]~82 .lut_mask = 64'h000F3535F0FF3535;
defparam \cpu|rf|qb[16]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N21
cyclonev_lcell_comb \cpu|rf|qb[16]~75 (
// Equation(s):
// \cpu|rf|qb[16]~75_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[15][16]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[14][16]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][16]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[12][16]~q  ) ) )

	.dataa(!\cpu|rf|register[13][16]~q ),
	.datab(!\cpu|rf|register[15][16]~q ),
	.datac(!\cpu|rf|register[12][16]~q ),
	.datad(!\cpu|rf|register[14][16]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~75 .extended_lut = "off";
defparam \cpu|rf|qb[16]~75 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|rf|qb[16]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N57
cyclonev_lcell_comb \cpu|rf|qb[16]~76 (
// Equation(s):
// \cpu|rf|qb[16]~76_combout  = ( \cpu|rf|register[4][16]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][16]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][16]~q ))) ) ) ) # ( !\cpu|rf|register[4][16]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[6][16]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][16]~q ))) ) ) ) # ( \cpu|rf|register[4][16]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[5][16]~q ) ) ) ) # ( !\cpu|rf|register[4][16]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\cpu|rf|register[5][16]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[6][16]~q ),
	.datab(!\cpu|rf|register[5][16]~q ),
	.datac(!\cpu|rf|register[7][16]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[4][16]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~76 .extended_lut = "off";
defparam \cpu|rf|qb[16]~76 .lut_mask = 64'h0033FF33550F550F;
defparam \cpu|rf|qb[16]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N21
cyclonev_lcell_comb \cpu|rf|qb[16]~77 (
// Equation(s):
// \cpu|rf|qb[16]~77_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[3][16]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[2][16]~q  ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( 
// !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[1][16]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|qb[16]~76_combout  ) ) )

	.dataa(!\cpu|rf|register[3][16]~q ),
	.datab(!\cpu|rf|qb[16]~76_combout ),
	.datac(!\cpu|rf|register[1][16]~q ),
	.datad(!\cpu|rf|register[2][16]~q ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~77 .extended_lut = "off";
defparam \cpu|rf|qb[16]~77 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|rf|qb[16]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N48
cyclonev_lcell_comb \cpu|rf|qb[16]~83 (
// Equation(s):
// \cpu|rf|qb[16]~83_combout  = ( \cpu|rf|qb[16]~77_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|qb[16]~75_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[16]~82_combout )) ) ) # ( !\cpu|rf|qb[16]~77_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|qb[16]~75_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[16]~82_combout )) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\cpu|rf|qb[16]~82_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|qb[16]~75_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[16]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~83 .extended_lut = "off";
defparam \cpu|rf|qb[16]~83 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \cpu|rf|qb[16]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N51
cyclonev_lcell_comb \cpu|rf|qb[16]~84 (
// Equation(s):
// \cpu|rf|qb[16]~84_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[16]~83_combout  ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[16]~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[16]~74_combout ),
	.datad(!\cpu|rf|qb[16]~83_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~84 .extended_lut = "off";
defparam \cpu|rf|qb[16]~84 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|rf|qb[16]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N15
cyclonev_lcell_comb \cpu|rf|register[8][18]~feeder (
// Equation(s):
// \cpu|rf|register[8][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[8][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \cpu|rf|register[8][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N57
cyclonev_lcell_comb \cpu|rf|register[11][18]~feeder (
// Equation(s):
// \cpu|rf|register[11][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[11][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[11][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[11][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[11][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N59
dffeas \cpu|rf|register[11][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[11][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \cpu|rf|register[9][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N27
cyclonev_lcell_comb \cpu|rf|qb[18]~85 (
// Equation(s):
// \cpu|rf|qb[18]~85_combout  = ( \cpu|rf|register[11][18]~q  & ( \cpu|rf|register[9][18]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[10][18]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\cpu|rf|register[11][18]~q  & ( \cpu|rf|register[9][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[8][18]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|register[10][18]~q )))) ) ) ) 
// # ( \cpu|rf|register[11][18]~q  & ( !\cpu|rf|register[9][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][18]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[10][18]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\cpu|rf|register[11][18]~q  & ( !\cpu|rf|register[9][18]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][18]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[8][18]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|register[10][18]~q ),
	.datae(!\cpu|rf|register[11][18]~q ),
	.dataf(!\cpu|rf|register[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~85 .extended_lut = "off";
defparam \cpu|rf|qb[18]~85 .lut_mask = 64'h207025752A7A2F7F;
defparam \cpu|rf|qb[18]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N54
cyclonev_lcell_comb \cpu|rf|register[23][18]~feeder (
// Equation(s):
// \cpu|rf|register[23][18]~feeder_combout  = \cpu|link|y[18]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[18]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[23][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[23][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[23][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[23][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N56
dffeas \cpu|rf|register[23][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[23][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N38
dffeas \cpu|rf|register[31][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|link|y[18]~90_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N39
cyclonev_lcell_comb \cpu|rf|register[27][18]~feeder (
// Equation(s):
// \cpu|rf|register[27][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[27][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[27][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[27][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[27][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N41
dffeas \cpu|rf|register[27][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[27][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N6
cyclonev_lcell_comb \cpu|rf|register[19][18]~feeder (
// Equation(s):
// \cpu|rf|register[19][18]~feeder_combout  = \cpu|link|y[18]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[18]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[19][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N7
dffeas \cpu|rf|register[19][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N51
cyclonev_lcell_comb \cpu|rf|qb[18]~92 (
// Equation(s):
// \cpu|rf|qb[18]~92_combout  = ( \cpu|rf|register[19][18]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[27][18]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[31][18]~q )) ) ) ) # ( !\cpu|rf|register[19][18]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[27][18]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[31][18]~q )) ) ) ) # ( \cpu|rf|register[19][18]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[23][18]~q ) ) ) ) # ( !\cpu|rf|register[19][18]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[23][18]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[23][18]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[31][18]~q ),
	.datad(!\cpu|rf|register[27][18]~q ),
	.datae(!\cpu|rf|register[19][18]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~92 .extended_lut = "off";
defparam \cpu|rf|qb[18]~92 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \cpu|rf|qb[18]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N2
dffeas \cpu|rf|register[30][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N44
dffeas \cpu|rf|register[26][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N28
dffeas \cpu|rf|register[22][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N58
dffeas \cpu|rf|register[18][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N45
cyclonev_lcell_comb \cpu|rf|qb[18]~91 (
// Equation(s):
// \cpu|rf|qb[18]~91_combout  = ( \cpu|rf|register[22][18]~q  & ( \cpu|rf|register[18][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[26][18]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][18]~q ))) ) ) ) # ( !\cpu|rf|register[22][18]~q  & ( \cpu|rf|register[18][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[26][18]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][18]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) ) 
// # ( \cpu|rf|register[22][18]~q  & ( !\cpu|rf|register[18][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[26][18]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[30][18]~q ))) ) ) ) # ( !\cpu|rf|register[22][18]~q  & ( !\cpu|rf|register[18][18]~q  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[26][18]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][18]~q )))) ) ) )

	.dataa(!\cpu|rf|register[30][18]~q ),
	.datab(!\cpu|rf|register[26][18]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[22][18]~q ),
	.dataf(!\cpu|rf|register[18][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~91 .extended_lut = "off";
defparam \cpu|rf|qb[18]~91 .lut_mask = 64'h00350F35F035FF35;
defparam \cpu|rf|qb[18]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N36
cyclonev_lcell_comb \cpu|rf|register[24][18]~feeder (
// Equation(s):
// \cpu|rf|register[24][18]~feeder_combout  = \cpu|link|y[18]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[18]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[24][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[24][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[24][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[24][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y31_N38
dffeas \cpu|rf|register[24][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[24][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N33
cyclonev_lcell_comb \cpu|rf|register[20][18]~feeder (
// Equation(s):
// \cpu|rf|register[20][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N35
dffeas \cpu|rf|register[20][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N42
cyclonev_lcell_comb \cpu|rf|register[28][18]~feeder (
// Equation(s):
// \cpu|rf|register[28][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[28][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[28][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[28][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[28][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N44
dffeas \cpu|rf|register[28][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[28][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N3
cyclonev_lcell_comb \cpu|rf|register[16][18]~feeder (
// Equation(s):
// \cpu|rf|register[16][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \cpu|rf|register[16][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N27
cyclonev_lcell_comb \cpu|rf|qb[18]~89 (
// Equation(s):
// \cpu|rf|qb[18]~89_combout  = ( \cpu|rf|register[16][18]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][18]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][18]~q ))) ) ) ) # ( !\cpu|rf|register[16][18]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[24][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][18]~q ))) ) ) ) # ( \cpu|rf|register[16][18]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[20][18]~q ) ) ) ) # ( !\cpu|rf|register[16][18]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|rf|register[20][18]~q ) ) ) )

	.dataa(!\cpu|rf|register[24][18]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[20][18]~q ),
	.datad(!\cpu|rf|register[28][18]~q ),
	.datae(!\cpu|rf|register[16][18]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~89 .extended_lut = "off";
defparam \cpu|rf|qb[18]~89 .lut_mask = 64'h0303CFCF44774477;
defparam \cpu|rf|qb[18]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y30_N42
cyclonev_lcell_comb \cpu|rf|register[29][18]~feeder (
// Equation(s):
// \cpu|rf|register[29][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[29][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[29][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[29][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[29][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y30_N44
dffeas \cpu|rf|register[29][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[29][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N42
cyclonev_lcell_comb \cpu|rf|register[25][18]~feeder (
// Equation(s):
// \cpu|rf|register[25][18]~feeder_combout  = \cpu|link|y[18]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[18]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[25][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[25][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[25][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[25][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y31_N44
dffeas \cpu|rf|register[25][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[25][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y30_N30
cyclonev_lcell_comb \cpu|rf|register[17][18]~feeder (
// Equation(s):
// \cpu|rf|register[17][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[17][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[17][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[17][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[17][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y30_N32
dffeas \cpu|rf|register[17][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[17][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N18
cyclonev_lcell_comb \cpu|rf|register[21][18]~feeder (
// Equation(s):
// \cpu|rf|register[21][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[21][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y31_N20
dffeas \cpu|rf|register[21][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N15
cyclonev_lcell_comb \cpu|rf|qb[18]~90 (
// Equation(s):
// \cpu|rf|qb[18]~90_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[21][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[29][18]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[21][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[17][18]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[25][18]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[21][18]~q  & ( (\cpu|rf|register[29][18]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[21][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[17][18]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[25][18]~q )) ) ) )

	.dataa(!\cpu|rf|register[29][18]~q ),
	.datab(!\cpu|rf|register[25][18]~q ),
	.datac(!\cpu|rf|register[17][18]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[21][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~90 .extended_lut = "off";
defparam \cpu|rf|qb[18]~90 .lut_mask = 64'h0F3300550F33FF55;
defparam \cpu|rf|qb[18]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N36
cyclonev_lcell_comb \cpu|rf|qb[18]~93 (
// Equation(s):
// \cpu|rf|qb[18]~93_combout  = ( \cpu|rf|qb[18]~90_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[18]~92_combout ) ) ) ) # ( !\cpu|rf|qb[18]~90_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|qb[18]~92_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \cpu|rf|qb[18]~90_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[18]~89_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[18]~91_combout )) ) ) ) # ( !\cpu|rf|qb[18]~90_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[18]~89_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[18]~91_combout )) ) ) )

	.dataa(!\cpu|rf|qb[18]~92_combout ),
	.datab(!\cpu|rf|qb[18]~91_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|rf|qb[18]~89_combout ),
	.datae(!\cpu|rf|qb[18]~90_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~93 .extended_lut = "off";
defparam \cpu|rf|qb[18]~93 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu|rf|qb[18]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y31_N26
dffeas \cpu|rf|register[15][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N44
dffeas \cpu|rf|register[14][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N39
cyclonev_lcell_comb \cpu|rf|register[13][18]~feeder (
// Equation(s):
// \cpu|rf|register[13][18]~feeder_combout  = \cpu|link|y[18]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[18]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[13][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N41
dffeas \cpu|rf|register[13][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N53
dffeas \cpu|rf|register[12][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N45
cyclonev_lcell_comb \cpu|rf|qb[18]~86 (
// Equation(s):
// \cpu|rf|qb[18]~86_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[15][18]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[14][18]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][18]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[12][18]~q  ) ) )

	.dataa(!\cpu|rf|register[15][18]~q ),
	.datab(!\cpu|rf|register[14][18]~q ),
	.datac(!\cpu|rf|register[13][18]~q ),
	.datad(!\cpu|rf|register[12][18]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~86 .extended_lut = "off";
defparam \cpu|rf|qb[18]~86 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qb[18]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N38
dffeas \cpu|rf|register[2][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N8
dffeas \cpu|rf|register[3][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N16
dffeas \cpu|rf|register[1][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N26
dffeas \cpu|rf|register[6][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N30
cyclonev_lcell_comb \cpu|rf|register[7][18]~feeder (
// Equation(s):
// \cpu|rf|register[7][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[7][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y30_N32
dffeas \cpu|rf|register[7][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N15
cyclonev_lcell_comb \cpu|rf|register[4][18]~feeder (
// Equation(s):
// \cpu|rf|register[4][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y28_N17
dffeas \cpu|rf|register[4][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N21
cyclonev_lcell_comb \cpu|rf|register[5][18]~feeder (
// Equation(s):
// \cpu|rf|register[5][18]~feeder_combout  = ( \cpu|link|y[18]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[18]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][18]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N23
dffeas \cpu|rf|register[5][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N27
cyclonev_lcell_comb \cpu|rf|qb[18]~87 (
// Equation(s):
// \cpu|rf|qb[18]~87_combout  = ( \cpu|rf|register[4][18]~q  & ( \cpu|rf|register[5][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][18]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][18]~q )))) ) ) ) # ( !\cpu|rf|register[4][18]~q  & ( \cpu|rf|register[5][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][18]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][18]~q ))))) ) ) ) # ( \cpu|rf|register[4][18]~q  & ( !\cpu|rf|register[5][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][18]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][18]~q ))))) ) ) ) # ( !\cpu|rf|register[4][18]~q  & ( !\cpu|rf|register[5][18]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][18]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[6][18]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|register[7][18]~q ),
	.datae(!\cpu|rf|register[4][18]~q ),
	.dataf(!\cpu|rf|register[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~87 .extended_lut = "off";
defparam \cpu|rf|qb[18]~87 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \cpu|rf|qb[18]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N39
cyclonev_lcell_comb \cpu|rf|qb[18]~88 (
// Equation(s):
// \cpu|rf|qb[18]~88_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[3][18]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[2][18]~q  ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( 
// !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[1][18]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|qb[18]~87_combout  ) ) )

	.dataa(!\cpu|rf|register[2][18]~q ),
	.datab(!\cpu|rf|register[3][18]~q ),
	.datac(!\cpu|rf|register[1][18]~q ),
	.datad(!\cpu|rf|qb[18]~87_combout ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~88 .extended_lut = "off";
defparam \cpu|rf|qb[18]~88 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|rf|qb[18]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N9
cyclonev_lcell_comb \cpu|rf|qb[18]~94 (
// Equation(s):
// \cpu|rf|qb[18]~94_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[18]~93_combout  ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|qb[18]~88_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[18]~86_combout )) ) )

	.dataa(!\cpu|rf|qb[18]~93_combout ),
	.datab(!\cpu|rf|qb[18]~86_combout ),
	.datac(!\cpu|rf|qb[18]~88_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~94 .extended_lut = "off";
defparam \cpu|rf|qb[18]~94 .lut_mask = 64'h0F330F3355555555;
defparam \cpu|rf|qb[18]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N6
cyclonev_lcell_comb \cpu|rf|qb[18]~95 (
// Equation(s):
// \cpu|rf|qb[18]~95_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[18]~94_combout  ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[18]~85_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[18]~85_combout ),
	.datad(!\cpu|rf|qb[18]~94_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~95 .extended_lut = "off";
defparam \cpu|rf|qb[18]~95 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|rf|qb[18]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N44
dffeas \cpu|rf|register[2][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N14
dffeas \cpu|rf|register[3][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N27
cyclonev_lcell_comb \cpu|rf|register[4][19]~feeder (
// Equation(s):
// \cpu|rf|register[4][19]~feeder_combout  = \cpu|link|y[19]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[19]~58_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][19]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N29
dffeas \cpu|rf|register[4][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N8
dffeas \cpu|rf|register[7][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N3
cyclonev_lcell_comb \cpu|rf|register[5][19]~feeder (
// Equation(s):
// \cpu|rf|register[5][19]~feeder_combout  = ( \cpu|link|y[19]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[19]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][19]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N5
dffeas \cpu|rf|register[5][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y24_N32
dffeas \cpu|rf|register[6][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N9
cyclonev_lcell_comb \cpu|rf|qb[19]~240 (
// Equation(s):
// \cpu|rf|qb[19]~240_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[7][19]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[6][19]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[5][19]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[4][19]~q  ) ) )

	.dataa(!\cpu|rf|register[4][19]~q ),
	.datab(!\cpu|rf|register[7][19]~q ),
	.datac(!\cpu|rf|register[5][19]~q ),
	.datad(!\cpu|rf|register[6][19]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~240 .extended_lut = "off";
defparam \cpu|rf|qb[19]~240 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qb[19]~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N56
dffeas \cpu|rf|register[1][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N15
cyclonev_lcell_comb \cpu|rf|qb[19]~241 (
// Equation(s):
// \cpu|rf|qb[19]~241_combout  = ( \cpu|rf|register[1][19]~q  & ( \cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][19]~q )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][19]~q ))) ) ) ) # ( !\cpu|rf|register[1][19]~q  & ( 
// \cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][19]~q )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][19]~q ))) ) ) ) # ( \cpu|rf|register[1][19]~q  & ( !\cpu|rf|qb[0]~5_combout  & ( (\cpu|rf|qb[0]~4_combout ) # 
// (\cpu|rf|qb[19]~240_combout ) ) ) ) # ( !\cpu|rf|register[1][19]~q  & ( !\cpu|rf|qb[0]~5_combout  & ( (\cpu|rf|qb[19]~240_combout  & !\cpu|rf|qb[0]~4_combout ) ) ) )

	.dataa(!\cpu|rf|register[2][19]~q ),
	.datab(!\cpu|rf|register[3][19]~q ),
	.datac(!\cpu|rf|qb[19]~240_combout ),
	.datad(!\cpu|rf|qb[0]~4_combout ),
	.datae(!\cpu|rf|register[1][19]~q ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~241 .extended_lut = "off";
defparam \cpu|rf|qb[19]~241 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu|rf|qb[19]~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y28_N29
dffeas \cpu|rf|register[20][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N42
cyclonev_lcell_comb \cpu|rf|register[16][19]~feeder (
// Equation(s):
// \cpu|rf|register[16][19]~feeder_combout  = ( \cpu|link|y[19]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[19]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][19]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N43
dffeas \cpu|rf|register[16][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N14
dffeas \cpu|rf|register[28][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N38
dffeas \cpu|rf|register[24][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N15
cyclonev_lcell_comb \cpu|rf|qb[19]~242 (
// Equation(s):
// \cpu|rf|qb[19]~242_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[28][19]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][19]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[20][19]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][19]~q  ) ) )

	.dataa(!\cpu|rf|register[20][19]~q ),
	.datab(!\cpu|rf|register[16][19]~q ),
	.datac(!\cpu|rf|register[28][19]~q ),
	.datad(!\cpu|rf|register[24][19]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~242 .extended_lut = "off";
defparam \cpu|rf|qb[19]~242 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|rf|qb[19]~242 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N15
cyclonev_lcell_comb \cpu|rf|register[22][19]~feeder (
// Equation(s):
// \cpu|rf|register[22][19]~feeder_combout  = \cpu|link|y[19]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[19]~58_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][19]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[22][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y30_N16
dffeas \cpu|rf|register[22][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N8
dffeas \cpu|rf|register[30][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N2
dffeas \cpu|rf|register[26][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N56
dffeas \cpu|rf|register[18][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N9
cyclonev_lcell_comb \cpu|rf|qb[19]~244 (
// Equation(s):
// \cpu|rf|qb[19]~244_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[30][19]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][19]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[22][19]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[18][19]~q  ) ) )

	.dataa(!\cpu|rf|register[22][19]~q ),
	.datab(!\cpu|rf|register[30][19]~q ),
	.datac(!\cpu|rf|register[26][19]~q ),
	.datad(!\cpu|rf|register[18][19]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~244 .extended_lut = "off";
defparam \cpu|rf|qb[19]~244 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|rf|qb[19]~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N50
dffeas \cpu|rf|register[27][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N2
dffeas \cpu|rf|register[19][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N56
dffeas \cpu|rf|register[31][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N32
dffeas \cpu|rf|register[23][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N57
cyclonev_lcell_comb \cpu|rf|qb[19]~245 (
// Equation(s):
// \cpu|rf|qb[19]~245_combout  = ( \cpu|rf|register[23][19]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[27][19]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[31][19]~q ))) ) ) ) # ( !\cpu|rf|register[23][19]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[27][19]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[31][19]~q ))) ) ) ) # ( \cpu|rf|register[23][19]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[19][19]~q ) ) ) ) # ( !\cpu|rf|register[23][19]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[19][19]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[27][19]~q ),
	.datab(!\cpu|rf|register[19][19]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[31][19]~q ),
	.datae(!\cpu|rf|register[23][19]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~245 .extended_lut = "off";
defparam \cpu|rf|qb[19]~245 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu|rf|qb[19]~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N23
dffeas \cpu|rf|register[17][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N44
dffeas \cpu|rf|register[29][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N24
cyclonev_lcell_comb \cpu|rf|register[25][19]~feeder (
// Equation(s):
// \cpu|rf|register[25][19]~feeder_combout  = ( \cpu|link|y[19]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[19]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[25][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[25][19]~feeder .extended_lut = "off";
defparam \cpu|rf|register[25][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[25][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N26
dffeas \cpu|rf|register[25][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[25][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N53
dffeas \cpu|rf|register[21][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[19]~243 (
// Equation(s):
// \cpu|rf|qb[19]~243_combout  = ( \cpu|rf|register[25][19]~q  & ( \cpu|rf|register[21][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[17][19]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[29][19]~q )))) ) ) ) # ( !\cpu|rf|register[25][19]~q  & ( \cpu|rf|register[21][19]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[17][19]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[29][19]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \cpu|rf|register[25][19]~q  & ( !\cpu|rf|register[21][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][19]~q  & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[29][19]~q )))) ) ) ) # ( 
// !\cpu|rf|register[25][19]~q  & ( !\cpu|rf|register[21][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][19]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[29][19]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\cpu|rf|register[17][19]~q ),
	.datab(!\cpu|rf|register[29][19]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|register[25][19]~q ),
	.dataf(!\cpu|rf|register[21][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~243 .extended_lut = "off";
defparam \cpu|rf|qb[19]~243 .lut_mask = 64'h50035F0350F35FF3;
defparam \cpu|rf|qb[19]~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N0
cyclonev_lcell_comb \cpu|rf|qb[19]~246 (
// Equation(s):
// \cpu|rf|qb[19]~246_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[19]~245_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[19]~244_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[19]~243_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[19]~242_combout  ) ) )

	.dataa(!\cpu|rf|qb[19]~242_combout ),
	.datab(!\cpu|rf|qb[19]~244_combout ),
	.datac(!\cpu|rf|qb[19]~245_combout ),
	.datad(!\cpu|rf|qb[19]~243_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~246 .extended_lut = "off";
defparam \cpu|rf|qb[19]~246 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|rf|qb[19]~246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N50
dffeas \cpu|rf|register[12][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N8
dffeas \cpu|rf|register[15][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N18
cyclonev_lcell_comb \cpu|rf|register[13][19]~feeder (
// Equation(s):
// \cpu|rf|register[13][19]~feeder_combout  = \cpu|link|y[19]~58_combout 

	.dataa(!\cpu|link|y[19]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][19]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][19]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[13][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N19
dffeas \cpu|rf|register[13][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N2
dffeas \cpu|rf|register[14][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N9
cyclonev_lcell_comb \cpu|rf|qb[19]~239 (
// Equation(s):
// \cpu|rf|qb[19]~239_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[15][19]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[14][19]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][19]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[12][19]~q  ) ) )

	.dataa(!\cpu|rf|register[12][19]~q ),
	.datab(!\cpu|rf|register[15][19]~q ),
	.datac(!\cpu|rf|register[13][19]~q ),
	.datad(!\cpu|rf|register[14][19]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~239 .extended_lut = "off";
defparam \cpu|rf|qb[19]~239 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qb[19]~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N48
cyclonev_lcell_comb \cpu|rf|qb[19]~247 (
// Equation(s):
// \cpu|rf|qb[19]~247_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[19]~246_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[19]~246_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[19]~239_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[19]~241_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[19]~241_combout ),
	.datac(!\cpu|rf|qb[19]~246_combout ),
	.datad(!\cpu|rf|qb[19]~239_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~247 .extended_lut = "off";
defparam \cpu|rf|qb[19]~247 .lut_mask = 64'h333300FF0F0F0F0F;
defparam \cpu|rf|qb[19]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N27
cyclonev_lcell_comb \cpu|rf|qb[19]~248 (
// Equation(s):
// \cpu|rf|qb[19]~248_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[19]~247_combout  ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[19]~238_combout  ) )

	.dataa(!\cpu|rf|qb[19]~247_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[19]~238_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~248 .extended_lut = "off";
defparam \cpu|rf|qb[19]~248 .lut_mask = 64'h00FF00FF55555555;
defparam \cpu|rf|qb[19]~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~56 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~56_combout  = ( \cpu|rf|qb[19]~248_combout  & ( \cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[18]~95_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|rf|qb[16]~84_combout ))) ) ) ) # ( !\cpu|rf|qb[19]~248_combout  & ( \cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|rf|qb[18]~95_combout  & \cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & 
// (((!\cpu|alu_a|y[0]~5_combout )) # (\cpu|rf|qb[16]~84_combout ))) ) ) ) # ( \cpu|rf|qb[19]~248_combout  & ( !\cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout ) # (\cpu|rf|qb[18]~95_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & (\cpu|rf|qb[16]~84_combout  & ((\cpu|alu_a|y[0]~5_combout )))) ) ) ) # ( !\cpu|rf|qb[19]~248_combout  & ( !\cpu|rf|qb[17]~330_combout  & ( (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|rf|qb[18]~95_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|rf|qb[16]~84_combout )))) ) ) )

	.dataa(!\cpu|rf|qb[16]~84_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|rf|qb[18]~95_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(!\cpu|rf|qb[19]~248_combout ),
	.dataf(!\cpu|rf|qb[17]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~56 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~56 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \cpu|al_unit|ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~33 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~33_combout  = ( \cpu|alu_b|y[10]~12_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_b|y[11]~10_combout ) # (\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & 
// (((!\cpu|alu_a|y[0]~5_combout )) # (\cpu|alu_b|y[8]~13_combout ))) ) ) ) # ( !\cpu|alu_b|y[10]~12_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[11]~10_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout )) # (\cpu|alu_b|y[8]~13_combout ))) ) ) ) # ( \cpu|alu_b|y[10]~12_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_b|y[11]~10_combout ) # 
// (\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[8]~13_combout  & (\cpu|alu_a|y[0]~5_combout ))) ) ) ) # ( !\cpu|alu_b|y[10]~12_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & 
// (((!\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[11]~10_combout )))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[8]~13_combout  & (\cpu|alu_a|y[0]~5_combout ))) ) ) )

	.dataa(!\cpu|alu_b|y[8]~13_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_b|y[11]~10_combout ),
	.datae(!\cpu|alu_b|y[10]~12_combout ),
	.dataf(!\cpu|alu_b|y[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~33 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~33 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu|al_unit|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~57 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~57_combout  = ( \cpu|al_unit|ShiftLeft0~33_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftLeft0~56_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~33_combout  & ( ((!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftLeft0~56_combout )))) # (\cpu|alu_a|y[3]~0_combout ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~56_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~57 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~57 .lut_mask = 64'hF5D5F5D5A080A080;
defparam \cpu|al_unit|ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N8
dffeas \cpu|rf|register[10][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N5
dffeas \cpu|rf|register[9][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N17
dffeas \cpu|rf|register[11][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N5
dffeas \cpu|rf|register[8][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y31_N12
cyclonev_lcell_comb \cpu|rf|qa[13]~93 (
// Equation(s):
// \cpu|rf|qa[13]~93_combout  = ( \cpu|rf|register[8][13]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[9][13]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][13]~q ))) ) ) ) # ( !\cpu|rf|register[8][13]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[9][13]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][13]~q ))) ) ) ) # ( \cpu|rf|register[8][13]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[10][13]~q ) ) ) ) # ( !\cpu|rf|register[8][13]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[10][13]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[10][13]~q ),
	.datac(!\cpu|rf|register[9][13]~q ),
	.datad(!\cpu|rf|register[11][13]~q ),
	.datae(!\cpu|rf|register[8][13]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~93 .extended_lut = "off";
defparam \cpu|rf|qa[13]~93 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \cpu|rf|qa[13]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y30_N26
dffeas \cpu|rf|register[28][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \cpu|rf|register[20][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N51
cyclonev_lcell_comb \cpu|rf|register[16][13]~feeder (
// Equation(s):
// \cpu|rf|register[16][13]~feeder_combout  = \cpu|link|y[13]~86_combout 

	.dataa(!\cpu|link|y[13]~86_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][13]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][13]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[16][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N53
dffeas \cpu|rf|register[16][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N2
dffeas \cpu|rf|register[24][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N27
cyclonev_lcell_comb \cpu|rf|qa[13]~97 (
// Equation(s):
// \cpu|rf|qa[13]~97_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[28][13]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[20][13]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[24][13]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[16][13]~q  ) ) )

	.dataa(!\cpu|rf|register[28][13]~q ),
	.datab(!\cpu|rf|register[20][13]~q ),
	.datac(!\cpu|rf|register[16][13]~q ),
	.datad(!\cpu|rf|register[24][13]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~97 .extended_lut = "off";
defparam \cpu|rf|qa[13]~97 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|rf|qa[13]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \cpu|rf|register[31][13]~feeder (
// Equation(s):
// \cpu|rf|register[31][13]~feeder_combout  = ( \cpu|link|y[13]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[13]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][13]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[31][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N32
dffeas \cpu|rf|register[31][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N26
dffeas \cpu|rf|register[27][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N38
dffeas \cpu|rf|register[23][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N7
dffeas \cpu|rf|register[19][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N27
cyclonev_lcell_comb \cpu|rf|qa[13]~100 (
// Equation(s):
// \cpu|rf|qa[13]~100_combout  = ( \cpu|rf|register[23][13]~q  & ( \cpu|rf|register[19][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[27][13]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[31][13]~q ))) ) ) ) # ( !\cpu|rf|register[23][13]~q  & ( \cpu|rf|register[19][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[27][13]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[31][13]~q )))) ) ) ) # ( \cpu|rf|register[23][13]~q  & ( !\cpu|rf|register[19][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[27][13]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[31][13]~q )))) ) ) ) # ( !\cpu|rf|register[23][13]~q  & ( !\cpu|rf|register[19][13]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[27][13]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[31][13]~q )))) ) ) )

	.dataa(!\cpu|rf|register[31][13]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[27][13]~q ),
	.datae(!\cpu|rf|register[23][13]~q ),
	.dataf(!\cpu|rf|register[19][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~100 .extended_lut = "off";
defparam \cpu|rf|qa[13]~100 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \cpu|rf|qa[13]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N32
dffeas \cpu|rf|register[30][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N55
dffeas \cpu|rf|register[18][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N33
cyclonev_lcell_comb \cpu|rf|register[22][13]~feeder (
// Equation(s):
// \cpu|rf|register[22][13]~feeder_combout  = ( \cpu|link|y[13]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[13]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][13]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N34
dffeas \cpu|rf|register[22][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N33
cyclonev_lcell_comb \cpu|rf|qa[13]~99 (
// Equation(s):
// \cpu|rf|qa[13]~99_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[26][13]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[30][13]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][13]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # 
// (\cpu|rf|register[18][13]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[22][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[26][13]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[30][13]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[22][13]~q  & ( (\cpu|rf|register[18][13]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\cpu|rf|register[26][13]~q ),
	.datab(!\cpu|rf|register[30][13]~q ),
	.datac(!\cpu|rf|register[18][13]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[22][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~99 .extended_lut = "off";
defparam \cpu|rf|qa[13]~99 .lut_mask = 64'h0F0055330FFF5533;
defparam \cpu|rf|qa[13]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y32_N23
dffeas \cpu|rf|register[25][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y32_N39
cyclonev_lcell_comb \cpu|rf|register[21][13]~feeder (
// Equation(s):
// \cpu|rf|register[21][13]~feeder_combout  = \cpu|link|y[13]~86_combout 

	.dataa(!\cpu|link|y[13]~86_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][13]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][13]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[21][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y32_N40
dffeas \cpu|rf|register[21][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N28
dffeas \cpu|rf|register[17][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N8
dffeas \cpu|rf|register[29][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N54
cyclonev_lcell_comb \cpu|rf|qa[13]~98 (
// Equation(s):
// \cpu|rf|qa[13]~98_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][13]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][13]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][13]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][13]~q  ) ) )

	.dataa(!\cpu|rf|register[25][13]~q ),
	.datab(!\cpu|rf|register[21][13]~q ),
	.datac(!\cpu|rf|register[17][13]~q ),
	.datad(!\cpu|rf|register[29][13]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~98 .extended_lut = "off";
defparam \cpu|rf|qa[13]~98 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|rf|qa[13]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N12
cyclonev_lcell_comb \cpu|rf|qa[13]~101 (
// Equation(s):
// \cpu|rf|qa[13]~101_combout  = ( \cpu|rf|qa[13]~98_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[13]~99_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[13]~100_combout )) ) ) ) # ( !\cpu|rf|qa[13]~98_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|qa[13]~99_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[13]~100_combout )) ) ) ) # ( \cpu|rf|qa[13]~98_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|qa[13]~97_combout ) 
// # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|qa[13]~98_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[13]~97_combout ) ) ) 
// )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|qa[13]~97_combout ),
	.datac(!\cpu|rf|qa[13]~100_combout ),
	.datad(!\cpu|rf|qa[13]~99_combout ),
	.datae(!\cpu|rf|qa[13]~98_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~101 .extended_lut = "off";
defparam \cpu|rf|qa[13]~101 .lut_mask = 64'h2222777705AF05AF;
defparam \cpu|rf|qa[13]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N50
dffeas \cpu|rf|register[12][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N8
dffeas \cpu|rf|register[15][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N39
cyclonev_lcell_comb \cpu|rf|register[13][13]~feeder (
// Equation(s):
// \cpu|rf|register[13][13]~feeder_combout  = ( \cpu|link|y[13]~86_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[13]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][13]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N41
dffeas \cpu|rf|register[13][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N38
dffeas \cpu|rf|register[14][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N51
cyclonev_lcell_comb \cpu|rf|qa[13]~94 (
// Equation(s):
// \cpu|rf|qa[13]~94_combout  = ( \cpu|rf|register[14][13]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[13][13]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[15][13]~q )) ) ) ) # ( !\cpu|rf|register[14][13]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[13][13]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[15][13]~q )) ) ) ) # ( \cpu|rf|register[14][13]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[12][13]~q ) ) ) ) # ( !\cpu|rf|register[14][13]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[12][13]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\cpu|rf|register[12][13]~q ),
	.datab(!\cpu|rf|register[15][13]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|register[13][13]~q ),
	.datae(!\cpu|rf|register[14][13]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~94 .extended_lut = "off";
defparam \cpu|rf|qa[13]~94 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|rf|qa[13]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N56
dffeas \cpu|rf|register[3][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N19
dffeas \cpu|rf|register[1][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N14
dffeas \cpu|rf|register[4][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N32
dffeas \cpu|rf|register[7][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y30_N8
dffeas \cpu|rf|register[6][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N23
dffeas \cpu|rf|register[5][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N33
cyclonev_lcell_comb \cpu|rf|qa[13]~95 (
// Equation(s):
// \cpu|rf|qa[13]~95_combout  = ( \cpu|rf|register[5][13]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[7][13]~q ) ) ) ) # ( !\cpu|rf|register[5][13]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[7][13]~q ) ) ) ) # ( \cpu|rf|register[5][13]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][13]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][13]~q ))) ) ) ) # ( !\cpu|rf|register[5][13]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][13]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][13]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[4][13]~q ),
	.datac(!\cpu|rf|register[7][13]~q ),
	.datad(!\cpu|rf|register[6][13]~q ),
	.datae(!\cpu|rf|register[5][13]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~95 .extended_lut = "off";
defparam \cpu|rf|qa[13]~95 .lut_mask = 64'h227722770505AFAF;
defparam \cpu|rf|qa[13]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N54
cyclonev_lcell_comb \cpu|rf|register[2][13]~feeder (
// Equation(s):
// \cpu|rf|register[2][13]~feeder_combout  = \cpu|link|y[13]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[13]~86_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[2][13]~feeder .extended_lut = "off";
defparam \cpu|rf|register[2][13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y30_N56
dffeas \cpu|rf|register[2][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N57
cyclonev_lcell_comb \cpu|rf|qa[13]~96 (
// Equation(s):
// \cpu|rf|qa[13]~96_combout  = ( \cpu|rf|register[2][13]~q  & ( \cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][13]~q ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][13]~q )) ) ) ) # ( !\cpu|rf|register[2][13]~q  & 
// ( \cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][13]~q ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][13]~q )) ) ) ) # ( \cpu|rf|register[2][13]~q  & ( !\cpu|rf|qa[28]~4_combout  & ( (\cpu|rf|qa[13]~95_combout ) 
// # (\cpu|rf|qa[28]~5_combout ) ) ) ) # ( !\cpu|rf|register[2][13]~q  & ( !\cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & \cpu|rf|qa[13]~95_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][13]~q ),
	.datab(!\cpu|rf|qa[28]~5_combout ),
	.datac(!\cpu|rf|register[1][13]~q ),
	.datad(!\cpu|rf|qa[13]~95_combout ),
	.datae(!\cpu|rf|register[2][13]~q ),
	.dataf(!\cpu|rf|qa[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~96 .extended_lut = "off";
defparam \cpu|rf|qa[13]~96 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu|rf|qa[13]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N39
cyclonev_lcell_comb \cpu|rf|qa[13]~102 (
// Equation(s):
// \cpu|rf|qa[13]~102_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[13]~96_combout  & ( \cpu|rf|qa[13]~101_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[13]~96_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[13]~94_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\cpu|rf|qa[13]~96_combout  & ( \cpu|rf|qa[13]~101_combout  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\cpu|rf|qa[13]~96_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|qa[13]~94_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|qa[13]~101_combout ),
	.datad(!\cpu|rf|qa[13]~94_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\cpu|rf|qa[13]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~102 .extended_lut = "off";
defparam \cpu|rf|qa[13]~102 .lut_mask = 64'h00330F0FCCFF0F0F;
defparam \cpu|rf|qa[13]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N21
cyclonev_lcell_comb \cpu|alu_a|y[13]~14 (
// Equation(s):
// \cpu|alu_a|y[13]~14_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( (!\cpu|rf|qa[28]~0_combout  & ((\cpu|rf|qa[13]~102_combout ))) # (\cpu|rf|qa[28]~0_combout  & (\cpu|rf|qa[13]~93_combout )) ) )

	.dataa(!\cpu|rf|qa[13]~93_combout ),
	.datab(!\cpu|rf|qa[13]~102_combout ),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[13]~14 .extended_lut = "off";
defparam \cpu|alu_a|y[13]~14 .lut_mask = 64'h0000000033553355;
defparam \cpu|alu_a|y[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N3
cyclonev_lcell_comb \cpu|rf|qa[13]~339 (
// Equation(s):
// \cpu|rf|qa[13]~339_combout  = ( \cpu|rf|qa[13]~102_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[13]~93_combout ) ) ) # ( !\cpu|rf|qa[13]~102_combout  & ( (\cpu|rf|qa[13]~93_combout  & \cpu|rf|qa[28]~0_combout ) ) )

	.dataa(!\cpu|rf|qa[13]~93_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[13]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[13]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~339 .extended_lut = "off";
defparam \cpu|rf|qa[13]~339 .lut_mask = 64'h00550055FF55FF55;
defparam \cpu|rf|qa[13]~339 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y27_N14
dffeas \cpu|rf|register[10][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N24
cyclonev_lcell_comb \cpu|rf|register[9][12]~feeder (
// Equation(s):
// \cpu|rf|register[9][12]~feeder_combout  = ( \cpu|link|y[12]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[12]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[9][12]~feeder .extended_lut = "off";
defparam \cpu|rf|register[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N26
dffeas \cpu|rf|register[9][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N47
dffeas \cpu|rf|register[8][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N33
cyclonev_lcell_comb \cpu|rf|qa[12]~103 (
// Equation(s):
// \cpu|rf|qa[12]~103_combout  = ( \cpu|rf|register[8][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[9][12]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][12]~q ))) ) ) ) # ( !\cpu|rf|register[8][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[9][12]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][12]~q ))) ) ) ) # ( \cpu|rf|register[8][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[10][12]~q ) ) ) ) # ( !\cpu|rf|register[8][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[10][12]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[10][12]~q ),
	.datac(!\cpu|rf|register[9][12]~q ),
	.datad(!\cpu|rf|register[11][12]~q ),
	.datae(!\cpu|rf|register[8][12]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~103 .extended_lut = "off";
defparam \cpu|rf|qa[12]~103 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \cpu|rf|qa[12]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N11
dffeas \cpu|rf|register[19][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \cpu|rf|register[31][12]~feeder (
// Equation(s):
// \cpu|rf|register[31][12]~feeder_combout  = ( \cpu|link|y[12]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[12]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][12]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[31][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N44
dffeas \cpu|rf|register[31][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N5
dffeas \cpu|rf|register[23][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N32
dffeas \cpu|rf|register[27][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N33
cyclonev_lcell_comb \cpu|rf|qa[12]~110 (
// Equation(s):
// \cpu|rf|qa[12]~110_combout  = ( \cpu|rf|register[23][12]~q  & ( \cpu|rf|register[27][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[19][12]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[31][12]~q )))) ) ) ) # ( !\cpu|rf|register[23][12]~q  & ( \cpu|rf|register[27][12]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][12]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [23]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[31][12]~q )))) ) ) ) # ( \cpu|rf|register[23][12]~q  & ( !\cpu|rf|register[27][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[19][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[31][12]~q )))) ) ) ) 
// # ( !\cpu|rf|register[23][12]~q  & ( !\cpu|rf|register[27][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][12]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [23]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[31][12]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[19][12]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[31][12]~q ),
	.datae(!\cpu|rf|register[23][12]~q ),
	.dataf(!\cpu|rf|register[27][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~110 .extended_lut = "off";
defparam \cpu|rf|qa[12]~110 .lut_mask = 64'h20252A2F70757A7F;
defparam \cpu|rf|qa[12]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N23
dffeas \cpu|rf|register[17][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N8
dffeas \cpu|rf|register[25][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N2
dffeas \cpu|rf|register[29][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N46
dffeas \cpu|rf|register[21][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N3
cyclonev_lcell_comb \cpu|rf|qa[12]~108 (
// Equation(s):
// \cpu|rf|qa[12]~108_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[29][12]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][12]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[25][12]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[21][12]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[29][12]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[21][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][12]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[25][12]~q ))) ) ) )

	.dataa(!\cpu|rf|register[17][12]~q ),
	.datab(!\cpu|rf|register[25][12]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|register[29][12]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~108 .extended_lut = "off";
defparam \cpu|rf|qa[12]~108 .lut_mask = 64'h5353000F5353F0FF;
defparam \cpu|rf|qa[12]~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y27_N14
dffeas \cpu|rf|register[24][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N44
dffeas \cpu|rf|register[28][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N44
dffeas \cpu|rf|register[16][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N59
dffeas \cpu|rf|register[20][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N45
cyclonev_lcell_comb \cpu|rf|qa[12]~107 (
// Equation(s):
// \cpu|rf|qa[12]~107_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[20][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[28][12]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[20][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[24][12]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[20][12]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[28][12]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[20][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[24][12]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[24][12]~q ),
	.datac(!\cpu|rf|register[28][12]~q ),
	.datad(!\cpu|rf|register[16][12]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[20][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~107 .extended_lut = "off";
defparam \cpu|rf|qa[12]~107 .lut_mask = 64'h11BB050511BBAFAF;
defparam \cpu|rf|qa[12]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \cpu|rf|register[18][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N32
dffeas \cpu|rf|register[26][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N2
dffeas \cpu|rf|register[30][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N35
dffeas \cpu|rf|register[22][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N3
cyclonev_lcell_comb \cpu|rf|qa[12]~109 (
// Equation(s):
// \cpu|rf|qa[12]~109_combout  = ( \cpu|rf|register[22][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[30][12]~q ) ) ) ) # ( !\cpu|rf|register[22][12]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[30][12]~q ) ) ) ) # ( \cpu|rf|register[22][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][12]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][12]~q ))) ) ) ) # ( !\cpu|rf|register[22][12]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][12]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][12]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[18][12]~q ),
	.datac(!\cpu|rf|register[26][12]~q ),
	.datad(!\cpu|rf|register[30][12]~q ),
	.datae(!\cpu|rf|register[22][12]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~109 .extended_lut = "off";
defparam \cpu|rf|qa[12]~109 .lut_mask = 64'h272727270055AAFF;
defparam \cpu|rf|qa[12]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N48
cyclonev_lcell_comb \cpu|rf|qa[12]~111 (
// Equation(s):
// \cpu|rf|qa[12]~111_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[12]~110_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[12]~109_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[12]~108_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[12]~107_combout  ) ) )

	.dataa(!\cpu|rf|qa[12]~110_combout ),
	.datab(!\cpu|rf|qa[12]~108_combout ),
	.datac(!\cpu|rf|qa[12]~107_combout ),
	.datad(!\cpu|rf|qa[12]~109_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~111 .extended_lut = "off";
defparam \cpu|rf|qa[12]~111 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|rf|qa[12]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y30_N32
dffeas \cpu|rf|register[15][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N47
dffeas \cpu|rf|register[12][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N35
dffeas \cpu|rf|register[13][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N2
dffeas \cpu|rf|register[14][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N33
cyclonev_lcell_comb \cpu|rf|qa[12]~104 (
// Equation(s):
// \cpu|rf|qa[12]~104_combout  = ( \cpu|rf|register[14][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[13][12]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[15][12]~q )) ) ) ) # ( !\cpu|rf|register[14][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[13][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[15][12]~q )) ) ) ) # ( \cpu|rf|register[14][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[12][12]~q 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|register[14][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[12][12]~q ) 
// ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[15][12]~q ),
	.datac(!\cpu|rf|register[12][12]~q ),
	.datad(!\cpu|rf|register[13][12]~q ),
	.datae(!\cpu|rf|register[14][12]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~104 .extended_lut = "off";
defparam \cpu|rf|qa[12]~104 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \cpu|rf|qa[12]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y27_N50
dffeas \cpu|rf|register[2][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N48
cyclonev_lcell_comb \cpu|rf|register[4][12]~feeder (
// Equation(s):
// \cpu|rf|register[4][12]~feeder_combout  = ( \cpu|link|y[12]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[12]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][12]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y28_N50
dffeas \cpu|rf|register[4][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N8
dffeas \cpu|rf|register[7][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N6
cyclonev_lcell_comb \cpu|rf|register[5][12]~feeder (
// Equation(s):
// \cpu|rf|register[5][12]~feeder_combout  = ( \cpu|link|y[12]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[12]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][12]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N8
dffeas \cpu|rf|register[5][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N6
cyclonev_lcell_comb \cpu|rf|register[6][12]~feeder (
// Equation(s):
// \cpu|rf|register[6][12]~feeder_combout  = \cpu|link|y[12]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[12]~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[6][12]~feeder .extended_lut = "off";
defparam \cpu|rf|register[6][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y27_N8
dffeas \cpu|rf|register[6][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N9
cyclonev_lcell_comb \cpu|rf|qa[12]~105 (
// Equation(s):
// \cpu|rf|qa[12]~105_combout  = ( \cpu|rf|register[6][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[5][12]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[7][12]~q )) ) ) ) # ( !\cpu|rf|register[6][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[5][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[7][12]~q )) ) ) ) # ( \cpu|rf|register[6][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[4][12]~q ) ) ) ) # ( !\cpu|rf|register[6][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[4][12]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\cpu|rf|register[4][12]~q ),
	.datab(!\cpu|rf|register[7][12]~q ),
	.datac(!\cpu|rf|register[5][12]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\cpu|rf|register[6][12]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~105 .extended_lut = "off";
defparam \cpu|rf|qa[12]~105 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|rf|qa[12]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \cpu|rf|register[3][12]~feeder (
// Equation(s):
// \cpu|rf|register[3][12]~feeder_combout  = ( \cpu|link|y[12]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[12]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[3][12]~feeder .extended_lut = "off";
defparam \cpu|rf|register[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N50
dffeas \cpu|rf|register[3][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N50
dffeas \cpu|rf|register[1][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N33
cyclonev_lcell_comb \cpu|rf|qa[12]~106 (
// Equation(s):
// \cpu|rf|qa[12]~106_combout  = ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[1][12]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[2][12]~q )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[3][12]~q ))) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & 
// ( \cpu|rf|register[1][12]~q  & ( (\cpu|rf|qa[12]~105_combout ) # (\cpu|rf|qa[28]~4_combout ) ) ) ) # ( \cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[1][12]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[2][12]~q )) # (\cpu|rf|qa[28]~4_combout  & 
// ((\cpu|rf|register[3][12]~q ))) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[1][12]~q  & ( (!\cpu|rf|qa[28]~4_combout  & \cpu|rf|qa[12]~105_combout ) ) ) )

	.dataa(!\cpu|rf|qa[28]~4_combout ),
	.datab(!\cpu|rf|register[2][12]~q ),
	.datac(!\cpu|rf|qa[12]~105_combout ),
	.datad(!\cpu|rf|register[3][12]~q ),
	.datae(!\cpu|rf|qa[28]~5_combout ),
	.dataf(!\cpu|rf|register[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~106 .extended_lut = "off";
defparam \cpu|rf|qa[12]~106 .lut_mask = 64'h0A0A22775F5F2277;
defparam \cpu|rf|qa[12]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N42
cyclonev_lcell_comb \cpu|rf|qa[12]~112 (
// Equation(s):
// \cpu|rf|qa[12]~112_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[12]~106_combout  & ( \cpu|rf|qa[12]~111_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[12]~106_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[12]~104_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\cpu|rf|qa[12]~106_combout  & ( \cpu|rf|qa[12]~111_combout  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\cpu|rf|qa[12]~106_combout  & ( (\cpu|rf|qa[12]~104_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\cpu|rf|qa[12]~111_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[12]~104_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\cpu|rf|qa[12]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~112 .extended_lut = "off";
defparam \cpu|rf|qa[12]~112 .lut_mask = 64'h000F5555FF0F5555;
defparam \cpu|rf|qa[12]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N0
cyclonev_lcell_comb \cpu|alu_a|y[12]~15 (
// Equation(s):
// \cpu|alu_a|y[12]~15_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( (!\cpu|rf|qa[28]~0_combout  & ((\cpu|rf|qa[12]~112_combout ))) # (\cpu|rf|qa[28]~0_combout  & (\cpu|rf|qa[12]~103_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[12]~103_combout ),
	.datad(!\cpu|rf|qa[12]~112_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[12]~15 .extended_lut = "off";
defparam \cpu|alu_a|y[12]~15 .lut_mask = 64'h0000000003CF03CF;
defparam \cpu|alu_a|y[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N6
cyclonev_lcell_comb \cpu|rf|qa[12]~341 (
// Equation(s):
// \cpu|rf|qa[12]~341_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[12]~112_combout  & ( \cpu|rf|qa[12]~103_combout  ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[12]~112_combout  ) ) # ( \cpu|rf|qa[28]~0_combout  & ( 
// !\cpu|rf|qa[12]~112_combout  & ( \cpu|rf|qa[12]~103_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[12]~103_combout ),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|rf|qa[12]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[12]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~341 .extended_lut = "off";
defparam \cpu|rf|qa[12]~341 .lut_mask = 64'h000000FFFFFF00FF;
defparam \cpu|rf|qa[12]~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N12
cyclonev_lcell_comb \cpu|rf|register[11][11]~feeder (
// Equation(s):
// \cpu|rf|register[11][11]~feeder_combout  = ( \cpu|link|y[11]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[11]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[11][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[11][11]~feeder .extended_lut = "off";
defparam \cpu|rf|register[11][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[11][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N14
dffeas \cpu|rf|register[11][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N6
cyclonev_lcell_comb \cpu|rf|register[9][11]~feeder (
// Equation(s):
// \cpu|rf|register[9][11]~feeder_combout  = ( \cpu|link|y[11]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[11]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[9][11]~feeder .extended_lut = "off";
defparam \cpu|rf|register[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N8
dffeas \cpu|rf|register[9][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N26
dffeas \cpu|rf|register[8][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|link|y[11]~74_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N39
cyclonev_lcell_comb \cpu|rf|qa[11]~163 (
// Equation(s):
// \cpu|rf|qa[11]~163_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][11]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][11]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][11]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][11]~q  ) ) )

	.dataa(!\cpu|rf|register[10][11]~q ),
	.datab(!\cpu|rf|register[11][11]~q ),
	.datac(!\cpu|rf|register[9][11]~q ),
	.datad(!\cpu|rf|register[8][11]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~163 .extended_lut = "off";
defparam \cpu|rf|qa[11]~163 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|rf|qa[11]~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N26
dffeas \cpu|rf|register[14][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N32
dffeas \cpu|rf|register[15][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N59
dffeas \cpu|rf|register[12][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N33
cyclonev_lcell_comb \cpu|rf|register[13][11]~feeder (
// Equation(s):
// \cpu|rf|register[13][11]~feeder_combout  = ( \cpu|link|y[11]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[11]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][11]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N35
dffeas \cpu|rf|register[13][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N33
cyclonev_lcell_comb \cpu|rf|qa[11]~164 (
// Equation(s):
// \cpu|rf|qa[11]~164_combout  = ( \cpu|rf|register[12][11]~q  & ( \cpu|rf|register[13][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][11]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][11]~q )))) ) ) ) # ( !\cpu|rf|register[12][11]~q  & ( \cpu|rf|register[13][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][11]~q 
//  & ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[15][11]~q )))) ) ) ) # ( 
// \cpu|rf|register[12][11]~q  & ( !\cpu|rf|register[13][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [22])) # (\cpu|rf|register[14][11]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[15][11]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\cpu|rf|register[12][11]~q  & ( !\cpu|rf|register[13][11]~q  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][11]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][11]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[14][11]~q ),
	.datab(!\cpu|rf|register[15][11]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\cpu|rf|register[12][11]~q ),
	.dataf(!\cpu|rf|register[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~164 .extended_lut = "off";
defparam \cpu|rf|qa[11]~164 .lut_mask = 64'h0053F0530F53FF53;
defparam \cpu|rf|qa[11]~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y28_N20
dffeas \cpu|rf|register[7][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N17
dffeas \cpu|rf|register[6][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N59
dffeas \cpu|rf|register[4][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N11
dffeas \cpu|rf|register[5][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N21
cyclonev_lcell_comb \cpu|rf|qa[11]~165 (
// Equation(s):
// \cpu|rf|qa[11]~165_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[7][11]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][11]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[5][11]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[4][11]~q  ) ) )

	.dataa(!\cpu|rf|register[7][11]~q ),
	.datab(!\cpu|rf|register[6][11]~q ),
	.datac(!\cpu|rf|register[4][11]~q ),
	.datad(!\cpu|rf|register[5][11]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~165 .extended_lut = "off";
defparam \cpu|rf|qa[11]~165 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|rf|qa[11]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y28_N14
dffeas \cpu|rf|register[3][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N0
cyclonev_lcell_comb \cpu|rf|register[2][11]~feeder (
// Equation(s):
// \cpu|rf|register[2][11]~feeder_combout  = ( \cpu|link|y[11]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[11]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[2][11]~feeder .extended_lut = "off";
defparam \cpu|rf|register[2][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N2
dffeas \cpu|rf|register[2][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N57
cyclonev_lcell_comb \cpu|rf|register[1][11]~feeder (
// Equation(s):
// \cpu|rf|register[1][11]~feeder_combout  = ( \cpu|link|y[11]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[11]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][11]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[1][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N59
dffeas \cpu|rf|register[1][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N54
cyclonev_lcell_comb \cpu|rf|qa[11]~166 (
// Equation(s):
// \cpu|rf|qa[11]~166_combout  = ( \cpu|rf|register[1][11]~q  & ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][11]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][11]~q )) ) ) ) # ( !\cpu|rf|register[1][11]~q  & 
// ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][11]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][11]~q )) ) ) ) # ( \cpu|rf|register[1][11]~q  & ( !\cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|qa[28]~4_combout ) 
// # (\cpu|rf|qa[11]~165_combout ) ) ) ) # ( !\cpu|rf|register[1][11]~q  & ( !\cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|qa[11]~165_combout  & !\cpu|rf|qa[28]~4_combout ) ) ) )

	.dataa(!\cpu|rf|qa[11]~165_combout ),
	.datab(!\cpu|rf|register[3][11]~q ),
	.datac(!\cpu|rf|qa[28]~4_combout ),
	.datad(!\cpu|rf|register[2][11]~q ),
	.datae(!\cpu|rf|register[1][11]~q ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~166 .extended_lut = "off";
defparam \cpu|rf|qa[11]~166 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|rf|qa[11]~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N22
dffeas \cpu|rf|register[19][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N14
dffeas \cpu|rf|register[27][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N38
dffeas \cpu|rf|register[23][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N38
dffeas \cpu|rf|register[31][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N15
cyclonev_lcell_comb \cpu|rf|qa[11]~170 (
// Equation(s):
// \cpu|rf|qa[11]~170_combout  = ( \cpu|rf|register[23][11]~q  & ( \cpu|rf|register[31][11]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][11]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][11]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[23][11]~q  & ( \cpu|rf|register[31][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[19][11]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[27][11]~q )))) ) ) ) 
// # ( \cpu|rf|register[23][11]~q  & ( !\cpu|rf|register[31][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[19][11]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[27][11]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\cpu|rf|register[23][11]~q  & ( !\cpu|rf|register[31][11]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][11]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[27][11]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[19][11]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[27][11]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[23][11]~q ),
	.dataf(!\cpu|rf|register[31][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~170 .extended_lut = "off";
defparam \cpu|rf|qa[11]~170 .lut_mask = 64'h470047CC473347FF;
defparam \cpu|rf|qa[11]~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y30_N53
dffeas \cpu|rf|register[17][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N14
dffeas \cpu|rf|register[29][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N38
dffeas \cpu|rf|register[25][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N10
dffeas \cpu|rf|register[21][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N15
cyclonev_lcell_comb \cpu|rf|qa[11]~168 (
// Equation(s):
// \cpu|rf|qa[11]~168_combout  = ( \cpu|rf|register[21][11]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][11]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][11]~q )) ) ) ) # ( !\cpu|rf|register[21][11]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[25][11]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][11]~q )) ) ) ) # ( \cpu|rf|register[21][11]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[17][11]~q ) ) ) ) # ( !\cpu|rf|register[21][11]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[17][11]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\cpu|rf|register[17][11]~q ),
	.datab(!\cpu|rf|register[29][11]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[25][11]~q ),
	.datae(!\cpu|rf|register[21][11]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~168 .extended_lut = "off";
defparam \cpu|rf|qa[11]~168 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|rf|qa[11]~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y29_N14
dffeas \cpu|rf|register[26][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N44
dffeas \cpu|rf|register[30][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y29_N6
cyclonev_lcell_comb \cpu|rf|register[18][11]~feeder (
// Equation(s):
// \cpu|rf|register[18][11]~feeder_combout  = ( \cpu|link|y[11]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[11]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[18][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[18][11]~feeder .extended_lut = "off";
defparam \cpu|rf|register[18][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[18][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y29_N8
dffeas \cpu|rf|register[18][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N47
dffeas \cpu|rf|register[22][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N45
cyclonev_lcell_comb \cpu|rf|qa[11]~169 (
// Equation(s):
// \cpu|rf|qa[11]~169_combout  = ( \cpu|rf|register[22][11]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[30][11]~q ) ) ) ) # ( !\cpu|rf|register[22][11]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[30][11]~q ) ) ) ) # ( \cpu|rf|register[22][11]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][11]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][11]~q )) ) ) ) # ( !\cpu|rf|register[22][11]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][11]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][11]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[26][11]~q ),
	.datac(!\cpu|rf|register[30][11]~q ),
	.datad(!\cpu|rf|register[18][11]~q ),
	.datae(!\cpu|rf|register[22][11]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~169 .extended_lut = "off";
defparam \cpu|rf|qa[11]~169 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \cpu|rf|qa[11]~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y28_N56
dffeas \cpu|rf|register[28][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N32
dffeas \cpu|rf|register[24][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \cpu|rf|register[20][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N11
dffeas \cpu|rf|register[16][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~74_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N24
cyclonev_lcell_comb \cpu|rf|qa[11]~167 (
// Equation(s):
// \cpu|rf|qa[11]~167_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][11]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[24][11]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[20][11]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][11]~q  ) ) )

	.dataa(!\cpu|rf|register[28][11]~q ),
	.datab(!\cpu|rf|register[24][11]~q ),
	.datac(!\cpu|rf|register[20][11]~q ),
	.datad(!\cpu|rf|register[16][11]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~167 .extended_lut = "off";
defparam \cpu|rf|qa[11]~167 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qa[11]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N24
cyclonev_lcell_comb \cpu|rf|qa[11]~171 (
// Equation(s):
// \cpu|rf|qa[11]~171_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[11]~170_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[11]~168_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[11]~169_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[11]~167_combout  ) ) )

	.dataa(!\cpu|rf|qa[11]~170_combout ),
	.datab(!\cpu|rf|qa[11]~168_combout ),
	.datac(!\cpu|rf|qa[11]~169_combout ),
	.datad(!\cpu|rf|qa[11]~167_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~171 .extended_lut = "off";
defparam \cpu|rf|qa[11]~171 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qa[11]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N33
cyclonev_lcell_comb \cpu|rf|qa[11]~172 (
// Equation(s):
// \cpu|rf|qa[11]~172_combout  = ( \cpu|rf|qa[11]~171_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[11]~166_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[11]~164_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\cpu|rf|qa[11]~171_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[11]~166_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[11]~164_combout )))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|qa[11]~164_combout ),
	.datad(!\cpu|rf|qa[11]~166_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[11]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~172 .extended_lut = "off";
defparam \cpu|rf|qa[11]~172 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|rf|qa[11]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N51
cyclonev_lcell_comb \cpu|rf|qa[11]~342 (
// Equation(s):
// \cpu|rf|qa[11]~342_combout  = ( \cpu|rf|qa[11]~172_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[11]~163_combout ) ) ) # ( !\cpu|rf|qa[11]~172_combout  & ( (\cpu|rf|qa[28]~0_combout  & \cpu|rf|qa[11]~163_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(!\cpu|rf|qa[11]~163_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[11]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[11]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~342 .extended_lut = "off";
defparam \cpu|rf|qa[11]~342 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|rf|qa[11]~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \cpu|al_unit|Add0~63 (
// Equation(s):
// \cpu|al_unit|Add0~63_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[11]~10_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[11]~342_combout )) ) + ( \cpu|al_unit|Add0~72  ))
// \cpu|al_unit|Add0~64  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[11]~10_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[11]~342_combout )) ) + ( \cpu|al_unit|Add0~72  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|alu_b|y[11]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[11]~342_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~72 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~63_sumout ),
	.cout(\cpu|al_unit|Add0~64 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~63 .extended_lut = "off";
defparam \cpu|al_unit|Add0~63 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|al_unit|Add0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N39
cyclonev_lcell_comb \cpu|al_unit|Add0~59 (
// Equation(s):
// \cpu|al_unit|Add0~59_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[12]~9_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[12]~341_combout )) ) + ( \cpu|al_unit|Add0~64  ))
// \cpu|al_unit|Add0~60  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[12]~9_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[12]~341_combout )) ) + ( \cpu|al_unit|Add0~64  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|alu_b|y[12]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[12]~341_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~64 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~59_sumout ),
	.cout(\cpu|al_unit|Add0~60 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~59 .extended_lut = "off";
defparam \cpu|al_unit|Add0~59 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|al_unit|Add0~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~43 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~43_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[10]~12_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[9]~11_combout ))) ) ) ) # ( 
// !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # (\cpu|alu_b|y[11]~10_combout ) ) ) ) # ( \cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & 
// (\cpu|alu_b|y[10]~12_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[9]~11_combout ))) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[12]~9_combout  & ( (\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[11]~10_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|alu_b|y[11]~10_combout ),
	.datac(!\cpu|alu_b|y[10]~12_combout ),
	.datad(!\cpu|alu_b|y[9]~11_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_b|y[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~43 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~43 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \cpu|al_unit|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~51 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~51_combout  = ( \cpu|al_unit|ShiftLeft0~41_combout  & ( \cpu|al_unit|ShiftLeft0~43_combout  & ( (!\cpu|alu_a|y[3]~0_combout ) # ((!\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftLeft0~28_combout )) # (\cpu|alu_a|y[2]~1_combout  & 
// ((\cpu|al_unit|ShiftLeft0~29_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~41_combout  & ( \cpu|al_unit|ShiftLeft0~43_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (((!\cpu|alu_a|y[2]~1_combout )))) # (\cpu|alu_a|y[3]~0_combout  & 
// ((!\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftLeft0~28_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~29_combout ))))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~41_combout  & ( !\cpu|al_unit|ShiftLeft0~43_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|alu_a|y[2]~1_combout )))) # (\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftLeft0~28_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~29_combout ))))) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~41_combout  & ( !\cpu|al_unit|ShiftLeft0~43_combout  & ( (\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftLeft0~28_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~29_combout 
// ))))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~28_combout ),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~29_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~41_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~51 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~51 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \cpu|al_unit|ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N39
cyclonev_lcell_comb \cpu|al_unit|s~7 (
// Equation(s):
// \cpu|al_unit|s~7_combout  = ( !\cpu|alu_b|y[12]~9_combout  & ( \cpu|alu_a|y[12]~15_combout  ) ) # ( \cpu|alu_b|y[12]~9_combout  & ( !\cpu|alu_a|y[12]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|alu_b|y[12]~9_combout ),
	.dataf(!\cpu|alu_a|y[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~7 .extended_lut = "off";
defparam \cpu|al_unit|s~7 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \cpu|al_unit|s~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N45
cyclonev_lcell_comb \cpu|rf|qb[21]~206 (
// Equation(s):
// \cpu|rf|qb[21]~206_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[14][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[13][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[15][21]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[14][21]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// (\cpu|rf|register[12][21]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[14][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[13][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[15][21]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[14][21]~q  & ( (\cpu|rf|register[12][21]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[13][21]~q ),
	.datab(!\cpu|rf|register[12][21]~q ),
	.datac(!\cpu|rf|register[15][21]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[14][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~206 .extended_lut = "off";
defparam \cpu|rf|qb[21]~206 .lut_mask = 64'h3300550F33FF550F;
defparam \cpu|rf|qb[21]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y32_N42
cyclonev_lcell_comb \cpu|rf|qb[21]~210 (
// Equation(s):
// \cpu|rf|qb[21]~210_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[29][21]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[25][21]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[21][21]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[17][21]~q  ) ) )

	.dataa(!\cpu|rf|register[21][21]~q ),
	.datab(!\cpu|rf|register[29][21]~q ),
	.datac(!\cpu|rf|register[17][21]~q ),
	.datad(!\cpu|rf|register[25][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~210 .extended_lut = "off";
defparam \cpu|rf|qb[21]~210 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|rf|qb[21]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N15
cyclonev_lcell_comb \cpu|rf|qb[21]~212 (
// Equation(s):
// \cpu|rf|qb[21]~212_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[23][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[27][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[31][21]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[23][21]~q  & ( (\cpu|rf|register[19][21]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[23][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[27][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[31][21]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[23][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|rf|register[19][21]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[19][21]~q ),
	.datac(!\cpu|rf|register[27][21]~q ),
	.datad(!\cpu|rf|register[31][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[23][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~212 .extended_lut = "off";
defparam \cpu|rf|qb[21]~212 .lut_mask = 64'h22220A5F77770A5F;
defparam \cpu|rf|qb[21]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N21
cyclonev_lcell_comb \cpu|rf|qb[21]~209 (
// Equation(s):
// \cpu|rf|qb[21]~209_combout  = ( \cpu|rf|register[24][21]~q  & ( \cpu|rf|register[16][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][21]~q )))) ) ) ) # ( !\cpu|rf|register[24][21]~q  & ( \cpu|rf|register[16][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][21]~q ))))) ) ) ) # ( \cpu|rf|register[24][21]~q  & ( !\cpu|rf|register[16][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][21]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][21]~q ))))) ) ) ) # ( !\cpu|rf|register[24][21]~q  & ( !\cpu|rf|register[16][21]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][21]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][21]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[20][21]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[28][21]~q ),
	.datae(!\cpu|rf|register[24][21]~q ),
	.dataf(!\cpu|rf|register[16][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~209 .extended_lut = "off";
defparam \cpu|rf|qb[21]~209 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \cpu|rf|qb[21]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N39
cyclonev_lcell_comb \cpu|rf|qb[21]~211 (
// Equation(s):
// \cpu|rf|qb[21]~211_combout  = ( \cpu|rf|register[30][21]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[22][21]~q ) ) ) ) # ( !\cpu|rf|register[30][21]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\cpu|rf|register[22][21]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \cpu|rf|register[30][21]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][21]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][21]~q ))) ) ) ) # ( !\cpu|rf|register[30][21]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][21]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][21]~q ))) ) ) )

	.dataa(!\cpu|rf|register[18][21]~q ),
	.datab(!\cpu|rf|register[26][21]~q ),
	.datac(!\cpu|rf|register[22][21]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[30][21]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~211 .extended_lut = "off";
defparam \cpu|rf|qb[21]~211 .lut_mask = 64'h553355330F000FFF;
defparam \cpu|rf|qb[21]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N39
cyclonev_lcell_comb \cpu|rf|qb[21]~213 (
// Equation(s):
// \cpu|rf|qb[21]~213_combout  = ( \cpu|rf|qb[21]~211_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[21]~210_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[21]~212_combout ))) ) ) ) # ( !\cpu|rf|qb[21]~211_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[21]~210_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[21]~212_combout ))) ) ) ) # ( \cpu|rf|qb[21]~211_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|qb[21]~209_combout 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\cpu|rf|qb[21]~211_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|qb[21]~209_combout ) 
// ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|qb[21]~210_combout ),
	.datac(!\cpu|rf|qb[21]~212_combout ),
	.datad(!\cpu|rf|qb[21]~209_combout ),
	.datae(!\cpu|rf|qb[21]~211_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~213 .extended_lut = "off";
defparam \cpu|rf|qb[21]~213 .lut_mask = 64'h00AA55FF27272727;
defparam \cpu|rf|qb[21]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N27
cyclonev_lcell_comb \cpu|rf|qb[21]~207 (
// Equation(s):
// \cpu|rf|qb[21]~207_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[7][21]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[5][21]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[6][21]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[4][21]~q  ) ) )

	.dataa(!\cpu|rf|register[7][21]~q ),
	.datab(!\cpu|rf|register[4][21]~q ),
	.datac(!\cpu|rf|register[6][21]~q ),
	.datad(!\cpu|rf|register[5][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~207 .extended_lut = "off";
defparam \cpu|rf|qb[21]~207 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|rf|qb[21]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N33
cyclonev_lcell_comb \cpu|rf|qb[21]~208 (
// Equation(s):
// \cpu|rf|qb[21]~208_combout  = ( \cpu|rf|qb[21]~207_combout  & ( \cpu|rf|register[2][21]~q  & ( (!\cpu|rf|qb[0]~4_combout ) # ((!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[1][21]~q ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[3][21]~q ))) ) ) ) # 
// ( !\cpu|rf|qb[21]~207_combout  & ( \cpu|rf|register[2][21]~q  & ( (!\cpu|rf|qb[0]~4_combout  & (((\cpu|rf|qb[0]~5_combout )))) # (\cpu|rf|qb[0]~4_combout  & ((!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[1][21]~q ))) # (\cpu|rf|qb[0]~5_combout  & 
// (\cpu|rf|register[3][21]~q )))) ) ) ) # ( \cpu|rf|qb[21]~207_combout  & ( !\cpu|rf|register[2][21]~q  & ( (!\cpu|rf|qb[0]~4_combout  & (((!\cpu|rf|qb[0]~5_combout )))) # (\cpu|rf|qb[0]~4_combout  & ((!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[1][21]~q 
// ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[3][21]~q )))) ) ) ) # ( !\cpu|rf|qb[21]~207_combout  & ( !\cpu|rf|register[2][21]~q  & ( (\cpu|rf|qb[0]~4_combout  & ((!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[1][21]~q ))) # 
// (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[3][21]~q )))) ) ) )

	.dataa(!\cpu|rf|qb[0]~4_combout ),
	.datab(!\cpu|rf|register[3][21]~q ),
	.datac(!\cpu|rf|register[1][21]~q ),
	.datad(!\cpu|rf|qb[0]~5_combout ),
	.datae(!\cpu|rf|qb[21]~207_combout ),
	.dataf(!\cpu|rf|register[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~208 .extended_lut = "off";
defparam \cpu|rf|qb[21]~208 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \cpu|rf|qb[21]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N30
cyclonev_lcell_comb \cpu|rf|qb[21]~214 (
// Equation(s):
// \cpu|rf|qb[21]~214_combout  = ( \cpu|rf|qb[21]~208_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|qb[21]~206_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[21]~213_combout )))) ) ) # ( !\cpu|rf|qb[21]~208_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|qb[21]~206_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[21]~213_combout )))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|qb[21]~206_combout ),
	.datac(!\cpu|rf|qb[21]~213_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[21]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~214 .extended_lut = "off";
defparam \cpu|rf|qb[21]~214 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \cpu|rf|qb[21]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N33
cyclonev_lcell_comb \cpu|rf|qb[21]~215 (
// Equation(s):
// \cpu|rf|qb[21]~215_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[21]~214_combout  ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[21]~205_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[21]~214_combout ),
	.datad(!\cpu|rf|qb[21]~205_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~215 .extended_lut = "off";
defparam \cpu|rf|qb[21]~215 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|rf|qb[21]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N12
cyclonev_lcell_comb \cpu|rf|qb[20]~237 (
// Equation(s):
// \cpu|rf|qb[20]~237_combout  = ( \cpu|rf|qb[20]~227_combout  & ( (!\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[20]~236_combout ) ) ) # ( !\cpu|rf|qb[20]~227_combout  & ( (\cpu|rf|qb[20]~236_combout  & \cpu|rf|qb[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[20]~236_combout ),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[20]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~237 .extended_lut = "off";
defparam \cpu|rf|qb[20]~237 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|rf|qb[20]~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N9
cyclonev_lcell_comb \cpu|rf|qb[22]~218 (
// Equation(s):
// \cpu|rf|qb[22]~218_combout  = ( \cpu|rf|register[4][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][22]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][22]~q ))) ) ) ) # ( !\cpu|rf|register[4][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[6][22]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][22]~q ))) ) ) ) # ( \cpu|rf|register[4][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[5][22]~q ) ) ) ) # ( !\cpu|rf|register[4][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|register[5][22]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[5][22]~q ),
	.datac(!\cpu|rf|register[6][22]~q ),
	.datad(!\cpu|rf|register[7][22]~q ),
	.datae(!\cpu|rf|register[4][22]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~218 .extended_lut = "off";
defparam \cpu|rf|qb[22]~218 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \cpu|rf|qb[22]~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N27
cyclonev_lcell_comb \cpu|rf|qb[22]~219 (
// Equation(s):
// \cpu|rf|qb[22]~219_combout  = ( \cpu|rf|qb[22]~218_combout  & ( \cpu|rf|register[1][22]~q  & ( (!\cpu|rf|qb[0]~5_combout ) # ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][22]~q )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][22]~q )))) ) ) ) # 
// ( !\cpu|rf|qb[22]~218_combout  & ( \cpu|rf|register[1][22]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (((\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][22]~q )) # (\cpu|rf|qb[0]~4_combout  & 
// ((\cpu|rf|register[3][22]~q ))))) ) ) ) # ( \cpu|rf|qb[22]~218_combout  & ( !\cpu|rf|register[1][22]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (((!\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|register[2][22]~q )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][22]~q ))))) ) ) ) # ( !\cpu|rf|qb[22]~218_combout  & ( !\cpu|rf|register[1][22]~q  & ( (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][22]~q 
// )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][22]~q ))))) ) ) )

	.dataa(!\cpu|rf|qb[0]~5_combout ),
	.datab(!\cpu|rf|register[2][22]~q ),
	.datac(!\cpu|rf|qb[0]~4_combout ),
	.datad(!\cpu|rf|register[3][22]~q ),
	.datae(!\cpu|rf|qb[22]~218_combout ),
	.dataf(!\cpu|rf|register[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~219 .extended_lut = "off";
defparam \cpu|rf|qb[22]~219 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \cpu|rf|qb[22]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N42
cyclonev_lcell_comb \cpu|rf|qb[22]~217 (
// Equation(s):
// \cpu|rf|qb[22]~217_combout  = ( \cpu|rf|register[13][22]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[15][22]~q ) ) ) ) # ( !\cpu|rf|register[13][22]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[15][22]~q ) ) ) ) # ( \cpu|rf|register[13][22]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][22]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][22]~q )) ) ) ) # ( !\cpu|rf|register[13][22]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][22]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][22]~q )) ) ) )

	.dataa(!\cpu|rf|register[14][22]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[12][22]~q ),
	.datad(!\cpu|rf|register[15][22]~q ),
	.datae(!\cpu|rf|register[13][22]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~217 .extended_lut = "off";
defparam \cpu|rf|qb[22]~217 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \cpu|rf|qb[22]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[22]~222 (
// Equation(s):
// \cpu|rf|qb[22]~222_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[26][22]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[22][22]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[30][22]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[26][22]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[18][22]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[26][22]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[22][22]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[30][22]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[26][22]~q  & ( (\cpu|rf|register[18][22]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[30][22]~q ),
	.datab(!\cpu|rf|register[18][22]~q ),
	.datac(!\cpu|rf|register[22][22]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[26][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~222 .extended_lut = "off";
defparam \cpu|rf|qb[22]~222 .lut_mask = 64'h33000F5533FF0F55;
defparam \cpu|rf|qb[22]~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N33
cyclonev_lcell_comb \cpu|rf|qb[22]~221 (
// Equation(s):
// \cpu|rf|qb[22]~221_combout  = ( \cpu|rf|register[17][22]~q  & ( \cpu|rf|register[25][22]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][22]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][22]~q ))) ) ) ) # ( !\cpu|rf|register[17][22]~q  & ( \cpu|rf|register[25][22]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][22]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][22]~q )))) ) ) ) # ( \cpu|rf|register[17][22]~q  & ( !\cpu|rf|register[25][22]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][22]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][22]~q )))) ) ) ) # ( !\cpu|rf|register[17][22]~q  & ( !\cpu|rf|register[25][22]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][22]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][22]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[29][22]~q ),
	.datad(!\cpu|rf|register[21][22]~q ),
	.datae(!\cpu|rf|register[17][22]~q ),
	.dataf(!\cpu|rf|register[25][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~221 .extended_lut = "off";
defparam \cpu|rf|qb[22]~221 .lut_mask = 64'h014589CD2367ABEF;
defparam \cpu|rf|qb[22]~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[22]~220 (
// Equation(s):
// \cpu|rf|qb[22]~220_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[28][22]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][22]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[20][22]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][22]~q  ) ) )

	.dataa(!\cpu|rf|register[16][22]~q ),
	.datab(!\cpu|rf|register[28][22]~q ),
	.datac(!\cpu|rf|register[20][22]~q ),
	.datad(!\cpu|rf|register[24][22]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~220 .extended_lut = "off";
defparam \cpu|rf|qb[22]~220 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qb[22]~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N39
cyclonev_lcell_comb \cpu|rf|qb[22]~223 (
// Equation(s):
// \cpu|rf|qb[22]~223_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[31][22]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[27][22]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[23][22]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[19][22]~q  ) ) )

	.dataa(!\cpu|rf|register[27][22]~q ),
	.datab(!\cpu|rf|register[23][22]~q ),
	.datac(!\cpu|rf|register[31][22]~q ),
	.datad(!\cpu|rf|register[19][22]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~223 .extended_lut = "off";
defparam \cpu|rf|qb[22]~223 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qb[22]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N57
cyclonev_lcell_comb \cpu|rf|qb[22]~224 (
// Equation(s):
// \cpu|rf|qb[22]~224_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[22]~223_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[22]~222_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[22]~223_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[22]~220_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[22]~221_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[22]~223_combout  & ( (\cpu|rf|qb[22]~222_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[22]~223_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[22]~220_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[22]~221_combout )) ) ) )

	.dataa(!\cpu|rf|qb[22]~222_combout ),
	.datab(!\cpu|rf|qb[22]~221_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|qb[22]~220_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[22]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~224 .extended_lut = "off";
defparam \cpu|rf|qb[22]~224 .lut_mask = 64'h03F3505003F35F5F;
defparam \cpu|rf|qb[22]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N39
cyclonev_lcell_comb \cpu|rf|qb[22]~225 (
// Equation(s):
// \cpu|rf|qb[22]~225_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[22]~224_combout  & ( (\cpu|rf|qb[22]~217_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[22]~224_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (\cpu|rf|qb[22]~219_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// !\cpu|rf|qb[22]~224_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & \cpu|rf|qb[22]~217_combout ) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|qb[22]~224_combout  & ( (\cpu|rf|qb[22]~219_combout  
// & !\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(!\cpu|rf|qb[22]~219_combout ),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\cpu|rf|qb[22]~217_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|qb[22]~224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~225 .extended_lut = "off";
defparam \cpu|rf|qb[22]~225 .lut_mask = 64'h505000F05F5F0FFF;
defparam \cpu|rf|qb[22]~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N42
cyclonev_lcell_comb \cpu|rf|qb[22]~226 (
// Equation(s):
// \cpu|rf|qb[22]~226_combout  = ( \cpu|rf|qb[22]~216_combout  & ( \cpu|rf|qb[22]~225_combout  ) ) # ( !\cpu|rf|qb[22]~216_combout  & ( \cpu|rf|qb[22]~225_combout  & ( \cpu|rf|qb[0]~0_combout  ) ) ) # ( \cpu|rf|qb[22]~216_combout  & ( 
// !\cpu|rf|qb[22]~225_combout  & ( !\cpu|rf|qb[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(!\cpu|rf|qb[22]~216_combout ),
	.dataf(!\cpu|rf|qb[22]~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~226 .extended_lut = "off";
defparam \cpu|rf|qb[22]~226 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \cpu|rf|qb[22]~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~45 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~45_combout  = ( \cpu|rf|qb[22]~226_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[21]~215_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[23]~323_combout )) ) ) ) # ( 
// !\cpu|rf|qb[22]~226_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[21]~215_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[23]~323_combout )) ) ) ) # ( \cpu|rf|qb[22]~226_combout  & ( 
// !\cpu|alu_a|y[0]~5_combout  & ( (\cpu|rf|qb[20]~237_combout ) # (\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|rf|qb[22]~226_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & \cpu|rf|qb[20]~237_combout ) ) ) )

	.dataa(!\cpu|rf|qb[23]~323_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|rf|qb[21]~215_combout ),
	.datad(!\cpu|rf|qb[20]~237_combout ),
	.datae(!\cpu|rf|qb[22]~226_combout ),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~45 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~45 .lut_mask = 64'h00CC33FF2E2E2E2E;
defparam \cpu|al_unit|ShiftRight1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \cpu|rf|register[1][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N38
dffeas \cpu|rf|register[3][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N26
dffeas \cpu|rf|register[2][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N15
cyclonev_lcell_comb \cpu|rf|register[4][25]~feeder (
// Equation(s):
// \cpu|rf|register[4][25]~feeder_combout  = \cpu|link|y[25]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[25]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][25]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \cpu|rf|register[4][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N32
dffeas \cpu|rf|register[7][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N38
dffeas \cpu|rf|register[6][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N45
cyclonev_lcell_comb \cpu|rf|register[5][25]~feeder (
// Equation(s):
// \cpu|rf|register[5][25]~feeder_combout  = \cpu|link|y[25]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[25]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][25]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[5][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N46
dffeas \cpu|rf|register[5][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N39
cyclonev_lcell_comb \cpu|rf|qa[25]~215 (
// Equation(s):
// \cpu|rf|qa[25]~215_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[5][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[7][25]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[5][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][25]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[6][25]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[5][25]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[7][25]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[5][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][25]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[6][25]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[4][25]~q ),
	.datac(!\cpu|rf|register[7][25]~q ),
	.datad(!\cpu|rf|register[6][25]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~215 .extended_lut = "off";
defparam \cpu|rf|qa[25]~215 .lut_mask = 64'h227705052277AFAF;
defparam \cpu|rf|qa[25]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N27
cyclonev_lcell_comb \cpu|rf|qa[25]~216 (
// Equation(s):
// \cpu|rf|qa[25]~216_combout  = ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[25]~215_combout  & ( (!\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[1][25]~q )) # (\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[3][25]~q ))) ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & 
// ( \cpu|rf|qa[25]~215_combout  & ( (!\cpu|rf|qa[28]~5_combout ) # (\cpu|rf|register[2][25]~q ) ) ) ) # ( \cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|qa[25]~215_combout  & ( (!\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[1][25]~q )) # (\cpu|rf|qa[28]~5_combout  
// & ((\cpu|rf|register[3][25]~q ))) ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|qa[25]~215_combout  & ( (\cpu|rf|qa[28]~5_combout  & \cpu|rf|register[2][25]~q ) ) ) )

	.dataa(!\cpu|rf|register[1][25]~q ),
	.datab(!\cpu|rf|register[3][25]~q ),
	.datac(!\cpu|rf|qa[28]~5_combout ),
	.datad(!\cpu|rf|register[2][25]~q ),
	.datae(!\cpu|rf|qa[28]~4_combout ),
	.dataf(!\cpu|rf|qa[25]~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~216 .extended_lut = "off";
defparam \cpu|rf|qa[25]~216 .lut_mask = 64'h000F5353F0FF5353;
defparam \cpu|rf|qa[25]~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y28_N32
dffeas \cpu|rf|register[28][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N50
dffeas \cpu|rf|register[20][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N8
dffeas \cpu|rf|register[24][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N34
dffeas \cpu|rf|register[16][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N42
cyclonev_lcell_comb \cpu|rf|qa[25]~217 (
// Equation(s):
// \cpu|rf|qa[25]~217_combout  = ( \cpu|rf|register[16][25]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[24][25]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][25]~q )) ) ) ) # ( !\cpu|rf|register[16][25]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[24][25]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][25]~q )) ) ) ) # ( \cpu|rf|register[16][25]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[20][25]~q ) ) ) ) # ( !\cpu|rf|register[16][25]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|rf|register[20][25]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[28][25]~q ),
	.datac(!\cpu|rf|register[20][25]~q ),
	.datad(!\cpu|rf|register[24][25]~q ),
	.datae(!\cpu|rf|register[16][25]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~217 .extended_lut = "off";
defparam \cpu|rf|qa[25]~217 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \cpu|rf|qa[25]~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N20
dffeas \cpu|rf|register[30][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N5
dffeas \cpu|rf|register[18][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N59
dffeas \cpu|rf|register[26][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N39
cyclonev_lcell_comb \cpu|rf|register[22][25]~feeder (
// Equation(s):
// \cpu|rf|register[22][25]~feeder_combout  = ( \cpu|link|y[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][25]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N41
dffeas \cpu|rf|register[22][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N12
cyclonev_lcell_comb \cpu|rf|qa[25]~219 (
// Equation(s):
// \cpu|rf|qa[25]~219_combout  = ( \cpu|rf|register[22][25]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[30][25]~q ) ) ) ) # ( !\cpu|rf|register[22][25]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[30][25]~q ) ) ) ) # ( \cpu|rf|register[22][25]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][25]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][25]~q ))) ) ) ) # ( !\cpu|rf|register[22][25]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][25]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][25]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[30][25]~q ),
	.datac(!\cpu|rf|register[18][25]~q ),
	.datad(!\cpu|rf|register[26][25]~q ),
	.datae(!\cpu|rf|register[22][25]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~219 .extended_lut = "off";
defparam \cpu|rf|qa[25]~219 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu|rf|qa[25]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \cpu|rf|register[31][25]~feeder (
// Equation(s):
// \cpu|rf|register[31][25]~feeder_combout  = ( \cpu|link|y[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[31][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[31][25]~feeder .extended_lut = "off";
defparam \cpu|rf|register[31][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[31][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N38
dffeas \cpu|rf|register[31][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[31][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N32
dffeas \cpu|rf|register[27][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N50
dffeas \cpu|rf|register[23][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N12
cyclonev_lcell_comb \cpu|rf|register[19][25]~feeder (
// Equation(s):
// \cpu|rf|register[19][25]~feeder_combout  = ( \cpu|link|y[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][25]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N14
dffeas \cpu|rf|register[19][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N51
cyclonev_lcell_comb \cpu|rf|qa[25]~220 (
// Equation(s):
// \cpu|rf|qa[25]~220_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[19][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[23][25]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[31][25]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[19][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # 
// (\cpu|rf|register[27][25]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[19][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[23][25]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[31][25]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[19][25]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// \cpu|rf|register[27][25]~q ) ) ) )

	.dataa(!\cpu|rf|register[31][25]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[27][25]~q ),
	.datad(!\cpu|rf|register[23][25]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[19][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~220 .extended_lut = "off";
defparam \cpu|rf|qa[25]~220 .lut_mask = 64'h030311DDCFCF11DD;
defparam \cpu|rf|qa[25]~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N50
dffeas \cpu|rf|register[17][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N47
dffeas \cpu|rf|register[21][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N14
dffeas \cpu|rf|register[29][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N26
dffeas \cpu|rf|register[25][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N27
cyclonev_lcell_comb \cpu|rf|qa[25]~218 (
// Equation(s):
// \cpu|rf|qa[25]~218_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][25]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][25]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][25]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][25]~q  ) ) )

	.dataa(!\cpu|rf|register[17][25]~q ),
	.datab(!\cpu|rf|register[21][25]~q ),
	.datac(!\cpu|rf|register[29][25]~q ),
	.datad(!\cpu|rf|register[25][25]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~218 .extended_lut = "off";
defparam \cpu|rf|qa[25]~218 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|rf|qa[25]~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N36
cyclonev_lcell_comb \cpu|rf|qa[25]~221 (
// Equation(s):
// \cpu|rf|qa[25]~221_combout  = ( \cpu|rf|qa[25]~218_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[25]~219_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[25]~220_combout ))) ) ) ) # ( !\cpu|rf|qa[25]~218_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[25]~219_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[25]~220_combout ))) ) ) ) # ( \cpu|rf|qa[25]~218_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|qa[25]~217_combout 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|qa[25]~218_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[25]~217_combout ) 
// ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|qa[25]~217_combout ),
	.datac(!\cpu|rf|qa[25]~219_combout ),
	.datad(!\cpu|rf|qa[25]~220_combout ),
	.datae(!\cpu|rf|qa[25]~218_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~221 .extended_lut = "off";
defparam \cpu|rf|qa[25]~221 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu|rf|qa[25]~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N38
dffeas \cpu|rf|register[12][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N8
dffeas \cpu|rf|register[14][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N21
cyclonev_lcell_comb \cpu|rf|register[13][25]~feeder (
// Equation(s):
// \cpu|rf|register[13][25]~feeder_combout  = ( \cpu|link|y[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][25]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N22
dffeas \cpu|rf|register[13][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N14
dffeas \cpu|rf|register[15][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N9
cyclonev_lcell_comb \cpu|rf|qa[25]~214 (
// Equation(s):
// \cpu|rf|qa[25]~214_combout  = ( \cpu|rf|register[13][25]~q  & ( \cpu|rf|register[15][25]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][25]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[14][25]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|register[13][25]~q  & ( \cpu|rf|register[15][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][25]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[14][25]~q )))) ) ) ) 
// # ( \cpu|rf|register[13][25]~q  & ( !\cpu|rf|register[15][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (\cpu|rf|register[12][25]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][25]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\cpu|rf|register[13][25]~q  & ( !\cpu|rf|register[15][25]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][25]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][25]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[12][25]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|register[14][25]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|register[13][25]~q ),
	.dataf(!\cpu|rf|register[15][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~214 .extended_lut = "off";
defparam \cpu|rf|qa[25]~214 .lut_mask = 64'h470047CC473347FF;
defparam \cpu|rf|qa[25]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N30
cyclonev_lcell_comb \cpu|rf|qa[25]~222 (
// Equation(s):
// \cpu|rf|qa[25]~222_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[25]~221_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[25]~214_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[25]~221_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[25]~216_combout  ) ) )

	.dataa(!\cpu|rf|qa[25]~216_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[25]~221_combout ),
	.datad(!\cpu|rf|qa[25]~214_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~222 .extended_lut = "off";
defparam \cpu|rf|qa[25]~222 .lut_mask = 64'h55550F0F00FF0F0F;
defparam \cpu|rf|qa[25]~222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N50
dffeas \cpu|rf|register[9][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N2
dffeas \cpu|rf|register[10][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \cpu|rf|register[8][25]~feeder (
// Equation(s):
// \cpu|rf|register[8][25]~feeder_combout  = ( \cpu|link|y[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[8][25]~feeder .extended_lut = "off";
defparam \cpu|rf|register[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N14
dffeas \cpu|rf|register[8][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N45
cyclonev_lcell_comb \cpu|rf|qa[25]~213 (
// Equation(s):
// \cpu|rf|qa[25]~213_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[8][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[9][25]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][25]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[8][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # 
// (\cpu|rf|register[10][25]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[8][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[9][25]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][25]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[8][25]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[10][25]~q ) ) ) )

	.dataa(!\cpu|rf|register[11][25]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|register[9][25]~q ),
	.datad(!\cpu|rf|register[10][25]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~213 .extended_lut = "off";
defparam \cpu|rf|qa[25]~213 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \cpu|rf|qa[25]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N3
cyclonev_lcell_comb \cpu|rf|qa[25]~354 (
// Equation(s):
// \cpu|rf|qa[25]~354_combout  = ( \cpu|rf|qa[25]~213_combout  & ( (\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[25]~222_combout ) ) ) # ( !\cpu|rf|qa[25]~213_combout  & ( (\cpu|rf|qa[25]~222_combout  & !\cpu|rf|qa[28]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[25]~222_combout ),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[25]~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[25]~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~354 .extended_lut = "off";
defparam \cpu|rf|qa[25]~354 .lut_mask = 64'h303030303F3F3F3F;
defparam \cpu|rf|qa[25]~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N9
cyclonev_lcell_comb \cpu|rf|qb[25]~252 (
// Equation(s):
// \cpu|rf|qb[25]~252_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[16][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][25]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][25]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[16][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[24][25]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[16][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][25]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][25]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[16][25]~q  & ( (\cpu|rf|register[24][25]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[20][25]~q ),
	.datab(!\cpu|rf|register[28][25]~q ),
	.datac(!\cpu|rf|register[24][25]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[16][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~252 .extended_lut = "off";
defparam \cpu|rf|qb[25]~252 .lut_mask = 64'h000F5533FF0F5533;
defparam \cpu|rf|qb[25]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N9
cyclonev_lcell_comb \cpu|rf|qb[25]~255 (
// Equation(s):
// \cpu|rf|qb[25]~255_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[31][25]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[27][25]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[23][25]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[19][25]~q  ) ) )

	.dataa(!\cpu|rf|register[31][25]~q ),
	.datab(!\cpu|rf|register[19][25]~q ),
	.datac(!\cpu|rf|register[27][25]~q ),
	.datad(!\cpu|rf|register[23][25]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~255 .extended_lut = "off";
defparam \cpu|rf|qb[25]~255 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|rf|qb[25]~255 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N51
cyclonev_lcell_comb \cpu|rf|qb[25]~253 (
// Equation(s):
// \cpu|rf|qb[25]~253_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[29][25]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[25][25]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[21][25]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[17][25]~q  ) ) )

	.dataa(!\cpu|rf|register[25][25]~q ),
	.datab(!\cpu|rf|register[21][25]~q ),
	.datac(!\cpu|rf|register[29][25]~q ),
	.datad(!\cpu|rf|register[17][25]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~253 .extended_lut = "off";
defparam \cpu|rf|qb[25]~253 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qb[25]~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N30
cyclonev_lcell_comb \cpu|rf|qb[25]~254 (
// Equation(s):
// \cpu|rf|qb[25]~254_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[30][25]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][25]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[22][25]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[18][25]~q  ) ) )

	.dataa(!\cpu|rf|register[18][25]~q ),
	.datab(!\cpu|rf|register[26][25]~q ),
	.datac(!\cpu|rf|register[30][25]~q ),
	.datad(!\cpu|rf|register[22][25]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~254 .extended_lut = "off";
defparam \cpu|rf|qb[25]~254 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|rf|qb[25]~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N54
cyclonev_lcell_comb \cpu|rf|qb[25]~256 (
// Equation(s):
// \cpu|rf|qb[25]~256_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[25]~254_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[25]~253_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[25]~255_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[25]~254_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// (\cpu|rf|qb[25]~252_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[25]~254_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[25]~253_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[25]~255_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[25]~254_combout  & ( (\cpu|rf|qb[25]~252_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|qb[25]~252_combout ),
	.datab(!\cpu|rf|qb[25]~255_combout ),
	.datac(!\cpu|rf|qb[25]~253_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|qb[25]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~256 .extended_lut = "off";
defparam \cpu|rf|qb[25]~256 .lut_mask = 64'h55000F3355FF0F33;
defparam \cpu|rf|qb[25]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N42
cyclonev_lcell_comb \cpu|rf|qb[25]~249 (
// Equation(s):
// \cpu|rf|qb[25]~249_combout  = ( \cpu|rf|register[12][25]~q  & ( \cpu|rf|register[14][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[13][25]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[15][25]~q )))) ) ) ) # ( !\cpu|rf|register[12][25]~q  & ( \cpu|rf|register[14][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[13][25]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[15][25]~q )))) ) ) ) # 
// ( \cpu|rf|register[12][25]~q  & ( !\cpu|rf|register[14][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[13][25]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][25]~q )))) ) ) ) # ( !\cpu|rf|register[12][25]~q  & ( !\cpu|rf|register[14][25]~q  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[13][25]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[15][25]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[13][25]~q ),
	.datad(!\cpu|rf|register[15][25]~q ),
	.datae(!\cpu|rf|register[12][25]~q ),
	.dataf(!\cpu|rf|register[14][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~249 .extended_lut = "off";
defparam \cpu|rf|qb[25]~249 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|rf|qb[25]~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N33
cyclonev_lcell_comb \cpu|rf|qb[25]~250 (
// Equation(s):
// \cpu|rf|qb[25]~250_combout  = ( \cpu|rf|register[6][25]~q  & ( \cpu|rf|register[5][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[4][25]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[7][25]~q )))) ) ) ) # ( !\cpu|rf|register[6][25]~q  & ( \cpu|rf|register[5][25]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[4][25]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[7][25]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \cpu|rf|register[6][25]~q  & ( !\cpu|rf|register[5][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][25]~q  & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[7][25]~q )))) ) ) ) # ( !\cpu|rf|register[6][25]~q 
//  & ( !\cpu|rf|register[5][25]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][25]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[7][25]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[4][25]~q ),
	.datac(!\cpu|rf|register[7][25]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[6][25]~q ),
	.dataf(!\cpu|rf|register[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~250 .extended_lut = "off";
defparam \cpu|rf|qb[25]~250 .lut_mask = 64'h2205770522AF77AF;
defparam \cpu|rf|qb[25]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N39
cyclonev_lcell_comb \cpu|rf|qb[25]~251 (
// Equation(s):
// \cpu|rf|qb[25]~251_combout  = ( \cpu|rf|register[3][25]~q  & ( \cpu|rf|register[2][25]~q  & ( ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|qb[25]~250_combout ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[1][25]~q ))) # (\cpu|rf|qb[0]~5_combout ) ) ) ) # 
// ( !\cpu|rf|register[3][25]~q  & ( \cpu|rf|register[2][25]~q  & ( (!\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|qb[25]~250_combout ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[1][25]~q )))) # (\cpu|rf|qb[0]~5_combout  & 
// (!\cpu|rf|qb[0]~4_combout )) ) ) ) # ( \cpu|rf|register[3][25]~q  & ( !\cpu|rf|register[2][25]~q  & ( (!\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|qb[25]~250_combout ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[1][25]~q )))) 
// # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|qb[0]~4_combout )) ) ) ) # ( !\cpu|rf|register[3][25]~q  & ( !\cpu|rf|register[2][25]~q  & ( (!\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|qb[25]~250_combout ))) # (\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|register[1][25]~q )))) ) ) )

	.dataa(!\cpu|rf|qb[0]~5_combout ),
	.datab(!\cpu|rf|qb[0]~4_combout ),
	.datac(!\cpu|rf|register[1][25]~q ),
	.datad(!\cpu|rf|qb[25]~250_combout ),
	.datae(!\cpu|rf|register[3][25]~q ),
	.dataf(!\cpu|rf|register[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~251 .extended_lut = "off";
defparam \cpu|rf|qb[25]~251 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu|rf|qb[25]~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N12
cyclonev_lcell_comb \cpu|rf|qb[25]~257 (
// Equation(s):
// \cpu|rf|qb[25]~257_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|qb[25]~251_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// ((\cpu|rf|qb[25]~249_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[25]~256_combout )))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|qb[25]~251_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[25]~256_combout ))) ) ) ) # ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|qb[25]~251_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[25]~249_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[25]~256_combout )))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|qb[25]~251_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [20] 
// & \cpu|rf|qb[25]~256_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|qb[25]~256_combout ),
	.datad(!\cpu|rf|qb[25]~249_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|qb[25]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~257 .extended_lut = "off";
defparam \cpu|rf|qb[25]~257 .lut_mask = 64'h050505278D8D8DAF;
defparam \cpu|rf|qb[25]~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N9
cyclonev_lcell_comb \cpu|alu_b|y[25]~29 (
// Equation(s):
// \cpu|alu_b|y[25]~29_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|rf|qb[25]~257_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) ) # ( !\cpu|cu|aluimm~combout  & ( \cpu|rf|qb[25]~257_combout  & ( (!\cpu|rf|Equal1~0_combout ) # (\cpu|alu_b|y[31]~5_combout ) ) 
// ) ) # ( \cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[25]~257_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[25]~257_combout  & ( ((\cpu|rf|qb[25]~394_combout  & !\cpu|rf|Equal1~0_combout )) # 
// (\cpu|alu_b|y[31]~5_combout ) ) ) )

	.dataa(!\cpu|rf|qb[25]~394_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|rf|qb[25]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[25]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[25]~29 .extended_lut = "off";
defparam \cpu|alu_b|y[25]~29 .lut_mask = 64'h50FF00FFF0FF00FF;
defparam \cpu|alu_b|y[25]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \cpu|rf|register[8][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N29
dffeas \cpu|rf|register[9][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \cpu|rf|register[10][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N57
cyclonev_lcell_comb \cpu|rf|qa[24]~183 (
// Equation(s):
// \cpu|rf|qa[24]~183_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][24]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][24]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][24]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][24]~q  ) ) )

	.dataa(!\cpu|rf|register[8][24]~q ),
	.datab(!\cpu|rf|register[11][24]~q ),
	.datac(!\cpu|rf|register[9][24]~q ),
	.datad(!\cpu|rf|register[10][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~183 .extended_lut = "off";
defparam \cpu|rf|qa[24]~183 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qa[24]~183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N44
dffeas \cpu|rf|register[14][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N56
dffeas \cpu|rf|register[13][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N53
dffeas \cpu|rf|register[15][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \cpu|rf|register[12][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \cpu|rf|qa[24]~184 (
// Equation(s):
// \cpu|rf|qa[24]~184_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][24]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][24]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # 
// (\cpu|rf|register[13][24]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[12][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][24]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][24]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[12][24]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// \cpu|rf|register[13][24]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[14][24]~q ),
	.datac(!\cpu|rf|register[13][24]~q ),
	.datad(!\cpu|rf|register[15][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[12][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~184 .extended_lut = "off";
defparam \cpu|rf|qa[24]~184 .lut_mask = 64'h05052277AFAF2277;
defparam \cpu|rf|qa[24]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N24
cyclonev_lcell_comb \cpu|rf|register[23][24]~feeder (
// Equation(s):
// \cpu|rf|register[23][24]~feeder_combout  = ( \cpu|link|y[24]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[24]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[23][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[23][24]~feeder .extended_lut = "off";
defparam \cpu|rf|register[23][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[23][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N26
dffeas \cpu|rf|register[23][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N21
cyclonev_lcell_comb \cpu|rf|register[19][24]~feeder (
// Equation(s):
// \cpu|rf|register[19][24]~feeder_combout  = ( \cpu|link|y[24]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[24]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][24]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N23
dffeas \cpu|rf|register[19][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N50
dffeas \cpu|rf|register[27][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N56
dffeas \cpu|rf|register[31][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N0
cyclonev_lcell_comb \cpu|rf|qa[24]~190 (
// Equation(s):
// \cpu|rf|qa[24]~190_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][24]~q  & ( (\cpu|rf|register[27][24]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[23][24]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[27][24]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[23][24]~q )) ) ) )

	.dataa(!\cpu|rf|register[23][24]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[19][24]~q ),
	.datad(!\cpu|rf|register[27][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[31][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~190 .extended_lut = "off";
defparam \cpu|rf|qa[24]~190 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \cpu|rf|qa[24]~190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N26
dffeas \cpu|rf|register[30][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N8
dffeas \cpu|rf|register[18][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N38
dffeas \cpu|rf|register[26][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N32
dffeas \cpu|rf|register[22][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N39
cyclonev_lcell_comb \cpu|rf|qa[24]~189 (
// Equation(s):
// \cpu|rf|qa[24]~189_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[26][24]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[30][24]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][24]~q  & ( (\cpu|rf|register[18][24]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[22][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[26][24]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[30][24]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[22][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|rf|register[18][24]~q ) ) ) )

	.dataa(!\cpu|rf|register[30][24]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[18][24]~q ),
	.datad(!\cpu|rf|register[26][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[22][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~189 .extended_lut = "off";
defparam \cpu|rf|qa[24]~189 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|rf|qa[24]~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N20
dffeas \cpu|rf|register[25][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N12
cyclonev_lcell_comb \cpu|rf|register[29][24]~feeder (
// Equation(s):
// \cpu|rf|register[29][24]~feeder_combout  = ( \cpu|link|y[24]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[24]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[29][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[29][24]~feeder .extended_lut = "off";
defparam \cpu|rf|register[29][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[29][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N14
dffeas \cpu|rf|register[29][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[29][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N2
dffeas \cpu|rf|register[17][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N8
dffeas \cpu|rf|register[21][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N57
cyclonev_lcell_comb \cpu|rf|qa[24]~188 (
// Equation(s):
// \cpu|rf|qa[24]~188_combout  = ( \cpu|rf|register[17][24]~q  & ( \cpu|rf|register[21][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[25][24]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[29][24]~q )))) ) ) ) # ( !\cpu|rf|register[17][24]~q  & ( \cpu|rf|register[21][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[25][24]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[29][24]~q ))))) ) ) ) # ( \cpu|rf|register[17][24]~q  & ( !\cpu|rf|register[21][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[25][24]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[29][24]~q ))))) ) ) ) # ( !\cpu|rf|register[17][24]~q  & ( !\cpu|rf|register[21][24]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[25][24]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[29][24]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[25][24]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[29][24]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[17][24]~q ),
	.dataf(!\cpu|rf|register[21][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~188 .extended_lut = "off";
defparam \cpu|rf|qa[24]~188 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \cpu|rf|qa[24]~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N50
dffeas \cpu|rf|register[24][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N8
dffeas \cpu|rf|register[28][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N6
cyclonev_lcell_comb \cpu|rf|register[16][24]~feeder (
// Equation(s):
// \cpu|rf|register[16][24]~feeder_combout  = ( \cpu|link|y[24]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[24]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][24]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N8
dffeas \cpu|rf|register[16][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N30
cyclonev_lcell_comb \cpu|rf|register[20][24]~feeder (
// Equation(s):
// \cpu|rf|register[20][24]~feeder_combout  = ( \cpu|link|y[24]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[24]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][24]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N32
dffeas \cpu|rf|register[20][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N9
cyclonev_lcell_comb \cpu|rf|qa[24]~187 (
// Equation(s):
// \cpu|rf|qa[24]~187_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][24]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[24][24]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[20][24]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][24]~q  ) ) )

	.dataa(!\cpu|rf|register[24][24]~q ),
	.datab(!\cpu|rf|register[28][24]~q ),
	.datac(!\cpu|rf|register[16][24]~q ),
	.datad(!\cpu|rf|register[20][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~187 .extended_lut = "off";
defparam \cpu|rf|qa[24]~187 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|rf|qa[24]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \cpu|rf|qa[24]~191 (
// Equation(s):
// \cpu|rf|qa[24]~191_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[24]~187_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[24]~189_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[24]~190_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[24]~187_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # 
// (\cpu|rf|qa[24]~188_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|qa[24]~187_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[24]~189_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[24]~190_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|qa[24]~187_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// \cpu|rf|qa[24]~188_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|qa[24]~190_combout ),
	.datac(!\cpu|rf|qa[24]~189_combout ),
	.datad(!\cpu|rf|qa[24]~188_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|qa[24]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~191 .extended_lut = "off";
defparam \cpu|rf|qa[24]~191 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \cpu|rf|qa[24]~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N38
dffeas \cpu|rf|register[2][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N8
dffeas \cpu|rf|register[7][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N6
cyclonev_lcell_comb \cpu|rf|register[5][24]~feeder (
// Equation(s):
// \cpu|rf|register[5][24]~feeder_combout  = ( \cpu|link|y[24]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[24]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][24]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y30_N7
dffeas \cpu|rf|register[5][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N32
dffeas \cpu|rf|register[4][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N20
dffeas \cpu|rf|register[6][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N57
cyclonev_lcell_comb \cpu|rf|qa[24]~185 (
// Equation(s):
// \cpu|rf|qa[24]~185_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[7][24]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[6][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[5][24]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[6][24]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[7][24]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[6][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[5][24]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[7][24]~q ),
	.datac(!\cpu|rf|register[5][24]~q ),
	.datad(!\cpu|rf|register[4][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[6][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~185 .extended_lut = "off";
defparam \cpu|rf|qa[24]~185 .lut_mask = 64'h05AF111105AFBBBB;
defparam \cpu|rf|qa[24]~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \cpu|rf|register[1][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N2
dffeas \cpu|rf|register[3][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \cpu|rf|qa[24]~186 (
// Equation(s):
// \cpu|rf|qa[24]~186_combout  = ( \cpu|rf|register[3][24]~q  & ( \cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|qa[28]~4_combout ) # (\cpu|rf|register[2][24]~q ) ) ) ) # ( !\cpu|rf|register[3][24]~q  & ( \cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|register[2][24]~q  & 
// !\cpu|rf|qa[28]~4_combout ) ) ) ) # ( \cpu|rf|register[3][24]~q  & ( !\cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|qa[24]~185_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][24]~q ))) ) ) ) # ( 
// !\cpu|rf|register[3][24]~q  & ( !\cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|qa[24]~185_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][24]~q ))) ) ) )

	.dataa(!\cpu|rf|register[2][24]~q ),
	.datab(!\cpu|rf|qa[24]~185_combout ),
	.datac(!\cpu|rf|register[1][24]~q ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|register[3][24]~q ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~186 .extended_lut = "off";
defparam \cpu|rf|qa[24]~186 .lut_mask = 64'h330F330F550055FF;
defparam \cpu|rf|qa[24]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \cpu|rf|qa[24]~192 (
// Equation(s):
// \cpu|rf|qa[24]~192_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[24]~191_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[24]~184_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[24]~191_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[24]~186_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[24]~184_combout ),
	.datac(!\cpu|rf|qa[24]~191_combout ),
	.datad(!\cpu|rf|qa[24]~186_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~192 .extended_lut = "off";
defparam \cpu|rf|qa[24]~192 .lut_mask = 64'h00FF0F0F33330F0F;
defparam \cpu|rf|qa[24]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N3
cyclonev_lcell_comb \cpu|rf|qa[24]~351 (
// Equation(s):
// \cpu|rf|qa[24]~351_combout  = ( \cpu|rf|qa[24]~192_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[24]~183_combout ) ) ) # ( !\cpu|rf|qa[24]~192_combout  & ( (\cpu|rf|qa[24]~183_combout  & \cpu|rf|qa[28]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[24]~183_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[24]~192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[24]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~351 .extended_lut = "off";
defparam \cpu|rf|qa[24]~351 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|rf|qa[24]~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \cpu|al_unit|Add0~103 (
// Equation(s):
// \cpu|al_unit|Add0~103_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[23]~352_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[23]~27_combout ) ) + ( \cpu|al_unit|Add0~88  ))
// \cpu|al_unit|Add0~104  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[23]~352_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[23]~27_combout ) ) + ( \cpu|al_unit|Add0~88  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[23]~352_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[23]~27_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~88 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~103_sumout ),
	.cout(\cpu|al_unit|Add0~104 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~103 .extended_lut = "off";
defparam \cpu|al_unit|Add0~103 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \cpu|al_unit|Add0~99 (
// Equation(s):
// \cpu|al_unit|Add0~99_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[24]~26_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[24]~351_combout )) ) + ( \cpu|al_unit|Add0~104  ))
// \cpu|al_unit|Add0~100  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[24]~26_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[24]~351_combout )) ) + ( \cpu|al_unit|Add0~104  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|alu_b|y[24]~26_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[24]~351_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~104 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~99_sumout ),
	.cout(\cpu|al_unit|Add0~100 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~99 .extended_lut = "off";
defparam \cpu|al_unit|Add0~99 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|al_unit|Add0~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \cpu|alu_a|y[24]~24 (
// Equation(s):
// \cpu|alu_a|y[24]~24_combout  = ( \cpu|rf|qa[24]~183_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[24]~192_combout ))) ) ) # ( !\cpu|rf|qa[24]~183_combout  & ( (\cpu|alu_a|y[1]~3_combout  & 
// (\cpu|rf|qa[24]~192_combout  & !\cpu|rf|qa[28]~0_combout )) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|rf|qa[24]~192_combout ),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[24]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[24]~24 .extended_lut = "off";
defparam \cpu|alu_a|y[24]~24 .lut_mask = 64'h1010101015151515;
defparam \cpu|alu_a|y[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N44
dffeas \cpu|rf|register[8][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N26
dffeas \cpu|rf|register[11][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N2
dffeas \cpu|rf|register[10][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N3
cyclonev_lcell_comb \cpu|rf|qa[31]~253 (
// Equation(s):
// \cpu|rf|qa[31]~253_combout  = ( \cpu|rf|register[10][31]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[9][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][31]~q ))) ) ) ) # ( !\cpu|rf|register[10][31]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[9][31]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][31]~q ))) ) ) ) # ( \cpu|rf|register[10][31]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[8][31]~q ) 
// # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|register[10][31]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[8][31]~q ) ) ) 
// )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[8][31]~q ),
	.datac(!\cpu|rf|register[9][31]~q ),
	.datad(!\cpu|rf|register[11][31]~q ),
	.datae(!\cpu|rf|register[10][31]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~253 .extended_lut = "off";
defparam \cpu|rf|qa[31]~253 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu|rf|qa[31]~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y31_N56
dffeas \cpu|rf|register[25][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N36
cyclonev_lcell_comb \cpu|rf|register[21][31]~feeder (
// Equation(s):
// \cpu|rf|register[21][31]~feeder_combout  = \cpu|link|y[31]~14_combout 

	.dataa(!\cpu|link|y[31]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][31]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][31]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[21][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y31_N38
dffeas \cpu|rf|register[21][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N8
dffeas \cpu|rf|register[29][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N54
cyclonev_lcell_comb \cpu|rf|register[17][31]~feeder (
// Equation(s):
// \cpu|rf|register[17][31]~feeder_combout  = ( \cpu|link|y[31]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[31]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[17][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[17][31]~feeder .extended_lut = "off";
defparam \cpu|rf|register[17][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[17][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y29_N55
dffeas \cpu|rf|register[17][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[17][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y31_N57
cyclonev_lcell_comb \cpu|rf|qa[31]~258 (
// Equation(s):
// \cpu|rf|qa[31]~258_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][31]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][31]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][31]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][31]~q  ) ) )

	.dataa(!\cpu|rf|register[25][31]~q ),
	.datab(!\cpu|rf|register[21][31]~q ),
	.datac(!\cpu|rf|register[29][31]~q ),
	.datad(!\cpu|rf|register[17][31]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~258 .extended_lut = "off";
defparam \cpu|rf|qa[31]~258 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qa[31]~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N14
dffeas \cpu|rf|register[23][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N32
dffeas \cpu|rf|register[27][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N50
dffeas \cpu|rf|register[19][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N11
dffeas \cpu|rf|register[31][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N15
cyclonev_lcell_comb \cpu|rf|qa[31]~260 (
// Equation(s):
// \cpu|rf|qa[31]~260_combout  = ( \cpu|rf|register[31][31]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[27][31]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[31][31]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[27][31]~q ) ) ) ) # ( \cpu|rf|register[31][31]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][31]~q )) ) ) ) # ( !\cpu|rf|register[31][31]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][31]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[23][31]~q ),
	.datac(!\cpu|rf|register[27][31]~q ),
	.datad(!\cpu|rf|register[19][31]~q ),
	.datae(!\cpu|rf|register[31][31]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~260 .extended_lut = "off";
defparam \cpu|rf|qa[31]~260 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \cpu|rf|qa[31]~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y30_N20
dffeas \cpu|rf|register[26][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N17
dffeas \cpu|rf|register[22][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N44
dffeas \cpu|rf|register[30][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N27
cyclonev_lcell_comb \cpu|rf|register[18][31]~feeder (
// Equation(s):
// \cpu|rf|register[18][31]~feeder_combout  = \cpu|link|y[31]~14_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[31]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[18][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[18][31]~feeder .extended_lut = "off";
defparam \cpu|rf|register[18][31]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[18][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N28
dffeas \cpu|rf|register[18][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[18][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N21
cyclonev_lcell_comb \cpu|rf|qa[31]~259 (
// Equation(s):
// \cpu|rf|qa[31]~259_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[30][31]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[26][31]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][31]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[18][31]~q  ) ) )

	.dataa(!\cpu|rf|register[26][31]~q ),
	.datab(!\cpu|rf|register[22][31]~q ),
	.datac(!\cpu|rf|register[30][31]~q ),
	.datad(!\cpu|rf|register[18][31]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~259 .extended_lut = "off";
defparam \cpu|rf|qa[31]~259 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qa[31]~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \cpu|rf|register[24][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N14
dffeas \cpu|rf|register[28][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \cpu|rf|register[20][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N3
cyclonev_lcell_comb \cpu|rf|register[16][31]~feeder (
// Equation(s):
// \cpu|rf|register[16][31]~feeder_combout  = ( \cpu|link|y[31]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[31]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][31]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \cpu|rf|register[16][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N27
cyclonev_lcell_comb \cpu|rf|qa[31]~257 (
// Equation(s):
// \cpu|rf|qa[31]~257_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[24][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][31]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # 
// (\cpu|rf|register[20][31]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[16][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[24][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][31]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[16][31]~q  & ( (\cpu|rf|register[20][31]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\cpu|rf|register[24][31]~q ),
	.datab(!\cpu|rf|register[28][31]~q ),
	.datac(!\cpu|rf|register[20][31]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~257 .extended_lut = "off";
defparam \cpu|rf|qa[31]~257 .lut_mask = 64'h000F5533FF0F5533;
defparam \cpu|rf|qa[31]~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N51
cyclonev_lcell_comb \cpu|rf|qa[31]~261 (
// Equation(s):
// \cpu|rf|qa[31]~261_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[31]~260_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[31]~259_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[31]~258_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[31]~257_combout  ) ) )

	.dataa(!\cpu|rf|qa[31]~258_combout ),
	.datab(!\cpu|rf|qa[31]~260_combout ),
	.datac(!\cpu|rf|qa[31]~259_combout ),
	.datad(!\cpu|rf|qa[31]~257_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~261 .extended_lut = "off";
defparam \cpu|rf|qa[31]~261 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|rf|qa[31]~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N18
cyclonev_lcell_comb \cpu|rf|register[13][31]~feeder (
// Equation(s):
// \cpu|rf|register[13][31]~feeder_combout  = \cpu|link|y[31]~14_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[31]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][31]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][31]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[13][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N19
dffeas \cpu|rf|register[13][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N32
dffeas \cpu|rf|register[12][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N56
dffeas \cpu|rf|register[14][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N2
dffeas \cpu|rf|register[15][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N57
cyclonev_lcell_comb \cpu|rf|qa[31]~254 (
// Equation(s):
// \cpu|rf|qa[31]~254_combout  = ( \cpu|rf|register[15][31]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[14][31]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|register[15][31]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[14][31]~q ) ) ) ) # ( \cpu|rf|register[15][31]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][31]~q )) ) ) ) # ( !\cpu|rf|register[15][31]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][31]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[13][31]~q ),
	.datac(!\cpu|rf|register[12][31]~q ),
	.datad(!\cpu|rf|register[14][31]~q ),
	.datae(!\cpu|rf|register[15][31]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~254 .extended_lut = "off";
defparam \cpu|rf|qa[31]~254 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \cpu|rf|qa[31]~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N0
cyclonev_lcell_comb \cpu|rf|register[1][31]~feeder (
// Equation(s):
// \cpu|rf|register[1][31]~feeder_combout  = \cpu|link|y[31]~14_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[31]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][31]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][31]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[1][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N1
dffeas \cpu|rf|register[1][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N50
dffeas \cpu|rf|register[3][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N14
dffeas \cpu|rf|register[6][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N20
dffeas \cpu|rf|register[7][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N58
dffeas \cpu|rf|register[5][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N38
dffeas \cpu|rf|register[4][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N15
cyclonev_lcell_comb \cpu|rf|qa[31]~255 (
// Equation(s):
// \cpu|rf|qa[31]~255_combout  = ( \cpu|rf|register[5][31]~q  & ( \cpu|rf|register[4][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][31]~q )))) ) ) ) # ( !\cpu|rf|register[5][31]~q  & ( \cpu|rf|register[4][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][31]~q ))))) ) ) ) # ( \cpu|rf|register[5][31]~q  & ( !\cpu|rf|register[4][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][31]~q ))))) ) ) ) # ( !\cpu|rf|register[5][31]~q  & ( !\cpu|rf|register[4][31]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][31]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][31]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[6][31]~q ),
	.datac(!\cpu|rf|register[7][31]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|register[5][31]~q ),
	.dataf(!\cpu|rf|register[4][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~255 .extended_lut = "off";
defparam \cpu|rf|qa[31]~255 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu|rf|qa[31]~255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y30_N2
dffeas \cpu|rf|register[2][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N3
cyclonev_lcell_comb \cpu|rf|qa[31]~256 (
// Equation(s):
// \cpu|rf|qa[31]~256_combout  = ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][31]~q  ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[2][31]~q  ) ) ) # ( \cpu|rf|qa[28]~4_combout  & 
// ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[1][31]~q  ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|qa[31]~255_combout  ) ) )

	.dataa(!\cpu|rf|register[1][31]~q ),
	.datab(!\cpu|rf|register[3][31]~q ),
	.datac(!\cpu|rf|qa[31]~255_combout ),
	.datad(!\cpu|rf|register[2][31]~q ),
	.datae(!\cpu|rf|qa[28]~4_combout ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~256 .extended_lut = "off";
defparam \cpu|rf|qa[31]~256 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|rf|qa[31]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N21
cyclonev_lcell_comb \cpu|rf|qa[31]~262 (
// Equation(s):
// \cpu|rf|qa[31]~262_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[31]~256_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[31]~254_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[31]~261_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[31]~256_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25]) # 
// (\cpu|rf|qa[31]~261_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|qa[31]~256_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[31]~254_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[31]~261_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|qa[31]~256_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [25] & 
// \cpu|rf|qa[31]~261_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\cpu|rf|qa[31]~261_combout ),
	.datad(!\cpu|rf|qa[31]~254_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|qa[31]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~262 .extended_lut = "off";
defparam \cpu|rf|qa[31]~262 .lut_mask = 64'h050505AFAFAF05AF;
defparam \cpu|rf|qa[31]~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N0
cyclonev_lcell_comb \cpu|rf|qa[31]~326 (
// Equation(s):
// \cpu|rf|qa[31]~326_combout  = ( \cpu|rf|qa[31]~253_combout  & ( \cpu|rf|qa[31]~262_combout  ) ) # ( !\cpu|rf|qa[31]~253_combout  & ( \cpu|rf|qa[31]~262_combout  & ( !\cpu|rf|qa[28]~0_combout  ) ) ) # ( \cpu|rf|qa[31]~253_combout  & ( 
// !\cpu|rf|qa[31]~262_combout  & ( \cpu|rf|qa[28]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|rf|qa[31]~253_combout ),
	.dataf(!\cpu|rf|qa[31]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[31]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~326 .extended_lut = "off";
defparam \cpu|rf|qa[31]~326 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu|rf|qa[31]~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N3
cyclonev_lcell_comb \cpu|al_unit|Add0~126 (
// Equation(s):
// \cpu|al_unit|Add0~126_combout  = ( \cpu|rf|qa[31]~326_combout  & ( \cpu|alu_b|y[31]~18_combout  & ( (\cpu|alu_a|y[1]~3_combout ) # (\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( !\cpu|rf|qa[31]~326_combout  & ( \cpu|alu_b|y[31]~18_combout  & ( 
// \cpu|cu|aluc[2]~3_combout  ) ) ) # ( \cpu|rf|qa[31]~326_combout  & ( !\cpu|alu_b|y[31]~18_combout  & ( (\cpu|cu|aluc[2]~3_combout  & \cpu|alu_a|y[1]~3_combout ) ) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_a|y[1]~3_combout ),
	.datae(!\cpu|rf|qa[31]~326_combout ),
	.dataf(!\cpu|alu_b|y[31]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~126 .extended_lut = "off";
defparam \cpu|al_unit|Add0~126 .lut_mask = 64'h00000055555555FF;
defparam \cpu|al_unit|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N33
cyclonev_lcell_comb \cpu|al_unit|Mux16~3 (
// Equation(s):
// \cpu|al_unit|Mux16~3_combout  = ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (!\cpu|alu_a|y[1]~2_combout  & !\cpu|alu_a|y[0]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux16~3 .lut_mask = 64'hC000C00000000000;
defparam \cpu|al_unit|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N9
cyclonev_lcell_comb \cpu|rf|qa[4]~44 (
// Equation(s):
// \cpu|rf|qa[4]~44_combout  = ( \cpu|rf|register[13][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[14][4]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[15][4]~q )) ) ) ) # ( !\cpu|rf|register[13][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[14][4]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[15][4]~q )) ) ) ) # ( \cpu|rf|register[13][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[12][4]~q ) ) ) ) # ( !\cpu|rf|register[13][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[12][4]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|register[12][4]~q ),
	.datab(!\cpu|rf|register[15][4]~q ),
	.datac(!\cpu|rf|register[14][4]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|register[13][4]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~44 .extended_lut = "off";
defparam \cpu|rf|qa[4]~44 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|rf|qa[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N33
cyclonev_lcell_comb \cpu|rf|qa[4]~45 (
// Equation(s):
// \cpu|rf|qa[4]~45_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[7][4]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[5][4]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[6][4]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[4][4]~q  ) ) )

	.dataa(!\cpu|rf|register[6][4]~q ),
	.datab(!\cpu|rf|register[7][4]~q ),
	.datac(!\cpu|rf|register[4][4]~q ),
	.datad(!\cpu|rf|register[5][4]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~45 .extended_lut = "off";
defparam \cpu|rf|qa[4]~45 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|rf|qa[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N42
cyclonev_lcell_comb \cpu|rf|qa[4]~46 (
// Equation(s):
// \cpu|rf|qa[4]~46_combout  = ( \cpu|rf|register[1][4]~q  & ( \cpu|rf|register[3][4]~q  & ( ((!\cpu|rf|qa[28]~5_combout  & (\cpu|rf|qa[4]~45_combout )) # (\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[2][4]~q )))) # (\cpu|rf|qa[28]~4_combout ) ) ) ) # ( 
// !\cpu|rf|register[1][4]~q  & ( \cpu|rf|register[3][4]~q  & ( (!\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & (\cpu|rf|qa[4]~45_combout )) # (\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[2][4]~q ))))) # (\cpu|rf|qa[28]~4_combout  & 
// (\cpu|rf|qa[28]~5_combout )) ) ) ) # ( \cpu|rf|register[1][4]~q  & ( !\cpu|rf|register[3][4]~q  & ( (!\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & (\cpu|rf|qa[4]~45_combout )) # (\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[2][4]~q ))))) # 
// (\cpu|rf|qa[28]~4_combout  & (!\cpu|rf|qa[28]~5_combout )) ) ) ) # ( !\cpu|rf|register[1][4]~q  & ( !\cpu|rf|register[3][4]~q  & ( (!\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & (\cpu|rf|qa[4]~45_combout )) # (\cpu|rf|qa[28]~5_combout  & 
// ((\cpu|rf|register[2][4]~q ))))) ) ) )

	.dataa(!\cpu|rf|qa[28]~4_combout ),
	.datab(!\cpu|rf|qa[28]~5_combout ),
	.datac(!\cpu|rf|qa[4]~45_combout ),
	.datad(!\cpu|rf|register[2][4]~q ),
	.datae(!\cpu|rf|register[1][4]~q ),
	.dataf(!\cpu|rf|register[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~46 .extended_lut = "off";
defparam \cpu|rf|qa[4]~46 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|rf|qa[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N57
cyclonev_lcell_comb \cpu|rf|qa[4]~48 (
// Equation(s):
// \cpu|rf|qa[4]~48_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][4]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][4]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][4]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][4]~q  ) ) )

	.dataa(!\cpu|rf|register[17][4]~q ),
	.datab(!\cpu|rf|register[25][4]~q ),
	.datac(!\cpu|rf|register[21][4]~q ),
	.datad(!\cpu|rf|register[29][4]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~48 .extended_lut = "off";
defparam \cpu|rf|qa[4]~48 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|rf|qa[4]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N48
cyclonev_lcell_comb \cpu|rf|qa[4]~49 (
// Equation(s):
// \cpu|rf|qa[4]~49_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[30][4]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[22][4]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[26][4]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[18][4]~q  ) ) )

	.dataa(!\cpu|rf|register[30][4]~q ),
	.datab(!\cpu|rf|register[26][4]~q ),
	.datac(!\cpu|rf|register[22][4]~q ),
	.datad(!\cpu|rf|register[18][4]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~49 .extended_lut = "off";
defparam \cpu|rf|qa[4]~49 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|rf|qa[4]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N21
cyclonev_lcell_comb \cpu|rf|qa[4]~47 (
// Equation(s):
// \cpu|rf|qa[4]~47_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[24][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[20][4]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[28][4]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[24][4]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24]) # 
// (\cpu|rf|register[16][4]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[24][4]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[20][4]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[28][4]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[24][4]~q  & ( (\cpu|rf|register[16][4]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\cpu|rf|register[28][4]~q ),
	.datab(!\cpu|rf|register[20][4]~q ),
	.datac(!\cpu|rf|register[16][4]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[24][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~47 .extended_lut = "off";
defparam \cpu|rf|qa[4]~47 .lut_mask = 64'h0F0033550FFF3355;
defparam \cpu|rf|qa[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N3
cyclonev_lcell_comb \cpu|rf|qa[4]~50 (
// Equation(s):
// \cpu|rf|qa[4]~50_combout  = ( \cpu|rf|register[19][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[23][4]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[31][4]~q ))) ) ) ) # ( !\cpu|rf|register[19][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[23][4]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[31][4]~q ))) ) ) ) # ( \cpu|rf|register[19][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[27][4]~q ) ) ) ) # ( !\cpu|rf|register[19][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\cpu|rf|register[27][4]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\cpu|rf|register[27][4]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[23][4]~q ),
	.datad(!\cpu|rf|register[31][4]~q ),
	.datae(!\cpu|rf|register[19][4]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~50 .extended_lut = "off";
defparam \cpu|rf|qa[4]~50 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \cpu|rf|qa[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N27
cyclonev_lcell_comb \cpu|rf|qa[4]~51 (
// Equation(s):
// \cpu|rf|qa[4]~51_combout  = ( \cpu|rf|qa[4]~47_combout  & ( \cpu|rf|qa[4]~50_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (\cpu|rf|qa[4]~48_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[4]~49_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\cpu|rf|qa[4]~47_combout  & ( \cpu|rf|qa[4]~50_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[4]~48_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[4]~49_combout ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \cpu|rf|qa[4]~47_combout  & ( !\cpu|rf|qa[4]~50_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [21])) # 
// (\cpu|rf|qa[4]~48_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[4]~49_combout )))) ) ) ) # ( !\cpu|rf|qa[4]~47_combout  & ( !\cpu|rf|qa[4]~50_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[4]~48_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[4]~49_combout )))) ) ) )

	.dataa(!\cpu|rf|qa[4]~48_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|qa[4]~49_combout ),
	.datae(!\cpu|rf|qa[4]~47_combout ),
	.dataf(!\cpu|rf|qa[4]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~51 .extended_lut = "off";
defparam \cpu|rf|qa[4]~51 .lut_mask = 64'h0434C4F40737C7F7;
defparam \cpu|rf|qa[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N48
cyclonev_lcell_comb \cpu|rf|qa[4]~52 (
// Equation(s):
// \cpu|rf|qa[4]~52_combout  = ( \cpu|rf|qa[4]~51_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (\cpu|rf|qa[4]~44_combout ) ) ) ) # ( !\cpu|rf|qa[4]~51_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|qa[4]~44_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \cpu|rf|qa[4]~51_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (\cpu|rf|qa[4]~46_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\cpu|rf|qa[4]~51_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & 
// \cpu|rf|qa[4]~46_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[4]~44_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\cpu|rf|qa[4]~46_combout ),
	.datae(!\cpu|rf|qa[4]~51_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~52 .extended_lut = "off";
defparam \cpu|rf|qa[4]~52 .lut_mask = 64'h00F00FFF30303F3F;
defparam \cpu|rf|qa[4]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y29_N32
dffeas \cpu|rf|register[10][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N44
dffeas \cpu|rf|register[11][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N44
dffeas \cpu|rf|register[9][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N33
cyclonev_lcell_comb \cpu|rf|qa[4]~43 (
// Equation(s):
// \cpu|rf|qa[4]~43_combout  = ( \cpu|rf|register[8][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[9][4]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][4]~q )) ) ) ) # ( !\cpu|rf|register[8][4]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[9][4]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][4]~q )) ) ) ) # ( \cpu|rf|register[8][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[10][4]~q ) ) ) ) # ( !\cpu|rf|register[8][4]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[10][4]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[10][4]~q ),
	.datac(!\cpu|rf|register[11][4]~q ),
	.datad(!\cpu|rf|register[9][4]~q ),
	.datae(!\cpu|rf|register[8][4]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~43 .extended_lut = "off";
defparam \cpu|rf|qa[4]~43 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \cpu|rf|qa[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N18
cyclonev_lcell_comb \cpu|alu_a|y[4]~6 (
// Equation(s):
// \cpu|alu_a|y[4]~6_combout  = ( \cpu|cu|shift~0_combout  & ( \cpu|rf|qa[4]~43_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\cpu|cu|shift~0_combout  & ( \cpu|rf|qa[4]~43_combout  & ( (!\cpu|rf|Equal0~0_combout  & 
// ((\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[4]~52_combout ))) ) ) ) # ( \cpu|cu|shift~0_combout  & ( !\cpu|rf|qa[4]~43_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\cpu|cu|shift~0_combout  & ( !\cpu|rf|qa[4]~43_combout  & 
// ( (\cpu|rf|qa[4]~52_combout  & (!\cpu|rf|qa[28]~0_combout  & !\cpu|rf|Equal0~0_combout )) ) ) )

	.dataa(!\cpu|rf|qa[4]~52_combout ),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\cpu|cu|shift~0_combout ),
	.dataf(!\cpu|rf|qa[4]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[4]~6 .extended_lut = "off";
defparam \cpu|alu_a|y[4]~6 .lut_mask = 64'h404000FF707000FF;
defparam \cpu|alu_a|y[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N15
cyclonev_lcell_comb \cpu|rf|qa[15]~129 (
// Equation(s):
// \cpu|rf|qa[15]~129_combout  = ( \cpu|rf|register[26][15]~q  & ( \cpu|rf|register[22][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[18][15]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[30][15]~q )))) ) ) ) # ( !\cpu|rf|register[26][15]~q  & ( \cpu|rf|register[22][15]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[30][15]~q )))) ) ) ) # ( \cpu|rf|register[26][15]~q  & ( !\cpu|rf|register[22][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[18][15]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[30][15]~q )))) ) ) ) 
// # ( !\cpu|rf|register[26][15]~q  & ( !\cpu|rf|register[22][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][15]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[30][15]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[18][15]~q ),
	.datad(!\cpu|rf|register[30][15]~q ),
	.datae(!\cpu|rf|register[26][15]~q ),
	.dataf(!\cpu|rf|register[22][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~129 .extended_lut = "off";
defparam \cpu|rf|qa[15]~129 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu|rf|qa[15]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N30
cyclonev_lcell_comb \cpu|rf|qa[15]~128 (
// Equation(s):
// \cpu|rf|qa[15]~128_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[29][15]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][15]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[25][15]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[17][15]~q  ) ) )

	.dataa(!\cpu|rf|register[21][15]~q ),
	.datab(!\cpu|rf|register[25][15]~q ),
	.datac(!\cpu|rf|register[29][15]~q ),
	.datad(!\cpu|rf|register[17][15]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~128 .extended_lut = "off";
defparam \cpu|rf|qa[15]~128 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qa[15]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N15
cyclonev_lcell_comb \cpu|rf|qa[15]~127 (
// Equation(s):
// \cpu|rf|qa[15]~127_combout  = ( \cpu|rf|register[20][15]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[24][15]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][15]~q )) ) ) ) # ( !\cpu|rf|register[20][15]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[24][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][15]~q )) ) ) ) # ( \cpu|rf|register[20][15]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[16][15]~q ) ) ) ) # ( !\cpu|rf|register[20][15]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[16][15]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\cpu|rf|register[16][15]~q ),
	.datab(!\cpu|rf|register[28][15]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[24][15]~q ),
	.datae(!\cpu|rf|register[20][15]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~127 .extended_lut = "off";
defparam \cpu|rf|qa[15]~127 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|rf|qa[15]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N51
cyclonev_lcell_comb \cpu|rf|qa[15]~130 (
// Equation(s):
// \cpu|rf|qa[15]~130_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[23][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[31][15]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[23][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][15]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][15]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[23][15]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[31][15]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[23][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][15]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][15]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[31][15]~q ),
	.datac(!\cpu|rf|register[19][15]~q ),
	.datad(!\cpu|rf|register[27][15]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[23][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~130 .extended_lut = "off";
defparam \cpu|rf|qa[15]~130 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \cpu|rf|qa[15]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N9
cyclonev_lcell_comb \cpu|rf|qa[15]~131 (
// Equation(s):
// \cpu|rf|qa[15]~131_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[15]~130_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[15]~129_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[15]~130_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[15]~127_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[15]~128_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|qa[15]~130_combout  & ( (\cpu|rf|qa[15]~129_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|qa[15]~130_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[15]~127_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[15]~128_combout )) ) ) )

	.dataa(!\cpu|rf|qa[15]~129_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|qa[15]~128_combout ),
	.datad(!\cpu|rf|qa[15]~127_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|qa[15]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~131 .extended_lut = "off";
defparam \cpu|rf|qa[15]~131 .lut_mask = 64'h03CF444403CF7777;
defparam \cpu|rf|qa[15]~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N33
cyclonev_lcell_comb \cpu|rf|qa[15]~124 (
// Equation(s):
// \cpu|rf|qa[15]~124_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][15]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[14][15]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][15]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][15]~q  ) ) )

	.dataa(!\cpu|rf|register[14][15]~q ),
	.datab(!\cpu|rf|register[15][15]~q ),
	.datac(!\cpu|rf|register[12][15]~q ),
	.datad(!\cpu|rf|register[13][15]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~124 .extended_lut = "off";
defparam \cpu|rf|qa[15]~124 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|rf|qa[15]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N12
cyclonev_lcell_comb \cpu|rf|qa[15]~125 (
// Equation(s):
// \cpu|rf|qa[15]~125_combout  = ( \cpu|rf|register[7][15]~q  & ( \cpu|rf|register[6][15]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[5][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|register[7][15]~q  & ( \cpu|rf|register[6][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][15]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( \cpu|rf|register[7][15]~q  & ( !\cpu|rf|register[6][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[4][15]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][15]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( 
// !\cpu|rf|register[7][15]~q  & ( !\cpu|rf|register[6][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][15]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][15]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[5][15]~q ),
	.datad(!\cpu|rf|register[4][15]~q ),
	.datae(!\cpu|rf|register[7][15]~q ),
	.dataf(!\cpu|rf|register[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~125 .extended_lut = "off";
defparam \cpu|rf|qa[15]~125 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu|rf|qa[15]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N33
cyclonev_lcell_comb \cpu|rf|qa[15]~126 (
// Equation(s):
// \cpu|rf|qa[15]~126_combout  = ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][15]~q  ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[2][15]~q  ) ) ) # ( \cpu|rf|qa[28]~4_combout  & 
// ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[1][15]~q  ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|qa[15]~125_combout  ) ) )

	.dataa(!\cpu|rf|register[2][15]~q ),
	.datab(!\cpu|rf|register[3][15]~q ),
	.datac(!\cpu|rf|qa[15]~125_combout ),
	.datad(!\cpu|rf|register[1][15]~q ),
	.datae(!\cpu|rf|qa[28]~4_combout ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~126 .extended_lut = "off";
defparam \cpu|rf|qa[15]~126 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|rf|qa[15]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N12
cyclonev_lcell_comb \cpu|rf|qa[15]~132 (
// Equation(s):
// \cpu|rf|qa[15]~132_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[15]~126_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[15]~124_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[15]~131_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[15]~126_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25]) # 
// (\cpu|rf|qa[15]~131_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|qa[15]~126_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[15]~124_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[15]~131_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|qa[15]~126_combout  & ( (\cpu|rf|qa[15]~131_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[15]~131_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\cpu|rf|qa[15]~124_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|qa[15]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~132 .extended_lut = "off";
defparam \cpu|rf|qa[15]~132 .lut_mask = 64'h030303F3F3F303F3;
defparam \cpu|rf|qa[15]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N36
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~6 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~6_combout  = ( \cpu|rf|qa[16]~122_combout  & ( \cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[16]~113_combout ) # (\cpu|rf|qa[15]~123_combout ))) ) ) ) # ( !\cpu|rf|qa[16]~122_combout  & ( 
// \cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[16]~113_combout ) # (\cpu|rf|qa[15]~123_combout ))) ) ) ) # ( \cpu|rf|qa[16]~122_combout  & ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|alu_a|y[1]~3_combout  ) ) ) # ( 
// !\cpu|rf|qa[16]~122_combout  & ( !\cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & \cpu|rf|qa[15]~132_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|rf|qa[15]~132_combout ),
	.datac(!\cpu|rf|qa[15]~123_combout ),
	.datad(!\cpu|rf|qa[16]~113_combout ),
	.datae(!\cpu|rf|qa[16]~122_combout ),
	.dataf(!\cpu|rf|qa[28]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~6 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~6 .lut_mask = 64'h1111555505550555;
defparam \cpu|al_unit|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N39
cyclonev_lcell_comb \cpu|rf|qa[20]~74 (
// Equation(s):
// \cpu|rf|qa[20]~74_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[15][20]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[13][20]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[14][20]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[12][20]~q  ) ) )

	.dataa(!\cpu|rf|register[14][20]~q ),
	.datab(!\cpu|rf|register[13][20]~q ),
	.datac(!\cpu|rf|register[12][20]~q ),
	.datad(!\cpu|rf|register[15][20]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~74 .extended_lut = "off";
defparam \cpu|rf|qa[20]~74 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|rf|qa[20]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N36
cyclonev_lcell_comb \cpu|rf|qa[20]~80 (
// Equation(s):
// \cpu|rf|qa[20]~80_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][20]~q  & ( (\cpu|rf|register[27][20]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[23][20]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[27][20]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[23][20]~q ))) ) ) )

	.dataa(!\cpu|rf|register[19][20]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[23][20]~q ),
	.datad(!\cpu|rf|register[27][20]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[31][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~80 .extended_lut = "off";
defparam \cpu|rf|qa[20]~80 .lut_mask = 64'h474700CC474733FF;
defparam \cpu|rf|qa[20]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N3
cyclonev_lcell_comb \cpu|rf|qa[20]~78 (
// Equation(s):
// \cpu|rf|qa[20]~78_combout  = ( \cpu|rf|register[29][20]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[25][20]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[29][20]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[25][20]~q ) ) ) ) # ( \cpu|rf|register[29][20]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][20]~q ))) ) ) ) # ( !\cpu|rf|register[29][20]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][20]~q ))) ) ) )

	.dataa(!\cpu|rf|register[17][20]~q ),
	.datab(!\cpu|rf|register[21][20]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[25][20]~q ),
	.datae(!\cpu|rf|register[29][20]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~78 .extended_lut = "off";
defparam \cpu|rf|qa[20]~78 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|rf|qa[20]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N3
cyclonev_lcell_comb \cpu|rf|qa[20]~77 (
// Equation(s):
// \cpu|rf|qa[20]~77_combout  = ( \cpu|rf|register[24][20]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[28][20]~q ) ) ) ) # ( !\cpu|rf|register[24][20]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[28][20]~q ) ) ) ) # ( \cpu|rf|register[24][20]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][20]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[20][20]~q )) ) ) ) # ( !\cpu|rf|register[24][20]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][20]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[20][20]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[20][20]~q ),
	.datac(!\cpu|rf|register[16][20]~q ),
	.datad(!\cpu|rf|register[28][20]~q ),
	.datae(!\cpu|rf|register[24][20]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~77 .extended_lut = "off";
defparam \cpu|rf|qa[20]~77 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu|rf|qa[20]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y31_N57
cyclonev_lcell_comb \cpu|rf|qa[20]~79 (
// Equation(s):
// \cpu|rf|qa[20]~79_combout  = ( \cpu|rf|register[26][20]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[30][20]~q ) ) ) ) # ( !\cpu|rf|register[26][20]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[30][20]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \cpu|rf|register[26][20]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[18][20]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[22][20]~q )) ) ) ) # ( !\cpu|rf|register[26][20]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[18][20]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[22][20]~q )) ) ) )

	.dataa(!\cpu|rf|register[30][20]~q ),
	.datab(!\cpu|rf|register[22][20]~q ),
	.datac(!\cpu|rf|register[18][20]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[26][20]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~79 .extended_lut = "off";
defparam \cpu|rf|qa[20]~79 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu|rf|qa[20]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N54
cyclonev_lcell_comb \cpu|rf|qa[20]~81 (
// Equation(s):
// \cpu|rf|qa[20]~81_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[20]~79_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[20]~78_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[20]~80_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[20]~79_combout  & ( (\cpu|rf|qa[20]~77_combout ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[20]~79_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[20]~78_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[20]~80_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[20]~79_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|qa[20]~77_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|qa[20]~80_combout ),
	.datac(!\cpu|rf|qa[20]~78_combout ),
	.datad(!\cpu|rf|qa[20]~77_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|qa[20]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~81 .extended_lut = "off";
defparam \cpu|rf|qa[20]~81 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \cpu|rf|qa[20]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N51
cyclonev_lcell_comb \cpu|rf|qa[20]~75 (
// Equation(s):
// \cpu|rf|qa[20]~75_combout  = ( \cpu|rf|register[5][20]~q  & ( \cpu|rf|register[7][20]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[6][20]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|register[5][20]~q  & ( \cpu|rf|register[7][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][20]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[6][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( 
// \cpu|rf|register[5][20]~q  & ( !\cpu|rf|register[7][20]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[4][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[6][20]~q )))) ) ) ) # ( !\cpu|rf|register[5][20]~q  & ( !\cpu|rf|register[7][20]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][20]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[4][20]~q ),
	.datad(!\cpu|rf|register[6][20]~q ),
	.datae(!\cpu|rf|register[5][20]~q ),
	.dataf(!\cpu|rf|register[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~75 .extended_lut = "off";
defparam \cpu|rf|qa[20]~75 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \cpu|rf|qa[20]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N51
cyclonev_lcell_comb \cpu|rf|qa[20]~76 (
// Equation(s):
// \cpu|rf|qa[20]~76_combout  = ( \cpu|rf|register[3][20]~q  & ( \cpu|rf|qa[20]~75_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (((!\cpu|rf|qa[28]~5_combout ) # (\cpu|rf|register[2][20]~q )))) # (\cpu|rf|qa[28]~4_combout  & (((\cpu|rf|qa[28]~5_combout )) # 
// (\cpu|rf|register[1][20]~q ))) ) ) ) # ( !\cpu|rf|register[3][20]~q  & ( \cpu|rf|qa[20]~75_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (((!\cpu|rf|qa[28]~5_combout ) # (\cpu|rf|register[2][20]~q )))) # (\cpu|rf|qa[28]~4_combout  & 
// (\cpu|rf|register[1][20]~q  & (!\cpu|rf|qa[28]~5_combout ))) ) ) ) # ( \cpu|rf|register[3][20]~q  & ( !\cpu|rf|qa[20]~75_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (((\cpu|rf|qa[28]~5_combout  & \cpu|rf|register[2][20]~q )))) # (\cpu|rf|qa[28]~4_combout  
// & (((\cpu|rf|qa[28]~5_combout )) # (\cpu|rf|register[1][20]~q ))) ) ) ) # ( !\cpu|rf|register[3][20]~q  & ( !\cpu|rf|qa[20]~75_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (((\cpu|rf|qa[28]~5_combout  & \cpu|rf|register[2][20]~q )))) # 
// (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[1][20]~q  & (!\cpu|rf|qa[28]~5_combout ))) ) ) )

	.dataa(!\cpu|rf|register[1][20]~q ),
	.datab(!\cpu|rf|qa[28]~4_combout ),
	.datac(!\cpu|rf|qa[28]~5_combout ),
	.datad(!\cpu|rf|register[2][20]~q ),
	.datae(!\cpu|rf|register[3][20]~q ),
	.dataf(!\cpu|rf|qa[20]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~76 .extended_lut = "off";
defparam \cpu|rf|qa[20]~76 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \cpu|rf|qa[20]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N42
cyclonev_lcell_comb \cpu|rf|qa[20]~82 (
// Equation(s):
// \cpu|rf|qa[20]~82_combout  = ( \cpu|rf|qa[20]~76_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|qa[20]~74_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\cpu|rf|qa[20]~81_combout )))) ) ) # ( !\cpu|rf|qa[20]~76_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|qa[20]~74_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\cpu|rf|qa[20]~81_combout )))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|qa[20]~74_combout ),
	.datad(!\cpu|rf|qa[20]~81_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[20]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~82 .extended_lut = "off";
defparam \cpu|rf|qa[20]~82 .lut_mask = 64'h025702578ADF8ADF;
defparam \cpu|rf|qa[20]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~4 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~4_combout  = ( \cpu|rf|qa[10]~92_combout  & ( \cpu|rf|qa[20]~82_combout  & ( (\cpu|alu_a|y[1]~3_combout  & (((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[20]~73_combout )) # (\cpu|rf|qa[10]~83_combout ))) ) ) ) # ( 
// !\cpu|rf|qa[10]~92_combout  & ( \cpu|rf|qa[20]~82_combout  & ( (\cpu|alu_a|y[1]~3_combout  & (((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[20]~73_combout )) # (\cpu|rf|qa[10]~83_combout ))) ) ) ) # ( \cpu|rf|qa[10]~92_combout  & ( 
// !\cpu|rf|qa[20]~82_combout  & ( (\cpu|alu_a|y[1]~3_combout  & (((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[20]~73_combout )) # (\cpu|rf|qa[10]~83_combout ))) ) ) ) # ( !\cpu|rf|qa[10]~92_combout  & ( !\cpu|rf|qa[20]~82_combout  & ( 
// (\cpu|alu_a|y[1]~3_combout  & (\cpu|rf|qa[28]~0_combout  & ((\cpu|rf|qa[20]~73_combout ) # (\cpu|rf|qa[10]~83_combout )))) ) ) )

	.dataa(!\cpu|rf|qa[10]~83_combout ),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|rf|qa[20]~73_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|rf|qa[10]~92_combout ),
	.dataf(!\cpu|rf|qa[20]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~4 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~4 .lut_mask = 64'h0013331333133313;
defparam \cpu|al_unit|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~8 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~8_combout  = ( \cpu|rf|qa[17]~153_combout  & ( \cpu|rf|qa[28]~0_combout  & ( \cpu|alu_a|y[1]~3_combout  ) ) ) # ( !\cpu|rf|qa[17]~153_combout  & ( \cpu|rf|qa[28]~0_combout  & ( (\cpu|rf|qa[11]~163_combout  & 
// \cpu|alu_a|y[1]~3_combout ) ) ) ) # ( \cpu|rf|qa[17]~153_combout  & ( !\cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[17]~162_combout ) # (\cpu|rf|qa[11]~172_combout ))) ) ) ) # ( !\cpu|rf|qa[17]~153_combout  & ( 
// !\cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[17]~162_combout ) # (\cpu|rf|qa[11]~172_combout ))) ) ) )

	.dataa(!\cpu|rf|qa[11]~163_combout ),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|rf|qa[11]~172_combout ),
	.datad(!\cpu|rf|qa[17]~162_combout ),
	.datae(!\cpu|rf|qa[17]~153_combout ),
	.dataf(!\cpu|rf|qa[28]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~8 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~8 .lut_mask = 64'h0333033311113333;
defparam \cpu|al_unit|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~7 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~7_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( \cpu|rf|qa[22]~142_combout  & ( ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[21]~143_combout )) # (\cpu|rf|qa[22]~133_combout ) ) ) ) # ( \cpu|alu_a|y[1]~3_combout  & ( 
// !\cpu|rf|qa[22]~142_combout  & ( (!\cpu|rf|qa[28]~0_combout  & (((\cpu|rf|qa[21]~152_combout )))) # (\cpu|rf|qa[28]~0_combout  & (((\cpu|rf|qa[21]~143_combout )) # (\cpu|rf|qa[22]~133_combout ))) ) ) )

	.dataa(!\cpu|rf|qa[22]~133_combout ),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[21]~143_combout ),
	.datad(!\cpu|rf|qa[21]~152_combout ),
	.datae(!\cpu|alu_a|y[1]~3_combout ),
	.dataf(!\cpu|rf|qa[22]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~7 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~7 .lut_mask = 64'h000013DF0000DFDF;
defparam \cpu|al_unit|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N33
cyclonev_lcell_comb \cpu|rf|qa[19]~60 (
// Equation(s):
// \cpu|rf|qa[19]~60_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][19]~q  & ( (\cpu|rf|register[27][19]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][19]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[23][19]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[27][19]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][19]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[23][19]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[23][19]~q ),
	.datac(!\cpu|rf|register[27][19]~q ),
	.datad(!\cpu|rf|register[19][19]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[31][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~60 .extended_lut = "off";
defparam \cpu|rf|qa[19]~60 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \cpu|rf|qa[19]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N3
cyclonev_lcell_comb \cpu|rf|qa[19]~58 (
// Equation(s):
// \cpu|rf|qa[19]~58_combout  = ( \cpu|rf|register[21][19]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][19]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][19]~q )) ) ) ) # ( !\cpu|rf|register[21][19]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[25][19]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][19]~q )) ) ) ) # ( \cpu|rf|register[21][19]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[17][19]~q 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[21][19]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[17][19]~q ) 
// ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[29][19]~q ),
	.datac(!\cpu|rf|register[17][19]~q ),
	.datad(!\cpu|rf|register[25][19]~q ),
	.datae(!\cpu|rf|register[21][19]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~58 .extended_lut = "off";
defparam \cpu|rf|qa[19]~58 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \cpu|rf|qa[19]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N3
cyclonev_lcell_comb \cpu|rf|qa[19]~59 (
// Equation(s):
// \cpu|rf|qa[19]~59_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[26][19]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[30][19]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][19]~q  & ( (\cpu|rf|register[18][19]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[22][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[26][19]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[30][19]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[22][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|rf|register[18][19]~q ) ) ) )

	.dataa(!\cpu|rf|register[26][19]~q ),
	.datab(!\cpu|rf|register[30][19]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[18][19]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[22][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~59 .extended_lut = "off";
defparam \cpu|rf|qa[19]~59 .lut_mask = 64'h00F053530FFF5353;
defparam \cpu|rf|qa[19]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N39
cyclonev_lcell_comb \cpu|rf|qa[19]~57 (
// Equation(s):
// \cpu|rf|qa[19]~57_combout  = ( \cpu|rf|register[24][19]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[28][19]~q ) ) ) ) # ( !\cpu|rf|register[24][19]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[28][19]~q ) ) ) ) # ( \cpu|rf|register[24][19]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][19]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[20][19]~q ))) ) ) ) # ( !\cpu|rf|register[24][19]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][19]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[20][19]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[28][19]~q ),
	.datac(!\cpu|rf|register[16][19]~q ),
	.datad(!\cpu|rf|register[20][19]~q ),
	.datae(!\cpu|rf|register[24][19]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~57 .extended_lut = "off";
defparam \cpu|rf|qa[19]~57 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \cpu|rf|qa[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N54
cyclonev_lcell_comb \cpu|rf|qa[19]~61 (
// Equation(s):
// \cpu|rf|qa[19]~61_combout  = ( \cpu|rf|qa[19]~59_combout  & ( \cpu|rf|qa[19]~57_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[19]~58_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[19]~60_combout ))) ) ) ) # ( !\cpu|rf|qa[19]~59_combout  & ( \cpu|rf|qa[19]~57_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[19]~58_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[19]~60_combout ))) ) ) ) # ( 
// \cpu|rf|qa[19]~59_combout  & ( !\cpu|rf|qa[19]~57_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[19]~58_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[19]~60_combout )))) ) ) ) # ( !\cpu|rf|qa[19]~59_combout  & ( !\cpu|rf|qa[19]~57_combout  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[19]~58_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[19]~60_combout )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|qa[19]~60_combout ),
	.datad(!\cpu|rf|qa[19]~58_combout ),
	.datae(!\cpu|rf|qa[19]~59_combout ),
	.dataf(!\cpu|rf|qa[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~61 .extended_lut = "off";
defparam \cpu|rf|qa[19]~61 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu|rf|qa[19]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N3
cyclonev_lcell_comb \cpu|rf|qa[19]~54 (
// Equation(s):
// \cpu|rf|qa[19]~54_combout  = ( \cpu|rf|register[14][19]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[13][19]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[15][19]~q )) ) ) ) # ( !\cpu|rf|register[14][19]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|register[13][19]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[15][19]~q )) ) ) ) # ( \cpu|rf|register[14][19]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[12][19]~q ) ) ) ) # ( !\cpu|rf|register[14][19]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[12][19]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\cpu|rf|register[12][19]~q ),
	.datab(!\cpu|rf|register[15][19]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|register[13][19]~q ),
	.datae(!\cpu|rf|register[14][19]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~54 .extended_lut = "off";
defparam \cpu|rf|qa[19]~54 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|rf|qa[19]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N15
cyclonev_lcell_comb \cpu|rf|qa[19]~55 (
// Equation(s):
// \cpu|rf|qa[19]~55_combout  = ( \cpu|rf|register[5][19]~q  & ( \cpu|rf|register[7][19]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][19]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[6][19]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|register[5][19]~q  & ( \cpu|rf|register[7][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][19]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[6][19]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # 
// ( \cpu|rf|register[5][19]~q  & ( !\cpu|rf|register[7][19]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[4][19]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][19]~q ))) ) ) ) # ( !\cpu|rf|register[5][19]~q  & ( !\cpu|rf|register[7][19]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][19]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[6][19]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[6][19]~q ),
	.datad(!\cpu|rf|register[4][19]~q ),
	.datae(!\cpu|rf|register[5][19]~q ),
	.dataf(!\cpu|rf|register[7][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~55 .extended_lut = "off";
defparam \cpu|rf|qa[19]~55 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu|rf|qa[19]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N9
cyclonev_lcell_comb \cpu|rf|qa[19]~56 (
// Equation(s):
// \cpu|rf|qa[19]~56_combout  = ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][19]~q  & ( (\cpu|rf|qa[28]~4_combout ) # (\cpu|rf|register[2][19]~q ) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][19]~q  & ( (!\cpu|rf|qa[28]~4_combout  & 
// ((\cpu|rf|qa[19]~55_combout ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[1][19]~q )) ) ) ) # ( \cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[3][19]~q  & ( (\cpu|rf|register[2][19]~q  & !\cpu|rf|qa[28]~4_combout ) ) ) ) # ( 
// !\cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[3][19]~q  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|qa[19]~55_combout ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[1][19]~q )) ) ) )

	.dataa(!\cpu|rf|register[1][19]~q ),
	.datab(!\cpu|rf|register[2][19]~q ),
	.datac(!\cpu|rf|qa[19]~55_combout ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|qa[28]~5_combout ),
	.dataf(!\cpu|rf|register[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~56 .extended_lut = "off";
defparam \cpu|rf|qa[19]~56 .lut_mask = 64'h0F5533000F5533FF;
defparam \cpu|rf|qa[19]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N24
cyclonev_lcell_comb \cpu|rf|qa[19]~62 (
// Equation(s):
// \cpu|rf|qa[19]~62_combout  = ( \cpu|rf|qa[19]~54_combout  & ( \cpu|rf|qa[19]~56_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (\cpu|rf|qa[19]~61_combout ) ) ) ) # ( !\cpu|rf|qa[19]~54_combout  & ( \cpu|rf|qa[19]~56_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (!\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[19]~61_combout ))) ) ) ) # ( \cpu|rf|qa[19]~54_combout  & ( 
// !\cpu|rf|qa[19]~56_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[19]~61_combout ))) ) ) ) # ( 
// !\cpu|rf|qa[19]~54_combout  & ( !\cpu|rf|qa[19]~56_combout  & ( (\cpu|rf|qa[19]~61_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\cpu|rf|qa[19]~61_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\cpu|rf|qa[19]~54_combout ),
	.dataf(!\cpu|rf|qa[19]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~62 .extended_lut = "off";
defparam \cpu|rf|qa[19]~62 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \cpu|rf|qa[19]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y29_N14
dffeas \cpu|rf|register[10][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N11
dffeas \cpu|rf|register[11][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y32_N51
cyclonev_lcell_comb \cpu|rf|register[9][19]~feeder (
// Equation(s):
// \cpu|rf|register[9][19]~feeder_combout  = ( \cpu|link|y[19]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[19]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[9][19]~feeder .extended_lut = "off";
defparam \cpu|rf|register[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y32_N53
dffeas \cpu|rf|register[9][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N15
cyclonev_lcell_comb \cpu|rf|qa[19]~53 (
// Equation(s):
// \cpu|rf|qa[19]~53_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[11][19]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[9][19]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][19]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[8][19]~q  ) ) )

	.dataa(!\cpu|rf|register[8][19]~q ),
	.datab(!\cpu|rf|register[10][19]~q ),
	.datac(!\cpu|rf|register[11][19]~q ),
	.datad(!\cpu|rf|register[9][19]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~53 .extended_lut = "off";
defparam \cpu|rf|qa[19]~53 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|rf|qa[19]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~3 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~3_combout  = ( \cpu|rf|qa[9]~72_combout  & ( \cpu|rf|qa[19]~53_combout  & ( \cpu|alu_a|y[1]~3_combout  ) ) ) # ( !\cpu|rf|qa[9]~72_combout  & ( \cpu|rf|qa[19]~53_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[28]~0_combout 
// ) # (\cpu|rf|qa[19]~62_combout ))) ) ) ) # ( \cpu|rf|qa[9]~72_combout  & ( !\cpu|rf|qa[19]~53_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[9]~63_combout ))) ) ) ) # ( !\cpu|rf|qa[9]~72_combout  & ( 
// !\cpu|rf|qa[19]~53_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout  & (\cpu|rf|qa[19]~62_combout )) # (\cpu|rf|qa[28]~0_combout  & ((\cpu|rf|qa[9]~63_combout ))))) ) ) )

	.dataa(!\cpu|rf|qa[19]~62_combout ),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(!\cpu|rf|qa[9]~63_combout ),
	.datae(!\cpu|rf|qa[9]~72_combout ),
	.dataf(!\cpu|rf|qa[19]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~3 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~3 .lut_mask = 64'h04070C0F07070F0F;
defparam \cpu|al_unit|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~5 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~5_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[13]~93_combout  & ( \cpu|alu_a|y[1]~3_combout  ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[13]~93_combout  & ( (\cpu|alu_a|y[1]~3_combout  & 
// ((\cpu|rf|qa[13]~102_combout ) # (\cpu|rf|qa[12]~112_combout ))) ) ) ) # ( \cpu|rf|qa[28]~0_combout  & ( !\cpu|rf|qa[13]~93_combout  & ( (\cpu|rf|qa[12]~103_combout  & \cpu|alu_a|y[1]~3_combout ) ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( 
// !\cpu|rf|qa[13]~93_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[13]~102_combout ) # (\cpu|rf|qa[12]~112_combout ))) ) ) )

	.dataa(!\cpu|rf|qa[12]~103_combout ),
	.datab(!\cpu|rf|qa[12]~112_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(!\cpu|rf|qa[13]~102_combout ),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|rf|qa[13]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~5 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~5 .lut_mask = 64'h030F0505030F0F0F;
defparam \cpu|al_unit|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~9 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~9_combout  = ( !\cpu|al_unit|ShiftLeft0~3_combout  & ( !\cpu|al_unit|ShiftLeft0~5_combout  & ( (!\cpu|al_unit|ShiftLeft0~6_combout  & (!\cpu|al_unit|ShiftLeft0~4_combout  & (!\cpu|al_unit|ShiftLeft0~8_combout  & 
// !\cpu|al_unit|ShiftLeft0~7_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~6_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~4_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~8_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~7_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~3_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~9 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~9 .lut_mask = 64'h8000000000000000;
defparam \cpu|al_unit|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \cpu|al_unit|Mux1~0 (
// Equation(s):
// \cpu|al_unit|Mux1~0_combout  = ( \cpu|al_unit|ShiftLeft0~16_combout  & ( \cpu|al_unit|ShiftLeft0~9_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & (((!\cpu|cu|aluc[2]~3_combout ) # (!\cpu|al_unit|ShiftLeft0~15_combout )) # (\cpu|alu_a|y[4]~6_combout ))) ) 
// ) ) # ( !\cpu|al_unit|ShiftLeft0~16_combout  & ( \cpu|al_unit|ShiftLeft0~9_combout  & ( !\cpu|al_unit|Mux12~0_combout  ) ) ) # ( \cpu|al_unit|ShiftLeft0~16_combout  & ( !\cpu|al_unit|ShiftLeft0~9_combout  & ( !\cpu|al_unit|Mux12~0_combout  ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~16_combout  & ( !\cpu|al_unit|ShiftLeft0~9_combout  & ( !\cpu|al_unit|Mux12~0_combout  ) ) )

	.dataa(!\cpu|alu_a|y[4]~6_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datad(!\cpu|al_unit|Mux12~0_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~0 .lut_mask = 64'hFF00FF00FF00FD00;
defparam \cpu|al_unit|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N26
dffeas \cpu|rf|register[12][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N17
dffeas \cpu|rf|register[13][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N32
dffeas \cpu|rf|register[15][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N24
cyclonev_lcell_comb \cpu|rf|register[14][30]~feeder (
// Equation(s):
// \cpu|rf|register[14][30]~feeder_combout  = ( \cpu|link|y[30]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[30]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[14][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[14][30]~feeder .extended_lut = "off";
defparam \cpu|rf|register[14][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[14][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y26_N26
dffeas \cpu|rf|register[14][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[14][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N33
cyclonev_lcell_comb \cpu|rf|qb[30]~285 (
// Equation(s):
// \cpu|rf|qb[30]~285_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[15][30]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[13][30]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[14][30]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[12][30]~q  ) ) )

	.dataa(!\cpu|rf|register[12][30]~q ),
	.datab(!\cpu|rf|register[13][30]~q ),
	.datac(!\cpu|rf|register[15][30]~q ),
	.datad(!\cpu|rf|register[14][30]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~285 .extended_lut = "off";
defparam \cpu|rf|qb[30]~285 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|rf|qb[30]~285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N2
dffeas \cpu|rf|register[28][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N54
cyclonev_lcell_comb \cpu|rf|register[16][30]~feeder (
// Equation(s):
// \cpu|rf|register[16][30]~feeder_combout  = ( \cpu|link|y[30]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[30]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][30]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y29_N56
dffeas \cpu|rf|register[16][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N29
dffeas \cpu|rf|register[20][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N32
dffeas \cpu|rf|register[24][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N3
cyclonev_lcell_comb \cpu|rf|qb[30]~288 (
// Equation(s):
// \cpu|rf|qb[30]~288_combout  = ( \cpu|rf|register[20][30]~q  & ( \cpu|rf|register[24][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[16][30]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[28][30]~q ))) ) ) ) # ( !\cpu|rf|register[20][30]~q  & ( \cpu|rf|register[24][30]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[16][30]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][30]~q  & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( \cpu|rf|register[20][30]~q  & ( !\cpu|rf|register[24][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19] 
// & \cpu|rf|register[16][30]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[28][30]~q ))) ) ) ) # ( !\cpu|rf|register[20][30]~q  & ( 
// !\cpu|rf|register[24][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[16][30]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[28][30]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\cpu|rf|register[28][30]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[16][30]~q ),
	.datae(!\cpu|rf|register[20][30]~q ),
	.dataf(!\cpu|rf|register[24][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~288 .extended_lut = "off";
defparam \cpu|rf|qb[30]~288 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \cpu|rf|qb[30]~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N32
dffeas \cpu|rf|register[17][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N35
dffeas \cpu|rf|register[21][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N50
dffeas \cpu|rf|register[29][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N51
cyclonev_lcell_comb \cpu|rf|qb[30]~289 (
// Equation(s):
// \cpu|rf|qb[30]~289_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[29][30]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[25][30]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[29][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][30]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[21][30]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[29][30]~q  & ( (\cpu|rf|register[25][30]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[29][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][30]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[21][30]~q ))) ) ) )

	.dataa(!\cpu|rf|register[25][30]~q ),
	.datab(!\cpu|rf|register[17][30]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[21][30]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[29][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~289 .extended_lut = "off";
defparam \cpu|rf|qb[30]~289 .lut_mask = 64'h303F5050303F5F5F;
defparam \cpu|rf|qb[30]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N42
cyclonev_lcell_comb \cpu|rf|register[23][30]~feeder (
// Equation(s):
// \cpu|rf|register[23][30]~feeder_combout  = ( \cpu|link|y[30]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[30]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[23][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[23][30]~feeder .extended_lut = "off";
defparam \cpu|rf|register[23][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[23][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N44
dffeas \cpu|rf|register[23][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[23][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y26_N23
dffeas \cpu|rf|register[27][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N15
cyclonev_lcell_comb \cpu|rf|register[19][30]~feeder (
// Equation(s):
// \cpu|rf|register[19][30]~feeder_combout  = \cpu|link|y[30]~42_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[30]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][30]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][30]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N17
dffeas \cpu|rf|register[19][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N26
dffeas \cpu|rf|register[31][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N33
cyclonev_lcell_comb \cpu|rf|qb[30]~291 (
// Equation(s):
// \cpu|rf|qb[30]~291_combout  = ( \cpu|rf|register[19][30]~q  & ( \cpu|rf|register[31][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[27][30]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[23][30]~q ))) ) ) ) # ( !\cpu|rf|register[19][30]~q  & ( \cpu|rf|register[31][30]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[27][30]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[23][30]~q ))) ) ) ) # ( \cpu|rf|register[19][30]~q  & ( !\cpu|rf|register[31][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[27][30]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][30]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [19]))) ) ) ) 
// # ( !\cpu|rf|register[19][30]~q  & ( !\cpu|rf|register[31][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[27][30]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][30]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[23][30]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[27][30]~q ),
	.datae(!\cpu|rf|register[19][30]~q ),
	.dataf(!\cpu|rf|register[31][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~291 .extended_lut = "off";
defparam \cpu|rf|qb[30]~291 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \cpu|rf|qb[30]~291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y31_N56
dffeas \cpu|rf|register[18][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N14
dffeas \cpu|rf|register[30][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N38
dffeas \cpu|rf|register[26][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N5
dffeas \cpu|rf|register[22][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N3
cyclonev_lcell_comb \cpu|rf|qb[30]~290 (
// Equation(s):
// \cpu|rf|qb[30]~290_combout  = ( \cpu|rf|register[26][30]~q  & ( \cpu|rf|register[22][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[18][30]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[30][30]~q )))) ) ) ) # ( !\cpu|rf|register[26][30]~q  & ( \cpu|rf|register[22][30]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[18][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[30][30]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \cpu|rf|register[26][30]~q  & ( !\cpu|rf|register[22][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][30]~q  & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[30][30]~q )))) ) ) ) # ( 
// !\cpu|rf|register[26][30]~q  & ( !\cpu|rf|register[22][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][30]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[30][30]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\cpu|rf|register[18][30]~q ),
	.datab(!\cpu|rf|register[30][30]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|register[26][30]~q ),
	.dataf(!\cpu|rf|register[22][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~290 .extended_lut = "off";
defparam \cpu|rf|qb[30]~290 .lut_mask = 64'h50035F0350F35FF3;
defparam \cpu|rf|qb[30]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \cpu|rf|qb[30]~292 (
// Equation(s):
// \cpu|rf|qb[30]~292_combout  = ( \cpu|rf|qb[30]~290_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[30]~289_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[30]~291_combout ))) ) ) ) # ( !\cpu|rf|qb[30]~290_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[30]~289_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[30]~291_combout ))) ) ) ) # ( \cpu|rf|qb[30]~290_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[30]~288_combout ) ) ) ) # ( !\cpu|rf|qb[30]~290_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|qb[30]~288_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|qb[30]~288_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|qb[30]~289_combout ),
	.datad(!\cpu|rf|qb[30]~291_combout ),
	.datae(!\cpu|rf|qb[30]~290_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~292 .extended_lut = "off";
defparam \cpu|rf|qb[30]~292 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu|rf|qb[30]~292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N32
dffeas \cpu|rf|register[3][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N48
cyclonev_lcell_comb \cpu|rf|register[2][30]~feeder (
// Equation(s):
// \cpu|rf|register[2][30]~feeder_combout  = ( \cpu|link|y[30]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[30]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[2][30]~feeder .extended_lut = "off";
defparam \cpu|rf|register[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y26_N50
dffeas \cpu|rf|register[2][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N59
dffeas \cpu|rf|register[1][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N36
cyclonev_lcell_comb \cpu|rf|register[5][30]~feeder (
// Equation(s):
// \cpu|rf|register[5][30]~feeder_combout  = ( \cpu|link|y[30]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[30]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][30]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N38
dffeas \cpu|rf|register[5][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N8
dffeas \cpu|rf|register[4][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N14
dffeas \cpu|rf|register[7][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N36
cyclonev_lcell_comb \cpu|rf|register[6][30]~feeder (
// Equation(s):
// \cpu|rf|register[6][30]~feeder_combout  = ( \cpu|link|y[30]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[30]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[6][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[6][30]~feeder .extended_lut = "off";
defparam \cpu|rf|register[6][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[6][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y26_N38
dffeas \cpu|rf|register[6][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N15
cyclonev_lcell_comb \cpu|rf|qb[30]~286 (
// Equation(s):
// \cpu|rf|qb[30]~286_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[6][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[7][30]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[6][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[5][30]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[6][30]~q  & ( (\cpu|rf|register[7][30]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[6][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[5][30]~q )) ) ) )

	.dataa(!\cpu|rf|register[5][30]~q ),
	.datab(!\cpu|rf|register[4][30]~q ),
	.datac(!\cpu|rf|register[7][30]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[6][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~286 .extended_lut = "off";
defparam \cpu|rf|qb[30]~286 .lut_mask = 64'h3355000F3355FF0F;
defparam \cpu|rf|qb[30]~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N33
cyclonev_lcell_comb \cpu|rf|qb[30]~287 (
// Equation(s):
// \cpu|rf|qb[30]~287_combout  = ( \cpu|rf|register[1][30]~q  & ( \cpu|rf|qb[30]~286_combout  & ( (!\cpu|rf|qb[0]~5_combout ) # ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][30]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][30]~q ))) ) ) ) # 
// ( !\cpu|rf|register[1][30]~q  & ( \cpu|rf|qb[30]~286_combout  & ( (!\cpu|rf|qb[0]~4_combout  & (((!\cpu|rf|qb[0]~5_combout ) # (\cpu|rf|register[2][30]~q )))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][30]~q  & ((\cpu|rf|qb[0]~5_combout )))) ) ) ) 
// # ( \cpu|rf|register[1][30]~q  & ( !\cpu|rf|qb[30]~286_combout  & ( (!\cpu|rf|qb[0]~4_combout  & (((\cpu|rf|register[2][30]~q  & \cpu|rf|qb[0]~5_combout )))) # (\cpu|rf|qb[0]~4_combout  & (((!\cpu|rf|qb[0]~5_combout )) # (\cpu|rf|register[3][30]~q ))) ) ) 
// ) # ( !\cpu|rf|register[1][30]~q  & ( !\cpu|rf|qb[30]~286_combout  & ( (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][30]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][30]~q )))) ) ) )

	.dataa(!\cpu|rf|qb[0]~4_combout ),
	.datab(!\cpu|rf|register[3][30]~q ),
	.datac(!\cpu|rf|register[2][30]~q ),
	.datad(!\cpu|rf|qb[0]~5_combout ),
	.datae(!\cpu|rf|register[1][30]~q ),
	.dataf(!\cpu|rf|qb[30]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~287 .extended_lut = "off";
defparam \cpu|rf|qb[30]~287 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu|rf|qb[30]~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N27
cyclonev_lcell_comb \cpu|rf|qb[30]~293 (
// Equation(s):
// \cpu|rf|qb[30]~293_combout  = ( \cpu|rf|qb[30]~287_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[30]~285_combout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[30]~292_combout )))) ) ) ) # ( !\cpu|rf|qb[30]~287_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a 
// [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[30]~285_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[30]~292_combout 
// )))) ) ) ) # ( \cpu|rf|qb[30]~287_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (\cpu|rf|qb[30]~292_combout ) ) ) ) # ( !\cpu|rf|qb[30]~287_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [20] & \cpu|rf|qb[30]~292_combout ) ) ) )

	.dataa(!\cpu|rf|qb[30]~285_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\cpu|rf|qb[30]~292_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|qb[30]~287_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~293 .extended_lut = "off";
defparam \cpu|rf|qb[30]~293 .lut_mask = 64'h0303CFCF03470347;
defparam \cpu|rf|qb[30]~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N26
dffeas \cpu|rf|register[11][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N56
dffeas \cpu|rf|register[10][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N11
dffeas \cpu|rf|register[9][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N17
dffeas \cpu|rf|register[8][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N42
cyclonev_lcell_comb \cpu|rf|qb[30]~378 (
// Equation(s):
// \cpu|rf|qb[30]~378_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][30]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][30]~q )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[10][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][30]~q ))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[11][30]~q ),
	.datac(!\cpu|rf|register[10][30]~q ),
	.datad(!\cpu|rf|register[9][30]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(!\cpu|rf|register[8][30]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~378 .extended_lut = "on";
defparam \cpu|rf|qb[30]~378 .lut_mask = 64'h0A5F1B1B00000000;
defparam \cpu|rf|qb[30]~378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N0
cyclonev_lcell_comb \cpu|rf|qb[30]~325 (
// Equation(s):
// \cpu|rf|qb[30]~325_combout  = ( !\cpu|rf|qb[30]~378_combout  & ( !\cpu|rf|qb[30]~293_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[30]~293_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[30]~378_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~325 .extended_lut = "off";
defparam \cpu|rf|qb[30]~325 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|rf|qb[30]~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N33
cyclonev_lcell_comb \cpu|rf|qb[31]~199 (
// Equation(s):
// \cpu|rf|qb[31]~199_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][31]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # 
// (\cpu|rf|register[20][31]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[16][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][31]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[16][31]~q  & ( (\cpu|rf|register[20][31]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[24][31]~q ),
	.datab(!\cpu|rf|register[20][31]~q ),
	.datac(!\cpu|rf|register[28][31]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~199 .extended_lut = "off";
defparam \cpu|rf|qb[31]~199 .lut_mask = 64'h0033550FFF33550F;
defparam \cpu|rf|qb[31]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y31_N3
cyclonev_lcell_comb \cpu|rf|qb[31]~200 (
// Equation(s):
// \cpu|rf|qb[31]~200_combout  = ( \cpu|rf|register[25][31]~q  & ( \cpu|rf|register[29][31]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[21][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\cpu|rf|register[25][31]~q  & ( \cpu|rf|register[29][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[17][31]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][31]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) ) ) ) 
// # ( \cpu|rf|register[25][31]~q  & ( !\cpu|rf|register[29][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[17][31]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[21][31]~q ))) ) ) ) # ( !\cpu|rf|register[25][31]~q  & ( !\cpu|rf|register[29][31]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][31]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[21][31]~q ),
	.datad(!\cpu|rf|register[17][31]~q ),
	.datae(!\cpu|rf|register[25][31]~q ),
	.dataf(!\cpu|rf|register[29][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~200 .extended_lut = "off";
defparam \cpu|rf|qb[31]~200 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu|rf|qb[31]~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N45
cyclonev_lcell_comb \cpu|rf|qb[31]~201 (
// Equation(s):
// \cpu|rf|qb[31]~201_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[30][31]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][31]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[22][31]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[18][31]~q  ) ) )

	.dataa(!\cpu|rf|register[26][31]~q ),
	.datab(!\cpu|rf|register[30][31]~q ),
	.datac(!\cpu|rf|register[22][31]~q ),
	.datad(!\cpu|rf|register[18][31]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~201 .extended_lut = "off";
defparam \cpu|rf|qb[31]~201 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|rf|qb[31]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N33
cyclonev_lcell_comb \cpu|rf|qb[31]~202 (
// Equation(s):
// \cpu|rf|qb[31]~202_combout  = ( \cpu|rf|register[31][31]~q  & ( \cpu|rf|register[27][31]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[23][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\cpu|rf|register[31][31]~q  & ( \cpu|rf|register[27][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][31]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( \cpu|rf|register[31][31]~q  & ( !\cpu|rf|register[27][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[19][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][31]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) ) ) ) # 
// ( !\cpu|rf|register[31][31]~q  & ( !\cpu|rf|register[27][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][31]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][31]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[23][31]~q ),
	.datad(!\cpu|rf|register[19][31]~q ),
	.datae(!\cpu|rf|register[31][31]~q ),
	.dataf(!\cpu|rf|register[27][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~202 .extended_lut = "off";
defparam \cpu|rf|qb[31]~202 .lut_mask = 64'h028A139B46CE57DF;
defparam \cpu|rf|qb[31]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N30
cyclonev_lcell_comb \cpu|rf|qb[31]~203 (
// Equation(s):
// \cpu|rf|qb[31]~203_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[31]~202_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[31]~200_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[31]~202_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[31]~199_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|qb[31]~201_combout ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[31]~202_combout  & ( (\cpu|rf|qb[31]~200_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[31]~202_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[31]~199_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|qb[31]~201_combout ))) ) ) )

	.dataa(!\cpu|rf|qb[31]~199_combout ),
	.datab(!\cpu|rf|qb[31]~200_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|rf|qb[31]~201_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|qb[31]~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~203 .extended_lut = "off";
defparam \cpu|rf|qb[31]~203 .lut_mask = 64'h505F3030505F3F3F;
defparam \cpu|rf|qb[31]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N3
cyclonev_lcell_comb \cpu|rf|qb[31]~196 (
// Equation(s):
// \cpu|rf|qb[31]~196_combout  = ( \cpu|rf|register[15][31]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|register[13][31]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\cpu|rf|register[15][31]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[13][31]~q ) ) ) ) # ( \cpu|rf|register[15][31]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][31]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][31]~q ))) ) ) ) # ( !\cpu|rf|register[15][31]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][31]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][31]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[13][31]~q ),
	.datac(!\cpu|rf|register[12][31]~q ),
	.datad(!\cpu|rf|register[14][31]~q ),
	.datae(!\cpu|rf|register[15][31]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~196 .extended_lut = "off";
defparam \cpu|rf|qb[31]~196 .lut_mask = 64'h0A5F0A5F22227777;
defparam \cpu|rf|qb[31]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N21
cyclonev_lcell_comb \cpu|rf|qb[31]~197 (
// Equation(s):
// \cpu|rf|qb[31]~197_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[5][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][31]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[5][31]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # 
// (\cpu|rf|register[4][31]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[5][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][31]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[7][31]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[5][31]~q  & ( (\cpu|rf|register[4][31]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[4][31]~q ),
	.datab(!\cpu|rf|register[6][31]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|register[7][31]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~197 .extended_lut = "off";
defparam \cpu|rf|qb[31]~197 .lut_mask = 64'h5050303F5F5F303F;
defparam \cpu|rf|qb[31]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N51
cyclonev_lcell_comb \cpu|rf|qb[31]~198 (
// Equation(s):
// \cpu|rf|qb[31]~198_combout  = ( \cpu|rf|qb[31]~197_combout  & ( \cpu|rf|register[1][31]~q  & ( (!\cpu|rf|qb[0]~5_combout ) # ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][31]~q )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][31]~q )))) ) ) ) # 
// ( !\cpu|rf|qb[31]~197_combout  & ( \cpu|rf|register[1][31]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (((\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][31]~q )) # (\cpu|rf|qb[0]~4_combout  & 
// ((\cpu|rf|register[3][31]~q ))))) ) ) ) # ( \cpu|rf|qb[31]~197_combout  & ( !\cpu|rf|register[1][31]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (((!\cpu|rf|qb[0]~4_combout )))) # (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|register[2][31]~q )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][31]~q ))))) ) ) ) # ( !\cpu|rf|qb[31]~197_combout  & ( !\cpu|rf|register[1][31]~q  & ( (\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[2][31]~q 
// )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[3][31]~q ))))) ) ) )

	.dataa(!\cpu|rf|qb[0]~5_combout ),
	.datab(!\cpu|rf|register[2][31]~q ),
	.datac(!\cpu|rf|qb[0]~4_combout ),
	.datad(!\cpu|rf|register[3][31]~q ),
	.datae(!\cpu|rf|qb[31]~197_combout ),
	.dataf(!\cpu|rf|register[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~198 .extended_lut = "off";
defparam \cpu|rf|qb[31]~198 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \cpu|rf|qb[31]~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N24
cyclonev_lcell_comb \cpu|rf|qb[31]~204 (
// Equation(s):
// \cpu|rf|qb[31]~204_combout  = ( \cpu|rf|qb[31]~198_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|qb[31]~196_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[31]~203_combout )) ) ) # ( !\cpu|rf|qb[31]~198_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|qb[31]~196_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[31]~203_combout )) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\cpu|rf|qb[31]~203_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|qb[31]~196_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[31]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~204 .extended_lut = "off";
defparam \cpu|rf|qb[31]~204 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \cpu|rf|qb[31]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N39
cyclonev_lcell_comb \cpu|rf|qb[31]~324 (
// Equation(s):
// \cpu|rf|qb[31]~324_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[31]~204_combout  ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[31]~195_combout  ) )

	.dataa(!\cpu|rf|qb[31]~204_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[31]~195_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~324 .extended_lut = "off";
defparam \cpu|rf|qb[31]~324 .lut_mask = 64'h00FF00FF55555555;
defparam \cpu|rf|qb[31]~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N9
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~23 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~23_combout  = ( \cpu|rf|qb[31]~324_combout  & ( (!\cpu|rf|qb[30]~325_combout ) # ((\cpu|alu_a|y[0]~5_combout ) # (\cpu|alu_a|y[1]~2_combout )) ) ) # ( !\cpu|rf|qb[31]~324_combout  & ( (!\cpu|rf|qb[30]~325_combout  & 
// (!\cpu|alu_a|y[1]~2_combout  & !\cpu|alu_a|y[0]~5_combout )) ) )

	.dataa(!\cpu|rf|qb[30]~325_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[31]~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~23 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~23 .lut_mask = 64'hA000A000AFFFAFFF;
defparam \cpu|al_unit|ShiftRight1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N3
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~58 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~58_combout  = ( \cpu|rf|qb[31]~324_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|al_unit|Mux24~0_combout  & !\cpu|al_unit|ShiftRight1~23_combout )))) ) ) # ( 
// !\cpu|rf|qb[31]~324_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|Mux24~0_combout ) # ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftRight1~23_combout )))) ) )

	.dataa(!\cpu|al_unit|Mux24~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~23_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[31]~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~58 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~58 .lut_mask = 64'hF0E0F0E0D0C0D0C0;
defparam \cpu|al_unit|ShiftRight1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~6 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~6_combout  = ( \cpu|rf|qb[30]~325_combout  & ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_a|y[0]~5_combout  & \cpu|rf|qb[31]~324_combout )) # (\cpu|alu_b|y[31]~5_combout ))) ) ) ) # ( 
// !\cpu|rf|qb[30]~325_combout  & ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout ) # (\cpu|rf|qb[31]~324_combout )) # (\cpu|alu_b|y[31]~5_combout ))) ) ) ) # ( \cpu|rf|qb[30]~325_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~2_combout  & ( (\cpu|alu_b|y[31]~5_combout  & !\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|rf|qb[30]~325_combout  & ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( (\cpu|alu_b|y[31]~5_combout  & !\cpu|alu_a|y[1]~2_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|rf|qb[31]~324_combout ),
	.datae(!\cpu|rf|qb[30]~325_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~6 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~6 .lut_mask = 64'h44444444C4CC444C;
defparam \cpu|al_unit|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N0
cyclonev_lcell_comb \cpu|al_unit|Mux1~6 (
// Equation(s):
// \cpu|al_unit|Mux1~6_combout  = ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|al_unit|Mux24~0_combout  & \cpu|al_unit|ShiftRight0~6_combout ) ) ) # ( !\cpu|al_unit|Mux16~0_combout  & ( \cpu|al_unit|ShiftLeft0~50_combout  ) )

	.dataa(!\cpu|al_unit|Mux24~0_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~50_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~6 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~6 .lut_mask = 64'h0F0F0F0F00550055;
defparam \cpu|al_unit|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N54
cyclonev_lcell_comb \cpu|al_unit|Mux1~3 (
// Equation(s):
// \cpu|al_unit|Mux1~3_combout  = ( \cpu|al_unit|ShiftLeft0~16_combout  & ( (\cpu|al_unit|ShiftLeft0~15_combout  & (\cpu|al_unit|ShiftLeft0~9_combout  & (!\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_a|y[4]~6_combout )))) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datad(!\cpu|alu_a|y[4]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~3 .lut_mask = 64'h0000000001020102;
defparam \cpu|al_unit|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N18
cyclonev_lcell_comb \cpu|al_unit|Mux1~1 (
// Equation(s):
// \cpu|al_unit|Mux1~1_combout  = ( \cpu|al_unit|ShiftLeft0~16_combout  & ( \cpu|al_unit|ShiftLeft0~9_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((!\cpu|cu|aluc[2]~3_combout ) # ((!\cpu|alu_a|y[4]~6_combout  & \cpu|al_unit|ShiftLeft0~15_combout )))) ) ) 
// ) # ( !\cpu|al_unit|ShiftLeft0~16_combout  & ( \cpu|al_unit|ShiftLeft0~9_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & !\cpu|al_unit|Mux12~0_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~16_combout  & ( !\cpu|al_unit|ShiftLeft0~9_combout  & ( 
// (!\cpu|cu|aluc[2]~3_combout  & !\cpu|al_unit|Mux12~0_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~16_combout  & ( !\cpu|al_unit|ShiftLeft0~9_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & !\cpu|al_unit|Mux12~0_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[4]~6_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datad(!\cpu|al_unit|Mux12~0_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~1 .lut_mask = 64'hCC00CC00CC00CE00;
defparam \cpu|al_unit|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N32
dffeas \cpu|rf|register[3][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N5
dffeas \cpu|rf|register[1][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N20
dffeas \cpu|rf|register[2][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N56
dffeas \cpu|rf|register[4][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \cpu|rf|register[7][26]~feeder (
// Equation(s):
// \cpu|rf|register[7][26]~feeder_combout  = \cpu|link|y[26]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[26]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[7][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[7][26]~feeder .extended_lut = "off";
defparam \cpu|rf|register[7][26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[7][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N32
dffeas \cpu|rf|register[7][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N33
cyclonev_lcell_comb \cpu|rf|register[5][26]~feeder (
// Equation(s):
// \cpu|rf|register[5][26]~feeder_combout  = ( \cpu|link|y[26]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[26]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][26]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N34
dffeas \cpu|rf|register[5][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N56
dffeas \cpu|rf|register[6][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N3
cyclonev_lcell_comb \cpu|rf|qb[26]~259 (
// Equation(s):
// \cpu|rf|qb[26]~259_combout  = ( \cpu|rf|register[6][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[7][26]~q ) ) ) ) # ( !\cpu|rf|register[6][26]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|register[7][26]~q ) ) ) ) # ( \cpu|rf|register[6][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][26]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][26]~q ))) ) ) ) # ( !\cpu|rf|register[6][26]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][26]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][26]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][26]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[7][26]~q ),
	.datad(!\cpu|rf|register[5][26]~q ),
	.datae(!\cpu|rf|register[6][26]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~259 .extended_lut = "off";
defparam \cpu|rf|qb[26]~259 .lut_mask = 64'h447744770303CFCF;
defparam \cpu|rf|qb[26]~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N33
cyclonev_lcell_comb \cpu|rf|qb[26]~260 (
// Equation(s):
// \cpu|rf|qb[26]~260_combout  = ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|qb[26]~259_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][26]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][26]~q )) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( 
// \cpu|rf|qb[26]~259_combout  & ( (!\cpu|rf|qb[0]~4_combout ) # (\cpu|rf|register[1][26]~q ) ) ) ) # ( \cpu|rf|qb[0]~5_combout  & ( !\cpu|rf|qb[26]~259_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][26]~q ))) # (\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|register[3][26]~q )) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( !\cpu|rf|qb[26]~259_combout  & ( (\cpu|rf|qb[0]~4_combout  & \cpu|rf|register[1][26]~q ) ) ) )

	.dataa(!\cpu|rf|qb[0]~4_combout ),
	.datab(!\cpu|rf|register[3][26]~q ),
	.datac(!\cpu|rf|register[1][26]~q ),
	.datad(!\cpu|rf|register[2][26]~q ),
	.datae(!\cpu|rf|qb[0]~5_combout ),
	.dataf(!\cpu|rf|qb[26]~259_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~260 .extended_lut = "off";
defparam \cpu|rf|qb[26]~260 .lut_mask = 64'h050511BBAFAF11BB;
defparam \cpu|rf|qb[26]~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N20
dffeas \cpu|rf|register[15][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N56
dffeas \cpu|rf|register[13][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \cpu|rf|register[12][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N50
dffeas \cpu|rf|register[14][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N21
cyclonev_lcell_comb \cpu|rf|qb[26]~258 (
// Equation(s):
// \cpu|rf|qb[26]~258_combout  = ( \cpu|rf|register[14][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[13][26]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[15][26]~q )) ) ) ) # ( !\cpu|rf|register[14][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[13][26]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[15][26]~q )) ) ) ) # ( \cpu|rf|register[14][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[12][26]~q ) ) ) ) # ( !\cpu|rf|register[14][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|register[12][26]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[15][26]~q ),
	.datab(!\cpu|rf|register[13][26]~q ),
	.datac(!\cpu|rf|register[12][26]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\cpu|rf|register[14][26]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~258 .extended_lut = "off";
defparam \cpu|rf|qb[26]~258 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu|rf|qb[26]~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y30_N56
dffeas \cpu|rf|register[24][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N42
cyclonev_lcell_comb \cpu|rf|register[20][26]~feeder (
// Equation(s):
// \cpu|rf|register[20][26]~feeder_combout  = ( \cpu|link|y[26]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[26]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][26]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y30_N44
dffeas \cpu|rf|register[20][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N50
dffeas \cpu|rf|register[28][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N27
cyclonev_lcell_comb \cpu|rf|register[16][26]~feeder (
// Equation(s):
// \cpu|rf|register[16][26]~feeder_combout  = ( \cpu|link|y[26]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[26]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[16][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[16][26]~feeder .extended_lut = "off";
defparam \cpu|rf|register[16][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[16][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N28
dffeas \cpu|rf|register[16][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[16][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N51
cyclonev_lcell_comb \cpu|rf|qb[26]~261 (
// Equation(s):
// \cpu|rf|qb[26]~261_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[16][26]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][26]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][26]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[16][26]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[24][26]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[16][26]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[20][26]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][26]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[16][26]~q  & ( (\cpu|rf|register[24][26]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[24][26]~q ),
	.datab(!\cpu|rf|register[20][26]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[28][26]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[16][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~261 .extended_lut = "off";
defparam \cpu|rf|qb[26]~261 .lut_mask = 64'h0505303FF5F5303F;
defparam \cpu|rf|qb[26]~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N42
cyclonev_lcell_comb \cpu|rf|register[27][26]~feeder (
// Equation(s):
// \cpu|rf|register[27][26]~feeder_combout  = ( \cpu|link|y[26]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[26]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[27][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[27][26]~feeder .extended_lut = "off";
defparam \cpu|rf|register[27][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[27][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N44
dffeas \cpu|rf|register[27][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[27][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N44
dffeas \cpu|rf|register[31][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N56
dffeas \cpu|rf|register[23][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N2
dffeas \cpu|rf|register[19][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N9
cyclonev_lcell_comb \cpu|rf|qb[26]~264 (
// Equation(s):
// \cpu|rf|qb[26]~264_combout  = ( \cpu|rf|register[19][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[27][26]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[31][26]~q ))) ) ) ) # ( !\cpu|rf|register[19][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[27][26]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[31][26]~q ))) ) ) ) # ( \cpu|rf|register[19][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[23][26]~q ) ) ) ) # ( !\cpu|rf|register[19][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|rf|register[23][26]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[27][26]~q ),
	.datac(!\cpu|rf|register[31][26]~q ),
	.datad(!\cpu|rf|register[23][26]~q ),
	.datae(!\cpu|rf|register[19][26]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~264 .extended_lut = "off";
defparam \cpu|rf|qb[26]~264 .lut_mask = 64'h0055AAFF27272727;
defparam \cpu|rf|qb[26]~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N26
dffeas \cpu|rf|register[25][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N14
dffeas \cpu|rf|register[21][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N50
dffeas \cpu|rf|register[17][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N56
dffeas \cpu|rf|register[29][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N57
cyclonev_lcell_comb \cpu|rf|qb[26]~262 (
// Equation(s):
// \cpu|rf|qb[26]~262_combout  = ( \cpu|rf|register[29][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[25][26]~q ) ) ) ) # ( !\cpu|rf|register[29][26]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[25][26]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \cpu|rf|register[29][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][26]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][26]~q )) ) ) ) # ( !\cpu|rf|register[29][26]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][26]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][26]~q )) ) ) )

	.dataa(!\cpu|rf|register[25][26]~q ),
	.datab(!\cpu|rf|register[21][26]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[17][26]~q ),
	.datae(!\cpu|rf|register[29][26]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~262 .extended_lut = "off";
defparam \cpu|rf|qb[26]~262 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|rf|qb[26]~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N50
dffeas \cpu|rf|register[22][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N2
dffeas \cpu|rf|register[26][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N20
dffeas \cpu|rf|register[18][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N2
dffeas \cpu|rf|register[30][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N3
cyclonev_lcell_comb \cpu|rf|qb[26]~263 (
// Equation(s):
// \cpu|rf|qb[26]~263_combout  = ( \cpu|rf|register[30][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[26][26]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|rf|register[30][26]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[26][26]~q ) ) ) ) # ( \cpu|rf|register[30][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[18][26]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[22][26]~q )) ) ) ) # ( !\cpu|rf|register[30][26]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[18][26]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[22][26]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[22][26]~q ),
	.datac(!\cpu|rf|register[26][26]~q ),
	.datad(!\cpu|rf|register[18][26]~q ),
	.datae(!\cpu|rf|register[30][26]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~263 .extended_lut = "off";
defparam \cpu|rf|qb[26]~263 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \cpu|rf|qb[26]~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N36
cyclonev_lcell_comb \cpu|rf|qb[26]~265 (
// Equation(s):
// \cpu|rf|qb[26]~265_combout  = ( \cpu|rf|qb[26]~263_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[26]~262_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[26]~264_combout )) ) ) ) # ( !\cpu|rf|qb[26]~263_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|qb[26]~262_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[26]~264_combout )) ) ) ) # ( \cpu|rf|qb[26]~263_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[26]~261_combout ) ) ) ) # ( !\cpu|rf|qb[26]~263_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|qb[26]~261_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|qb[26]~261_combout ),
	.datab(!\cpu|rf|qb[26]~264_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|rf|qb[26]~262_combout ),
	.datae(!\cpu|rf|qb[26]~263_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~265 .extended_lut = "off";
defparam \cpu|rf|qb[26]~265 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|rf|qb[26]~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N42
cyclonev_lcell_comb \cpu|rf|qb[26]~266 (
// Equation(s):
// \cpu|rf|qb[26]~266_combout  = ( \cpu|rf|qb[26]~265_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] ) ) # ( \cpu|rf|qb[26]~265_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[26]~260_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[26]~258_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\cpu|rf|qb[26]~265_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[26]~260_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|qb[26]~258_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\cpu|rf|qb[26]~260_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|qb[26]~258_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|qb[26]~265_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~266 .extended_lut = "off";
defparam \cpu|rf|qb[26]~266 .lut_mask = 64'h444744470000FFFF;
defparam \cpu|rf|qb[26]~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \cpu|alu_b|y[26]~28 (
// Equation(s):
// \cpu|alu_b|y[26]~28_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( \cpu|rf|qb[26]~266_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( \cpu|rf|qb[26]~266_combout  & ( (!\cpu|rf|Equal1~0_combout  & !\cpu|cu|aluimm~combout ) ) ) ) # ( 
// \cpu|alu_b|y[31]~5_combout  & ( !\cpu|rf|qb[26]~266_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( !\cpu|rf|qb[26]~266_combout  & ( (!\cpu|rf|Equal1~0_combout  & (!\cpu|cu|aluimm~combout  & \cpu|rf|qb[26]~390_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\cpu|cu|aluimm~combout ),
	.datad(!\cpu|rf|qb[26]~390_combout ),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(!\cpu|rf|qb[26]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[26]~28 .extended_lut = "off";
defparam \cpu|alu_b|y[26]~28 .lut_mask = 64'h00C0FFFFC0C0FFFF;
defparam \cpu|alu_b|y[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N14
dffeas \cpu|rf|register[8][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N15
cyclonev_lcell_comb \cpu|rf|register[9][26]~feeder (
// Equation(s):
// \cpu|rf|register[9][26]~feeder_combout  = ( \cpu|link|y[26]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[26]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[9][26]~feeder .extended_lut = "off";
defparam \cpu|rf|register[9][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N17
dffeas \cpu|rf|register[9][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N56
dffeas \cpu|rf|register[10][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \cpu|rf|qa[26]~203 (
// Equation(s):
// \cpu|rf|qa[26]~203_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][26]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][26]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][26]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][26]~q  ) ) )

	.dataa(!\cpu|rf|register[8][26]~q ),
	.datab(!\cpu|rf|register[11][26]~q ),
	.datac(!\cpu|rf|register[9][26]~q ),
	.datad(!\cpu|rf|register[10][26]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~203 .extended_lut = "off";
defparam \cpu|rf|qa[26]~203 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qa[26]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N51
cyclonev_lcell_comb \cpu|rf|qa[26]~204 (
// Equation(s):
// \cpu|rf|qa[26]~204_combout  = ( \cpu|rf|register[15][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[14][26]~q ) ) ) ) # ( !\cpu|rf|register[15][26]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[14][26]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \cpu|rf|register[15][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][26]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][26]~q )) ) ) ) # ( !\cpu|rf|register[15][26]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][26]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][26]~q )) ) ) )

	.dataa(!\cpu|rf|register[14][26]~q ),
	.datab(!\cpu|rf|register[13][26]~q ),
	.datac(!\cpu|rf|register[12][26]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|register[15][26]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~204 .extended_lut = "off";
defparam \cpu|rf|qa[26]~204 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu|rf|qa[26]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N57
cyclonev_lcell_comb \cpu|rf|qa[26]~205 (
// Equation(s):
// \cpu|rf|qa[26]~205_combout  = ( \cpu|rf|register[6][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[5][26]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[7][26]~q ))) ) ) ) # ( !\cpu|rf|register[6][26]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[5][26]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[7][26]~q ))) ) ) ) # ( \cpu|rf|register[6][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[4][26]~q ) ) ) ) # ( !\cpu|rf|register[6][26]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[4][26]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\cpu|rf|register[5][26]~q ),
	.datab(!\cpu|rf|register[4][26]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|register[7][26]~q ),
	.datae(!\cpu|rf|register[6][26]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~205 .extended_lut = "off";
defparam \cpu|rf|qa[26]~205 .lut_mask = 64'h30303F3F505F505F;
defparam \cpu|rf|qa[26]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N21
cyclonev_lcell_comb \cpu|rf|qa[26]~206 (
// Equation(s):
// \cpu|rf|qa[26]~206_combout  = ( \cpu|rf|register[1][26]~q  & ( \cpu|rf|register[3][26]~q  & ( ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|qa[26]~205_combout ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[2][26]~q ))) # (\cpu|rf|qa[28]~4_combout ) ) ) ) 
// # ( !\cpu|rf|register[1][26]~q  & ( \cpu|rf|register[3][26]~q  & ( (!\cpu|rf|qa[28]~5_combout  & (((\cpu|rf|qa[26]~205_combout  & !\cpu|rf|qa[28]~4_combout )))) # (\cpu|rf|qa[28]~5_combout  & (((\cpu|rf|qa[28]~4_combout )) # (\cpu|rf|register[2][26]~q ))) 
// ) ) ) # ( \cpu|rf|register[1][26]~q  & ( !\cpu|rf|register[3][26]~q  & ( (!\cpu|rf|qa[28]~5_combout  & (((\cpu|rf|qa[28]~4_combout ) # (\cpu|rf|qa[26]~205_combout )))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[2][26]~q  & 
// ((!\cpu|rf|qa[28]~4_combout )))) ) ) ) # ( !\cpu|rf|register[1][26]~q  & ( !\cpu|rf|register[3][26]~q  & ( (!\cpu|rf|qa[28]~4_combout  & ((!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|qa[26]~205_combout ))) # (\cpu|rf|qa[28]~5_combout  & 
// (\cpu|rf|register[2][26]~q )))) ) ) )

	.dataa(!\cpu|rf|register[2][26]~q ),
	.datab(!\cpu|rf|qa[26]~205_combout ),
	.datac(!\cpu|rf|qa[28]~5_combout ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|register[1][26]~q ),
	.dataf(!\cpu|rf|register[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~206 .extended_lut = "off";
defparam \cpu|rf|qa[26]~206 .lut_mask = 64'h350035F0350F35FF;
defparam \cpu|rf|qa[26]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N51
cyclonev_lcell_comb \cpu|rf|qa[26]~208 (
// Equation(s):
// \cpu|rf|qa[26]~208_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][26]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][26]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][26]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][26]~q  ) ) )

	.dataa(!\cpu|rf|register[17][26]~q ),
	.datab(!\cpu|rf|register[29][26]~q ),
	.datac(!\cpu|rf|register[21][26]~q ),
	.datad(!\cpu|rf|register[25][26]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~208 .extended_lut = "off";
defparam \cpu|rf|qa[26]~208 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qa[26]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N3
cyclonev_lcell_comb \cpu|rf|qa[26]~210 (
// Equation(s):
// \cpu|rf|qa[26]~210_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][26]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[27][26]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[23][26]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[19][26]~q  ) ) )

	.dataa(!\cpu|rf|register[23][26]~q ),
	.datab(!\cpu|rf|register[31][26]~q ),
	.datac(!\cpu|rf|register[27][26]~q ),
	.datad(!\cpu|rf|register[19][26]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~210 .extended_lut = "off";
defparam \cpu|rf|qa[26]~210 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|rf|qa[26]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N51
cyclonev_lcell_comb \cpu|rf|qa[26]~209 (
// Equation(s):
// \cpu|rf|qa[26]~209_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[30][26]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[26][26]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][26]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[18][26]~q  ) ) )

	.dataa(!\cpu|rf|register[22][26]~q ),
	.datab(!\cpu|rf|register[30][26]~q ),
	.datac(!\cpu|rf|register[18][26]~q ),
	.datad(!\cpu|rf|register[26][26]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~209 .extended_lut = "off";
defparam \cpu|rf|qa[26]~209 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|rf|qa[26]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N57
cyclonev_lcell_comb \cpu|rf|qa[26]~207 (
// Equation(s):
// \cpu|rf|qa[26]~207_combout  = ( \cpu|rf|register[24][26]~q  & ( \cpu|rf|register[16][26]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[20][26]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[28][26]~q )))) ) ) ) # ( !\cpu|rf|register[24][26]~q  & ( \cpu|rf|register[16][26]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[20][26]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][26]~q )))) ) ) ) 
// # ( \cpu|rf|register[24][26]~q  & ( !\cpu|rf|register[16][26]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[20][26]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[28][26]~q )))) ) ) ) # ( !\cpu|rf|register[24][26]~q  & ( !\cpu|rf|register[16][26]~q  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[20][26]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[28][26]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[20][26]~q ),
	.datad(!\cpu|rf|register[28][26]~q ),
	.datae(!\cpu|rf|register[24][26]~q ),
	.dataf(!\cpu|rf|register[16][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~207 .extended_lut = "off";
defparam \cpu|rf|qa[26]~207 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu|rf|qa[26]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N12
cyclonev_lcell_comb \cpu|rf|qa[26]~211 (
// Equation(s):
// \cpu|rf|qa[26]~211_combout  = ( \cpu|rf|qa[26]~209_combout  & ( \cpu|rf|qa[26]~207_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[26]~208_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~210_combout )))) ) ) ) # ( !\cpu|rf|qa[26]~209_combout  & ( \cpu|rf|qa[26]~207_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[26]~208_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~210_combout ))))) ) ) ) # ( \cpu|rf|qa[26]~209_combout  & ( !\cpu|rf|qa[26]~207_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[26]~208_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~210_combout ))))) ) ) ) # ( !\cpu|rf|qa[26]~209_combout  & ( !\cpu|rf|qa[26]~207_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[26]~208_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~210_combout ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|qa[26]~208_combout ),
	.datac(!\cpu|rf|qa[26]~210_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\cpu|rf|qa[26]~209_combout ),
	.dataf(!\cpu|rf|qa[26]~207_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~211 .extended_lut = "off";
defparam \cpu|rf|qa[26]~211 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu|rf|qa[26]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N42
cyclonev_lcell_comb \cpu|rf|qa[26]~212 (
// Equation(s):
// \cpu|rf|qa[26]~212_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[26]~211_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[26]~204_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[26]~211_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[26]~206_combout  ) ) )

	.dataa(!\cpu|rf|qa[26]~204_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[26]~206_combout ),
	.datad(!\cpu|rf|qa[26]~211_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~212 .extended_lut = "off";
defparam \cpu|rf|qa[26]~212 .lut_mask = 64'h0F0F00FF555500FF;
defparam \cpu|rf|qa[26]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N27
cyclonev_lcell_comb \cpu|rf|qa[26]~353 (
// Equation(s):
// \cpu|rf|qa[26]~353_combout  = ( \cpu|rf|qa[26]~203_combout  & ( \cpu|rf|qa[26]~212_combout  ) ) # ( !\cpu|rf|qa[26]~203_combout  & ( \cpu|rf|qa[26]~212_combout  & ( !\cpu|rf|qa[28]~0_combout  ) ) ) # ( \cpu|rf|qa[26]~203_combout  & ( 
// !\cpu|rf|qa[26]~212_combout  & ( \cpu|rf|qa[28]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qa[26]~203_combout ),
	.dataf(!\cpu|rf|qa[26]~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[26]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~353 .extended_lut = "off";
defparam \cpu|rf|qa[26]~353 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cpu|rf|qa[26]~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \cpu|al_unit|Add0~111 (
// Equation(s):
// \cpu|al_unit|Add0~111_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[25]~354_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[25]~29_combout ) ) + ( \cpu|al_unit|Add0~100  ))
// \cpu|al_unit|Add0~112  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[25]~354_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[25]~29_combout ) ) + ( \cpu|al_unit|Add0~100  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[25]~354_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[25]~29_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~100 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~111_sumout ),
	.cout(\cpu|al_unit|Add0~112 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~111 .extended_lut = "off";
defparam \cpu|al_unit|Add0~111 .lut_mask = 64'h0000CC33000000A0;
defparam \cpu|al_unit|Add0~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \cpu|al_unit|Add0~107 (
// Equation(s):
// \cpu|al_unit|Add0~107_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[26]~28_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[26]~353_combout )) ) + ( \cpu|al_unit|Add0~112  ))
// \cpu|al_unit|Add0~108  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[26]~28_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[26]~353_combout )) ) + ( \cpu|al_unit|Add0~112  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|alu_b|y[26]~28_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[26]~353_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~112 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~107_sumout ),
	.cout(\cpu|al_unit|Add0~108 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~107 .extended_lut = "off";
defparam \cpu|al_unit|Add0~107 .lut_mask = 64'h0000FF5F000033CC;
defparam \cpu|al_unit|Add0~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \cpu|alu_a|y[26]~26 (
// Equation(s):
// \cpu|alu_a|y[26]~26_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( \cpu|rf|qa[26]~212_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[26]~203_combout ) ) ) ) # ( \cpu|alu_a|y[1]~3_combout  & ( !\cpu|rf|qa[26]~212_combout  & ( 
// (\cpu|rf|qa[26]~203_combout  & \cpu|rf|qa[28]~0_combout ) ) ) )

	.dataa(!\cpu|rf|qa[26]~203_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|alu_a|y[1]~3_combout ),
	.dataf(!\cpu|rf|qa[26]~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[26]~26 .extended_lut = "off";
defparam \cpu|alu_a|y[26]~26 .lut_mask = 64'h000000550000FF55;
defparam \cpu|alu_a|y[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~60 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~60_combout  = ( \cpu|rf|qb[19]~248_combout  & ( \cpu|rf|qb[22]~226_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[20]~237_combout )))) # (\cpu|alu_a|y[0]~5_combout  & 
// (((\cpu|alu_a|y[1]~2_combout )) # (\cpu|rf|qb[21]~215_combout ))) ) ) ) # ( !\cpu|rf|qb[19]~248_combout  & ( \cpu|rf|qb[22]~226_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[20]~237_combout )))) # 
// (\cpu|alu_a|y[0]~5_combout  & (\cpu|rf|qb[21]~215_combout  & ((!\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( \cpu|rf|qb[19]~248_combout  & ( !\cpu|rf|qb[22]~226_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|rf|qb[20]~237_combout  & 
// \cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout )) # (\cpu|rf|qb[21]~215_combout ))) ) ) ) # ( !\cpu|rf|qb[19]~248_combout  & ( !\cpu|rf|qb[22]~226_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & 
// (((\cpu|rf|qb[20]~237_combout  & \cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|rf|qb[21]~215_combout  & ((!\cpu|alu_a|y[1]~2_combout )))) ) ) )

	.dataa(!\cpu|rf|qb[21]~215_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|rf|qb[20]~237_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|rf|qb[19]~248_combout ),
	.dataf(!\cpu|rf|qb[22]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~60 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~60 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu|al_unit|ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N9
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~61 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~61_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( (\cpu|alu_a|y[3]~0_combout  & !\cpu|al_unit|ShiftLeft0~47_combout ) ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # 
// ((!\cpu|al_unit|ShiftLeft0~60_combout )))) # (\cpu|alu_a|y[3]~0_combout  & (((!\cpu|al_unit|ShiftLeft0~47_combout )))) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~60_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~47_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~61 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~61 .lut_mask = 64'hFDA8FDA855005500;
defparam \cpu|al_unit|ShiftLeft0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \cpu|al_unit|Mux12~1 (
// Equation(s):
// \cpu|al_unit|Mux12~1_combout  = ( \cpu|al_unit|ShiftLeft0~9_combout  & ( \cpu|al_unit|ShiftLeft0~16_combout  & ( (\cpu|al_unit|ShiftLeft0~15_combout  & ((!\cpu|alu_a|y[4]~6_combout  & (!\cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_a|y[4]~6_combout  & 
// ((!\cpu|cu|aluc[2]~3_combout ))))) ) ) )

	.dataa(!\cpu|alu_a|y[4]~6_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datad(!\cpu|cu|aluc[2]~3_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux12~1 .lut_mask = 64'h0000000000000D08;
defparam \cpu|al_unit|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N57
cyclonev_lcell_comb \cpu|al_unit|Mux12~2 (
// Equation(s):
// \cpu|al_unit|Mux12~2_combout  = ( \cpu|al_unit|ShiftLeft0~9_combout  & ( \cpu|al_unit|ShiftLeft0~16_combout  & ( (\cpu|al_unit|ShiftLeft0~15_combout  & ((!\cpu|alu_a|y[4]~6_combout  & (\cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_a|y[4]~6_combout  & 
// ((!\cpu|cu|aluc[2]~3_combout ))))) ) ) )

	.dataa(!\cpu|alu_a|y[4]~6_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux12~2 .lut_mask = 64'h0000000000000072;
defparam \cpu|al_unit|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \cpu|al_unit|Mux5~1 (
// Equation(s):
// \cpu|al_unit|Mux5~1_combout  = ( \cpu|al_unit|ShiftLeft0~68_combout  & ( \cpu|al_unit|Mux12~2_combout  & ( (!\cpu|al_unit|Mux12~1_combout  & ((!\cpu|al_unit|ShiftLeft0~61_combout ))) # (\cpu|al_unit|Mux12~1_combout  & (\cpu|al_unit|ShiftLeft0~54_combout 
// )) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~68_combout  & ( \cpu|al_unit|Mux12~2_combout  & ( (!\cpu|al_unit|Mux12~1_combout  & ((!\cpu|al_unit|ShiftLeft0~61_combout ))) # (\cpu|al_unit|Mux12~1_combout  & (\cpu|al_unit|ShiftLeft0~54_combout )) ) ) ) # ( 
// \cpu|al_unit|ShiftLeft0~68_combout  & ( !\cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|Mux12~1_combout  ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~54_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~61_combout ),
	.datad(!\cpu|al_unit|Mux12~1_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~68_combout ),
	.dataf(!\cpu|al_unit|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux5~1 .lut_mask = 64'h000000FFF055F055;
defparam \cpu|al_unit|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N48
cyclonev_lcell_comb \cpu|rf|register[21][28]~feeder (
// Equation(s):
// \cpu|rf|register[21][28]~feeder_combout  = \cpu|link|y[28]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[28]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[21][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[21][28]~feeder .extended_lut = "off";
defparam \cpu|rf|register[21][28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[21][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N50
dffeas \cpu|rf|register[21][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[21][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N26
dffeas \cpu|rf|register[29][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N8
dffeas \cpu|rf|register[17][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N59
dffeas \cpu|rf|register[25][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N21
cyclonev_lcell_comb \cpu|rf|qb[28]~307 (
// Equation(s):
// \cpu|rf|qb[28]~307_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[25][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[21][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[29][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[25][28]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[17][28]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[25][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[21][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[29][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[25][28]~q  & ( (\cpu|rf|register[17][28]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[21][28]~q ),
	.datab(!\cpu|rf|register[29][28]~q ),
	.datac(!\cpu|rf|register[17][28]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[25][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~307 .extended_lut = "off";
defparam \cpu|rf|qb[28]~307 .lut_mask = 64'h0F0055330FFF5533;
defparam \cpu|rf|qb[28]~307 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y29_N20
dffeas \cpu|rf|register[16][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N33
cyclonev_lcell_comb \cpu|rf|register[24][28]~feeder (
// Equation(s):
// \cpu|rf|register[24][28]~feeder_combout  = ( \cpu|link|y[28]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[28]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[24][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[24][28]~feeder .extended_lut = "off";
defparam \cpu|rf|register[24][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[24][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y27_N35
dffeas \cpu|rf|register[24][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[24][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N14
dffeas \cpu|rf|register[20][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N56
dffeas \cpu|rf|register[28][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N15
cyclonev_lcell_comb \cpu|rf|qb[28]~306 (
// Equation(s):
// \cpu|rf|qb[28]~306_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[28][28]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][28]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[20][28]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][28]~q  ) ) )

	.dataa(!\cpu|rf|register[16][28]~q ),
	.datab(!\cpu|rf|register[24][28]~q ),
	.datac(!\cpu|rf|register[20][28]~q ),
	.datad(!\cpu|rf|register[28][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~306 .extended_lut = "off";
defparam \cpu|rf|qb[28]~306 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|rf|qb[28]~306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y30_N50
dffeas \cpu|rf|register[30][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N8
dffeas \cpu|rf|register[26][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N12
cyclonev_lcell_comb \cpu|rf|register[22][28]~feeder (
// Equation(s):
// \cpu|rf|register[22][28]~feeder_combout  = ( \cpu|link|y[28]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[28]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[22][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[22][28]~feeder .extended_lut = "off";
defparam \cpu|rf|register[22][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[22][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y30_N13
dffeas \cpu|rf|register[22][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[22][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N42
cyclonev_lcell_comb \cpu|rf|register[18][28]~feeder (
// Equation(s):
// \cpu|rf|register[18][28]~feeder_combout  = \cpu|link|y[28]~22_combout 

	.dataa(gnd),
	.datab(!\cpu|link|y[28]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[18][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[18][28]~feeder .extended_lut = "off";
defparam \cpu|rf|register[18][28]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|rf|register[18][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y31_N44
dffeas \cpu|rf|register[18][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N51
cyclonev_lcell_comb \cpu|rf|qb[28]~308 (
// Equation(s):
// \cpu|rf|qb[28]~308_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[30][28]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][28]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[22][28]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[18][28]~q  ) ) )

	.dataa(!\cpu|rf|register[30][28]~q ),
	.datab(!\cpu|rf|register[26][28]~q ),
	.datac(!\cpu|rf|register[22][28]~q ),
	.datad(!\cpu|rf|register[18][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~308 .extended_lut = "off";
defparam \cpu|rf|qb[28]~308 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qb[28]~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N38
dffeas \cpu|rf|register[27][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N14
dffeas \cpu|rf|register[23][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N35
dffeas \cpu|rf|register[31][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \cpu|rf|register[19][28]~feeder (
// Equation(s):
// \cpu|rf|register[19][28]~feeder_combout  = ( \cpu|link|y[28]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[28]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][28]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N56
dffeas \cpu|rf|register[19][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N39
cyclonev_lcell_comb \cpu|rf|qb[28]~309 (
// Equation(s):
// \cpu|rf|qb[28]~309_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[19][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[23][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[31][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[19][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[27][28]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[19][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[23][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[31][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[19][28]~q  & ( (\cpu|rf|register[27][28]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[27][28]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[23][28]~q ),
	.datad(!\cpu|rf|register[31][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[19][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~309 .extended_lut = "off";
defparam \cpu|rf|qb[28]~309 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \cpu|rf|qb[28]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N57
cyclonev_lcell_comb \cpu|rf|qb[28]~310 (
// Equation(s):
// \cpu|rf|qb[28]~310_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[28]~309_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[28]~308_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[28]~309_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[28]~306_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[28]~307_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[28]~309_combout  & ( (\cpu|rf|qb[28]~308_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[28]~309_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[28]~306_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[28]~307_combout )) ) ) )

	.dataa(!\cpu|rf|qb[28]~307_combout ),
	.datab(!\cpu|rf|qb[28]~306_combout ),
	.datac(!\cpu|rf|qb[28]~308_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[28]~309_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~310 .extended_lut = "off";
defparam \cpu|rf|qb[28]~310 .lut_mask = 64'h33550F0033550FFF;
defparam \cpu|rf|qb[28]~310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N38
dffeas \cpu|rf|register[3][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N2
dffeas \cpu|rf|register[2][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N5
dffeas \cpu|rf|register[4][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N44
dffeas \cpu|rf|register[7][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N50
dffeas \cpu|rf|register[6][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N25
dffeas \cpu|rf|register[5][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[28]~304 (
// Equation(s):
// \cpu|rf|qb[28]~304_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[7][28]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[6][28]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[5][28]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[4][28]~q  ) ) )

	.dataa(!\cpu|rf|register[4][28]~q ),
	.datab(!\cpu|rf|register[7][28]~q ),
	.datac(!\cpu|rf|register[6][28]~q ),
	.datad(!\cpu|rf|register[5][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~304 .extended_lut = "off";
defparam \cpu|rf|qb[28]~304 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|rf|qb[28]~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N19
dffeas \cpu|rf|register[1][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N51
cyclonev_lcell_comb \cpu|rf|qb[28]~305 (
// Equation(s):
// \cpu|rf|qb[28]~305_combout  = ( \cpu|rf|register[1][28]~q  & ( \cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][28]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][28]~q )) ) ) ) # ( !\cpu|rf|register[1][28]~q  & ( 
// \cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][28]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][28]~q )) ) ) ) # ( \cpu|rf|register[1][28]~q  & ( !\cpu|rf|qb[0]~5_combout  & ( (\cpu|rf|qb[0]~4_combout ) # 
// (\cpu|rf|qb[28]~304_combout ) ) ) ) # ( !\cpu|rf|register[1][28]~q  & ( !\cpu|rf|qb[0]~5_combout  & ( (\cpu|rf|qb[28]~304_combout  & !\cpu|rf|qb[0]~4_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][28]~q ),
	.datab(!\cpu|rf|register[2][28]~q ),
	.datac(!\cpu|rf|qb[28]~304_combout ),
	.datad(!\cpu|rf|qb[0]~4_combout ),
	.datae(!\cpu|rf|register[1][28]~q ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~305 .extended_lut = "off";
defparam \cpu|rf|qb[28]~305 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu|rf|qb[28]~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N50
dffeas \cpu|rf|register[12][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N8
dffeas \cpu|rf|register[14][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N38
dffeas \cpu|rf|register[15][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N58
dffeas \cpu|rf|register[13][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N39
cyclonev_lcell_comb \cpu|rf|qb[28]~303 (
// Equation(s):
// \cpu|rf|qb[28]~303_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[14][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][28]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # 
// (\cpu|rf|register[12][28]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[13][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[14][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[13][28]~q  & ( (\cpu|rf|register[12][28]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[12][28]~q ),
	.datab(!\cpu|rf|register[14][28]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|register[15][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~303 .extended_lut = "off";
defparam \cpu|rf|qb[28]~303 .lut_mask = 64'h5050303F5F5F303F;
defparam \cpu|rf|qb[28]~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N0
cyclonev_lcell_comb \cpu|rf|qb[28]~311 (
// Equation(s):
// \cpu|rf|qb[28]~311_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[28]~303_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[28]~310_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & \cpu|rf|qb[28]~310_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[28]~305_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[28]~310_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[28]~305_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[28]~310_combout )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\cpu|rf|qb[28]~310_combout ),
	.datac(!\cpu|rf|qb[28]~305_combout ),
	.datad(!\cpu|rf|qb[28]~303_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~311 .extended_lut = "off";
defparam \cpu|rf|qb[28]~311 .lut_mask = 64'h1B1B1B1B111111BB;
defparam \cpu|rf|qb[28]~311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N6
cyclonev_lcell_comb \cpu|alu_b|y[28]~30 (
// Equation(s):
// \cpu|alu_b|y[28]~30_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) # ( !\cpu|cu|aluimm~combout  & ( ((!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[28]~311_combout ) # (\cpu|rf|qb[28]~370_combout )))) # (\cpu|alu_b|y[31]~5_combout ) 
// ) )

	.dataa(!\cpu|rf|qb[28]~370_combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\cpu|rf|qb[28]~311_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[28]~30 .extended_lut = "off";
defparam \cpu|alu_b|y[28]~30 .lut_mask = 64'h4CFF4CFF00FF00FF;
defparam \cpu|alu_b|y[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N27
cyclonev_lcell_comb \cpu|rf|register[9][28]~feeder (
// Equation(s):
// \cpu|rf|register[9][28]~feeder_combout  = ( \cpu|link|y[28]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[28]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[9][28]~feeder .extended_lut = "off";
defparam \cpu|rf|register[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N29
dffeas \cpu|rf|register[9][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N35
dffeas \cpu|rf|register[8][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N38
dffeas \cpu|rf|register[10][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N9
cyclonev_lcell_comb \cpu|rf|qa[28]~223 (
// Equation(s):
// \cpu|rf|qa[28]~223_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[11][28]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[9][28]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][28]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[8][28]~q  ) ) )

	.dataa(!\cpu|rf|register[9][28]~q ),
	.datab(!\cpu|rf|register[8][28]~q ),
	.datac(!\cpu|rf|register[11][28]~q ),
	.datad(!\cpu|rf|register[10][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~223 .extended_lut = "off";
defparam \cpu|rf|qa[28]~223 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|rf|qa[28]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N9
cyclonev_lcell_comb \cpu|rf|qa[28]~224 (
// Equation(s):
// \cpu|rf|qa[28]~224_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][28]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # 
// (\cpu|rf|register[12][28]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[13][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[13][28]~q  & ( (\cpu|rf|register[12][28]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|register[12][28]~q ),
	.datab(!\cpu|rf|register[14][28]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|register[15][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~224 .extended_lut = "off";
defparam \cpu|rf|qa[28]~224 .lut_mask = 64'h5050303F5F5F303F;
defparam \cpu|rf|qa[28]~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N57
cyclonev_lcell_comb \cpu|rf|qa[28]~227 (
// Equation(s):
// \cpu|rf|qa[28]~227_combout  = ( \cpu|rf|register[28][28]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[24][28]~q ) ) ) ) # ( !\cpu|rf|register[28][28]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[24][28]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \cpu|rf|register[28][28]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][28]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[20][28]~q ))) ) ) ) # ( !\cpu|rf|register[28][28]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][28]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[20][28]~q ))) ) ) )

	.dataa(!\cpu|rf|register[16][28]~q ),
	.datab(!\cpu|rf|register[20][28]~q ),
	.datac(!\cpu|rf|register[24][28]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[28][28]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~227 .extended_lut = "off";
defparam \cpu|rf|qa[28]~227 .lut_mask = 64'h553355330F000FFF;
defparam \cpu|rf|qa[28]~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y29_N27
cyclonev_lcell_comb \cpu|rf|qa[28]~228 (
// Equation(s):
// \cpu|rf|qa[28]~228_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][28]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][28]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][28]~q  & ( (\cpu|rf|register[17][28]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[21][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][28]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][28]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[21][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|rf|register[17][28]~q ) ) ) )

	.dataa(!\cpu|rf|register[29][28]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[17][28]~q ),
	.datad(!\cpu|rf|register[25][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[21][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~228 .extended_lut = "off";
defparam \cpu|rf|qa[28]~228 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|rf|qa[28]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N15
cyclonev_lcell_comb \cpu|rf|qa[28]~230 (
// Equation(s):
// \cpu|rf|qa[28]~230_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[19][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[27][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[31][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[19][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # 
// (\cpu|rf|register[23][28]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[19][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[27][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[31][28]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[19][28]~q  & ( (\cpu|rf|register[23][28]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\cpu|rf|register[27][28]~q ),
	.datab(!\cpu|rf|register[23][28]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\cpu|rf|register[31][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[19][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~230 .extended_lut = "off";
defparam \cpu|rf|qa[28]~230 .lut_mask = 64'h0303505FF3F3505F;
defparam \cpu|rf|qa[28]~230 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y30_N9
cyclonev_lcell_comb \cpu|rf|qa[28]~229 (
// Equation(s):
// \cpu|rf|qa[28]~229_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[30][28]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[26][28]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][28]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[18][28]~q  ) ) )

	.dataa(!\cpu|rf|register[30][28]~q ),
	.datab(!\cpu|rf|register[26][28]~q ),
	.datac(!\cpu|rf|register[22][28]~q ),
	.datad(!\cpu|rf|register[18][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~229 .extended_lut = "off";
defparam \cpu|rf|qa[28]~229 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qa[28]~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N42
cyclonev_lcell_comb \cpu|rf|qa[28]~231 (
// Equation(s):
// \cpu|rf|qa[28]~231_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[28]~230_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[28]~229_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[28]~228_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[28]~227_combout  ) ) )

	.dataa(!\cpu|rf|qa[28]~227_combout ),
	.datab(!\cpu|rf|qa[28]~228_combout ),
	.datac(!\cpu|rf|qa[28]~230_combout ),
	.datad(!\cpu|rf|qa[28]~229_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~231 .extended_lut = "off";
defparam \cpu|rf|qa[28]~231 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|rf|qa[28]~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N51
cyclonev_lcell_comb \cpu|rf|qa[28]~225 (
// Equation(s):
// \cpu|rf|qa[28]~225_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[7][28]~q  & ( (\cpu|rf|register[6][28]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[7][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][28]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][28]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[7][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[6][28]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[7][28]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][28]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][28]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][28]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[5][28]~q ),
	.datad(!\cpu|rf|register[6][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[7][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~225 .extended_lut = "off";
defparam \cpu|rf|qa[28]~225 .lut_mask = 64'h474700CC474733FF;
defparam \cpu|rf|qa[28]~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N3
cyclonev_lcell_comb \cpu|rf|qa[28]~226 (
// Equation(s):
// \cpu|rf|qa[28]~226_combout  = ( \cpu|rf|register[2][28]~q  & ( \cpu|rf|register[3][28]~q  & ( ((!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|qa[28]~225_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][28]~q )))) # (\cpu|rf|qa[28]~5_combout ) ) ) ) 
// # ( !\cpu|rf|register[2][28]~q  & ( \cpu|rf|register[3][28]~q  & ( (!\cpu|rf|qa[28]~5_combout  & ((!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|qa[28]~225_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][28]~q ))))) # (\cpu|rf|qa[28]~5_combout  & 
// (((\cpu|rf|qa[28]~4_combout )))) ) ) ) # ( \cpu|rf|register[2][28]~q  & ( !\cpu|rf|register[3][28]~q  & ( (!\cpu|rf|qa[28]~5_combout  & ((!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|qa[28]~225_combout )) # (\cpu|rf|qa[28]~4_combout  & 
// ((\cpu|rf|register[1][28]~q ))))) # (\cpu|rf|qa[28]~5_combout  & (((!\cpu|rf|qa[28]~4_combout )))) ) ) ) # ( !\cpu|rf|register[2][28]~q  & ( !\cpu|rf|register[3][28]~q  & ( (!\cpu|rf|qa[28]~5_combout  & ((!\cpu|rf|qa[28]~4_combout  & 
// (\cpu|rf|qa[28]~225_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][28]~q ))))) ) ) )

	.dataa(!\cpu|rf|qa[28]~5_combout ),
	.datab(!\cpu|rf|qa[28]~225_combout ),
	.datac(!\cpu|rf|qa[28]~4_combout ),
	.datad(!\cpu|rf|register[1][28]~q ),
	.datae(!\cpu|rf|register[2][28]~q ),
	.dataf(!\cpu|rf|register[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~226 .extended_lut = "off";
defparam \cpu|rf|qa[28]~226 .lut_mask = 64'h202A707A252F757F;
defparam \cpu|rf|qa[28]~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N21
cyclonev_lcell_comb \cpu|rf|qa[28]~232 (
// Equation(s):
// \cpu|rf|qa[28]~232_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[28]~231_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[28]~224_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[28]~231_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[28]~226_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[28]~224_combout ),
	.datac(!\cpu|rf|qa[28]~231_combout ),
	.datad(!\cpu|rf|qa[28]~226_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~232 .extended_lut = "off";
defparam \cpu|rf|qa[28]~232 .lut_mask = 64'h00FF0F0F33330F0F;
defparam \cpu|rf|qa[28]~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N33
cyclonev_lcell_comb \cpu|alu_a|y[28]~28 (
// Equation(s):
// \cpu|alu_a|y[28]~28_combout  = (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout  & ((\cpu|rf|qa[28]~232_combout ))) # (\cpu|rf|qa[28]~0_combout  & (\cpu|rf|qa[28]~223_combout ))))

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[28]~223_combout ),
	.datad(!\cpu|rf|qa[28]~232_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[28]~28 .extended_lut = "off";
defparam \cpu|alu_a|y[28]~28 .lut_mask = 64'h0145014501450145;
defparam \cpu|alu_a|y[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N3
cyclonev_lcell_comb \cpu|rf|qa[28]~355 (
// Equation(s):
// \cpu|rf|qa[28]~355_combout  = ( \cpu|rf|qa[28]~223_combout  & ( (\cpu|rf|qa[28]~232_combout ) # (\cpu|rf|qa[28]~0_combout ) ) ) # ( !\cpu|rf|qa[28]~223_combout  & ( (!\cpu|rf|qa[28]~0_combout  & \cpu|rf|qa[28]~232_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(!\cpu|rf|qa[28]~232_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[28]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[28]~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~355 .extended_lut = "off";
defparam \cpu|rf|qa[28]~355 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|rf|qa[28]~355 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y31_N38
dffeas \cpu|rf|register[11][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N18
cyclonev_lcell_comb \cpu|rf|register[10][27]~feeder (
// Equation(s):
// \cpu|rf|register[10][27]~feeder_combout  = ( \cpu|link|y[27]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[27]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[10][27]~feeder .extended_lut = "off";
defparam \cpu|rf|register[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N20
dffeas \cpu|rf|register[10][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N53
dffeas \cpu|rf|register[8][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N6
cyclonev_lcell_comb \cpu|rf|qb[27]~366 (
// Equation(s):
// \cpu|rf|qb[27]~366_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][27]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][27]~q ))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[10][27]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][27]~q ))))) ) )

	.dataa(!\cpu|rf|register[9][27]~q ),
	.datab(!\cpu|rf|register[11][27]~q ),
	.datac(!\cpu|rf|register[10][27]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(!\cpu|rf|register[8][27]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~366 .extended_lut = "on";
defparam \cpu|rf|qb[27]~366 .lut_mask = 64'h0F550F3300000000;
defparam \cpu|rf|qb[27]~366 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y29_N32
dffeas \cpu|rf|register[28][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N8
dffeas \cpu|rf|register[20][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N41
dffeas \cpu|rf|register[16][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N5
dffeas \cpu|rf|register[24][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N9
cyclonev_lcell_comb \cpu|rf|qb[27]~315 (
// Equation(s):
// \cpu|rf|qb[27]~315_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[28][27]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][27]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[20][27]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][27]~q  ) ) )

	.dataa(!\cpu|rf|register[28][27]~q ),
	.datab(!\cpu|rf|register[20][27]~q ),
	.datac(!\cpu|rf|register[16][27]~q ),
	.datad(!\cpu|rf|register[24][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~315 .extended_lut = "off";
defparam \cpu|rf|qb[27]~315 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|rf|qb[27]~315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \cpu|rf|register[18][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N50
dffeas \cpu|rf|register[30][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N8
dffeas \cpu|rf|register[26][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N7
dffeas \cpu|rf|register[22][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y31_N30
cyclonev_lcell_comb \cpu|rf|qb[27]~317 (
// Equation(s):
// \cpu|rf|qb[27]~317_combout  = ( \cpu|rf|register[22][27]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[30][27]~q ) ) ) ) # ( !\cpu|rf|register[22][27]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[30][27]~q ) ) ) ) # ( \cpu|rf|register[22][27]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][27]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][27]~q ))) ) ) ) # ( !\cpu|rf|register[22][27]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][27]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][27]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[18][27]~q ),
	.datac(!\cpu|rf|register[30][27]~q ),
	.datad(!\cpu|rf|register[26][27]~q ),
	.datae(!\cpu|rf|register[22][27]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~317 .extended_lut = "off";
defparam \cpu|rf|qb[27]~317 .lut_mask = 64'h227722770505AFAF;
defparam \cpu|rf|qb[27]~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y31_N8
dffeas \cpu|rf|register[29][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N19
dffeas \cpu|rf|register[17][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N35
dffeas \cpu|rf|register[21][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N35
dffeas \cpu|rf|register[25][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N45
cyclonev_lcell_comb \cpu|rf|qb[27]~316 (
// Equation(s):
// \cpu|rf|qb[27]~316_combout  = ( \cpu|rf|register[25][27]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][27]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][27]~q )) ) ) ) # ( !\cpu|rf|register[25][27]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[21][27]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][27]~q )) ) ) ) # ( \cpu|rf|register[25][27]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\cpu|rf|register[17][27]~q 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\cpu|rf|register[25][27]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[17][27]~q ) 
// ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[29][27]~q ),
	.datac(!\cpu|rf|register[17][27]~q ),
	.datad(!\cpu|rf|register[21][27]~q ),
	.datae(!\cpu|rf|register[25][27]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~316 .extended_lut = "off";
defparam \cpu|rf|qb[27]~316 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \cpu|rf|qb[27]~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N47
dffeas \cpu|rf|register[31][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N42
cyclonev_lcell_comb \cpu|rf|register[19][27]~feeder (
// Equation(s):
// \cpu|rf|register[19][27]~feeder_combout  = ( \cpu|link|y[27]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[27]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[19][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[19][27]~feeder .extended_lut = "off";
defparam \cpu|rf|register[19][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[19][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N44
dffeas \cpu|rf|register[19][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[19][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N50
dffeas \cpu|rf|register[23][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N44
dffeas \cpu|rf|register[27][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[27]~318 (
// Equation(s):
// \cpu|rf|qb[27]~318_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[27][27]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[23][27]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[31][27]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[27][27]~q  & ( (\cpu|rf|register[19][27]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[27][27]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[23][27]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[31][27]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[27][27]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|register[19][27]~q ) ) ) )

	.dataa(!\cpu|rf|register[31][27]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[19][27]~q ),
	.datad(!\cpu|rf|register[23][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[27][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~318 .extended_lut = "off";
defparam \cpu|rf|qb[27]~318 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|rf|qb[27]~318 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N36
cyclonev_lcell_comb \cpu|rf|qb[27]~319 (
// Equation(s):
// \cpu|rf|qb[27]~319_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[27]~318_combout  & ( (\cpu|rf|qb[27]~317_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[27]~318_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[27]~315_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|qb[27]~316_combout ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[27]~318_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|qb[27]~317_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[27]~318_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[27]~315_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|qb[27]~316_combout ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|qb[27]~315_combout ),
	.datac(!\cpu|rf|qb[27]~317_combout ),
	.datad(!\cpu|rf|qb[27]~316_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[27]~318_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~319 .extended_lut = "off";
defparam \cpu|rf|qb[27]~319 .lut_mask = 64'h22770A0A22775F5F;
defparam \cpu|rf|qb[27]~319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N26
dffeas \cpu|rf|register[14][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N32
dffeas \cpu|rf|register[12][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N14
dffeas \cpu|rf|register[15][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N55
dffeas \cpu|rf|register[13][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N15
cyclonev_lcell_comb \cpu|rf|qb[27]~312 (
// Equation(s):
// \cpu|rf|qb[27]~312_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[15][27]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[14][27]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][27]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[12][27]~q  ) ) )

	.dataa(!\cpu|rf|register[14][27]~q ),
	.datab(!\cpu|rf|register[12][27]~q ),
	.datac(!\cpu|rf|register[15][27]~q ),
	.datad(!\cpu|rf|register[13][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~312 .extended_lut = "off";
defparam \cpu|rf|qb[27]~312 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|rf|qb[27]~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N21
cyclonev_lcell_comb \cpu|rf|register[5][27]~feeder (
// Equation(s):
// \cpu|rf|register[5][27]~feeder_combout  = ( \cpu|link|y[27]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[27]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[5][27]~feeder .extended_lut = "off";
defparam \cpu|rf|register[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N22
dffeas \cpu|rf|register[5][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N8
dffeas \cpu|rf|register[6][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N44
dffeas \cpu|rf|register[7][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N30
cyclonev_lcell_comb \cpu|rf|register[4][27]~feeder (
// Equation(s):
// \cpu|rf|register[4][27]~feeder_combout  = ( \cpu|link|y[27]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[27]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][27]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N32
dffeas \cpu|rf|register[4][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N45
cyclonev_lcell_comb \cpu|rf|qb[27]~313 (
// Equation(s):
// \cpu|rf|qb[27]~313_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[7][27]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[5][27]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[6][27]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[4][27]~q  ) ) )

	.dataa(!\cpu|rf|register[5][27]~q ),
	.datab(!\cpu|rf|register[6][27]~q ),
	.datac(!\cpu|rf|register[7][27]~q ),
	.datad(!\cpu|rf|register[4][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~313 .extended_lut = "off";
defparam \cpu|rf|qb[27]~313 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qb[27]~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N36
cyclonev_lcell_comb \cpu|rf|register[1][27]~feeder (
// Equation(s):
// \cpu|rf|register[1][27]~feeder_combout  = ( \cpu|link|y[27]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[27]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][27]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[1][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y24_N37
dffeas \cpu|rf|register[1][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N56
dffeas \cpu|rf|register[3][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N41
dffeas \cpu|rf|register[2][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N39
cyclonev_lcell_comb \cpu|rf|qb[27]~314 (
// Equation(s):
// \cpu|rf|qb[27]~314_combout  = ( \cpu|rf|register[3][27]~q  & ( \cpu|rf|register[2][27]~q  & ( ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|qb[27]~313_combout )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[1][27]~q )))) # (\cpu|rf|qb[0]~5_combout ) ) ) ) # 
// ( !\cpu|rf|register[3][27]~q  & ( \cpu|rf|register[2][27]~q  & ( (!\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|qb[27]~313_combout )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[1][27]~q ))))) # (\cpu|rf|qb[0]~5_combout  & 
// (((!\cpu|rf|qb[0]~4_combout )))) ) ) ) # ( \cpu|rf|register[3][27]~q  & ( !\cpu|rf|register[2][27]~q  & ( (!\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|qb[27]~313_combout )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[1][27]~q 
// ))))) # (\cpu|rf|qb[0]~5_combout  & (((\cpu|rf|qb[0]~4_combout )))) ) ) ) # ( !\cpu|rf|register[3][27]~q  & ( !\cpu|rf|register[2][27]~q  & ( (!\cpu|rf|qb[0]~5_combout  & ((!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|qb[27]~313_combout )) # 
// (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[1][27]~q ))))) ) ) )

	.dataa(!\cpu|rf|qb[27]~313_combout ),
	.datab(!\cpu|rf|register[1][27]~q ),
	.datac(!\cpu|rf|qb[0]~5_combout ),
	.datad(!\cpu|rf|qb[0]~4_combout ),
	.datae(!\cpu|rf|register[3][27]~q ),
	.dataf(!\cpu|rf|register[2][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~314 .extended_lut = "off";
defparam \cpu|rf|qb[27]~314 .lut_mask = 64'h5030503F5F305F3F;
defparam \cpu|rf|qb[27]~314 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N21
cyclonev_lcell_comb \cpu|rf|qb[27]~320 (
// Equation(s):
// \cpu|rf|qb[27]~320_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[27]~312_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[27]~319_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|qb[27]~319_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// ((\cpu|rf|qb[27]~314_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[27]~319_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[27]~314_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[27]~319_combout )) ) ) )

	.dataa(!\cpu|rf|qb[27]~319_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\cpu|rf|qb[27]~312_combout ),
	.datad(!\cpu|rf|qb[27]~314_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~320 .extended_lut = "off";
defparam \cpu|rf|qb[27]~320 .lut_mask = 64'h11DD11DD11111D1D;
defparam \cpu|rf|qb[27]~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \cpu|alu_b|y[27]~31 (
// Equation(s):
// \cpu|alu_b|y[27]~31_combout  = ( \cpu|rf|qb[27]~320_combout  & ( ((!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) # ( !\cpu|rf|qb[27]~320_combout  & ( ((!\cpu|cu|aluimm~combout  & (\cpu|rf|qb[27]~366_combout  & 
// !\cpu|rf|Equal1~0_combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) )

	.dataa(!\cpu|cu|aluimm~combout ),
	.datab(!\cpu|rf|qb[27]~366_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[27]~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[27]~31 .extended_lut = "off";
defparam \cpu|alu_b|y[27]~31 .lut_mask = 64'h2F0F2F0FAF0FAF0F;
defparam \cpu|alu_b|y[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~23 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~23_combout  = ( \cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_b|y[5]~1_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_b|y[7]~14_combout ) # (\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & 
// (((!\cpu|alu_a|y[0]~5_combout )) # (\cpu|alu_b|y[4]~3_combout ))) ) ) ) # ( !\cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_b|y[5]~1_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[7]~14_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout )) # (\cpu|alu_b|y[4]~3_combout ))) ) ) ) # ( \cpu|alu_b|y[6]~2_combout  & ( !\cpu|alu_b|y[5]~1_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_b|y[7]~14_combout ) # 
// (\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[4]~3_combout  & (\cpu|alu_a|y[0]~5_combout ))) ) ) ) # ( !\cpu|alu_b|y[6]~2_combout  & ( !\cpu|alu_b|y[5]~1_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & 
// (((!\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[7]~14_combout )))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[4]~3_combout  & (\cpu|alu_a|y[0]~5_combout ))) ) ) )

	.dataa(!\cpu|alu_b|y[4]~3_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_b|y[7]~14_combout ),
	.datae(!\cpu|alu_b|y[6]~2_combout ),
	.dataf(!\cpu|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~23 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~23 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu|al_unit|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~17 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~17_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[1]~16_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # (\cpu|alu_b|y[0]~15_combout ) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[1]~16_combout  & ( 
// (!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[3]~0_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[2]~17_combout )) ) ) ) # ( \cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[1]~16_combout  & ( (\cpu|alu_b|y[0]~15_combout  & 
// \cpu|alu_a|y[0]~5_combout ) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[1]~16_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[3]~0_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[2]~17_combout )) ) ) )

	.dataa(!\cpu|alu_b|y[0]~15_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|alu_b|y[2]~17_combout ),
	.datad(!\cpu|alu_b|y[3]~0_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_b|y[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~17 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~17 .lut_mask = 64'h03CF111103CFDDDD;
defparam \cpu|al_unit|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N57
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~52 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~52_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftLeft0~17_combout  & ( !\cpu|alu_a|y[2]~1_combout  ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftLeft0~17_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & 
// (\cpu|al_unit|ShiftLeft0~33_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~23_combout ))) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|ShiftLeft0~17_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & 
// (\cpu|al_unit|ShiftLeft0~33_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~23_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftLeft0~33_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~23_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~52 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~52 .lut_mask = 64'h303F0000303FF0F0;
defparam \cpu|al_unit|ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N36
cyclonev_lcell_comb \cpu|rf|qb[27]~329 (
// Equation(s):
// \cpu|rf|qb[27]~329_combout  = ( !\cpu|rf|qb[27]~366_combout  & ( !\cpu|rf|qb[27]~320_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[27]~320_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[27]~366_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~329 .extended_lut = "off";
defparam \cpu|rf|qb[27]~329 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|rf|qb[27]~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~77 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~77_combout  = ( \cpu|rf|qb[25]~321_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|rf|qb[27]~329_combout ) # (\cpu|alu_a|y[1]~2_combout )))) ) ) # ( !\cpu|rf|qb[25]~321_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & \cpu|rf|qb[27]~329_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|rf|qb[27]~329_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[25]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~77 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~77 .lut_mask = 64'hA0E0A0E0B0F0B0F0;
defparam \cpu|al_unit|ShiftLeft0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~45 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~45_combout  = ( \cpu|rf|qb[18]~95_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|alu_a|y[1]~2_combout  & !\cpu|rf|qb[16]~84_combout )))) ) ) # ( !\cpu|rf|qb[18]~95_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|alu_a|y[1]~2_combout ) # (!\cpu|rf|qb[16]~84_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|rf|qb[16]~84_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[18]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~45 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~45 .lut_mask = 64'hF0E0F0E0B0A0B0A0;
defparam \cpu|al_unit|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N57
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~79 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~79_combout  = ( \cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & !\cpu|rf|qb[19]~248_combout )))) ) ) # ( !\cpu|rf|qb[17]~330_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|rf|qb[19]~248_combout ) # (\cpu|alu_a|y[1]~2_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|rf|qb[19]~248_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[17]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~79 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~79 .lut_mask = 64'hFB00FB00EA00EA00;
defparam \cpu|al_unit|ShiftLeft0~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~80 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~80_combout  = ( \cpu|al_unit|ShiftLeft0~66_combout  & ( \cpu|al_unit|ShiftLeft0~79_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (!\cpu|al_unit|ShiftLeft0~77_combout  & ((!\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[3]~0_combout  
// & (((!\cpu|al_unit|ShiftLeft0~45_combout  & \cpu|alu_a|y[0]~5_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~66_combout  & ( \cpu|al_unit|ShiftLeft0~79_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftLeft0~77_combout ) # 
// ((\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[3]~0_combout  & (((!\cpu|al_unit|ShiftLeft0~45_combout  & \cpu|alu_a|y[0]~5_combout )))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~66_combout  & ( !\cpu|al_unit|ShiftLeft0~79_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & (!\cpu|al_unit|ShiftLeft0~77_combout  & ((!\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[3]~0_combout  & (((!\cpu|al_unit|ShiftLeft0~45_combout ) # (!\cpu|alu_a|y[0]~5_combout )))) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~66_combout  & ( !\cpu|al_unit|ShiftLeft0~79_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftLeft0~77_combout ) # ((\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[3]~0_combout  & 
// (((!\cpu|al_unit|ShiftLeft0~45_combout ) # (!\cpu|alu_a|y[0]~5_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~77_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~45_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~66_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~80 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~80 .lut_mask = 64'hDDFADD5088FA8850;
defparam \cpu|al_unit|ShiftLeft0~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N39
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~73 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~73_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[22]~226_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[20]~237_combout ) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[22]~226_combout  & ( 
// (!\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[23]~323_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[21]~215_combout ))) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[22]~226_combout  & ( (\cpu|rf|qb[20]~237_combout  & 
// \cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[22]~226_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[23]~323_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[21]~215_combout ))) ) ) )

	.dataa(!\cpu|rf|qb[23]~323_combout ),
	.datab(!\cpu|rf|qb[20]~237_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|rf|qb[21]~215_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|rf|qb[22]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~73 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~73 .lut_mask = 64'hA0AF0303A0AFF3F3;
defparam \cpu|al_unit|ShiftLeft0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~74 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~74_combout  = ( \cpu|al_unit|ShiftLeft0~32_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftLeft0~73_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~32_combout  & ( ((!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftLeft0~73_combout )))) # (\cpu|alu_a|y[3]~0_combout ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~73_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~74 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~74 .lut_mask = 64'hF5D5F5D5A080A080;
defparam \cpu|al_unit|ShiftLeft0~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N6
cyclonev_lcell_comb \cpu|al_unit|Mux4~1 (
// Equation(s):
// \cpu|al_unit|Mux4~1_combout  = ( \cpu|al_unit|ShiftLeft0~74_combout  & ( \cpu|al_unit|Mux12~2_combout  & ( (\cpu|al_unit|ShiftLeft0~52_combout  & \cpu|al_unit|Mux12~1_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~74_combout  & ( 
// \cpu|al_unit|Mux12~2_combout  & ( (!\cpu|al_unit|Mux12~1_combout ) # (\cpu|al_unit|ShiftLeft0~52_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~74_combout  & ( !\cpu|al_unit|Mux12~2_combout  & ( (\cpu|al_unit|Mux12~1_combout  & 
// \cpu|al_unit|ShiftLeft0~80_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~74_combout  & ( !\cpu|al_unit|Mux12~2_combout  & ( (\cpu|al_unit|Mux12~1_combout  & \cpu|al_unit|ShiftLeft0~80_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftLeft0~52_combout ),
	.datac(!\cpu|al_unit|Mux12~1_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~80_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~74_combout ),
	.dataf(!\cpu|al_unit|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux4~1 .lut_mask = 64'h000F000FF3F30303;
defparam \cpu|al_unit|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N39
cyclonev_lcell_comb \cpu|rf|qa[0]~358 (
// Equation(s):
// \cpu|rf|qa[0]~358_combout  = ( \cpu|rf|register[11][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[9][0]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|register[11][0]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[9][0]~q ) ) ) ) # ( \cpu|rf|register[11][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][0]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[10][0]~q )) ) ) ) # ( !\cpu|rf|register[11][0]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][0]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[10][0]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[10][0]~q ),
	.datac(!\cpu|rf|register[9][0]~q ),
	.datad(!\cpu|rf|register[8][0]~q ),
	.datae(!\cpu|rf|register[11][0]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~358 .extended_lut = "off";
defparam \cpu|rf|qa[0]~358 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \cpu|rf|qa[0]~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N15
cyclonev_lcell_comb \cpu|rf|qa[0]~33 (
// Equation(s):
// \cpu|rf|qa[0]~33_combout  = ( \cpu|rf|qa[0]~358_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & !\imem|irom|altsyncram_component|auto_generated|q_a [23])) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[0]~358_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~33 .extended_lut = "off";
defparam \cpu|rf|qa[0]~33 .lut_mask = 64'h000000000C000C00;
defparam \cpu|rf|qa[0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~15 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~15_combout  = ( !\cpu|alu_a|y[1]~3_combout  & ( \cpu|rf|qa[0]~42_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((\cpu|rf|qb[27]~366_combout ) # (\cpu|rf|qb[27]~320_combout ))) ) ) ) # ( \cpu|alu_a|y[1]~3_combout  & ( 
// !\cpu|rf|qa[0]~42_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & (!\cpu|rf|qa[0]~33_combout  & ((\cpu|rf|qb[27]~366_combout ) # (\cpu|rf|qb[27]~320_combout )))) ) ) ) # ( !\cpu|alu_a|y[1]~3_combout  & ( !\cpu|rf|qa[0]~42_combout  & ( 
// (!\cpu|alu_a|y[0]~4_combout  & ((\cpu|rf|qb[27]~366_combout ) # (\cpu|rf|qb[27]~320_combout ))) ) ) )

	.dataa(!\cpu|alu_a|y[0]~4_combout ),
	.datab(!\cpu|rf|qb[27]~320_combout ),
	.datac(!\cpu|rf|qb[27]~366_combout ),
	.datad(!\cpu|rf|qa[0]~33_combout ),
	.datae(!\cpu|alu_a|y[1]~3_combout ),
	.dataf(!\cpu|rf|qa[0]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~15 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~15 .lut_mask = 64'h2A2A2A002A2A0000;
defparam \cpu|al_unit|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~12 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~12_combout  = ( \cpu|rf|qb[30]~293_combout  & ( \cpu|rf|qb[30]~378_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( 
// !\cpu|rf|qb[30]~293_combout  & ( \cpu|rf|qb[30]~378_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( \cpu|rf|qb[30]~293_combout  & ( 
// !\cpu|rf|qb[30]~378_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( !\cpu|rf|qb[30]~293_combout  & ( !\cpu|rf|qb[30]~378_combout  ) )

	.dataa(!\cpu|rf|qa[0]~33_combout ),
	.datab(!\cpu|alu_a|y[0]~4_combout ),
	.datac(!\cpu|rf|qa[0]~42_combout ),
	.datad(!\cpu|alu_a|y[1]~3_combout ),
	.datae(!\cpu|rf|qb[30]~293_combout ),
	.dataf(!\cpu|rf|qb[30]~378_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~12 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~12 .lut_mask = 64'hFFFFCC80CC80CC80;
defparam \cpu|al_unit|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N45
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~14 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~14_combout  = ( \cpu|rf|qb[28]~370_combout  & ( \cpu|rf|qb[28]~311_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( 
// !\cpu|rf|qb[28]~370_combout  & ( \cpu|rf|qb[28]~311_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( \cpu|rf|qb[28]~370_combout  & ( 
// !\cpu|rf|qb[28]~311_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( !\cpu|rf|qb[28]~370_combout  & ( !\cpu|rf|qb[28]~311_combout  ) )

	.dataa(!\cpu|rf|qa[0]~33_combout ),
	.datab(!\cpu|alu_a|y[0]~4_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(!\cpu|rf|qa[0]~42_combout ),
	.datae(!\cpu|rf|qb[28]~370_combout ),
	.dataf(!\cpu|rf|qb[28]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~14 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~14 .lut_mask = 64'hFFFFC8C0C8C0C8C0;
defparam \cpu|al_unit|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N50
dffeas \cpu|rf|register[3][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N39
cyclonev_lcell_comb \cpu|rf|register[1][29]~feeder (
// Equation(s):
// \cpu|rf|register[1][29]~feeder_combout  = ( \cpu|link|y[29]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[29]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][29]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[1][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N40
dffeas \cpu|rf|register[1][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N32
dffeas \cpu|rf|register[2][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N24
cyclonev_lcell_comb \cpu|rf|register[4][29]~feeder (
// Equation(s):
// \cpu|rf|register[4][29]~feeder_combout  = ( \cpu|link|y[29]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[29]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[4][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[4][29]~feeder .extended_lut = "off";
defparam \cpu|rf|register[4][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[4][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N26
dffeas \cpu|rf|register[4][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N16
dffeas \cpu|rf|register[5][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N20
dffeas \cpu|rf|register[7][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N14
dffeas \cpu|rf|register[6][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N21
cyclonev_lcell_comb \cpu|rf|qb[29]~295 (
// Equation(s):
// \cpu|rf|qb[29]~295_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[6][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[7][29]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[6][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[5][29]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[6][29]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|register[7][29]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[6][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[5][29]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][29]~q ),
	.datab(!\cpu|rf|register[5][29]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|register[7][29]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[6][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~295 .extended_lut = "off";
defparam \cpu|rf|qb[29]~295 .lut_mask = 64'h5353000F5353F0FF;
defparam \cpu|rf|qb[29]~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N0
cyclonev_lcell_comb \cpu|rf|qb[29]~296 (
// Equation(s):
// \cpu|rf|qb[29]~296_combout  = ( \cpu|rf|qb[29]~295_combout  & ( \cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][29]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][29]~q )) ) ) ) # ( !\cpu|rf|qb[29]~295_combout  & 
// ( \cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][29]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][29]~q )) ) ) ) # ( \cpu|rf|qb[29]~295_combout  & ( !\cpu|rf|qb[0]~5_combout  & ( (!\cpu|rf|qb[0]~4_combout ) # 
// (\cpu|rf|register[1][29]~q ) ) ) ) # ( !\cpu|rf|qb[29]~295_combout  & ( !\cpu|rf|qb[0]~5_combout  & ( (\cpu|rf|register[1][29]~q  & \cpu|rf|qb[0]~4_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][29]~q ),
	.datab(!\cpu|rf|register[1][29]~q ),
	.datac(!\cpu|rf|qb[0]~4_combout ),
	.datad(!\cpu|rf|register[2][29]~q ),
	.datae(!\cpu|rf|qb[29]~295_combout ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~296 .extended_lut = "off";
defparam \cpu|rf|qb[29]~296 .lut_mask = 64'h0303F3F305F505F5;
defparam \cpu|rf|qb[29]~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y31_N44
dffeas \cpu|rf|register[25][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N44
dffeas \cpu|rf|register[29][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N17
dffeas \cpu|rf|register[21][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N10
dffeas \cpu|rf|register[17][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N12
cyclonev_lcell_comb \cpu|rf|qb[29]~298 (
// Equation(s):
// \cpu|rf|qb[29]~298_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[17][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][29]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][29]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[17][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[25][29]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[17][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[21][29]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[29][29]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[17][29]~q  & ( (\cpu|rf|register[25][29]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[25][29]~q ),
	.datab(!\cpu|rf|register[29][29]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[21][29]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[17][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~298 .extended_lut = "off";
defparam \cpu|rf|qb[29]~298 .lut_mask = 64'h050503F3F5F503F3;
defparam \cpu|rf|qb[29]~298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y31_N50
dffeas \cpu|rf|register[30][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N47
dffeas \cpu|rf|register[26][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \cpu|rf|register[18][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N55
dffeas \cpu|rf|register[22][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N30
cyclonev_lcell_comb \cpu|rf|qb[29]~299 (
// Equation(s):
// \cpu|rf|qb[29]~299_combout  = ( \cpu|rf|register[22][29]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[30][29]~q ) ) ) ) # ( !\cpu|rf|register[22][29]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\cpu|rf|register[30][29]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \cpu|rf|register[22][29]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][29]~q )) ) ) ) # ( !\cpu|rf|register[22][29]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][29]~q )) ) ) )

	.dataa(!\cpu|rf|register[30][29]~q ),
	.datab(!\cpu|rf|register[26][29]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[18][29]~q ),
	.datae(!\cpu|rf|register[22][29]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~299 .extended_lut = "off";
defparam \cpu|rf|qb[29]~299 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu|rf|qb[29]~299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y28_N44
dffeas \cpu|rf|register[19][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N38
dffeas \cpu|rf|register[23][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N2
dffeas \cpu|rf|register[27][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N32
dffeas \cpu|rf|register[31][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N3
cyclonev_lcell_comb \cpu|rf|qb[29]~300 (
// Equation(s):
// \cpu|rf|qb[29]~300_combout  = ( \cpu|rf|register[27][29]~q  & ( \cpu|rf|register[31][29]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[23][29]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\cpu|rf|register[27][29]~q  & ( \cpu|rf|register[31][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][29]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( \cpu|rf|register[27][29]~q  & ( !\cpu|rf|register[31][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][29]~q ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [18])) ) ) ) # 
// ( !\cpu|rf|register[27][29]~q  & ( !\cpu|rf|register[31][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][29]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][29]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[19][29]~q ),
	.datad(!\cpu|rf|register[23][29]~q ),
	.datae(!\cpu|rf|register[27][29]~q ),
	.dataf(!\cpu|rf|register[31][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~300 .extended_lut = "off";
defparam \cpu|rf|qb[29]~300 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|rf|qb[29]~300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y29_N26
dffeas \cpu|rf|register[28][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N27
cyclonev_lcell_comb \cpu|rf|register[20][29]~feeder (
// Equation(s):
// \cpu|rf|register[20][29]~feeder_combout  = ( \cpu|link|y[29]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[29]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[20][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[20][29]~feeder .extended_lut = "off";
defparam \cpu|rf|register[20][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[20][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y28_N28
dffeas \cpu|rf|register[20][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[20][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N50
dffeas \cpu|rf|register[16][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N32
dffeas \cpu|rf|register[24][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N27
cyclonev_lcell_comb \cpu|rf|qb[29]~297 (
// Equation(s):
// \cpu|rf|qb[29]~297_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[28][29]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[24][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[16][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[20][29]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[24][29]~q  & ( (\cpu|rf|register[28][29]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[24][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[16][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[20][29]~q )) ) ) )

	.dataa(!\cpu|rf|register[28][29]~q ),
	.datab(!\cpu|rf|register[20][29]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[16][29]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[24][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~297 .extended_lut = "off";
defparam \cpu|rf|qb[29]~297 .lut_mask = 64'h03F3050503F3F5F5;
defparam \cpu|rf|qb[29]~297 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N57
cyclonev_lcell_comb \cpu|rf|qb[29]~301 (
// Equation(s):
// \cpu|rf|qb[29]~301_combout  = ( \cpu|rf|qb[29]~297_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[29]~299_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[29]~300_combout ))) ) ) ) # ( !\cpu|rf|qb[29]~297_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[29]~299_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[29]~300_combout ))) ) ) ) # ( \cpu|rf|qb[29]~297_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[29]~298_combout ) ) ) ) # ( !\cpu|rf|qb[29]~297_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|qb[29]~298_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|qb[29]~298_combout ),
	.datac(!\cpu|rf|qb[29]~299_combout ),
	.datad(!\cpu|rf|qb[29]~300_combout ),
	.datae(!\cpu|rf|qb[29]~297_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~301 .extended_lut = "off";
defparam \cpu|rf|qb[29]~301 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \cpu|rf|qb[29]~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y31_N14
dffeas \cpu|rf|register[14][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N41
dffeas \cpu|rf|register[12][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N20
dffeas \cpu|rf|register[15][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N15
cyclonev_lcell_comb \cpu|rf|register[13][29]~feeder (
// Equation(s):
// \cpu|rf|register[13][29]~feeder_combout  = ( \cpu|link|y[29]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[29]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[13][29]~feeder .extended_lut = "off";
defparam \cpu|rf|register[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N16
dffeas \cpu|rf|register[13][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N21
cyclonev_lcell_comb \cpu|rf|qb[29]~294 (
// Equation(s):
// \cpu|rf|qb[29]~294_combout  = ( \cpu|rf|register[13][29]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[15][29]~q ) ) ) ) # ( !\cpu|rf|register[13][29]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[15][29]~q ) ) ) ) # ( \cpu|rf|register[13][29]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][29]~q )) ) ) ) # ( !\cpu|rf|register[13][29]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][29]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[14][29]~q ),
	.datac(!\cpu|rf|register[12][29]~q ),
	.datad(!\cpu|rf|register[15][29]~q ),
	.datae(!\cpu|rf|register[13][29]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~294 .extended_lut = "off";
defparam \cpu|rf|qb[29]~294 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu|rf|qb[29]~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N30
cyclonev_lcell_comb \cpu|rf|qb[29]~302 (
// Equation(s):
// \cpu|rf|qb[29]~302_combout  = ( \cpu|rf|qb[29]~301_combout  & ( \cpu|rf|qb[29]~294_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[29]~296_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\cpu|rf|qb[29]~301_combout  & ( \cpu|rf|qb[29]~294_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] 
// & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[29]~296_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( \cpu|rf|qb[29]~301_combout  
// & ( !\cpu|rf|qb[29]~294_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|qb[29]~296_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\cpu|rf|qb[29]~301_combout  & ( 
// !\cpu|rf|qb[29]~294_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & \cpu|rf|qb[29]~296_combout )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\cpu|rf|qb[29]~296_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|qb[29]~301_combout ),
	.dataf(!\cpu|rf|qb[29]~294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~302 .extended_lut = "off";
defparam \cpu|rf|qb[29]~302 .lut_mask = 64'h08083B3B084C3B7F;
defparam \cpu|rf|qb[29]~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N3
cyclonev_lcell_comb \cpu|alu_b|y[29]~32 (
// Equation(s):
// \cpu|alu_b|y[29]~32_combout  = ( \cpu|rf|qb[29]~302_combout  & ( ((!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) # ( !\cpu|rf|qb[29]~302_combout  & ( ((!\cpu|cu|aluimm~combout  & (\cpu|rf|qb[29]~374_combout  & 
// !\cpu|rf|Equal1~0_combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) )

	.dataa(!\cpu|cu|aluimm~combout ),
	.datab(!\cpu|rf|qb[29]~374_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[29]~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[29]~32 .extended_lut = "off";
defparam \cpu|alu_b|y[29]~32 .lut_mask = 64'h2F0F2F0FAF0FAF0F;
defparam \cpu|alu_b|y[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N57
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~53 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~53_combout  = ( \cpu|al_unit|ShiftRight1~12_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|al_unit|ShiftRight1~13_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[31]~324_combout )) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~12_combout  & ( (!\cpu|rf|qb[31]~324_combout  & \cpu|alu_a|y[1]~2_combout ) ) )

	.dataa(!\cpu|rf|qb[31]~324_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~53 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~53 .lut_mask = 64'h0A0A0A0AFA0AFA0A;
defparam \cpu|al_unit|ShiftRight1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~57 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~57_combout  = ( \cpu|al_unit|Mux24~0_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (\cpu|al_unit|ShiftRight1~53_combout ))) ) ) # ( !\cpu|al_unit|Mux24~0_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|rf|qb[31]~324_combout ))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~53_combout ),
	.datad(!\cpu|rf|qb[31]~324_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~57 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~57 .lut_mask = 64'hCC88CC888C8C8C8C;
defparam \cpu|al_unit|ShiftRight1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N27
cyclonev_lcell_comb \cpu|rf|qb[29]~327 (
// Equation(s):
// \cpu|rf|qb[29]~327_combout  = ( !\cpu|rf|qb[29]~302_combout  & ( !\cpu|rf|qb[29]~374_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[29]~374_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[29]~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~327 .extended_lut = "off";
defparam \cpu|rf|qb[29]~327 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|rf|qb[29]~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~17 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~17_combout  = ( \cpu|rf|qb[31]~324_combout  & ( \cpu|alu_b|y[31]~5_combout  & ( !\cpu|alu_a|y[0]~5_combout  ) ) ) # ( !\cpu|rf|qb[31]~324_combout  & ( \cpu|alu_b|y[31]~5_combout  & ( !\cpu|alu_a|y[0]~5_combout  ) ) ) # ( 
// \cpu|rf|qb[31]~324_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & (!\cpu|alu_a|y[0]~5_combout  & ((!\cpu|rf|qb[29]~327_combout ) # (\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( !\cpu|rf|qb[31]~324_combout  & ( 
// !\cpu|alu_b|y[31]~5_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & (!\cpu|alu_a|y[1]~2_combout  & (!\cpu|alu_a|y[0]~5_combout  & !\cpu|rf|qb[29]~327_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|rf|qb[29]~327_combout ),
	.datae(!\cpu|rf|qb[31]~324_combout ),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~17 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~17 .lut_mask = 64'h40005010F0F0F0F0;
defparam \cpu|al_unit|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N21
cyclonev_lcell_comb \cpu|alu_b|y[30]~20 (
// Equation(s):
// \cpu|alu_b|y[30]~20_combout  = ( \cpu|rf|qb[30]~378_combout  & ( ((!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) # ( !\cpu|rf|qb[30]~378_combout  & ( ((\cpu|rf|qb[30]~293_combout  & (!\cpu|cu|aluimm~combout  & 
// !\cpu|rf|Equal1~0_combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) )

	.dataa(!\cpu|rf|qb[30]~293_combout ),
	.datab(!\cpu|cu|aluimm~combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[30]~378_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[30]~20 .extended_lut = "off";
defparam \cpu|alu_b|y[30]~20 .lut_mask = 64'h4F0F4F0FCF0FCF0F;
defparam \cpu|alu_b|y[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~16 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~16_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & \cpu|alu_b|y[30]~20_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_b|y[30]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~16 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~16 .lut_mask = 64'h000000000C0C0C0C;
defparam \cpu|al_unit|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N9
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~18 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~18_combout  = ( !\cpu|al_unit|ShiftRight0~16_combout  & ( !\cpu|al_unit|ShiftRight0~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|ShiftRight0~17_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~18 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~18 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|al_unit|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~36 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~36_combout  = ( \cpu|alu_b|y[8]~13_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # ((!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[7]~14_combout ))) # (\cpu|alu_a|y[0]~5_combout  & 
// (\cpu|alu_b|y[6]~2_combout ))) ) ) ) # ( !\cpu|alu_b|y[8]~13_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & 
// ((\cpu|alu_b|y[7]~14_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[6]~2_combout )))) ) ) ) # ( \cpu|alu_b|y[8]~13_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_a|y[0]~5_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[7]~14_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[6]~2_combout )))) ) ) ) # ( !\cpu|alu_b|y[8]~13_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( 
// (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[7]~14_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[6]~2_combout )))) ) ) )

	.dataa(!\cpu|alu_b|y[6]~2_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_b|y[7]~14_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(!\cpu|alu_b|y[8]~13_combout ),
	.dataf(!\cpu|alu_b|y[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~36 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~36 .lut_mask = 64'h031103DDCF11CFDD;
defparam \cpu|al_unit|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~35 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~35_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[11]~10_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[10]~12_combout ))) ) ) ) # ( 
// !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[12]~9_combout  & ( (\cpu|alu_b|y[13]~7_combout ) # (\cpu|alu_a|y[0]~5_combout ) ) ) ) # ( \cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & 
// (\cpu|alu_b|y[11]~10_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[10]~12_combout ))) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[13]~7_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[11]~10_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|alu_b|y[13]~7_combout ),
	.datad(!\cpu|alu_b|y[10]~12_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_b|y[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~35 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~35 .lut_mask = 64'h0C0C44773F3F4477;
defparam \cpu|al_unit|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N3
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~49 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~49_combout  = ( \cpu|al_unit|ShiftLeft0~25_combout  & ( \cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftLeft0~26_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~25_combout  & ( 
// \cpu|alu_a|y[3]~0_combout  & ( (\cpu|al_unit|ShiftLeft0~26_combout  & \cpu|alu_a|y[2]~1_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~25_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~35_combout ))) # 
// (\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftLeft0~36_combout )) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~25_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftLeft0~35_combout ))) # (\cpu|alu_a|y[2]~1_combout  & 
// (\cpu|al_unit|ShiftLeft0~36_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~26_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~36_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~35_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~25_combout ),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~49 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~49 .lut_mask = 64'h0F330F330055FF55;
defparam \cpu|al_unit|ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N48
cyclonev_lcell_comb \cpu|al_unit|Mux2~2 (
// Equation(s):
// \cpu|al_unit|Mux2~2_combout  = ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|ShiftRight0~18_combout  & \cpu|al_unit|Mux24~0_combout ) ) ) # ( !\cpu|al_unit|Mux16~0_combout  & ( \cpu|al_unit|ShiftLeft0~49_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftRight0~18_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~49_combout ),
	.datad(!\cpu|al_unit|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux2~2 .lut_mask = 64'h0F0F0F0F00CC00CC;
defparam \cpu|al_unit|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~65 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~65_combout  = ( \cpu|rf|qb[27]~329_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[29]~327_combout )))) ) ) # ( !\cpu|rf|qb[27]~329_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|rf|qb[29]~327_combout  & !\cpu|alu_a|y[1]~2_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|rf|qb[29]~327_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[27]~329_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~65 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~65 .lut_mask = 64'h8C888C888CCC8CCC;
defparam \cpu|al_unit|ShiftLeft0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N57
cyclonev_lcell_comb \cpu|al_unit|Mux1~4 (
// Equation(s):
// \cpu|al_unit|Mux1~4_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( !\cpu|alu_a|y[2]~1_combout  ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & \cpu|alu_a|y[0]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~4 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \cpu|al_unit|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~62 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~62_combout  = ( \cpu|rf|qb[19]~248_combout  & ( \cpu|rf|qb[18]~95_combout  & ( ((!\cpu|alu_a|y[0]~5_combout  & (\cpu|rf|qb[21]~215_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|rf|qb[20]~237_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|rf|qb[19]~248_combout  & ( \cpu|rf|qb[18]~95_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (\cpu|rf|qb[21]~215_combout  & ((!\cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_a|y[0]~5_combout  & 
// (((\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[20]~237_combout )))) ) ) ) # ( \cpu|rf|qb[19]~248_combout  & ( !\cpu|rf|qb[18]~95_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout )) # (\cpu|rf|qb[21]~215_combout ))) # 
// (\cpu|alu_a|y[0]~5_combout  & (((\cpu|rf|qb[20]~237_combout  & !\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( !\cpu|rf|qb[19]~248_combout  & ( !\cpu|rf|qb[18]~95_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & 
// (\cpu|rf|qb[21]~215_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|rf|qb[20]~237_combout ))))) ) ) )

	.dataa(!\cpu|rf|qb[21]~215_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|rf|qb[20]~237_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|rf|qb[19]~248_combout ),
	.dataf(!\cpu|rf|qb[18]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~62 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~62 .lut_mask = 64'h470047CC473347FF;
defparam \cpu|al_unit|ShiftLeft0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N33
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~81 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~81_combout  = (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftLeft0~62_combout )))

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(gnd),
	.datad(!\cpu|al_unit|ShiftLeft0~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~81 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~81 .lut_mask = 64'hCC88CC88CC88CC88;
defparam \cpu|al_unit|ShiftLeft0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N9
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~76 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~76_combout  = ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[28]~328_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|rf|qb[26]~326_combout ))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|rf|qb[26]~326_combout ),
	.datad(!\cpu|rf|qb[28]~328_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~76 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~76 .lut_mask = 64'hABEFABEF00000000;
defparam \cpu|al_unit|ShiftLeft0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N39
cyclonev_lcell_comb \cpu|rf|qb[24]~267 (
// Equation(s):
// \cpu|rf|qb[24]~267_combout  = ( \cpu|rf|register[12][24]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[14][24]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[15][24]~q )) ) ) ) # ( !\cpu|rf|register[12][24]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[14][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[15][24]~q )) ) ) ) # ( \cpu|rf|register[12][24]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[13][24]~q ) ) ) ) # ( !\cpu|rf|register[12][24]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|register[13][24]~q ) ) ) )

	.dataa(!\cpu|rf|register[15][24]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[14][24]~q ),
	.datad(!\cpu|rf|register[13][24]~q ),
	.datae(!\cpu|rf|register[12][24]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~267 .extended_lut = "off";
defparam \cpu|rf|qb[24]~267 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \cpu|rf|qb[24]~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N21
cyclonev_lcell_comb \cpu|rf|qb[24]~271 (
// Equation(s):
// \cpu|rf|qb[24]~271_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[29][24]~q  & ( (\cpu|rf|register[21][24]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[29][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][24]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][24]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[29][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[21][24]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[29][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][24]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][24]~q ))) ) ) )

	.dataa(!\cpu|rf|register[17][24]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[21][24]~q ),
	.datad(!\cpu|rf|register[25][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[29][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~271 .extended_lut = "off";
defparam \cpu|rf|qb[24]~271 .lut_mask = 64'h44770C0C44773F3F;
defparam \cpu|rf|qb[24]~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N27
cyclonev_lcell_comb \cpu|rf|qb[24]~270 (
// Equation(s):
// \cpu|rf|qb[24]~270_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[24][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[20][24]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[28][24]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[24][24]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[16][24]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[24][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[20][24]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[28][24]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[24][24]~q  & ( (\cpu|rf|register[16][24]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[28][24]~q ),
	.datab(!\cpu|rf|register[16][24]~q ),
	.datac(!\cpu|rf|register[20][24]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[24][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~270 .extended_lut = "off";
defparam \cpu|rf|qb[24]~270 .lut_mask = 64'h33000F5533FF0F55;
defparam \cpu|rf|qb[24]~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N27
cyclonev_lcell_comb \cpu|rf|qb[24]~272 (
// Equation(s):
// \cpu|rf|qb[24]~272_combout  = ( \cpu|rf|register[26][24]~q  & ( \cpu|rf|register[22][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[18][24]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[30][24]~q ))) ) ) ) # ( !\cpu|rf|register[26][24]~q  & ( \cpu|rf|register[22][24]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[18][24]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[30][24]~q ))) ) ) ) # ( \cpu|rf|register[26][24]~q  & ( !\cpu|rf|register[22][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[18][24]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][24]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) ) 
// # ( !\cpu|rf|register[26][24]~q  & ( !\cpu|rf|register[22][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[18][24]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][24]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\cpu|rf|register[30][24]~q ),
	.datab(!\cpu|rf|register[18][24]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[26][24]~q ),
	.dataf(!\cpu|rf|register[22][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~272 .extended_lut = "off";
defparam \cpu|rf|qb[24]~272 .lut_mask = 64'h300530F53F053FF5;
defparam \cpu|rf|qb[24]~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N51
cyclonev_lcell_comb \cpu|rf|qb[24]~273 (
// Equation(s):
// \cpu|rf|qb[24]~273_combout  = ( \cpu|rf|register[31][24]~q  & ( \cpu|rf|register[27][24]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[23][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\cpu|rf|register[31][24]~q  & ( \cpu|rf|register[27][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][24]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][24]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # 
// ( \cpu|rf|register[31][24]~q  & ( !\cpu|rf|register[27][24]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[19][24]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[23][24]~q ))) ) ) ) # ( !\cpu|rf|register[31][24]~q  & ( !\cpu|rf|register[27][24]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][24]~q )))) ) ) )

	.dataa(!\cpu|rf|register[23][24]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[19][24]~q ),
	.datae(!\cpu|rf|register[31][24]~q ),
	.dataf(!\cpu|rf|register[27][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~273 .extended_lut = "off";
defparam \cpu|rf|qb[24]~273 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu|rf|qb[24]~273 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N0
cyclonev_lcell_comb \cpu|rf|qb[24]~274 (
// Equation(s):
// \cpu|rf|qb[24]~274_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[24]~273_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[24]~271_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[24]~273_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[24]~270_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|qb[24]~272_combout ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[24]~273_combout  & ( (\cpu|rf|qb[24]~271_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[24]~273_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[24]~270_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|qb[24]~272_combout ))) ) ) )

	.dataa(!\cpu|rf|qb[24]~271_combout ),
	.datab(!\cpu|rf|qb[24]~270_combout ),
	.datac(!\cpu|rf|qb[24]~272_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|qb[24]~273_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~274 .extended_lut = "off";
defparam \cpu|rf|qb[24]~274 .lut_mask = 64'h330F5500330F55FF;
defparam \cpu|rf|qb[24]~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N9
cyclonev_lcell_comb \cpu|rf|qb[24]~268 (
// Equation(s):
// \cpu|rf|qb[24]~268_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[7][24]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[5][24]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[6][24]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[4][24]~q  ) ) )

	.dataa(!\cpu|rf|register[5][24]~q ),
	.datab(!\cpu|rf|register[7][24]~q ),
	.datac(!\cpu|rf|register[4][24]~q ),
	.datad(!\cpu|rf|register[6][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~268 .extended_lut = "off";
defparam \cpu|rf|qb[24]~268 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|rf|qb[24]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N3
cyclonev_lcell_comb \cpu|rf|qb[24]~269 (
// Equation(s):
// \cpu|rf|qb[24]~269_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[3][24]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[2][24]~q  ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( 
// !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[1][24]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|qb[24]~268_combout  ) ) )

	.dataa(!\cpu|rf|register[3][24]~q ),
	.datab(!\cpu|rf|register[2][24]~q ),
	.datac(!\cpu|rf|qb[24]~268_combout ),
	.datad(!\cpu|rf|register[1][24]~q ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~269 .extended_lut = "off";
defparam \cpu|rf|qb[24]~269 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|rf|qb[24]~269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N12
cyclonev_lcell_comb \cpu|rf|qb[24]~275 (
// Equation(s):
// \cpu|rf|qb[24]~275_combout  = ( \cpu|rf|qb[24]~274_combout  & ( \cpu|rf|qb[24]~269_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|qb[24]~267_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [18]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\cpu|rf|qb[24]~274_combout  & ( \cpu|rf|qb[24]~269_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// ((\cpu|rf|qb[24]~267_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \cpu|rf|qb[24]~274_combout  & ( !\cpu|rf|qb[24]~269_combout  & ( ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[24]~267_combout  
// & \imem|irom|altsyncram_component|auto_generated|q_a [18]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\cpu|rf|qb[24]~274_combout  & ( !\cpu|rf|qb[24]~269_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] 
// & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[24]~267_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|qb[24]~267_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|qb[24]~274_combout ),
	.dataf(!\cpu|rf|qb[24]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~275 .extended_lut = "off";
defparam \cpu|rf|qb[24]~275 .lut_mask = 64'h00025557888ADDDF;
defparam \cpu|rf|qb[24]~275 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N6
cyclonev_lcell_comb \cpu|rf|qb[24]~322 (
// Equation(s):
// \cpu|rf|qb[24]~322_combout  = ( !\cpu|rf|qb[24]~386_combout  & ( !\cpu|rf|qb[24]~275_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[24]~275_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[24]~386_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~322 .extended_lut = "off";
defparam \cpu|rf|qb[24]~322 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|rf|qb[24]~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N9
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~70 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~70_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( \cpu|rf|qb[24]~322_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout ) # (!\cpu|rf|qb[22]~226_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  
// & ( \cpu|rf|qb[24]~322_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) ) ) # ( \cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|rf|qb[24]~322_combout  & ( (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[22]~226_combout  & !\cpu|alu_b|y[31]~5_combout )) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|rf|qb[24]~322_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qb[22]~226_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.dataf(!\cpu|rf|qb[24]~322_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~70 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~70 .lut_mask = 64'hFF005000FF00FA00;
defparam \cpu|al_unit|ShiftLeft0~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N15
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~67 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~67_combout  = ( \cpu|rf|qb[25]~321_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[23]~323_combout )))) ) ) # ( !\cpu|rf|qb[25]~321_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|alu_a|y[1]~2_combout  & \cpu|rf|qb[23]~323_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|rf|qb[23]~323_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[25]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~67 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~67 .lut_mask = 64'h888C888CC8CCC8CC;
defparam \cpu|al_unit|ShiftLeft0~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N33
cyclonev_lcell_comb \cpu|rf|qb[14]~112 (
// Equation(s):
// \cpu|rf|qb[14]~112_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[30][14]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][14]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[22][14]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[18][14]~q  ) ) )

	.dataa(!\cpu|rf|register[22][14]~q ),
	.datab(!\cpu|rf|register[26][14]~q ),
	.datac(!\cpu|rf|register[18][14]~q ),
	.datad(!\cpu|rf|register[30][14]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~112 .extended_lut = "off";
defparam \cpu|rf|qb[14]~112 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|rf|qb[14]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N45
cyclonev_lcell_comb \cpu|rf|qb[14]~113 (
// Equation(s):
// \cpu|rf|qb[14]~113_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[27][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[31][14]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[27][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][14]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[23][14]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[27][14]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[31][14]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[27][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][14]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[23][14]~q )) ) ) )

	.dataa(!\cpu|rf|register[23][14]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[19][14]~q ),
	.datad(!\cpu|rf|register[31][14]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[27][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~113 .extended_lut = "off";
defparam \cpu|rf|qb[14]~113 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \cpu|rf|qb[14]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y31_N21
cyclonev_lcell_comb \cpu|rf|qb[14]~111 (
// Equation(s):
// \cpu|rf|qb[14]~111_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[29][14]~q  & ( (\cpu|rf|register[21][14]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[29][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][14]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[29][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[21][14]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[29][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][14]~q ))) ) ) )

	.dataa(!\cpu|rf|register[17][14]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[21][14]~q ),
	.datad(!\cpu|rf|register[25][14]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[29][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~111 .extended_lut = "off";
defparam \cpu|rf|qb[14]~111 .lut_mask = 64'h44770C0C44773F3F;
defparam \cpu|rf|qb[14]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N24
cyclonev_lcell_comb \cpu|rf|qb[14]~110 (
// Equation(s):
// \cpu|rf|qb[14]~110_combout  = ( \cpu|rf|register[24][14]~q  & ( \cpu|rf|register[20][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[16][14]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[28][14]~q ))) ) ) ) # ( !\cpu|rf|register[24][14]~q  & ( \cpu|rf|register[20][14]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[16][14]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[28][14]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \cpu|rf|register[24][14]~q  & ( !\cpu|rf|register[20][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[16][14]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (\cpu|rf|register[28][14]~q ))) ) ) ) # ( !\cpu|rf|register[24][14]~q 
//  & ( !\cpu|rf|register[20][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[16][14]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[28][14]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\cpu|rf|register[28][14]~q ),
	.datab(!\cpu|rf|register[16][14]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\cpu|rf|register[24][14]~q ),
	.dataf(!\cpu|rf|register[20][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~110 .extended_lut = "off";
defparam \cpu|rf|qb[14]~110 .lut_mask = 64'h30053F0530F53FF5;
defparam \cpu|rf|qb[14]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[14]~114 (
// Equation(s):
// \cpu|rf|qb[14]~114_combout  = ( \cpu|rf|qb[14]~111_combout  & ( \cpu|rf|qb[14]~110_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[14]~112_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[14]~113_combout )))) ) ) ) # ( !\cpu|rf|qb[14]~111_combout  & ( \cpu|rf|qb[14]~110_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[14]~112_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[14]~113_combout ))))) ) ) ) # ( \cpu|rf|qb[14]~111_combout  & ( !\cpu|rf|qb[14]~110_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[14]~112_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[14]~113_combout ))))) ) ) ) # ( !\cpu|rf|qb[14]~111_combout  & ( !\cpu|rf|qb[14]~110_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[14]~112_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[14]~113_combout ))))) ) ) )

	.dataa(!\cpu|rf|qb[14]~112_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|qb[14]~113_combout ),
	.datae(!\cpu|rf|qb[14]~111_combout ),
	.dataf(!\cpu|rf|qb[14]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~114 .extended_lut = "off";
defparam \cpu|rf|qb[14]~114 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \cpu|rf|qb[14]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N33
cyclonev_lcell_comb \cpu|rf|qb[14]~108 (
// Equation(s):
// \cpu|rf|qb[14]~108_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[7][14]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[6][14]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[7][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[5][14]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[7][14]~q  & ( (\cpu|rf|register[6][14]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[7][14]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[5][14]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][14]~q ),
	.datab(!\cpu|rf|register[6][14]~q ),
	.datac(!\cpu|rf|register[5][14]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~108 .extended_lut = "off";
defparam \cpu|rf|qb[14]~108 .lut_mask = 64'h550F3300550F33FF;
defparam \cpu|rf|qb[14]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N18
cyclonev_lcell_comb \cpu|rf|qb[14]~109 (
// Equation(s):
// \cpu|rf|qb[14]~109_combout  = ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[3][14]~q  & ( (\cpu|rf|qb[0]~4_combout ) # (\cpu|rf|register[2][14]~q ) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[3][14]~q  & ( (!\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|qb[14]~108_combout )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[1][14]~q ))) ) ) ) # ( \cpu|rf|qb[0]~5_combout  & ( !\cpu|rf|register[3][14]~q  & ( (\cpu|rf|register[2][14]~q  & !\cpu|rf|qb[0]~4_combout ) ) ) ) # ( !\cpu|rf|qb[0]~5_combout 
//  & ( !\cpu|rf|register[3][14]~q  & ( (!\cpu|rf|qb[0]~4_combout  & (\cpu|rf|qb[14]~108_combout )) # (\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[1][14]~q ))) ) ) )

	.dataa(!\cpu|rf|qb[14]~108_combout ),
	.datab(!\cpu|rf|register[1][14]~q ),
	.datac(!\cpu|rf|register[2][14]~q ),
	.datad(!\cpu|rf|qb[0]~4_combout ),
	.datae(!\cpu|rf|qb[0]~5_combout ),
	.dataf(!\cpu|rf|register[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~109 .extended_lut = "off";
defparam \cpu|rf|qb[14]~109 .lut_mask = 64'h55330F0055330FFF;
defparam \cpu|rf|qb[14]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N21
cyclonev_lcell_comb \cpu|rf|qb[14]~107 (
// Equation(s):
// \cpu|rf|qb[14]~107_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[15][14]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[14][14]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][14]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[12][14]~q  ) ) )

	.dataa(!\cpu|rf|register[14][14]~q ),
	.datab(!\cpu|rf|register[15][14]~q ),
	.datac(!\cpu|rf|register[13][14]~q ),
	.datad(!\cpu|rf|register[12][14]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~107 .extended_lut = "off";
defparam \cpu|rf|qb[14]~107 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|rf|qb[14]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N18
cyclonev_lcell_comb \cpu|rf|qb[14]~115 (
// Equation(s):
// \cpu|rf|qb[14]~115_combout  = ( \cpu|rf|qb[14]~107_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[14]~114_combout  ) ) ) # ( !\cpu|rf|qb[14]~107_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( 
// \cpu|rf|qb[14]~114_combout  ) ) ) # ( \cpu|rf|qb[14]~107_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (\cpu|rf|qb[14]~109_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\cpu|rf|qb[14]~107_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|qb[14]~109_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[14]~114_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|qb[14]~109_combout ),
	.datae(!\cpu|rf|qb[14]~107_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~115 .extended_lut = "off";
defparam \cpu|rf|qb[14]~115 .lut_mask = 64'h00F00FFF33333333;
defparam \cpu|rf|qb[14]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N39
cyclonev_lcell_comb \cpu|rf|register[8][14]~feeder (
// Equation(s):
// \cpu|rf|register[8][14]~feeder_combout  = ( \cpu|link|y[14]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[14]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[8][14]~feeder .extended_lut = "off";
defparam \cpu|rf|register[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N41
dffeas \cpu|rf|register[8][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N32
dffeas \cpu|rf|register[10][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N2
dffeas \cpu|rf|register[11][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N33
cyclonev_lcell_comb \cpu|rf|qb[14]~106 (
// Equation(s):
// \cpu|rf|qb[14]~106_combout  = ( \cpu|rf|register[11][14]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|register[9][14]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\cpu|rf|register[11][14]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[9][14]~q ) ) ) ) # ( \cpu|rf|register[11][14]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][14]~q ))) ) ) ) # ( !\cpu|rf|register[11][14]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][14]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][14]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[8][14]~q ),
	.datac(!\cpu|rf|register[10][14]~q ),
	.datad(!\cpu|rf|register[9][14]~q ),
	.datae(!\cpu|rf|register[11][14]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~106 .extended_lut = "off";
defparam \cpu|rf|qb[14]~106 .lut_mask = 64'h2727272700AA55FF;
defparam \cpu|rf|qb[14]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N6
cyclonev_lcell_comb \cpu|alu_b|y[14]~8 (
// Equation(s):
// \cpu|alu_b|y[14]~8_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|rf|qb[14]~106_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [14] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( \cpu|rf|qb[14]~106_combout  & ( (!\cpu|rf|Equal1~0_combout  & 
// ((!\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[14]~115_combout ))) ) ) ) # ( \cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[14]~106_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [14] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( 
// !\cpu|rf|qb[14]~106_combout  & ( (\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[14]~115_combout  & !\cpu|rf|Equal1~0_combout )) ) ) )

	.dataa(!\cpu|rf|qb[0]~0_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\cpu|rf|qb[14]~115_combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|rf|qb[14]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[14]~8 .extended_lut = "off";
defparam \cpu|alu_b|y[14]~8 .lut_mask = 64'h05003333AF003333;
defparam \cpu|alu_b|y[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N51
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~37 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~37_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[16]~19_combout  & ( \cpu|alu_b|y[14]~8_combout  ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[16]~19_combout  ) ) # ( \cpu|alu_a|y[1]~2_combout  & ( 
// !\cpu|alu_b|y[16]~19_combout  & ( \cpu|alu_b|y[14]~8_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[14]~8_combout ),
	.datad(gnd),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_b|y[16]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~37 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~37 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|al_unit|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N51
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~38 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~38_combout  = ( \cpu|alu_b|y[17]~6_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[15]~4_combout ) ) ) # ( !\cpu|alu_b|y[17]~6_combout  & ( (\cpu|alu_b|y[15]~4_combout  & \cpu|alu_a|y[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[15]~4_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[17]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~38 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~38 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|al_unit|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~75 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~75_combout  = ( \cpu|al_unit|ShiftLeft0~37_combout  & ( \cpu|al_unit|ShiftLeft0~38_combout  & ( ((!\cpu|alu_a|y[0]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~67_combout ))) # (\cpu|alu_a|y[0]~5_combout  & 
// (!\cpu|al_unit|ShiftLeft0~70_combout ))) # (\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~37_combout  & ( \cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|al_unit|ShiftLeft0~67_combout ) # 
// (\cpu|alu_a|y[3]~0_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (!\cpu|al_unit|ShiftLeft0~70_combout  & (!\cpu|alu_a|y[3]~0_combout ))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~37_combout  & ( !\cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[0]~5_combout  
// & (((!\cpu|alu_a|y[3]~0_combout  & !\cpu|al_unit|ShiftLeft0~67_combout )))) # (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~70_combout ) # ((\cpu|alu_a|y[3]~0_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~37_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[0]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~67_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (!\cpu|al_unit|ShiftLeft0~70_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~70_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~67_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~37_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~75 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~75 .lut_mask = 64'hE040E545EA4AEF4F;
defparam \cpu|al_unit|ShiftLeft0~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \cpu|al_unit|Mux2~1 (
// Equation(s):
// \cpu|al_unit|Mux2~1_combout  = ( \cpu|al_unit|ShiftLeft0~76_combout  & ( \cpu|al_unit|ShiftLeft0~75_combout  & ( (!\cpu|al_unit|Mux1~4_combout  & ((!\cpu|al_unit|ShiftLeft0~65_combout ) # ((!\cpu|al_unit|Mux24~0_combout )))) # (\cpu|al_unit|Mux1~4_combout 
//  & (((!\cpu|al_unit|ShiftLeft0~81_combout  & !\cpu|al_unit|Mux24~0_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~76_combout  & ( \cpu|al_unit|ShiftLeft0~75_combout  & ( (!\cpu|al_unit|Mux1~4_combout  & ((!\cpu|al_unit|ShiftLeft0~65_combout ) # 
// ((!\cpu|al_unit|Mux24~0_combout )))) # (\cpu|al_unit|Mux1~4_combout  & (((!\cpu|al_unit|ShiftLeft0~81_combout ) # (\cpu|al_unit|Mux24~0_combout )))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~76_combout  & ( !\cpu|al_unit|ShiftLeft0~75_combout  & ( 
// (!\cpu|al_unit|Mux1~4_combout  & (!\cpu|al_unit|ShiftLeft0~65_combout  & ((\cpu|al_unit|Mux24~0_combout )))) # (\cpu|al_unit|Mux1~4_combout  & (((!\cpu|al_unit|ShiftLeft0~81_combout  & !\cpu|al_unit|Mux24~0_combout )))) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~76_combout  & ( !\cpu|al_unit|ShiftLeft0~75_combout  & ( (!\cpu|al_unit|Mux1~4_combout  & (!\cpu|al_unit|ShiftLeft0~65_combout  & ((\cpu|al_unit|Mux24~0_combout )))) # (\cpu|al_unit|Mux1~4_combout  & 
// (((!\cpu|al_unit|ShiftLeft0~81_combout ) # (\cpu|al_unit|Mux24~0_combout )))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~65_combout ),
	.datab(!\cpu|al_unit|Mux1~4_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~81_combout ),
	.datad(!\cpu|al_unit|Mux24~0_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~76_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux2~1 .lut_mask = 64'h30BB3088FCBBFC88;
defparam \cpu|al_unit|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N42
cyclonev_lcell_comb \cpu|al_unit|Mux2~3 (
// Equation(s):
// \cpu|al_unit|Mux2~3_combout  = ( \cpu|al_unit|Mux1~3_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & ((\cpu|al_unit|Mux2~2_combout ))) # (\cpu|al_unit|Mux1~1_combout  & (!\cpu|al_unit|ShiftRight1~57_combout )) ) ) ) # ( 
// !\cpu|al_unit|Mux1~3_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & ((\cpu|al_unit|Mux2~1_combout ))) # (\cpu|al_unit|Mux1~1_combout  & (!\cpu|al_unit|ShiftRight1~57_combout )) ) ) ) # ( \cpu|al_unit|Mux1~3_combout  & ( 
// !\cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & ((\cpu|al_unit|Mux2~2_combout ))) # (\cpu|al_unit|Mux1~1_combout  & (!\cpu|al_unit|ShiftRight1~57_combout )) ) ) ) # ( !\cpu|al_unit|Mux1~3_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( 
// (!\cpu|al_unit|ShiftRight1~57_combout  & \cpu|al_unit|Mux1~1_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~57_combout ),
	.datab(!\cpu|al_unit|Mux2~2_combout ),
	.datac(!\cpu|al_unit|Mux1~1_combout ),
	.datad(!\cpu|al_unit|Mux2~1_combout ),
	.datae(!\cpu|al_unit|Mux1~3_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux2~3 .lut_mask = 64'h0A0A3A3A0AFA3A3A;
defparam \cpu|al_unit|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y29_N4
dffeas \cpu|rf|register[8][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N38
dffeas \cpu|rf|register[10][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N59
dffeas \cpu|rf|register[11][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N54
cyclonev_lcell_comb \cpu|rf|qa[29]~273 (
// Equation(s):
// \cpu|rf|qa[29]~273_combout  = ( \cpu|rf|register[11][29]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[9][29]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|register[11][29]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[9][29]~q ) ) ) ) # ( \cpu|rf|register[11][29]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][29]~q ))) ) ) ) # ( !\cpu|rf|register[11][29]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][29]~q ))) ) ) )

	.dataa(!\cpu|rf|register[8][29]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|register[10][29]~q ),
	.datad(!\cpu|rf|register[9][29]~q ),
	.datae(!\cpu|rf|register[11][29]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~273 .extended_lut = "off";
defparam \cpu|rf|qa[29]~273 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu|rf|qa[29]~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N15
cyclonev_lcell_comb \cpu|rf|qa[29]~275 (
// Equation(s):
// \cpu|rf|qa[29]~275_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[7][29]~q  & ( (\cpu|rf|register[5][29]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[7][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[6][29]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[7][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[5][29]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[7][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[6][29]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[6][29]~q ),
	.datac(!\cpu|rf|register[4][29]~q ),
	.datad(!\cpu|rf|register[5][29]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[7][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~275 .extended_lut = "off";
defparam \cpu|rf|qa[29]~275 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \cpu|rf|qa[29]~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N33
cyclonev_lcell_comb \cpu|rf|qa[29]~276 (
// Equation(s):
// \cpu|rf|qa[29]~276_combout  = ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|register[1][29]~q  & ( (!\cpu|rf|qa[28]~5_combout ) # (\cpu|rf|register[3][29]~q ) ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( \cpu|rf|register[1][29]~q  & ( (!\cpu|rf|qa[28]~5_combout  & 
// ((\cpu|rf|qa[29]~275_combout ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[2][29]~q )) ) ) ) # ( \cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|register[1][29]~q  & ( (\cpu|rf|qa[28]~5_combout  & \cpu|rf|register[3][29]~q ) ) ) ) # ( 
// !\cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|register[1][29]~q  & ( (!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|qa[29]~275_combout ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[2][29]~q )) ) ) )

	.dataa(!\cpu|rf|qa[28]~5_combout ),
	.datab(!\cpu|rf|register[2][29]~q ),
	.datac(!\cpu|rf|qa[29]~275_combout ),
	.datad(!\cpu|rf|register[3][29]~q ),
	.datae(!\cpu|rf|qa[28]~4_combout ),
	.dataf(!\cpu|rf|register[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~276 .extended_lut = "off";
defparam \cpu|rf|qa[29]~276 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \cpu|rf|qa[29]~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N39
cyclonev_lcell_comb \cpu|rf|qa[29]~280 (
// Equation(s):
// \cpu|rf|qa[29]~280_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][29]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[27][29]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[23][29]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][29]~q  & ( (\cpu|rf|register[27][29]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[31][29]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[23][29]~q ))) ) ) )

	.dataa(!\cpu|rf|register[27][29]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[19][29]~q ),
	.datad(!\cpu|rf|register[23][29]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[31][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~280 .extended_lut = "off";
defparam \cpu|rf|qa[29]~280 .lut_mask = 64'h0C3F44440C3F7777;
defparam \cpu|rf|qa[29]~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y31_N27
cyclonev_lcell_comb \cpu|rf|qa[29]~277 (
// Equation(s):
// \cpu|rf|qa[29]~277_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][29]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[24][29]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[20][29]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][29]~q  ) ) )

	.dataa(!\cpu|rf|register[20][29]~q ),
	.datab(!\cpu|rf|register[24][29]~q ),
	.datac(!\cpu|rf|register[16][29]~q ),
	.datad(!\cpu|rf|register[28][29]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~277 .extended_lut = "off";
defparam \cpu|rf|qa[29]~277 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|rf|qa[29]~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y31_N21
cyclonev_lcell_comb \cpu|rf|qa[29]~279 (
// Equation(s):
// \cpu|rf|qa[29]~279_combout  = ( \cpu|rf|register[22][29]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[30][29]~q ) ) ) ) # ( !\cpu|rf|register[22][29]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[30][29]~q ) ) ) ) # ( \cpu|rf|register[22][29]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][29]~q )) ) ) ) # ( !\cpu|rf|register[22][29]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][29]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[26][29]~q ),
	.datac(!\cpu|rf|register[30][29]~q ),
	.datad(!\cpu|rf|register[18][29]~q ),
	.datae(!\cpu|rf|register[22][29]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~279 .extended_lut = "off";
defparam \cpu|rf|qa[29]~279 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \cpu|rf|qa[29]~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y31_N45
cyclonev_lcell_comb \cpu|rf|qa[29]~278 (
// Equation(s):
// \cpu|rf|qa[29]~278_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[29][29]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][29]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[25][29]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[17][29]~q  ) ) )

	.dataa(!\cpu|rf|register[21][29]~q ),
	.datab(!\cpu|rf|register[25][29]~q ),
	.datac(!\cpu|rf|register[17][29]~q ),
	.datad(!\cpu|rf|register[29][29]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~278 .extended_lut = "off";
defparam \cpu|rf|qa[29]~278 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|rf|qa[29]~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N45
cyclonev_lcell_comb \cpu|rf|qa[29]~281 (
// Equation(s):
// \cpu|rf|qa[29]~281_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[29]~278_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|qa[29]~280_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[29]~278_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[29]~277_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|qa[29]~279_combout ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[29]~278_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|qa[29]~280_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[29]~278_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[29]~277_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|qa[29]~279_combout ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|qa[29]~280_combout ),
	.datac(!\cpu|rf|qa[29]~277_combout ),
	.datad(!\cpu|rf|qa[29]~279_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|qa[29]~278_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~281 .extended_lut = "off";
defparam \cpu|rf|qa[29]~281 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \cpu|rf|qa[29]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N15
cyclonev_lcell_comb \cpu|rf|qa[29]~274 (
// Equation(s):
// \cpu|rf|qa[29]~274_combout  = ( \cpu|rf|register[13][29]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[14][29]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[15][29]~q )) ) ) ) # ( !\cpu|rf|register[13][29]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[14][29]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[15][29]~q )) ) ) ) # ( \cpu|rf|register[13][29]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[12][29]~q ) ) ) ) # ( !\cpu|rf|register[13][29]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[12][29]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|register[15][29]~q ),
	.datab(!\cpu|rf|register[12][29]~q ),
	.datac(!\cpu|rf|register[14][29]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|register[13][29]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~274 .extended_lut = "off";
defparam \cpu|rf|qa[29]~274 .lut_mask = 64'h330033FF0F550F55;
defparam \cpu|rf|qa[29]~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N18
cyclonev_lcell_comb \cpu|rf|qa[29]~282 (
// Equation(s):
// \cpu|rf|qa[29]~282_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[29]~274_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (\cpu|rf|qa[29]~281_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[29]~274_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[29]~276_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & 
// ((\cpu|rf|qa[29]~281_combout ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|qa[29]~274_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [25] & \cpu|rf|qa[29]~281_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|qa[29]~274_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[29]~276_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & 
// ((\cpu|rf|qa[29]~281_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[29]~276_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\cpu|rf|qa[29]~281_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|qa[29]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~282 .extended_lut = "off";
defparam \cpu|rf|qa[29]~282 .lut_mask = 64'h303F000F303FF0FF;
defparam \cpu|rf|qa[29]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N6
cyclonev_lcell_comb \cpu|alu_a|y[29]~30 (
// Equation(s):
// \cpu|alu_a|y[29]~30_combout  = ( \cpu|rf|qa[29]~282_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[29]~273_combout ))) ) ) # ( !\cpu|rf|qa[29]~282_combout  & ( (\cpu|rf|qa[28]~0_combout  & 
// (\cpu|rf|qa[29]~273_combout  & \cpu|alu_a|y[1]~3_combout )) ) )

	.dataa(!\cpu|rf|qa[28]~0_combout ),
	.datab(!\cpu|rf|qa[29]~273_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[29]~282_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[29]~30 .extended_lut = "off";
defparam \cpu|alu_a|y[29]~30 .lut_mask = 64'h010101010B0B0B0B;
defparam \cpu|alu_a|y[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N51
cyclonev_lcell_comb \cpu|al_unit|Mux2~0 (
// Equation(s):
// \cpu|al_unit|Mux2~0_combout  = ( \cpu|alu_a|y[29]~30_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & (!\cpu|alu_b|y[29]~32_combout )) # (\cpu|cu|aluc[2]~3_combout  & ((\cpu|alu_b|y[13]~7_combout ))) ) ) # ( !\cpu|alu_a|y[29]~30_combout  & ( 
// (!\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_b|y[29]~32_combout )) # (\cpu|cu|aluc[2]~3_combout  & ((\cpu|alu_b|y[13]~7_combout ))) ) )

	.dataa(!\cpu|alu_b|y[29]~32_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[13]~7_combout ),
	.datad(!\cpu|cu|aluc[2]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[29]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux2~0 .lut_mask = 64'h550F550FAA0FAA0F;
defparam \cpu|al_unit|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N6
cyclonev_lcell_comb \cpu|al_unit|Mux14~4 (
// Equation(s):
// \cpu|al_unit|Mux14~4_combout  = ( \cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( \cpu|alu_b|y[31]~18_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_b|y[31]~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux1~0_combout ),
	.dataf(!\cpu|al_unit|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux14~4 .lut_mask = 64'h0000333300000000;
defparam \cpu|al_unit|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N6
cyclonev_lcell_comb \cpu|al_unit|Mux2~4 (
// Equation(s):
// \cpu|al_unit|Mux2~4_combout  = ( \cpu|al_unit|Mux14~4_combout  & ( \cpu|al_unit|Mux1~0_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & !\cpu|al_unit|Mux2~0_combout ) ) ) ) # ( !\cpu|al_unit|Mux14~4_combout  & ( \cpu|al_unit|Mux1~0_combout  & ( 
// (!\cpu|al_unit|Mux2~0_combout ) # (\cpu|cu|aluc[0]~1_combout ) ) ) ) # ( \cpu|al_unit|Mux14~4_combout  & ( !\cpu|al_unit|Mux1~0_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & !\cpu|al_unit|Mux2~0_combout ) ) ) ) # ( !\cpu|al_unit|Mux14~4_combout  & ( 
// !\cpu|al_unit|Mux1~0_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & ((!\cpu|al_unit|Mux2~0_combout ))) # (\cpu|cu|aluc[0]~1_combout  & (!\cpu|al_unit|Mux2~3_combout )) ) ) )

	.dataa(!\cpu|cu|aluc[0]~1_combout ),
	.datab(!\cpu|al_unit|Mux2~3_combout ),
	.datac(!\cpu|al_unit|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux14~4_combout ),
	.dataf(!\cpu|al_unit|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux2~4 .lut_mask = 64'hE4E4A0A0F5F5A0A0;
defparam \cpu|al_unit|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N9
cyclonev_lcell_comb \cpu|rf|qa[29]~357 (
// Equation(s):
// \cpu|rf|qa[29]~357_combout  = ( \cpu|rf|qa[29]~282_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[29]~273_combout ) ) ) # ( !\cpu|rf|qa[29]~282_combout  & ( (\cpu|rf|qa[28]~0_combout  & \cpu|rf|qa[29]~273_combout ) ) )

	.dataa(!\cpu|rf|qa[28]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[29]~273_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[29]~282_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[29]~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~357 .extended_lut = "off";
defparam \cpu|rf|qa[29]~357 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cpu|rf|qa[29]~357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N27
cyclonev_lcell_comb \cpu|al_unit|Add0~115 (
// Equation(s):
// \cpu|al_unit|Add0~115_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[28]~355_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[28]~30_combout ) ) + ( \cpu|al_unit|Add0~120  ))
// \cpu|al_unit|Add0~116  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[28]~355_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[28]~30_combout ) ) + ( \cpu|al_unit|Add0~120  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[28]~355_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[28]~30_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~120 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~115_sumout ),
	.cout(\cpu|al_unit|Add0~116 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~115 .extended_lut = "off";
defparam \cpu|al_unit|Add0~115 .lut_mask = 64'h0000CC33000000A0;
defparam \cpu|al_unit|Add0~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \cpu|al_unit|Add0~129 (
// Equation(s):
// \cpu|al_unit|Add0~129_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[29]~32_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[29]~357_combout )) ) + ( \cpu|al_unit|Add0~116  ))
// \cpu|al_unit|Add0~130  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[29]~32_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[29]~357_combout )) ) + ( \cpu|al_unit|Add0~116  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|alu_b|y[29]~32_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[29]~357_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~116 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~129_sumout ),
	.cout(\cpu|al_unit|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~129 .extended_lut = "off";
defparam \cpu|al_unit|Add0~129 .lut_mask = 64'h0000FF5F000033CC;
defparam \cpu|al_unit|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N0
cyclonev_lcell_comb \cpu|al_unit|Mux2~5 (
// Equation(s):
// \cpu|al_unit|Mux2~5_combout  = ( \cpu|al_unit|Mux24~1_combout  & ( \cpu|al_unit|Mux24~2_combout  & ( (\cpu|alu_a|y[29]~30_combout ) # (\cpu|alu_b|y[29]~32_combout ) ) ) ) # ( !\cpu|al_unit|Mux24~1_combout  & ( \cpu|al_unit|Mux24~2_combout  & ( 
// \cpu|al_unit|Add0~129_sumout  ) ) ) # ( \cpu|al_unit|Mux24~1_combout  & ( !\cpu|al_unit|Mux24~2_combout  & ( (\cpu|alu_b|y[29]~32_combout  & \cpu|alu_a|y[29]~30_combout ) ) ) ) # ( !\cpu|al_unit|Mux24~1_combout  & ( !\cpu|al_unit|Mux24~2_combout  & ( 
// !\cpu|al_unit|Mux2~4_combout  ) ) )

	.dataa(!\cpu|alu_b|y[29]~32_combout ),
	.datab(!\cpu|al_unit|Mux2~4_combout ),
	.datac(!\cpu|al_unit|Add0~129_sumout ),
	.datad(!\cpu|alu_a|y[29]~30_combout ),
	.datae(!\cpu|al_unit|Mux24~1_combout ),
	.dataf(!\cpu|al_unit|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~5 .extended_lut = "off";
defparam \cpu|al_unit|Mux2~5 .lut_mask = 64'hCCCC00550F0F55FF;
defparam \cpu|al_unit|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N45
cyclonev_lcell_comb \cpu|rf|qb[9]~136 (
// Equation(s):
// \cpu|rf|qb[9]~136_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[10][9]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[11][9]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][9]~q  & ( (\cpu|rf|register[8][9]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[9][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[10][9]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[11][9]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[9][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|register[8][9]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[10][9]~q ),
	.datac(!\cpu|rf|register[8][9]~q ),
	.datad(!\cpu|rf|register[11][9]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~136 .extended_lut = "off";
defparam \cpu|rf|qb[9]~136 .lut_mask = 64'h0A0A22775F5F2277;
defparam \cpu|rf|qb[9]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N51
cyclonev_lcell_comb \cpu|rf|qb[9]~339 (
// Equation(s):
// \cpu|rf|qb[9]~339_combout  = ( !\cpu|rf|Equal1~0_combout  & ( (!\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[9]~136_combout ))) # (\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[9]~145_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[0]~0_combout ),
	.datac(!\cpu|rf|qb[9]~145_combout ),
	.datad(!\cpu|rf|qb[9]~136_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~339 .extended_lut = "off";
defparam \cpu|rf|qb[9]~339 .lut_mask = 64'h03CF03CF00000000;
defparam \cpu|rf|qb[9]~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N12
cyclonev_lcell_comb \cpu|rf|qb[10]~146 (
// Equation(s):
// \cpu|rf|qb[10]~146_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[8][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[9][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[11][10]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[8][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// (\cpu|rf|register[10][10]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[8][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[9][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[11][10]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[8][10]~q  & ( (\cpu|rf|register[10][10]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[10][10]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[11][10]~q ),
	.datad(!\cpu|rf|register[9][10]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~146 .extended_lut = "off";
defparam \cpu|rf|qb[10]~146 .lut_mask = 64'h111103CFDDDD03CF;
defparam \cpu|rf|qb[10]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N36
cyclonev_lcell_comb \cpu|rf|qb[10]~340 (
// Equation(s):
// \cpu|rf|qb[10]~340_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[10]~155_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[10]~155_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[10]~146_combout ) ) ) 
// ) # ( !\cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|qb[10]~155_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[10]~146_combout ) ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[10]~146_combout ),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\cpu|rf|qb[10]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~340 .extended_lut = "off";
defparam \cpu|rf|qb[10]~340 .lut_mask = 64'h00AA000000AAAAAA;
defparam \cpu|rf|qb[10]~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N15
cyclonev_lcell_comb \cpu|rf|qb[11]~132 (
// Equation(s):
// \cpu|rf|qb[11]~132_combout  = ( \cpu|rf|register[22][11]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[30][11]~q ) ) ) ) # ( !\cpu|rf|register[22][11]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[30][11]~q ) ) ) ) # ( \cpu|rf|register[22][11]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][11]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][11]~q )) ) ) ) # ( !\cpu|rf|register[22][11]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][11]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][11]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[26][11]~q ),
	.datac(!\cpu|rf|register[30][11]~q ),
	.datad(!\cpu|rf|register[18][11]~q ),
	.datae(!\cpu|rf|register[22][11]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~132 .extended_lut = "off";
defparam \cpu|rf|qb[11]~132 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \cpu|rf|qb[11]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N39
cyclonev_lcell_comb \cpu|rf|qb[11]~131 (
// Equation(s):
// \cpu|rf|qb[11]~131_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[17][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[21][11]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[29][11]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[17][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[25][11]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[17][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[21][11]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[29][11]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[17][11]~q  & ( (\cpu|rf|register[25][11]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[25][11]~q ),
	.datab(!\cpu|rf|register[21][11]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[29][11]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[17][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~131 .extended_lut = "off";
defparam \cpu|rf|qb[11]~131 .lut_mask = 64'h0505303FF5F5303F;
defparam \cpu|rf|qb[11]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N33
cyclonev_lcell_comb \cpu|rf|qb[11]~130 (
// Equation(s):
// \cpu|rf|qb[11]~130_combout  = ( \cpu|rf|register[20][11]~q  & ( \cpu|rf|register[24][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[16][11]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|register[28][11]~q )))) ) ) ) # ( !\cpu|rf|register[20][11]~q  & ( \cpu|rf|register[24][11]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[16][11]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][11]~q )))) ) ) ) # ( \cpu|rf|register[20][11]~q  & ( !\cpu|rf|register[24][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][11]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|register[28][11]~q )))) ) ) ) 
// # ( !\cpu|rf|register[20][11]~q  & ( !\cpu|rf|register[24][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][11]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[28][11]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[16][11]~q ),
	.datad(!\cpu|rf|register[28][11]~q ),
	.datae(!\cpu|rf|register[20][11]~q ),
	.dataf(!\cpu|rf|register[24][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~130 .extended_lut = "off";
defparam \cpu|rf|qb[11]~130 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpu|rf|qb[11]~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N39
cyclonev_lcell_comb \cpu|rf|qb[11]~133 (
// Equation(s):
// \cpu|rf|qb[11]~133_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][11]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[23][11]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[19][11]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[27][11]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[31][11]~q  & ( (\cpu|rf|register[23][11]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[31][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[19][11]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[27][11]~q )) ) ) )

	.dataa(!\cpu|rf|register[23][11]~q ),
	.datab(!\cpu|rf|register[27][11]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[19][11]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[31][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~133 .extended_lut = "off";
defparam \cpu|rf|qb[11]~133 .lut_mask = 64'h03F3505003F35F5F;
defparam \cpu|rf|qb[11]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N6
cyclonev_lcell_comb \cpu|rf|qb[11]~134 (
// Equation(s):
// \cpu|rf|qb[11]~134_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[11]~133_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[11]~132_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[11]~133_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[11]~130_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[11]~131_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[11]~133_combout  & ( (\cpu|rf|qb[11]~132_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|qb[11]~133_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[11]~130_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[11]~131_combout )) ) ) )

	.dataa(!\cpu|rf|qb[11]~132_combout ),
	.datab(!\cpu|rf|qb[11]~131_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|qb[11]~130_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[11]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~134 .extended_lut = "off";
defparam \cpu|rf|qb[11]~134 .lut_mask = 64'h03F3505003F35F5F;
defparam \cpu|rf|qb[11]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N39
cyclonev_lcell_comb \cpu|rf|qb[11]~128 (
// Equation(s):
// \cpu|rf|qb[11]~128_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[4][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[6][11]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[7][11]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[4][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # 
// (\cpu|rf|register[5][11]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[4][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[6][11]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[7][11]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[4][11]~q  & ( (\cpu|rf|register[5][11]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[7][11]~q ),
	.datab(!\cpu|rf|register[6][11]~q ),
	.datac(!\cpu|rf|register[5][11]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~128 .extended_lut = "off";
defparam \cpu|rf|qb[11]~128 .lut_mask = 64'h000F3355FF0F3355;
defparam \cpu|rf|qb[11]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[11]~129 (
// Equation(s):
// \cpu|rf|qb[11]~129_combout  = ( \cpu|rf|register[1][11]~q  & ( \cpu|rf|register[3][11]~q  & ( ((!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|qb[11]~128_combout )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[2][11]~q )))) # (\cpu|rf|qb[0]~4_combout ) ) ) ) # 
// ( !\cpu|rf|register[1][11]~q  & ( \cpu|rf|register[3][11]~q  & ( (!\cpu|rf|qb[0]~4_combout  & ((!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|qb[11]~128_combout )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[2][11]~q ))))) # (\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|qb[0]~5_combout )) ) ) ) # ( \cpu|rf|register[1][11]~q  & ( !\cpu|rf|register[3][11]~q  & ( (!\cpu|rf|qb[0]~4_combout  & ((!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|qb[11]~128_combout )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[2][11]~q ))))) 
// # (\cpu|rf|qb[0]~4_combout  & (!\cpu|rf|qb[0]~5_combout )) ) ) ) # ( !\cpu|rf|register[1][11]~q  & ( !\cpu|rf|register[3][11]~q  & ( (!\cpu|rf|qb[0]~4_combout  & ((!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|qb[11]~128_combout )) # (\cpu|rf|qb[0]~5_combout  & 
// ((\cpu|rf|register[2][11]~q ))))) ) ) )

	.dataa(!\cpu|rf|qb[0]~4_combout ),
	.datab(!\cpu|rf|qb[0]~5_combout ),
	.datac(!\cpu|rf|qb[11]~128_combout ),
	.datad(!\cpu|rf|register[2][11]~q ),
	.datae(!\cpu|rf|register[1][11]~q ),
	.dataf(!\cpu|rf|register[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~129 .extended_lut = "off";
defparam \cpu|rf|qb[11]~129 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|rf|qb[11]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N27
cyclonev_lcell_comb \cpu|rf|qb[11]~127 (
// Equation(s):
// \cpu|rf|qb[11]~127_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[13][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[15][11]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[13][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][11]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[14][11]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[13][11]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[15][11]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[13][11]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][11]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[14][11]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[15][11]~q ),
	.datac(!\cpu|rf|register[12][11]~q ),
	.datad(!\cpu|rf|register[14][11]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~127 .extended_lut = "off";
defparam \cpu|rf|qb[11]~127 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \cpu|rf|qb[11]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N57
cyclonev_lcell_comb \cpu|rf|qb[11]~135 (
// Equation(s):
// \cpu|rf|qb[11]~135_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[11]~127_combout  & ( \cpu|rf|qb[11]~134_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[11]~127_combout  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|qb[11]~129_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( !\cpu|rf|qb[11]~127_combout  & ( \cpu|rf|qb[11]~134_combout  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( !\cpu|rf|qb[11]~127_combout  & ( (\cpu|rf|qb[11]~129_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[11]~134_combout ),
	.datac(!\cpu|rf|qb[11]~129_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\cpu|rf|qb[11]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~135 .extended_lut = "off";
defparam \cpu|rf|qb[11]~135 .lut_mask = 64'h0F0033330FFF3333;
defparam \cpu|rf|qb[11]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N12
cyclonev_lcell_comb \cpu|rf|qb[11]~341 (
// Equation(s):
// \cpu|rf|qb[11]~341_combout  = ( \cpu|rf|qb[11]~135_combout  & ( (!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[11]~126_combout ))) ) ) # ( !\cpu|rf|qb[11]~135_combout  & ( (\cpu|rf|qb[11]~126_combout  & (!\cpu|rf|Equal1~0_combout  
// & !\cpu|rf|qb[0]~0_combout )) ) )

	.dataa(!\cpu|rf|qb[11]~126_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[11]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~341 .extended_lut = "off";
defparam \cpu|rf|qb[11]~341 .lut_mask = 64'h5000500050F050F0;
defparam \cpu|rf|qb[11]~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N15
cyclonev_lcell_comb \cpu|rf|qb[12]~120 (
// Equation(s):
// \cpu|rf|qb[12]~120_combout  = ( \cpu|rf|register[16][12]~q  & ( \cpu|rf|register[20][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][12]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][12]~q )))) ) ) ) # ( !\cpu|rf|register[16][12]~q  & ( \cpu|rf|register[20][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][12]~q 
//  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[28][12]~q )))) ) ) ) # ( 
// \cpu|rf|register[16][12]~q  & ( !\cpu|rf|register[20][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[24][12]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[28][12]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\cpu|rf|register[16][12]~q  & ( !\cpu|rf|register[20][12]~q  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][12]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][12]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[24][12]~q ),
	.datac(!\cpu|rf|register[28][12]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[16][12]~q ),
	.dataf(!\cpu|rf|register[20][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~120 .extended_lut = "off";
defparam \cpu|rf|qb[12]~120 .lut_mask = 64'h0027AA275527FF27;
defparam \cpu|rf|qb[12]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N9
cyclonev_lcell_comb \cpu|rf|qb[12]~121 (
// Equation(s):
// \cpu|rf|qb[12]~121_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[21][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[25][12]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[29][12]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[21][12]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # 
// (\cpu|rf|register[17][12]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[21][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[25][12]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[29][12]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[21][12]~q  & ( (\cpu|rf|register[17][12]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[17][12]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[25][12]~q ),
	.datad(!\cpu|rf|register[29][12]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~121 .extended_lut = "off";
defparam \cpu|rf|qb[12]~121 .lut_mask = 64'h44440C3F77770C3F;
defparam \cpu|rf|qb[12]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N33
cyclonev_lcell_comb \cpu|rf|qb[12]~122 (
// Equation(s):
// \cpu|rf|qb[12]~122_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[18][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[22][12]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[30][12]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[18][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # 
// (\cpu|rf|register[26][12]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[18][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[22][12]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[30][12]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[18][12]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|register[26][12]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[22][12]~q ),
	.datac(!\cpu|rf|register[26][12]~q ),
	.datad(!\cpu|rf|register[30][12]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[18][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~122 .extended_lut = "off";
defparam \cpu|rf|qb[12]~122 .lut_mask = 64'h05052277AFAF2277;
defparam \cpu|rf|qb[12]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N36
cyclonev_lcell_comb \cpu|rf|qb[12]~123 (
// Equation(s):
// \cpu|rf|qb[12]~123_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[27][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[31][12]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[27][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[23][12]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[27][12]~q  & ( (\cpu|rf|register[31][12]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[27][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[23][12]~q )) ) ) )

	.dataa(!\cpu|rf|register[31][12]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[23][12]~q ),
	.datad(!\cpu|rf|register[19][12]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[27][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~123 .extended_lut = "off";
defparam \cpu|rf|qb[12]~123 .lut_mask = 64'h03CF111103CFDDDD;
defparam \cpu|rf|qb[12]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N18
cyclonev_lcell_comb \cpu|rf|qb[12]~124 (
// Equation(s):
// \cpu|rf|qb[12]~124_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[12]~123_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[12]~121_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[12]~122_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[12]~120_combout  ) ) )

	.dataa(!\cpu|rf|qb[12]~120_combout ),
	.datab(!\cpu|rf|qb[12]~121_combout ),
	.datac(!\cpu|rf|qb[12]~122_combout ),
	.datad(!\cpu|rf|qb[12]~123_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~124 .extended_lut = "off";
defparam \cpu|rf|qb[12]~124 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|rf|qb[12]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N24
cyclonev_lcell_comb \cpu|rf|qb[12]~118 (
// Equation(s):
// \cpu|rf|qb[12]~118_combout  = ( \cpu|rf|register[5][12]~q  & ( \cpu|rf|register[7][12]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[6][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\cpu|rf|register[5][12]~q  & ( \cpu|rf|register[7][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][12]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \cpu|rf|register[5][12]~q  & ( !\cpu|rf|register[7][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] 
// & ((\cpu|rf|register[4][12]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][12]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) 
// ) # ( !\cpu|rf|register[5][12]~q  & ( !\cpu|rf|register[7][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][12]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][12]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[6][12]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|rf|register[4][12]~q ),
	.datae(!\cpu|rf|register[5][12]~q ),
	.dataf(!\cpu|rf|register[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~118 .extended_lut = "off";
defparam \cpu|rf|qb[12]~118 .lut_mask = 64'h02A252F207A757F7;
defparam \cpu|rf|qb[12]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N57
cyclonev_lcell_comb \cpu|rf|qb[12]~119 (
// Equation(s):
// \cpu|rf|qb[12]~119_combout  = ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|qb[12]~118_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][12]~q ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[3][12]~q )) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( 
// \cpu|rf|qb[12]~118_combout  & ( (!\cpu|rf|qb[0]~4_combout ) # (\cpu|rf|register[1][12]~q ) ) ) ) # ( \cpu|rf|qb[0]~5_combout  & ( !\cpu|rf|qb[12]~118_combout  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|register[2][12]~q ))) # (\cpu|rf|qb[0]~4_combout  & 
// (\cpu|rf|register[3][12]~q )) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( !\cpu|rf|qb[12]~118_combout  & ( (\cpu|rf|register[1][12]~q  & \cpu|rf|qb[0]~4_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][12]~q ),
	.datab(!\cpu|rf|register[1][12]~q ),
	.datac(!\cpu|rf|qb[0]~4_combout ),
	.datad(!\cpu|rf|register[2][12]~q ),
	.datae(!\cpu|rf|qb[0]~5_combout ),
	.dataf(!\cpu|rf|qb[12]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~119 .extended_lut = "off";
defparam \cpu|rf|qb[12]~119 .lut_mask = 64'h030305F5F3F305F5;
defparam \cpu|rf|qb[12]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N3
cyclonev_lcell_comb \cpu|rf|qb[12]~117 (
// Equation(s):
// \cpu|rf|qb[12]~117_combout  = ( \cpu|rf|register[14][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[13][12]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[15][12]~q ))) ) ) ) # ( !\cpu|rf|register[14][12]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[13][12]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[15][12]~q ))) ) ) ) # ( \cpu|rf|register[14][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[12][12]~q ) ) ) ) # ( !\cpu|rf|register[14][12]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|register[12][12]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[13][12]~q ),
	.datab(!\cpu|rf|register[12][12]~q ),
	.datac(!\cpu|rf|register[15][12]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\cpu|rf|register[14][12]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~117 .extended_lut = "off";
defparam \cpu|rf|qb[12]~117 .lut_mask = 64'h330033FF550F550F;
defparam \cpu|rf|qb[12]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N12
cyclonev_lcell_comb \cpu|rf|qb[12]~125 (
// Equation(s):
// \cpu|rf|qb[12]~125_combout  = ( \cpu|rf|qb[12]~117_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[12]~124_combout  ) ) ) # ( !\cpu|rf|qb[12]~117_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( 
// \cpu|rf|qb[12]~124_combout  ) ) ) # ( \cpu|rf|qb[12]~117_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (\cpu|rf|qb[12]~119_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\cpu|rf|qb[12]~117_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|qb[12]~119_combout ) ) ) )

	.dataa(!\cpu|rf|qb[12]~124_combout ),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|qb[12]~119_combout ),
	.datae(!\cpu|rf|qb[12]~117_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~125 .extended_lut = "off";
defparam \cpu|rf|qb[12]~125 .lut_mask = 64'h00F00FFF55555555;
defparam \cpu|rf|qb[12]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N27
cyclonev_lcell_comb \cpu|rf|qb[12]~342 (
// Equation(s):
// \cpu|rf|qb[12]~342_combout  = ( \cpu|rf|qb[12]~125_combout  & ( (!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[12]~116_combout ))) ) ) # ( !\cpu|rf|qb[12]~125_combout  & ( (\cpu|rf|qb[12]~116_combout  & (!\cpu|rf|qb[0]~0_combout  
// & !\cpu|rf|Equal1~0_combout )) ) )

	.dataa(!\cpu|rf|qb[12]~116_combout ),
	.datab(!\cpu|rf|qb[0]~0_combout ),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[12]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~342 .extended_lut = "off";
defparam \cpu|rf|qb[12]~342 .lut_mask = 64'h4040404070707070;
defparam \cpu|rf|qb[12]~342 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N54
cyclonev_lcell_comb \cpu|rf|qb[14]~344 (
// Equation(s):
// \cpu|rf|qb[14]~344_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[14]~115_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[14]~115_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[14]~106_combout ) ) ) 
// ) # ( !\cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|qb[14]~115_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[14]~106_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|rf|qb[14]~106_combout ),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\cpu|rf|qb[14]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[14]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~344 .extended_lut = "off";
defparam \cpu|rf|qb[14]~344 .lut_mask = 64'h00F0000000F0F0F0;
defparam \cpu|rf|qb[14]~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \cpu|rf|qb[19]~349 (
// Equation(s):
// \cpu|rf|qb[19]~349_combout  = ( \cpu|rf|qb[0]~0_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[19]~247_combout ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[19]~238_combout ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qb[19]~238_combout ),
	.datad(!\cpu|rf|qb[19]~247_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~349 .extended_lut = "off";
defparam \cpu|rf|qb[19]~349 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \cpu|rf|qb[19]~349 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
cyclonev_lcell_comb \cpu|rf|qb[20]~350 (
// Equation(s):
// \cpu|rf|qb[20]~350_combout  = (!\cpu|rf|Equal1~0_combout  & ((!\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[20]~227_combout ))) # (\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[20]~236_combout ))))

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(!\cpu|rf|qb[0]~0_combout ),
	.datac(!\cpu|rf|qb[20]~236_combout ),
	.datad(!\cpu|rf|qb[20]~227_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[20]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~350 .extended_lut = "off";
defparam \cpu|rf|qb[20]~350 .lut_mask = 64'h028A028A028A028A;
defparam \cpu|rf|qb[20]~350 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N15
cyclonev_lcell_comb \cpu|rf|qb[21]~351 (
// Equation(s):
// \cpu|rf|qb[21]~351_combout  = ( \cpu|rf|qb[21]~205_combout  & ( (!\cpu|rf|Equal1~0_combout  & ((!\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[21]~214_combout ))) ) ) # ( !\cpu|rf|qb[21]~205_combout  & ( (\cpu|rf|qb[21]~214_combout  & (\cpu|rf|qb[0]~0_combout  
// & !\cpu|rf|Equal1~0_combout )) ) )

	.dataa(!\cpu|rf|qb[21]~214_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qb[0]~0_combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[21]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~351 .extended_lut = "off";
defparam \cpu|rf|qb[21]~351 .lut_mask = 64'h05000500F500F500;
defparam \cpu|rf|qb[21]~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N15
cyclonev_lcell_comb \cpu|rf|qb[22]~352 (
// Equation(s):
// \cpu|rf|qb[22]~352_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[22]~216_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[22]~225_combout ) ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[22]~216_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) 
// ) # ( \cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|qb[22]~216_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[22]~225_combout ) ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[22]~225_combout ),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\cpu|rf|qb[22]~216_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~352 .extended_lut = "off";
defparam \cpu|rf|qb[22]~352 .lut_mask = 64'h000000AAAAAA00AA;
defparam \cpu|rf|qb[22]~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \cpu|rf|qb[23]~353 (
// Equation(s):
// \cpu|rf|qb[23]~353_combout  = ( \cpu|rf|qb[23]~284_combout  & ( \cpu|rf|qb[23]~382_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( !\cpu|rf|qb[23]~284_combout  & ( \cpu|rf|qb[23]~382_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( 
// \cpu|rf|qb[23]~284_combout  & ( !\cpu|rf|qb[23]~382_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|rf|qb[23]~284_combout ),
	.dataf(!\cpu|rf|qb[23]~382_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~353 .extended_lut = "off";
defparam \cpu|rf|qb[23]~353 .lut_mask = 64'h0000AAAAAAAAAAAA;
defparam \cpu|rf|qb[23]~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N57
cyclonev_lcell_comb \cpu|rf|qb[24]~354 (
// Equation(s):
// \cpu|rf|qb[24]~354_combout  = ( \cpu|rf|qb[24]~386_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) # ( !\cpu|rf|qb[24]~386_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[24]~275_combout ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[24]~275_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[24]~386_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~354 .extended_lut = "off";
defparam \cpu|rf|qb[24]~354 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \cpu|rf|qb[24]~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \cpu|rf|qb[25]~355 (
// Equation(s):
// \cpu|rf|qb[25]~355_combout  = ( \cpu|rf|qb[25]~394_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) # ( !\cpu|rf|qb[25]~394_combout  & ( !\cpu|rf|Equal1~0_combout  & ( \cpu|rf|qb[25]~257_combout  ) ) )

	.dataa(!\cpu|rf|qb[25]~257_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|rf|qb[25]~394_combout ),
	.dataf(!\cpu|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~355 .extended_lut = "off";
defparam \cpu|rf|qb[25]~355 .lut_mask = 64'h5555FFFF00000000;
defparam \cpu|rf|qb[25]~355 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \cpu|rf|qb[26]~356 (
// Equation(s):
// \cpu|rf|qb[26]~356_combout  = ( \cpu|rf|qb[26]~266_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) # ( !\cpu|rf|qb[26]~266_combout  & ( (\cpu|rf|qb[26]~390_combout  & !\cpu|rf|Equal1~0_combout ) ) )

	.dataa(!\cpu|rf|qb[26]~390_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qb[26]~266_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~356 .extended_lut = "off";
defparam \cpu|rf|qb[26]~356 .lut_mask = 64'h5050F0F05050F0F0;
defparam \cpu|rf|qb[26]~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \cpu|rf|qb[27]~357 (
// Equation(s):
// \cpu|rf|qb[27]~357_combout  = ( \cpu|rf|qb[27]~366_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) # ( !\cpu|rf|qb[27]~366_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[27]~320_combout ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qb[27]~320_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[27]~366_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[27]~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~357 .extended_lut = "off";
defparam \cpu|rf|qb[27]~357 .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \cpu|rf|qb[27]~357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N54
cyclonev_lcell_comb \cpu|rf|qb[28]~358 (
// Equation(s):
// \cpu|rf|qb[28]~358_combout  = ( !\cpu|rf|Equal1~0_combout  & ( (\cpu|rf|qb[28]~311_combout ) # (\cpu|rf|qb[28]~370_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[28]~370_combout ),
	.datac(gnd),
	.datad(!\cpu|rf|qb[28]~311_combout ),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~358 .extended_lut = "off";
defparam \cpu|rf|qb[28]~358 .lut_mask = 64'h33FF000033FF0000;
defparam \cpu|rf|qb[28]~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N21
cyclonev_lcell_comb \cpu|rf|qb[29]~359 (
// Equation(s):
// \cpu|rf|qb[29]~359_combout  = ( \cpu|rf|qb[29]~374_combout  & ( \cpu|rf|qb[29]~302_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( !\cpu|rf|qb[29]~374_combout  & ( \cpu|rf|qb[29]~302_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( 
// \cpu|rf|qb[29]~374_combout  & ( !\cpu|rf|qb[29]~302_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(!\cpu|rf|qb[29]~374_combout ),
	.dataf(!\cpu|rf|qb[29]~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~359 .extended_lut = "off";
defparam \cpu|rf|qb[29]~359 .lut_mask = 64'h0000FF00FF00FF00;
defparam \cpu|rf|qb[29]~359 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N54
cyclonev_lcell_comb \cpu|rf|qb[30]~360 (
// Equation(s):
// \cpu|rf|qb[30]~360_combout  = ( \cpu|rf|qb[30]~293_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) # ( !\cpu|rf|qb[30]~293_combout  & ( (\cpu|rf|qb[30]~378_combout  & !\cpu|rf|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[30]~378_combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[30]~293_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[30]~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~360 .extended_lut = "off";
defparam \cpu|rf|qb[30]~360 .lut_mask = 64'h0F000F00FF00FF00;
defparam \cpu|rf|qb[30]~360 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N48
cyclonev_lcell_comb \cpu|rf|qb[31]~361 (
// Equation(s):
// \cpu|rf|qb[31]~361_combout  = ( \cpu|rf|qb[0]~0_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[31]~204_combout ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[31]~195_combout ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qb[31]~195_combout ),
	.datad(!\cpu|rf|qb[31]~204_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~361 .extended_lut = "off";
defparam \cpu|rf|qb[31]~361 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \cpu|rf|qb[31]~361 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dmem|write_datamem_enable~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\dmem|dmem_clk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|rf|qb[31]~361_combout ,\cpu|rf|qb[30]~360_combout ,\cpu|rf|qb[29]~359_combout ,\cpu|rf|qb[28]~358_combout ,\cpu|rf|qb[27]~357_combout ,\cpu|rf|qb[26]~356_combout ,\cpu|rf|qb[25]~355_combout ,\cpu|rf|qb[24]~354_combout ,\cpu|rf|qb[23]~353_combout ,
\cpu|rf|qb[22]~352_combout ,\cpu|rf|qb[21]~351_combout ,\cpu|rf|qb[20]~350_combout ,\cpu|rf|qb[19]~349_combout ,\cpu|rf|qb[14]~344_combout ,\cpu|rf|qb[12]~342_combout ,\cpu|rf|qb[11]~341_combout ,\cpu|rf|qb[10]~340_combout ,\cpu|rf|qb[9]~339_combout ,
\cpu|rf|qb[8]~338_combout ,\cpu|rf|qb[7]~337_combout }),
	.portaaddr({\cpu|al_unit|Mux25~3_combout ,\cpu|al_unit|Mux26~3_combout ,\cpu|al_unit|Mux27~3_combout ,\cpu|al_unit|Mux28~4_combout ,\cpu|al_unit|Mux29~7_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|dram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .init_file = "C:/Users/YongMao/Desktop/test/source/sc_datamem.mif";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_m1p1:auto_generated|ALTSYNCRAM";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 20;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 20;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000020000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N45
cyclonev_lcell_comb \cpu|cu|i_jr~1 (
// Equation(s):
// \cpu|cu|i_jr~1_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [3] & (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & !\imem|irom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|i_jr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|i_jr~1 .extended_lut = "off";
defparam \cpu|cu|i_jr~1 .lut_mask = 64'h3000300030003000;
defparam \cpu|cu|i_jr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N36
cyclonev_lcell_comb \cpu|cu|pcsource[1]~2 (
// Equation(s):
// \cpu|cu|pcsource[1]~2_combout  = ( \cpu|cu|comb~7_combout  & ( \cpu|cu|comb~0_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [31]) # ((\cpu|cu|comb~1_combout  & (\cpu|cu|i_jr~1_combout  & \cpu|cu|i_jr~0_combout ))) ) ) ) # ( 
// !\cpu|cu|comb~7_combout  & ( \cpu|cu|comb~0_combout  & ( (\cpu|cu|comb~1_combout  & (\cpu|cu|i_jr~1_combout  & \cpu|cu|i_jr~0_combout )) ) ) ) # ( \cpu|cu|comb~7_combout  & ( !\cpu|cu|comb~0_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a 
// [31] ) ) )

	.dataa(!\cpu|cu|comb~1_combout ),
	.datab(!\cpu|cu|i_jr~1_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\cpu|cu|i_jr~0_combout ),
	.datae(!\cpu|cu|comb~7_combout ),
	.dataf(!\cpu|cu|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|pcsource[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|pcsource[1]~2 .extended_lut = "off";
defparam \cpu|cu|pcsource[1]~2 .lut_mask = 64'h0000F0F00011F0F1;
defparam \cpu|cu|pcsource[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N18
cyclonev_lcell_comb \cpu|Add1~65 (
// Equation(s):
// \cpu|Add1~65_sumout  = SUM(( \imem|irom|altsyncram_component|auto_generated|q_a [6] ) + ( \cpu|Add0~61_sumout  ) + ( \cpu|Add1~22  ))
// \cpu|Add1~66  = CARRY(( \imem|irom|altsyncram_component|auto_generated|q_a [6] ) + ( \cpu|Add0~61_sumout  ) + ( \cpu|Add1~22  ))

	.dataa(gnd),
	.datab(!\cpu|Add0~61_sumout ),
	.datac(gnd),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~65_sumout ),
	.cout(\cpu|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~65 .extended_lut = "off";
defparam \cpu|Add1~65 .lut_mask = 64'h0000CCCC000000FF;
defparam \cpu|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N54
cyclonev_lcell_comb \cpu|nextpc|Mux23~0 (
// Equation(s):
// \cpu|nextpc|Mux23~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~61_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~65_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[8]~345_combout  & (!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [6]))))) ) )

	.dataa(!\cpu|Add1~65_sumout ),
	.datab(!\cpu|rf|qa[8]~345_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~61_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux23~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux23~0 .lut_mask = 64'h0F0F3030555500FF;
defparam \cpu|nextpc|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N51
cyclonev_lcell_comb \cpu|ip|q[8]~16 (
// Equation(s):
// \cpu|ip|q[8]~16_combout  = !\cpu|nextpc|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|nextpc|Mux23~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[8]~16 .extended_lut = "off";
defparam \cpu|ip|q[8]~16 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \cpu|ip|q[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N53
dffeas \cpu|ip|q[8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[8]~16_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[8] .is_wysiwyg = "true";
defparam \cpu|ip|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N18
cyclonev_lcell_comb \cpu|Add0~61 (
// Equation(s):
// \cpu|Add0~61_sumout  = SUM(( !\cpu|ip|q [8] ) + ( GND ) + ( \cpu|Add0~66  ))
// \cpu|Add0~62  = CARRY(( !\cpu|ip|q [8] ) + ( GND ) + ( \cpu|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|ip|q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~61_sumout ),
	.cout(\cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~61 .extended_lut = "off";
defparam \cpu|Add0~61 .lut_mask = 64'h0000FFFF0000FF00;
defparam \cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N21
cyclonev_lcell_comb \cpu|Add1~57 (
// Equation(s):
// \cpu|Add1~57_sumout  = SUM(( \cpu|Add0~53_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [7] ) + ( \cpu|Add1~66  ))
// \cpu|Add1~58  = CARRY(( \cpu|Add0~53_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [7] ) + ( \cpu|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\cpu|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~57_sumout ),
	.cout(\cpu|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~57 .extended_lut = "off";
defparam \cpu|Add1~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N24
cyclonev_lcell_comb \cpu|nextpc|Mux22~0 (
// Equation(s):
// \cpu|nextpc|Mux22~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add0~53_sumout )) # (\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add1~57_sumout ))))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((\cpu|rf|qa[9]~343_combout  & !\cpu|rf|Equal0~0_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\cpu|rf|qa[9]~343_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|Add1~57_sumout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux22~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux22~0 .lut_mask = 64'h0F0F303000FF5555;
defparam \cpu|nextpc|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N21
cyclonev_lcell_comb \cpu|ip|q[9]~14 (
// Equation(s):
// \cpu|ip|q[9]~14_combout  = ( !\cpu|nextpc|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[9]~14 .extended_lut = "off";
defparam \cpu|ip|q[9]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y23_N22
dffeas \cpu|ip|q[9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[9]~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[9] .is_wysiwyg = "true";
defparam \cpu|ip|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N21
cyclonev_lcell_comb \cpu|Add0~53 (
// Equation(s):
// \cpu|Add0~53_sumout  = SUM(( !\cpu|ip|q [9] ) + ( GND ) + ( \cpu|Add0~62  ))
// \cpu|Add0~54  = CARRY(( !\cpu|ip|q [9] ) + ( GND ) + ( \cpu|Add0~62  ))

	.dataa(!\cpu|ip|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~53_sumout ),
	.cout(\cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~53 .extended_lut = "off";
defparam \cpu|Add0~53 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N24
cyclonev_lcell_comb \cpu|Add1~61 (
// Equation(s):
// \cpu|Add1~61_sumout  = SUM(( \cpu|Add0~57_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [8] ) + ( \cpu|Add1~58  ))
// \cpu|Add1~62  = CARRY(( \cpu|Add0~57_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [8] ) + ( \cpu|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\cpu|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~61_sumout ),
	.cout(\cpu|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~61 .extended_lut = "off";
defparam \cpu|Add1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N36
cyclonev_lcell_comb \cpu|nextpc|Mux21~0 (
// Equation(s):
// \cpu|nextpc|Mux21~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~57_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~61_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[10]~344_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [8]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\cpu|Add1~61_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[10]~344_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux21~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux21~0 .lut_mask = 64'h0F0F00F033335555;
defparam \cpu|nextpc|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N48
cyclonev_lcell_comb \cpu|ip|q[10]~15 (
// Equation(s):
// \cpu|ip|q[10]~15_combout  = ( !\cpu|nextpc|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[10]~15 .extended_lut = "off";
defparam \cpu|ip|q[10]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N49
dffeas \cpu|ip|q[10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[10]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[10] .is_wysiwyg = "true";
defparam \cpu|ip|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N24
cyclonev_lcell_comb \cpu|Add0~57 (
// Equation(s):
// \cpu|Add0~57_sumout  = SUM(( !\cpu|ip|q [10] ) + ( GND ) + ( \cpu|Add0~54  ))
// \cpu|Add0~58  = CARRY(( !\cpu|ip|q [10] ) + ( GND ) + ( \cpu|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|ip|q [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~57_sumout ),
	.cout(\cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~57 .extended_lut = "off";
defparam \cpu|Add0~57 .lut_mask = 64'h0000FFFF0000FF00;
defparam \cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N27
cyclonev_lcell_comb \cpu|Add1~53 (
// Equation(s):
// \cpu|Add1~53_sumout  = SUM(( \cpu|Add0~49_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [9] ) + ( \cpu|Add1~62  ))
// \cpu|Add1~54  = CARRY(( \cpu|Add0~49_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [9] ) + ( \cpu|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\cpu|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~53_sumout ),
	.cout(\cpu|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~53 .extended_lut = "off";
defparam \cpu|Add1~53 .lut_mask = 64'h0000FF00000000FF;
defparam \cpu|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N30
cyclonev_lcell_comb \cpu|nextpc|Mux20~0 (
// Equation(s):
// \cpu|nextpc|Mux20~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~49_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~53_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[11]~342_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [9]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\cpu|Add1~53_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[11]~342_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux20~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux20~0 .lut_mask = 64'h0F0F00F033335555;
defparam \cpu|nextpc|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N42
cyclonev_lcell_comb \cpu|ip|q[11]~13 (
// Equation(s):
// \cpu|ip|q[11]~13_combout  = ( !\cpu|nextpc|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[11]~13 .extended_lut = "off";
defparam \cpu|ip|q[11]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N43
dffeas \cpu|ip|q[11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[11]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[11] .is_wysiwyg = "true";
defparam \cpu|ip|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N27
cyclonev_lcell_comb \cpu|Add0~49 (
// Equation(s):
// \cpu|Add0~49_sumout  = SUM(( !\cpu|ip|q [11] ) + ( GND ) + ( \cpu|Add0~58  ))
// \cpu|Add0~50  = CARRY(( !\cpu|ip|q [11] ) + ( GND ) + ( \cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~49_sumout ),
	.cout(\cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~49 .extended_lut = "off";
defparam \cpu|Add0~49 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \cpu|Add1~49 (
// Equation(s):
// \cpu|Add1~49_sumout  = SUM(( \cpu|Add0~45_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [10] ) + ( \cpu|Add1~54  ))
// \cpu|Add1~50  = CARRY(( \cpu|Add0~45_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [10] ) + ( \cpu|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\cpu|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~49_sumout ),
	.cout(\cpu|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~49 .extended_lut = "off";
defparam \cpu|Add1~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N12
cyclonev_lcell_comb \cpu|nextpc|Mux19~0 (
// Equation(s):
// \cpu|nextpc|Mux19~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~45_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~49_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[12]~341_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!\cpu|Add1~49_sumout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[12]~341_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux19~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux19~0 .lut_mask = 64'h0F0F00F055553333;
defparam \cpu|nextpc|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N42
cyclonev_lcell_comb \cpu|ip|q[12]~12 (
// Equation(s):
// \cpu|ip|q[12]~12_combout  = ( !\cpu|nextpc|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[12]~12 .extended_lut = "off";
defparam \cpu|ip|q[12]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y23_N43
dffeas \cpu|ip|q[12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[12]~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[12] .is_wysiwyg = "true";
defparam \cpu|ip|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N30
cyclonev_lcell_comb \cpu|Add0~45 (
// Equation(s):
// \cpu|Add0~45_sumout  = SUM(( !\cpu|ip|q [12] ) + ( GND ) + ( \cpu|Add0~50  ))
// \cpu|Add0~46  = CARRY(( !\cpu|ip|q [12] ) + ( GND ) + ( \cpu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|ip|q [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~45_sumout ),
	.cout(\cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~45 .extended_lut = "off";
defparam \cpu|Add0~45 .lut_mask = 64'h0000FFFF0000FF00;
defparam \cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N3
cyclonev_lcell_comb \cpu|Add1~41 (
// Equation(s):
// \cpu|Add1~41_sumout  = SUM(( \cpu|Add0~37_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [11] ) + ( \cpu|Add1~50  ))
// \cpu|Add1~42  = CARRY(( \cpu|Add0~37_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [11] ) + ( \cpu|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\cpu|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~41_sumout ),
	.cout(\cpu|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~41 .extended_lut = "off";
defparam \cpu|Add1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N0
cyclonev_lcell_comb \cpu|nextpc|Mux18~0 (
// Equation(s):
// \cpu|nextpc|Mux18~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~37_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~41_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[13]~339_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\cpu|Add1~41_sumout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[13]~339_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux18~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux18~0 .lut_mask = 64'h0F0F00F055553333;
defparam \cpu|nextpc|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N48
cyclonev_lcell_comb \cpu|ip|q[13]~10 (
// Equation(s):
// \cpu|ip|q[13]~10_combout  = ( !\cpu|nextpc|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[13]~10 .extended_lut = "off";
defparam \cpu|ip|q[13]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y23_N49
dffeas \cpu|ip|q[13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[13]~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[13] .is_wysiwyg = "true";
defparam \cpu|ip|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N33
cyclonev_lcell_comb \cpu|Add0~37 (
// Equation(s):
// \cpu|Add0~37_sumout  = SUM(( !\cpu|ip|q [13] ) + ( GND ) + ( \cpu|Add0~46  ))
// \cpu|Add0~38  = CARRY(( !\cpu|ip|q [13] ) + ( GND ) + ( \cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~37_sumout ),
	.cout(\cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~37 .extended_lut = "off";
defparam \cpu|Add0~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N6
cyclonev_lcell_comb \cpu|Add1~45 (
// Equation(s):
// \cpu|Add1~45_sumout  = SUM(( \cpu|Add0~41_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [12] ) + ( \cpu|Add1~42  ))
// \cpu|Add1~46  = CARRY(( \cpu|Add0~41_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [12] ) + ( \cpu|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\cpu|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~45_sumout ),
	.cout(\cpu|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~45 .extended_lut = "off";
defparam \cpu|Add1~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N54
cyclonev_lcell_comb \cpu|nextpc|Mux17~0 (
// Equation(s):
// \cpu|nextpc|Mux17~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add0~41_sumout )) # (\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add1~45_sumout ))))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[14]~340_combout  & ((!\cpu|rf|Equal0~0_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [12]))))) ) )

	.dataa(!\cpu|rf|qa[14]~340_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|Add1~45_sumout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux17~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux17~0 .lut_mask = 64'h0F0F505000FF3333;
defparam \cpu|nextpc|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N39
cyclonev_lcell_comb \cpu|ip|q[14]~11 (
// Equation(s):
// \cpu|ip|q[14]~11_combout  = ( !\cpu|nextpc|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[14]~11 .extended_lut = "off";
defparam \cpu|ip|q[14]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y23_N40
dffeas \cpu|ip|q[14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[14]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[14] .is_wysiwyg = "true";
defparam \cpu|ip|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N36
cyclonev_lcell_comb \cpu|Add0~41 (
// Equation(s):
// \cpu|Add0~41_sumout  = SUM(( !\cpu|ip|q [14] ) + ( GND ) + ( \cpu|Add0~38  ))
// \cpu|Add0~42  = CARRY(( !\cpu|ip|q [14] ) + ( GND ) + ( \cpu|Add0~38  ))

	.dataa(gnd),
	.datab(!\cpu|ip|q [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~41_sumout ),
	.cout(\cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~41 .extended_lut = "off";
defparam \cpu|Add0~41 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N9
cyclonev_lcell_comb \cpu|Add1~25 (
// Equation(s):
// \cpu|Add1~25_sumout  = SUM(( \imem|irom|altsyncram_component|auto_generated|q_a [13] ) + ( \cpu|Add0~21_sumout  ) + ( \cpu|Add1~46  ))
// \cpu|Add1~26  = CARRY(( \imem|irom|altsyncram_component|auto_generated|q_a [13] ) + ( \cpu|Add0~21_sumout  ) + ( \cpu|Add1~46  ))

	.dataa(!\cpu|Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~25_sumout ),
	.cout(\cpu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~25 .extended_lut = "off";
defparam \cpu|Add1~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \cpu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N18
cyclonev_lcell_comb \cpu|nextpc|Mux16~0 (
// Equation(s):
// \cpu|nextpc|Mux16~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~21_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~25_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[15]~324_combout  & (!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [13]))))) ) )

	.dataa(!\cpu|Add1~25_sumout ),
	.datab(!\cpu|rf|qa[15]~324_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux16~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux16~0 .lut_mask = 64'h0F0F3030555500FF;
defparam \cpu|nextpc|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N30
cyclonev_lcell_comb \cpu|ip|q[15]~6 (
// Equation(s):
// \cpu|ip|q[15]~6_combout  = ( !\cpu|nextpc|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[15]~6 .extended_lut = "off";
defparam \cpu|ip|q[15]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N31
dffeas \cpu|ip|q[15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[15]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[15] .is_wysiwyg = "true";
defparam \cpu|ip|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N39
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( !\cpu|ip|q [15] ) + ( GND ) + ( \cpu|Add0~42  ))
// \cpu|Add0~22  = CARRY(( !\cpu|ip|q [15] ) + ( GND ) + ( \cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N12
cyclonev_lcell_comb \cpu|Add1~33 (
// Equation(s):
// \cpu|Add1~33_sumout  = SUM(( \cpu|Add0~29_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [14] ) + ( \cpu|Add1~26  ))
// \cpu|Add1~34  = CARRY(( \cpu|Add0~29_sumout  ) + ( \imem|irom|altsyncram_component|auto_generated|q_a [14] ) + ( \cpu|Add1~26  ))

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\cpu|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~33_sumout ),
	.cout(\cpu|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~33 .extended_lut = "off";
defparam \cpu|Add1~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \cpu|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \cpu|nextpc|Mux15~0 (
// Equation(s):
// \cpu|nextpc|Mux15~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~29_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~33_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[16]~325_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\cpu|Add1~33_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[16]~325_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux15~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux15~0 .lut_mask = 64'h0F0F00F033335555;
defparam \cpu|nextpc|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N6
cyclonev_lcell_comb \cpu|ip|q[16]~8 (
// Equation(s):
// \cpu|ip|q[16]~8_combout  = ( !\cpu|nextpc|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[16]~8 .extended_lut = "off";
defparam \cpu|ip|q[16]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N7
dffeas \cpu|ip|q[16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[16]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[16] .is_wysiwyg = "true";
defparam \cpu|ip|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N42
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( !\cpu|ip|q [16] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~30  = CARRY(( !\cpu|ip|q [16] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N15
cyclonev_lcell_comb \cpu|Add1~29 (
// Equation(s):
// \cpu|Add1~29_sumout  = SUM(( \imem|irom|altsyncram_component|auto_generated|q_a [15] ) + ( \cpu|Add0~25_sumout  ) + ( \cpu|Add1~34  ))
// \cpu|Add1~30  = CARRY(( \imem|irom|altsyncram_component|auto_generated|q_a [15] ) + ( \cpu|Add0~25_sumout  ) + ( \cpu|Add1~34  ))

	.dataa(!\cpu|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~29_sumout ),
	.cout(\cpu|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~29 .extended_lut = "off";
defparam \cpu|Add1~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \cpu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \cpu|nextpc|Mux14~0 (
// Equation(s):
// \cpu|nextpc|Mux14~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~25_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~29_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[17]~337_combout  & (!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [15]))))) ) )

	.dataa(!\cpu|rf|qa[17]~337_combout ),
	.datab(!\cpu|Add1~29_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux14~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux14~0 .lut_mask = 64'h0F0F5050333300FF;
defparam \cpu|nextpc|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N3
cyclonev_lcell_comb \cpu|ip|q[17]~7 (
// Equation(s):
// \cpu|ip|q[17]~7_combout  = ( !\cpu|nextpc|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[17]~7 .extended_lut = "off";
defparam \cpu|ip|q[17]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N5
dffeas \cpu|ip|q[17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[17]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[17] .is_wysiwyg = "true";
defparam \cpu|ip|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N45
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( !\cpu|ip|q [17] ) + ( GND ) + ( \cpu|Add0~30  ))
// \cpu|Add0~26  = CARRY(( !\cpu|ip|q [17] ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|ip|q [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N18
cyclonev_lcell_comb \cpu|Add1~37 (
// Equation(s):
// \cpu|Add1~37_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~33_sumout  ) + ( \cpu|Add1~30  ))
// \cpu|Add1~38  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~33_sumout  ) + ( \cpu|Add1~30  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~33_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~37_sumout ),
	.cout(\cpu|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~37 .extended_lut = "off";
defparam \cpu|Add1~37 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N27
cyclonev_lcell_comb \cpu|rf|qa[18]~284 (
// Equation(s):
// \cpu|rf|qa[18]~284_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][18]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[14][18]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][18]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][18]~q  ) ) )

	.dataa(!\cpu|rf|register[15][18]~q ),
	.datab(!\cpu|rf|register[14][18]~q ),
	.datac(!\cpu|rf|register[13][18]~q ),
	.datad(!\cpu|rf|register[12][18]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~284 .extended_lut = "off";
defparam \cpu|rf|qa[18]~284 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|rf|qa[18]~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N3
cyclonev_lcell_comb \cpu|rf|qa[18]~289 (
// Equation(s):
// \cpu|rf|qa[18]~289_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[30][18]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[22][18]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[26][18]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[18][18]~q  ) ) )

	.dataa(!\cpu|rf|register[30][18]~q ),
	.datab(!\cpu|rf|register[26][18]~q ),
	.datac(!\cpu|rf|register[22][18]~q ),
	.datad(!\cpu|rf|register[18][18]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~289 .extended_lut = "off";
defparam \cpu|rf|qa[18]~289 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|rf|qa[18]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y30_N51
cyclonev_lcell_comb \cpu|rf|qa[18]~288 (
// Equation(s):
// \cpu|rf|qa[18]~288_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[29][18]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[25][18]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[21][18]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[29][18]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[21][18]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[25][18]~q ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[29][18]~q ),
	.datac(!\cpu|rf|register[17][18]~q ),
	.datad(!\cpu|rf|register[25][18]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[21][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~288 .extended_lut = "off";
defparam \cpu|rf|qa[18]~288 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \cpu|rf|qa[18]~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y29_N24
cyclonev_lcell_comb \cpu|rf|qa[18]~287 (
// Equation(s):
// \cpu|rf|qa[18]~287_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][18]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[24][18]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[20][18]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][18]~q  ) ) )

	.dataa(!\cpu|rf|register[20][18]~q ),
	.datab(!\cpu|rf|register[28][18]~q ),
	.datac(!\cpu|rf|register[16][18]~q ),
	.datad(!\cpu|rf|register[24][18]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~287 .extended_lut = "off";
defparam \cpu|rf|qa[18]~287 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|rf|qa[18]~287 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N42
cyclonev_lcell_comb \cpu|rf|qa[18]~290 (
// Equation(s):
// \cpu|rf|qa[18]~290_combout  = ( \cpu|rf|register[31][18]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\cpu|rf|register[23][18]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\cpu|rf|register[31][18]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[23][18]~q ) ) ) ) # ( \cpu|rf|register[31][18]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[27][18]~q ))) ) ) ) # ( !\cpu|rf|register[31][18]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[27][18]~q ))) ) ) )

	.dataa(!\cpu|rf|register[19][18]~q ),
	.datab(!\cpu|rf|register[27][18]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|register[23][18]~q ),
	.datae(!\cpu|rf|register[31][18]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~290 .extended_lut = "off";
defparam \cpu|rf|qa[18]~290 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|rf|qa[18]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N57
cyclonev_lcell_comb \cpu|rf|qa[18]~291 (
// Equation(s):
// \cpu|rf|qa[18]~291_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[18]~290_combout  & ( (\cpu|rf|qa[18]~288_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[18]~290_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[18]~287_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[18]~289_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[18]~290_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|qa[18]~288_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[18]~290_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[18]~287_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[18]~289_combout )) ) ) )

	.dataa(!\cpu|rf|qa[18]~289_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|qa[18]~288_combout ),
	.datad(!\cpu|rf|qa[18]~287_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|qa[18]~290_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~291 .extended_lut = "off";
defparam \cpu|rf|qa[18]~291 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \cpu|rf|qa[18]~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N3
cyclonev_lcell_comb \cpu|rf|qa[18]~285 (
// Equation(s):
// \cpu|rf|qa[18]~285_combout  = ( \cpu|rf|register[6][18]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[5][18]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[7][18]~q ))) ) ) ) # ( !\cpu|rf|register[6][18]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[5][18]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[7][18]~q ))) ) ) ) # ( \cpu|rf|register[6][18]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[4][18]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|register[6][18]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[4][18]~q ) ) ) )

	.dataa(!\cpu|rf|register[5][18]~q ),
	.datab(!\cpu|rf|register[7][18]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|register[4][18]~q ),
	.datae(!\cpu|rf|register[6][18]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~285 .extended_lut = "off";
defparam \cpu|rf|qa[18]~285 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu|rf|qa[18]~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N9
cyclonev_lcell_comb \cpu|rf|qa[18]~286 (
// Equation(s):
// \cpu|rf|qa[18]~286_combout  = ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[18]~285_combout  & ( (!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][18]~q ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][18]~q )) ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & 
// ( \cpu|rf|qa[18]~285_combout  & ( (!\cpu|rf|qa[28]~5_combout ) # (\cpu|rf|register[2][18]~q ) ) ) ) # ( \cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|qa[18]~285_combout  & ( (!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|register[1][18]~q ))) # 
// (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[3][18]~q )) ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|qa[18]~285_combout  & ( (\cpu|rf|register[2][18]~q  & \cpu|rf|qa[28]~5_combout ) ) ) )

	.dataa(!\cpu|rf|register[2][18]~q ),
	.datab(!\cpu|rf|register[3][18]~q ),
	.datac(!\cpu|rf|register[1][18]~q ),
	.datad(!\cpu|rf|qa[28]~5_combout ),
	.datae(!\cpu|rf|qa[28]~4_combout ),
	.dataf(!\cpu|rf|qa[18]~285_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~286 .extended_lut = "off";
defparam \cpu|rf|qa[18]~286 .lut_mask = 64'h00550F33FF550F33;
defparam \cpu|rf|qa[18]~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N24
cyclonev_lcell_comb \cpu|rf|qa[18]~292 (
// Equation(s):
// \cpu|rf|qa[18]~292_combout  = ( \cpu|rf|qa[18]~291_combout  & ( \cpu|rf|qa[18]~286_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[18]~284_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) 
// # ( !\cpu|rf|qa[18]~291_combout  & ( \cpu|rf|qa[18]~286_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[18]~284_combout ))) ) ) ) # ( 
// \cpu|rf|qa[18]~291_combout  & ( !\cpu|rf|qa[18]~286_combout  & ( ((\cpu|rf|qa[18]~284_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\cpu|rf|qa[18]~291_combout  & 
// ( !\cpu|rf|qa[18]~286_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[18]~284_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [24])) ) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\cpu|rf|qa[18]~284_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\cpu|rf|qa[18]~291_combout ),
	.dataf(!\cpu|rf|qa[18]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~292 .extended_lut = "off";
defparam \cpu|rf|qa[18]~292 .lut_mask = 64'h000C333FCC0CFF3F;
defparam \cpu|rf|qa[18]~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \cpu|rf|qa[18]~338 (
// Equation(s):
// \cpu|rf|qa[18]~338_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[18]~292_combout  & ( \cpu|rf|qa[18]~283_combout  ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[18]~292_combout  ) ) # ( \cpu|rf|qa[28]~0_combout  & ( 
// !\cpu|rf|qa[18]~292_combout  & ( \cpu|rf|qa[18]~283_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[18]~283_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|rf|qa[18]~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~338 .extended_lut = "off";
defparam \cpu|rf|qa[18]~338 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|rf|qa[18]~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N48
cyclonev_lcell_comb \cpu|nextpc|Mux13~0 (
// Equation(s):
// \cpu|nextpc|Mux13~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~33_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~37_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[18]~338_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\cpu|Add1~37_sumout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[18]~338_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux13~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux13~0 .lut_mask = 64'h0F0F00F055553333;
defparam \cpu|nextpc|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N9
cyclonev_lcell_comb \cpu|ip|q[18]~9 (
// Equation(s):
// \cpu|ip|q[18]~9_combout  = ( !\cpu|nextpc|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[18]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[18]~9 .extended_lut = "off";
defparam \cpu|ip|q[18]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[18]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N10
dffeas \cpu|ip|q[18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[18]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[18] .is_wysiwyg = "true";
defparam \cpu|ip|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N48
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( !\cpu|ip|q [18] ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~34  = CARRY(( !\cpu|ip|q [18] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N21
cyclonev_lcell_comb \cpu|Add1~69 (
// Equation(s):
// \cpu|Add1~69_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~69_sumout  ) + ( \cpu|Add1~38  ))
// \cpu|Add1~70  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~69_sumout  ) + ( \cpu|Add1~38  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~69_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~69_sumout ),
	.cout(\cpu|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~69 .extended_lut = "off";
defparam \cpu|Add1~69 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N39
cyclonev_lcell_comb \cpu|rf|qa[19]~346 (
// Equation(s):
// \cpu|rf|qa[19]~346_combout  = ( \cpu|rf|qa[19]~62_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[19]~53_combout ) ) ) # ( !\cpu|rf|qa[19]~62_combout  & ( (\cpu|rf|qa[19]~53_combout  & \cpu|rf|qa[28]~0_combout ) ) )

	.dataa(!\cpu|rf|qa[19]~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[19]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[19]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~346 .extended_lut = "off";
defparam \cpu|rf|qa[19]~346 .lut_mask = 64'h00550055FF55FF55;
defparam \cpu|rf|qa[19]~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N12
cyclonev_lcell_comb \cpu|nextpc|Mux12~0 (
// Equation(s):
// \cpu|nextpc|Mux12~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~69_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~69_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[19]~346_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [17]))) ) )

	.dataa(!\cpu|Add1~69_sumout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[19]~346_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux12~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux12~0 .lut_mask = 64'h0F0F00F055553333;
defparam \cpu|nextpc|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N42
cyclonev_lcell_comb \cpu|ip|q[19]~17 (
// Equation(s):
// \cpu|ip|q[19]~17_combout  = ( !\cpu|nextpc|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[19]~17 .extended_lut = "off";
defparam \cpu|ip|q[19]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N43
dffeas \cpu|ip|q[19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[19]~17_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[19] .is_wysiwyg = "true";
defparam \cpu|ip|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N51
cyclonev_lcell_comb \cpu|Add0~69 (
// Equation(s):
// \cpu|Add0~69_sumout  = SUM(( !\cpu|ip|q [19] ) + ( GND ) + ( \cpu|Add0~34  ))
// \cpu|Add0~70  = CARRY(( !\cpu|ip|q [19] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~69_sumout ),
	.cout(\cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~69 .extended_lut = "off";
defparam \cpu|Add0~69 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \cpu|Add1~73 (
// Equation(s):
// \cpu|Add1~73_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~73_sumout  ) + ( \cpu|Add1~70  ))
// \cpu|Add1~74  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~73_sumout  ) + ( \cpu|Add1~70  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~73_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~73_sumout ),
	.cout(\cpu|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~73 .extended_lut = "off";
defparam \cpu|Add1~73 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N30
cyclonev_lcell_comb \cpu|nextpc|Mux11~0 (
// Equation(s):
// \cpu|nextpc|Mux11~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~73_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~73_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[20]~347_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [18]))) ) )

	.dataa(!\cpu|Add1~73_sumout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[20]~347_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~73_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux11~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux11~0 .lut_mask = 64'h0F0F00F055553333;
defparam \cpu|nextpc|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N18
cyclonev_lcell_comb \cpu|ip|q[20]~18 (
// Equation(s):
// \cpu|ip|q[20]~18_combout  = ( !\cpu|nextpc|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[20]~18 .extended_lut = "off";
defparam \cpu|ip|q[20]~18 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y23_N19
dffeas \cpu|ip|q[20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[20]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[20] .is_wysiwyg = "true";
defparam \cpu|ip|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N54
cyclonev_lcell_comb \cpu|Add0~73 (
// Equation(s):
// \cpu|Add0~73_sumout  = SUM(( !\cpu|ip|q [20] ) + ( GND ) + ( \cpu|Add0~70  ))
// \cpu|Add0~74  = CARRY(( !\cpu|ip|q [20] ) + ( GND ) + ( \cpu|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~73_sumout ),
	.cout(\cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~73 .extended_lut = "off";
defparam \cpu|Add0~73 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N27
cyclonev_lcell_comb \cpu|Add1~81 (
// Equation(s):
// \cpu|Add1~81_sumout  = SUM(( \cpu|Add0~81_sumout  ) + ( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add1~74  ))
// \cpu|Add1~82  = CARRY(( \cpu|Add0~81_sumout  ) + ( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add1~74  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\cpu|cu|sext~0_combout ),
	.datag(gnd),
	.cin(\cpu|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~81_sumout ),
	.cout(\cpu|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~81 .extended_lut = "off";
defparam \cpu|Add1~81 .lut_mask = 64'h0000AAEA000000FF;
defparam \cpu|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N42
cyclonev_lcell_comb \cpu|nextpc|Mux10~0 (
// Equation(s):
// \cpu|nextpc|Mux10~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~81_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~81_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[21]~349_combout  & (!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))) ) )

	.dataa(!\cpu|rf|qa[21]~349_combout ),
	.datab(!\cpu|Add1~81_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~81_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux10~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux10~0 .lut_mask = 64'h0F0F5050333300FF;
defparam \cpu|nextpc|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N9
cyclonev_lcell_comb \cpu|ip|q[21]~20 (
// Equation(s):
// \cpu|ip|q[21]~20_combout  = !\cpu|nextpc|Mux10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|nextpc|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[21]~20 .extended_lut = "off";
defparam \cpu|ip|q[21]~20 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \cpu|ip|q[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N10
dffeas \cpu|ip|q[21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[21]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[21] .is_wysiwyg = "true";
defparam \cpu|ip|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N57
cyclonev_lcell_comb \cpu|Add0~81 (
// Equation(s):
// \cpu|Add0~81_sumout  = SUM(( !\cpu|ip|q [21] ) + ( GND ) + ( \cpu|Add0~74  ))
// \cpu|Add0~82  = CARRY(( !\cpu|ip|q [21] ) + ( GND ) + ( \cpu|Add0~74  ))

	.dataa(!\cpu|ip|q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~81_sumout ),
	.cout(\cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~81 .extended_lut = "off";
defparam \cpu|Add0~81 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N30
cyclonev_lcell_comb \cpu|Add1~77 (
// Equation(s):
// \cpu|Add1~77_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~77_sumout  ) + ( \cpu|Add1~82  ))
// \cpu|Add1~78  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~77_sumout  ) + ( \cpu|Add1~82  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~77_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~77_sumout ),
	.cout(\cpu|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~77 .extended_lut = "off";
defparam \cpu|Add1~77 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N54
cyclonev_lcell_comb \cpu|nextpc|Mux9~0 (
// Equation(s):
// \cpu|nextpc|Mux9~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~77_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~77_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[22]~348_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [20]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\cpu|Add1~77_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[22]~348_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~77_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux9~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux9~0 .lut_mask = 64'h0F0F00F033335555;
defparam \cpu|nextpc|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N6
cyclonev_lcell_comb \cpu|ip|q[22]~19 (
// Equation(s):
// \cpu|ip|q[22]~19_combout  = !\cpu|nextpc|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|nextpc|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[22]~19 .extended_lut = "off";
defparam \cpu|ip|q[22]~19 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \cpu|ip|q[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N8
dffeas \cpu|ip|q[22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[22]~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[22] .is_wysiwyg = "true";
defparam \cpu|ip|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N30
cyclonev_lcell_comb \cpu|Add0~77 (
// Equation(s):
// \cpu|Add0~77_sumout  = SUM(( !\cpu|ip|q [22] ) + ( GND ) + ( \cpu|Add0~82  ))
// \cpu|Add0~78  = CARRY(( !\cpu|ip|q [22] ) + ( GND ) + ( \cpu|Add0~82  ))

	.dataa(gnd),
	.datab(!\cpu|ip|q [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~77_sumout ),
	.cout(\cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~77 .extended_lut = "off";
defparam \cpu|Add0~77 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N33
cyclonev_lcell_comb \cpu|Add1~93 (
// Equation(s):
// \cpu|Add1~93_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~93_sumout  ) + ( \cpu|Add1~78  ))
// \cpu|Add1~94  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~93_sumout  ) + ( \cpu|Add1~78  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~93_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~93_sumout ),
	.cout(\cpu|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~93 .extended_lut = "off";
defparam \cpu|Add1~93 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N18
cyclonev_lcell_comb \cpu|nextpc|Mux8~0 (
// Equation(s):
// \cpu|nextpc|Mux8~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add0~93_sumout )) # (\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add1~93_sumout ))))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((\cpu|rf|qa[23]~352_combout  & !\cpu|rf|Equal0~0_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [21]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|qa[23]~352_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|Add1~93_sumout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux8~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux8~0 .lut_mask = 64'h0F0F303000FF5555;
defparam \cpu|nextpc|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N3
cyclonev_lcell_comb \cpu|ip|q[23]~23 (
// Equation(s):
// \cpu|ip|q[23]~23_combout  = ( !\cpu|nextpc|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[23]~23 .extended_lut = "off";
defparam \cpu|ip|q[23]~23 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N4
dffeas \cpu|ip|q[23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[23]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[23] .is_wysiwyg = "true";
defparam \cpu|ip|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N33
cyclonev_lcell_comb \cpu|Add0~93 (
// Equation(s):
// \cpu|Add0~93_sumout  = SUM(( !\cpu|ip|q [23] ) + ( GND ) + ( \cpu|Add0~78  ))
// \cpu|Add0~94  = CARRY(( !\cpu|ip|q [23] ) + ( GND ) + ( \cpu|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~93_sumout ),
	.cout(\cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~93 .extended_lut = "off";
defparam \cpu|Add0~93 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N36
cyclonev_lcell_comb \cpu|Add1~89 (
// Equation(s):
// \cpu|Add1~89_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~89_sumout  ) + ( \cpu|Add1~94  ))
// \cpu|Add1~90  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~89_sumout  ) + ( \cpu|Add1~94  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~89_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~89_sumout ),
	.cout(\cpu|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~89 .extended_lut = "off";
defparam \cpu|Add1~89 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N48
cyclonev_lcell_comb \cpu|nextpc|Mux7~0 (
// Equation(s):
// \cpu|nextpc|Mux7~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add0~89_sumout )) # (\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add1~89_sumout ))))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[24]~351_combout  & ((!\cpu|rf|Equal0~0_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))) ) )

	.dataa(!\cpu|rf|qa[24]~351_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|Add1~89_sumout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux7~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux7~0 .lut_mask = 64'h0F0F505000FF3333;
defparam \cpu|nextpc|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N24
cyclonev_lcell_comb \cpu|ip|q[24]~22 (
// Equation(s):
// \cpu|ip|q[24]~22_combout  = ( !\cpu|nextpc|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[24]~22 .extended_lut = "off";
defparam \cpu|ip|q[24]~22 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N25
dffeas \cpu|ip|q[24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[24]~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[24] .is_wysiwyg = "true";
defparam \cpu|ip|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N36
cyclonev_lcell_comb \cpu|Add0~89 (
// Equation(s):
// \cpu|Add0~89_sumout  = SUM(( !\cpu|ip|q [24] ) + ( GND ) + ( \cpu|Add0~94  ))
// \cpu|Add0~90  = CARRY(( !\cpu|ip|q [24] ) + ( GND ) + ( \cpu|Add0~94  ))

	.dataa(gnd),
	.datab(!\cpu|ip|q [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~89_sumout ),
	.cout(\cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~89 .extended_lut = "off";
defparam \cpu|Add0~89 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N39
cyclonev_lcell_comb \cpu|Add1~101 (
// Equation(s):
// \cpu|Add1~101_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~101_sumout  ) + ( \cpu|Add1~90  ))
// \cpu|Add1~102  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~101_sumout  ) + ( \cpu|Add1~90  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~101_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~101_sumout ),
	.cout(\cpu|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~101 .extended_lut = "off";
defparam \cpu|Add1~101 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N12
cyclonev_lcell_comb \cpu|nextpc|Mux6~0 (
// Equation(s):
// \cpu|nextpc|Mux6~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~101_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~101_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[25]~354_combout  & (!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))) ) )

	.dataa(!\cpu|rf|qa[25]~354_combout ),
	.datab(!\cpu|Add1~101_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux6~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux6~0 .lut_mask = 64'h0F0F5050333300FF;
defparam \cpu|nextpc|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N39
cyclonev_lcell_comb \cpu|ip|q[25]~25 (
// Equation(s):
// \cpu|ip|q[25]~25_combout  = ( !\cpu|nextpc|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[25]~25 .extended_lut = "off";
defparam \cpu|ip|q[25]~25 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N40
dffeas \cpu|ip|q[25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[25]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[25] .is_wysiwyg = "true";
defparam \cpu|ip|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N39
cyclonev_lcell_comb \cpu|Add0~101 (
// Equation(s):
// \cpu|Add0~101_sumout  = SUM(( !\cpu|ip|q [25] ) + ( GND ) + ( \cpu|Add0~90  ))
// \cpu|Add0~102  = CARRY(( !\cpu|ip|q [25] ) + ( GND ) + ( \cpu|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~101_sumout ),
	.cout(\cpu|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~101 .extended_lut = "off";
defparam \cpu|Add0~101 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N42
cyclonev_lcell_comb \cpu|Add1~97 (
// Equation(s):
// \cpu|Add1~97_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~97_sumout  ) + ( \cpu|Add1~102  ))
// \cpu|Add1~98  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~97_sumout  ) + ( \cpu|Add1~102  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~97_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~97_sumout ),
	.cout(\cpu|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~97 .extended_lut = "off";
defparam \cpu|Add1~97 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N18
cyclonev_lcell_comb \cpu|nextpc|Mux5~0 (
// Equation(s):
// \cpu|nextpc|Mux5~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add0~97_sumout )) # (\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add1~97_sumout ))))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[26]~353_combout  & ((!\cpu|rf|Equal0~0_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))) ) )

	.dataa(!\cpu|rf|qa[26]~353_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|Add1~97_sumout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~97_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux5~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux5~0 .lut_mask = 64'h0F0F505000FF3333;
defparam \cpu|nextpc|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N24
cyclonev_lcell_comb \cpu|ip|q[26]~24 (
// Equation(s):
// \cpu|ip|q[26]~24_combout  = ( !\cpu|nextpc|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[26]~24 .extended_lut = "off";
defparam \cpu|ip|q[26]~24 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N26
dffeas \cpu|ip|q[26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[26]~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[26] .is_wysiwyg = "true";
defparam \cpu|ip|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N42
cyclonev_lcell_comb \cpu|Add0~97 (
// Equation(s):
// \cpu|Add0~97_sumout  = SUM(( !\cpu|ip|q [26] ) + ( GND ) + ( \cpu|Add0~102  ))
// \cpu|Add0~98  = CARRY(( !\cpu|ip|q [26] ) + ( GND ) + ( \cpu|Add0~102  ))

	.dataa(gnd),
	.datab(!\cpu|ip|q [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~97_sumout ),
	.cout(\cpu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~97 .extended_lut = "off";
defparam \cpu|Add0~97 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \cpu|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N45
cyclonev_lcell_comb \cpu|Add1~109 (
// Equation(s):
// \cpu|Add1~109_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~109_sumout  ) + ( \cpu|Add1~98  ))
// \cpu|Add1~110  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~109_sumout  ) + ( \cpu|Add1~98  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~109_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~109_sumout ),
	.cout(\cpu|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~109 .extended_lut = "off";
defparam \cpu|Add1~109 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N24
cyclonev_lcell_comb \cpu|nextpc|Mux4~0 (
// Equation(s):
// \cpu|nextpc|Mux4~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~109_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~109_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[27]~356_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [25]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\cpu|Add1~109_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[27]~356_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~109_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux4~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux4~0 .lut_mask = 64'h0F0F00F033335555;
defparam \cpu|nextpc|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N30
cyclonev_lcell_comb \cpu|ip|q[27]~27 (
// Equation(s):
// \cpu|ip|q[27]~27_combout  = ( !\cpu|nextpc|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[27]~27 .extended_lut = "off";
defparam \cpu|ip|q[27]~27 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N31
dffeas \cpu|ip|q[27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[27]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[27] .is_wysiwyg = "true";
defparam \cpu|ip|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N45
cyclonev_lcell_comb \cpu|Add0~109 (
// Equation(s):
// \cpu|Add0~109_sumout  = SUM(( !\cpu|ip|q [27] ) + ( GND ) + ( \cpu|Add0~98  ))
// \cpu|Add0~110  = CARRY(( !\cpu|ip|q [27] ) + ( GND ) + ( \cpu|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~109_sumout ),
	.cout(\cpu|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~109 .extended_lut = "off";
defparam \cpu|Add0~109 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N48
cyclonev_lcell_comb \cpu|Add1~105 (
// Equation(s):
// \cpu|Add1~105_sumout  = SUM(( \cpu|Add0~105_sumout  ) + ( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add1~110  ))
// \cpu|Add1~106  = CARRY(( \cpu|Add0~105_sumout  ) + ( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add1~110  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\cpu|cu|sext~0_combout ),
	.datag(gnd),
	.cin(\cpu|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~105_sumout ),
	.cout(\cpu|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~105 .extended_lut = "off";
defparam \cpu|Add1~105 .lut_mask = 64'h0000AAEA000000FF;
defparam \cpu|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N48
cyclonev_lcell_comb \cpu|nextpc|Mux3~0 (
// Equation(s):
// \cpu|nextpc|Mux3~0_combout  = ( \cpu|cu|pcsource[0]~1_combout  & ( \cpu|Add0~105_sumout  & ( (!\cpu|cu|pcsource[1]~2_combout  & !\cpu|Add1~105_sumout ) ) ) ) # ( !\cpu|cu|pcsource[0]~1_combout  & ( \cpu|Add0~105_sumout  & ( (\cpu|cu|pcsource[1]~2_combout  
// & ((!\cpu|rf|qa[28]~355_combout ) # (\cpu|rf|Equal0~0_combout ))) ) ) ) # ( \cpu|cu|pcsource[0]~1_combout  & ( !\cpu|Add0~105_sumout  & ( (!\cpu|Add1~105_sumout ) # (\cpu|cu|pcsource[1]~2_combout ) ) ) ) # ( !\cpu|cu|pcsource[0]~1_combout  & ( 
// !\cpu|Add0~105_sumout  & ( ((!\cpu|cu|pcsource[1]~2_combout ) # (!\cpu|rf|qa[28]~355_combout )) # (\cpu|rf|Equal0~0_combout ) ) ) )

	.dataa(!\cpu|rf|Equal0~0_combout ),
	.datab(!\cpu|cu|pcsource[1]~2_combout ),
	.datac(!\cpu|Add1~105_sumout ),
	.datad(!\cpu|rf|qa[28]~355_combout ),
	.datae(!\cpu|cu|pcsource[0]~1_combout ),
	.dataf(!\cpu|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux3~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux3~0 .lut_mask = 64'hFFDDF3F33311C0C0;
defparam \cpu|nextpc|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N49
dffeas \cpu|ip|q[28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[28] .is_wysiwyg = "true";
defparam \cpu|ip|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N48
cyclonev_lcell_comb \cpu|Add0~105 (
// Equation(s):
// \cpu|Add0~105_sumout  = SUM(( !\cpu|ip|q [28] ) + ( GND ) + ( \cpu|Add0~110  ))
// \cpu|Add0~106  = CARRY(( !\cpu|ip|q [28] ) + ( GND ) + ( \cpu|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~105_sumout ),
	.cout(\cpu|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~105 .extended_lut = "off";
defparam \cpu|Add0~105 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N51
cyclonev_lcell_comb \cpu|Add1~117 (
// Equation(s):
// \cpu|Add1~117_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~117_sumout  ) + ( \cpu|Add1~106  ))
// \cpu|Add1~118  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~117_sumout  ) + ( \cpu|Add1~106  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~117_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~117_sumout ),
	.cout(\cpu|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~117 .extended_lut = "off";
defparam \cpu|Add1~117 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N18
cyclonev_lcell_comb \cpu|nextpc|Mux2~0 (
// Equation(s):
// \cpu|nextpc|Mux2~0_combout  = ( \cpu|rf|qa[29]~357_combout  & ( \cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & ((!\cpu|Add1~117_sumout ))) # (\cpu|cu|pcsource[1]~2_combout  & (!\cpu|Add0~117_sumout )) ) ) ) # ( 
// !\cpu|rf|qa[29]~357_combout  & ( \cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & ((!\cpu|Add1~117_sumout ))) # (\cpu|cu|pcsource[1]~2_combout  & (!\cpu|Add0~117_sumout )) ) ) ) # ( \cpu|rf|qa[29]~357_combout  & ( 
// !\cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & (!\cpu|Add0~117_sumout )) # (\cpu|cu|pcsource[1]~2_combout  & ((\cpu|rf|Equal0~0_combout ))) ) ) ) # ( !\cpu|rf|qa[29]~357_combout  & ( !\cpu|cu|pcsource[0]~1_combout  & ( 
// (!\cpu|Add0~117_sumout ) # (\cpu|cu|pcsource[1]~2_combout ) ) ) )

	.dataa(!\cpu|cu|pcsource[1]~2_combout ),
	.datab(!\cpu|Add0~117_sumout ),
	.datac(!\cpu|Add1~117_sumout ),
	.datad(!\cpu|rf|Equal0~0_combout ),
	.datae(!\cpu|rf|qa[29]~357_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux2~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux2~0 .lut_mask = 64'hDDDD88DDE4E4E4E4;
defparam \cpu|nextpc|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N19
dffeas \cpu|ip|q[29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[29] .is_wysiwyg = "true";
defparam \cpu|ip|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N51
cyclonev_lcell_comb \cpu|Add0~117 (
// Equation(s):
// \cpu|Add0~117_sumout  = SUM(( !\cpu|ip|q [29] ) + ( GND ) + ( \cpu|Add0~106  ))
// \cpu|Add0~118  = CARRY(( !\cpu|ip|q [29] ) + ( GND ) + ( \cpu|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~117_sumout ),
	.cout(\cpu|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~117 .extended_lut = "off";
defparam \cpu|Add0~117 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N18
cyclonev_lcell_comb \cpu|link|y[29]~10 (
// Equation(s):
// \cpu|link|y[29]~10_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux2~5_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux2~5_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~117_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux2~5_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux2~5_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [29])))))) ) )

	.dataa(!\cpu|al_unit|Mux2~5_combout ),
	.datab(!\cpu|cu|comb~7_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [29]),
	.datag(!\cpu|Add0~117_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[29]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[29]~10 .extended_lut = "on";
defparam \cpu|link|y[29]~10 .lut_mask = 64'h5547554455475574;
defparam \cpu|link|y[29]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N12
cyclonev_lcell_comb \cpu|rf|register[9][29]~feeder (
// Equation(s):
// \cpu|rf|register[9][29]~feeder_combout  = \cpu|link|y[29]~10_combout 

	.dataa(!\cpu|link|y[29]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[9][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[9][29]~feeder .extended_lut = "off";
defparam \cpu|rf|register[9][29]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|rf|register[9][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N14
dffeas \cpu|rf|register[9][29] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N24
cyclonev_lcell_comb \cpu|rf|qb[29]~374 (
// Equation(s):
// \cpu|rf|qb[29]~374_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][29]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][29]~q ))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[10][29]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[11][29]~q )))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[9][29]~q ),
	.datac(!\cpu|rf|register[10][29]~q ),
	.datad(!\cpu|rf|register[11][29]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(!\cpu|rf|register[8][29]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[29]~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~374 .extended_lut = "on";
defparam \cpu|rf|qb[29]~374 .lut_mask = 64'h1B1B0A5F00000000;
defparam \cpu|rf|qb[29]~374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N3
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~13 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~13_combout  = ( \cpu|rf|qb[29]~374_combout  & ( \cpu|rf|qb[29]~302_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~42_combout  & !\cpu|rf|qa[0]~33_combout )))) ) ) ) # ( 
// !\cpu|rf|qb[29]~374_combout  & ( \cpu|rf|qb[29]~302_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~42_combout  & !\cpu|rf|qa[0]~33_combout )))) ) ) ) # ( \cpu|rf|qb[29]~374_combout  & ( 
// !\cpu|rf|qb[29]~302_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~42_combout  & !\cpu|rf|qa[0]~33_combout )))) ) ) )

	.dataa(!\cpu|rf|qa[0]~42_combout ),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|rf|qa[0]~33_combout ),
	.datad(!\cpu|alu_a|y[0]~4_combout ),
	.datae(!\cpu|rf|qb[29]~374_combout ),
	.dataf(!\cpu|rf|qb[29]~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~13 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~13 .lut_mask = 64'h0000EC00EC00EC00;
defparam \cpu|al_unit|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N3
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~16 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~16_combout  = ( \cpu|al_unit|ShiftRight1~13_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (!\cpu|al_unit|ShiftRight1~15_combout  & \cpu|al_unit|ShiftRight1~14_combout )) ) ) # ( !\cpu|al_unit|ShiftRight1~13_combout  & ( 
// (!\cpu|alu_a|y[1]~2_combout  & (!\cpu|al_unit|ShiftRight1~15_combout  & ((\cpu|al_unit|ShiftRight1~14_combout )))) # (\cpu|alu_a|y[1]~2_combout  & (((\cpu|al_unit|ShiftRight1~12_combout )))) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~15_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~12_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~16 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~16 .lut_mask = 64'h058D058D00880088;
defparam \cpu|al_unit|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N51
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~60 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~60_combout  = ( \cpu|al_unit|Mux24~0_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (\cpu|al_unit|ShiftRight1~16_combout ))) ) ) # ( !\cpu|al_unit|Mux24~0_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|rf|qb[31]~324_combout ))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|rf|qb[31]~324_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~16_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~60 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~60 .lut_mask = 64'hC8C8C8C888CC88CC;
defparam \cpu|al_unit|ShiftRight1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N27
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~2 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~2_combout  = ( \cpu|alu_b|y[31]~18_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & !\cpu|alu_a|y[0]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~2 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~2 .lut_mask = 64'h00000000F000F000;
defparam \cpu|al_unit|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N15
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~30 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~30_combout  = ( \cpu|al_unit|ShiftRight0~2_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (((\cpu|al_unit|ShiftLeft0~2_combout  & !\cpu|al_unit|ShiftRight1~16_combout )) # (\cpu|alu_b|y[31]~5_combout )) # (\cpu|alu_a|y[2]~1_combout 
// ) ) ) ) # ( !\cpu|al_unit|ShiftRight0~2_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (((\cpu|al_unit|ShiftLeft0~2_combout  & !\cpu|al_unit|ShiftRight1~16_combout )) # (\cpu|alu_b|y[31]~5_combout ))) ) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~16_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~2_combout ),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~30 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~30 .lut_mask = 64'h2A227F7700000000;
defparam \cpu|al_unit|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N36
cyclonev_lcell_comb \cpu|al_unit|Mux4~0 (
// Equation(s):
// \cpu|al_unit|Mux4~0_combout  = ( !\cpu|al_unit|Mux1~0_combout  & ( \cpu|al_unit|Mux1~1_combout  & ( !\cpu|al_unit|ShiftRight1~60_combout  ) ) ) # ( \cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( \cpu|alu_b|y[31]~18_combout  ) ) ) # ( 
// !\cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( \cpu|al_unit|ShiftRight0~30_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_b|y[31]~18_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~60_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~30_combout ),
	.datae(!\cpu|al_unit|Mux1~0_combout ),
	.dataf(!\cpu|al_unit|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux4~0 .lut_mask = 64'h00FF3333F0F00000;
defparam \cpu|al_unit|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N0
cyclonev_lcell_comb \cpu|al_unit|Mux12~3 (
// Equation(s):
// \cpu|al_unit|Mux12~3_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( !\cpu|cu|aluc[0]~1_combout  ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & 
// \cpu|al_unit|Mux12~0_combout ) ) ) ) # ( \cpu|cu|aluc[2]~3_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (!\cpu|cu|aluc[0]~1_combout ) # (\cpu|al_unit|Mux12~0_combout ) ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( 
// (\cpu|cu|aluc[0]~1_combout  & \cpu|al_unit|Mux12~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|aluc[0]~1_combout ),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(gnd),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux12~3 .lut_mask = 64'h0303CFCF0303CCCC;
defparam \cpu|al_unit|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N27
cyclonev_lcell_comb \cpu|rf|qa[27]~234 (
// Equation(s):
// \cpu|rf|qa[27]~234_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][27]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[14][27]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][27]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][27]~q  ) ) )

	.dataa(!\cpu|rf|register[14][27]~q ),
	.datab(!\cpu|rf|register[15][27]~q ),
	.datac(!\cpu|rf|register[12][27]~q ),
	.datad(!\cpu|rf|register[13][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~234 .extended_lut = "off";
defparam \cpu|rf|qa[27]~234 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|rf|qa[27]~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N9
cyclonev_lcell_comb \cpu|rf|qa[27]~235 (
// Equation(s):
// \cpu|rf|qa[27]~235_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[7][27]~q  & ( (\cpu|rf|register[6][27]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[7][27]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][27]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[5][27]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[7][27]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[6][27]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[7][27]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][27]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[5][27]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[6][27]~q ),
	.datac(!\cpu|rf|register[5][27]~q ),
	.datad(!\cpu|rf|register[4][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~235 .extended_lut = "off";
defparam \cpu|rf|qa[27]~235 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu|rf|qa[27]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N21
cyclonev_lcell_comb \cpu|rf|qa[27]~236 (
// Equation(s):
// \cpu|rf|qa[27]~236_combout  = ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][27]~q  & ( (\cpu|rf|register[2][27]~q ) # (\cpu|rf|qa[28]~4_combout ) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][27]~q  & ( (!\cpu|rf|qa[28]~4_combout  & 
// (\cpu|rf|qa[27]~235_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][27]~q ))) ) ) ) # ( \cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[3][27]~q  & ( (!\cpu|rf|qa[28]~4_combout  & \cpu|rf|register[2][27]~q ) ) ) ) # ( 
// !\cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[3][27]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|qa[27]~235_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][27]~q ))) ) ) )

	.dataa(!\cpu|rf|qa[28]~4_combout ),
	.datab(!\cpu|rf|qa[27]~235_combout ),
	.datac(!\cpu|rf|register[2][27]~q ),
	.datad(!\cpu|rf|register[1][27]~q ),
	.datae(!\cpu|rf|qa[28]~5_combout ),
	.dataf(!\cpu|rf|register[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~236 .extended_lut = "off";
defparam \cpu|rf|qa[27]~236 .lut_mask = 64'h22770A0A22775F5F;
defparam \cpu|rf|qa[27]~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N51
cyclonev_lcell_comb \cpu|rf|qa[27]~240 (
// Equation(s):
// \cpu|rf|qa[27]~240_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[31][27]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[23][27]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[27][27]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[19][27]~q  ) ) )

	.dataa(!\cpu|rf|register[31][27]~q ),
	.datab(!\cpu|rf|register[19][27]~q ),
	.datac(!\cpu|rf|register[27][27]~q ),
	.datad(!\cpu|rf|register[23][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~240 .extended_lut = "off";
defparam \cpu|rf|qa[27]~240 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|rf|qa[27]~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N9
cyclonev_lcell_comb \cpu|rf|qa[27]~238 (
// Equation(s):
// \cpu|rf|qa[27]~238_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][27]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][27]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][27]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][27]~q  ) ) )

	.dataa(!\cpu|rf|register[21][27]~q ),
	.datab(!\cpu|rf|register[29][27]~q ),
	.datac(!\cpu|rf|register[25][27]~q ),
	.datad(!\cpu|rf|register[17][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~238 .extended_lut = "off";
defparam \cpu|rf|qa[27]~238 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|rf|qa[27]~238 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y29_N33
cyclonev_lcell_comb \cpu|rf|qa[27]~237 (
// Equation(s):
// \cpu|rf|qa[27]~237_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][27]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[24][27]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][27]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][27]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[20][27]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[28][27]~q  & ( (\cpu|rf|register[24][27]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[28][27]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][27]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[20][27]~q ))) ) ) )

	.dataa(!\cpu|rf|register[24][27]~q ),
	.datab(!\cpu|rf|register[16][27]~q ),
	.datac(!\cpu|rf|register[20][27]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[28][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~237 .extended_lut = "off";
defparam \cpu|rf|qa[27]~237 .lut_mask = 64'h330F5500330F55FF;
defparam \cpu|rf|qa[27]~237 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N9
cyclonev_lcell_comb \cpu|rf|qa[27]~239 (
// Equation(s):
// \cpu|rf|qa[27]~239_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[30][27]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[22][27]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[26][27]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[18][27]~q  ) ) )

	.dataa(!\cpu|rf|register[22][27]~q ),
	.datab(!\cpu|rf|register[26][27]~q ),
	.datac(!\cpu|rf|register[30][27]~q ),
	.datad(!\cpu|rf|register[18][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~239 .extended_lut = "off";
defparam \cpu|rf|qa[27]~239 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qa[27]~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N51
cyclonev_lcell_comb \cpu|rf|qa[27]~241 (
// Equation(s):
// \cpu|rf|qa[27]~241_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[27]~240_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[27]~239_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[27]~238_combout  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[27]~237_combout  ) ) )

	.dataa(!\cpu|rf|qa[27]~240_combout ),
	.datab(!\cpu|rf|qa[27]~238_combout ),
	.datac(!\cpu|rf|qa[27]~237_combout ),
	.datad(!\cpu|rf|qa[27]~239_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~241 .extended_lut = "off";
defparam \cpu|rf|qa[27]~241 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|rf|qa[27]~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N0
cyclonev_lcell_comb \cpu|rf|qa[27]~242 (
// Equation(s):
// \cpu|rf|qa[27]~242_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[27]~234_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & 
// ((\cpu|rf|qa[27]~241_combout ))) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[27]~236_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & 
// ((\cpu|rf|qa[27]~241_combout ))) ) )

	.dataa(!\cpu|rf|qa[27]~234_combout ),
	.datab(!\cpu|rf|qa[27]~236_combout ),
	.datac(!\cpu|rf|qa[27]~241_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~242 .extended_lut = "off";
defparam \cpu|rf|qa[27]~242 .lut_mask = 64'h330F330F550F550F;
defparam \cpu|rf|qa[27]~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N30
cyclonev_lcell_comb \cpu|alu_a|y[27]~29 (
// Equation(s):
// \cpu|alu_a|y[27]~29_combout  = ( \cpu|rf|qa[27]~233_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[27]~242_combout ) # (\cpu|rf|qa[28]~0_combout ))) ) ) # ( !\cpu|rf|qa[27]~233_combout  & ( (\cpu|alu_a|y[1]~3_combout  & (!\cpu|rf|qa[28]~0_combout 
//  & \cpu|rf|qa[27]~242_combout )) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[27]~242_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[27]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[27]~29 .extended_lut = "off";
defparam \cpu|alu_a|y[27]~29 .lut_mask = 64'h0404040415151515;
defparam \cpu|alu_a|y[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N42
cyclonev_lcell_comb \cpu|al_unit|Mux4~3 (
// Equation(s):
// \cpu|al_unit|Mux4~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & (!\cpu|alu_b|y[27]~31_combout  $ ((!\cpu|alu_a|y[27]~29_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (((\cpu|alu_b|y[11]~10_combout ))))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux4~0_combout ))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux4~1_combout )))) ) )

	.dataa(!\cpu|alu_b|y[27]~31_combout ),
	.datab(!\cpu|al_unit|Mux4~1_combout ),
	.datac(!\cpu|al_unit|Mux4~0_combout ),
	.datad(!\cpu|alu_b|y[11]~10_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[27]~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux4~3 .lut_mask = 64'h5A5A0F0F00FF3333;
defparam \cpu|al_unit|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \cpu|al_unit|Add0~119 (
// Equation(s):
// \cpu|al_unit|Add0~119_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[27]~356_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[27]~31_combout ) ) + ( \cpu|al_unit|Add0~108  ))
// \cpu|al_unit|Add0~120  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[27]~356_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[27]~31_combout ) ) + ( \cpu|al_unit|Add0~108  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[27]~356_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[27]~31_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~108 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~119_sumout ),
	.cout(\cpu|al_unit|Add0~120 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~119 .extended_lut = "off";
defparam \cpu|al_unit|Add0~119 .lut_mask = 64'h0000CC33000000A0;
defparam \cpu|al_unit|Add0~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N48
cyclonev_lcell_comb \cpu|al_unit|Mux4~2 (
// Equation(s):
// \cpu|al_unit|Mux4~2_combout  = ( \cpu|alu_a|y[27]~29_combout  & ( \cpu|al_unit|Add0~119_sumout  & ( ((!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux4~3_combout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_b|y[27]~31_combout )))) # 
// (\cpu|al_unit|Mux24~2_combout ) ) ) ) # ( !\cpu|alu_a|y[27]~29_combout  & ( \cpu|al_unit|Add0~119_sumout  & ( (!\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Mux4~3_combout  & ((!\cpu|al_unit|Mux24~1_combout )))) # (\cpu|al_unit|Mux24~2_combout  & 
// (((!\cpu|al_unit|Mux24~1_combout ) # (\cpu|alu_b|y[27]~31_combout )))) ) ) ) # ( \cpu|alu_a|y[27]~29_combout  & ( !\cpu|al_unit|Add0~119_sumout  & ( (!\cpu|al_unit|Mux24~2_combout  & ((!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux4~3_combout )) # 
// (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_b|y[27]~31_combout ))))) # (\cpu|al_unit|Mux24~2_combout  & (((\cpu|al_unit|Mux24~1_combout )))) ) ) ) # ( !\cpu|alu_a|y[27]~29_combout  & ( !\cpu|al_unit|Add0~119_sumout  & ( (!\cpu|al_unit|Mux24~2_combout  & 
// (\cpu|al_unit|Mux4~3_combout  & ((!\cpu|al_unit|Mux24~1_combout )))) # (\cpu|al_unit|Mux24~2_combout  & (((\cpu|alu_b|y[27]~31_combout  & \cpu|al_unit|Mux24~1_combout )))) ) ) )

	.dataa(!\cpu|al_unit|Mux24~2_combout ),
	.datab(!\cpu|al_unit|Mux4~3_combout ),
	.datac(!\cpu|alu_b|y[27]~31_combout ),
	.datad(!\cpu|al_unit|Mux24~1_combout ),
	.datae(!\cpu|alu_a|y[27]~29_combout ),
	.dataf(!\cpu|al_unit|Add0~119_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux4~2 .lut_mask = 64'h2205225F7705775F;
defparam \cpu|al_unit|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N12
cyclonev_lcell_comb \cpu|link|y[27]~18 (
// Equation(s):
// \cpu|link|y[27]~18_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux4~2_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux4~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~109_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux4~2_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux4~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [27])))))) ) )

	.dataa(!\cpu|al_unit|Mux4~2_combout ),
	.datab(!\cpu|cu|comb~7_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [27]),
	.datag(!\cpu|Add0~109_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[27]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[27]~18 .extended_lut = "on";
defparam \cpu|link|y[27]~18 .lut_mask = 64'h5547554455475574;
defparam \cpu|link|y[27]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y31_N29
dffeas \cpu|rf|register[9][27] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y31_N57
cyclonev_lcell_comb \cpu|rf|qa[27]~233 (
// Equation(s):
// \cpu|rf|qa[27]~233_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[11][27]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[10][27]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[9][27]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[8][27]~q  ) ) )

	.dataa(!\cpu|rf|register[9][27]~q ),
	.datab(!\cpu|rf|register[10][27]~q ),
	.datac(!\cpu|rf|register[8][27]~q ),
	.datad(!\cpu|rf|register[11][27]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~233 .extended_lut = "off";
defparam \cpu|rf|qa[27]~233 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|rf|qa[27]~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N33
cyclonev_lcell_comb \cpu|rf|qa[27]~356 (
// Equation(s):
// \cpu|rf|qa[27]~356_combout  = ( \cpu|rf|qa[27]~242_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[27]~233_combout ) ) ) # ( !\cpu|rf|qa[27]~242_combout  & ( (\cpu|rf|qa[28]~0_combout  & \cpu|rf|qa[27]~233_combout ) ) )

	.dataa(!\cpu|rf|qa[28]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[27]~233_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[27]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[27]~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~356 .extended_lut = "off";
defparam \cpu|rf|qa[27]~356 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cpu|rf|qa[27]~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N48
cyclonev_lcell_comb \cpu|al_unit|Mux3~0 (
// Equation(s):
// \cpu|al_unit|Mux3~0_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|alu_b|y[12]~9_combout  ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( !\cpu|alu_a|y[28]~28_combout  $ (!\cpu|alu_b|y[28]~30_combout ) ) )

	.dataa(!\cpu|alu_a|y[28]~28_combout ),
	.datab(!\cpu|alu_b|y[12]~9_combout ),
	.datac(!\cpu|alu_b|y[28]~30_combout ),
	.datad(gnd),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux3~0 .lut_mask = 64'h5A5A33335A5A3333;
defparam \cpu|al_unit|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N36
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~43 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~43_combout  = ( \cpu|rf|qb[29]~327_combout  & ( \cpu|rf|qb[30]~325_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[28]~328_combout  & ((!\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & 
// (((\cpu|rf|qb[31]~324_combout  & \cpu|alu_a|y[0]~5_combout )))) ) ) ) # ( !\cpu|rf|qb[29]~327_combout  & ( \cpu|rf|qb[30]~325_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|rf|qb[28]~328_combout ) # ((\cpu|alu_a|y[0]~5_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & (((\cpu|rf|qb[31]~324_combout  & \cpu|alu_a|y[0]~5_combout )))) ) ) ) # ( \cpu|rf|qb[29]~327_combout  & ( !\cpu|rf|qb[30]~325_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[28]~328_combout  & 
// ((!\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout ) # (\cpu|rf|qb[31]~324_combout )))) ) ) ) # ( !\cpu|rf|qb[29]~327_combout  & ( !\cpu|rf|qb[30]~325_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & 
// ((!\cpu|rf|qb[28]~328_combout ) # ((\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout ) # (\cpu|rf|qb[31]~324_combout )))) ) ) )

	.dataa(!\cpu|rf|qb[28]~328_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|rf|qb[31]~324_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(!\cpu|rf|qb[29]~327_combout ),
	.dataf(!\cpu|rf|qb[30]~325_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~43 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~43 .lut_mask = 64'hBBCFBB0388CF8803;
defparam \cpu|al_unit|ShiftRight1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N21
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~59 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~59_combout  = ( \cpu|rf|qb[31]~324_combout  & ( \cpu|al_unit|ShiftRight1~43_combout  & ( (!\cpu|al_unit|ShiftLeft0~2_combout  & !\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|rf|qb[31]~324_combout  & ( 
// \cpu|al_unit|ShiftRight1~43_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|Mux24~0_combout ))) ) ) ) # ( \cpu|rf|qb[31]~324_combout  & ( !\cpu|al_unit|ShiftRight1~43_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (\cpu|al_unit|Mux24~0_combout ))) ) ) ) # ( !\cpu|rf|qb[31]~324_combout  & ( !\cpu|al_unit|ShiftRight1~43_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|Mux24~0_combout ),
	.datae(!\cpu|rf|qb[31]~324_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~59 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~59 .lut_mask = 64'hF0F0C0F0F0C0C0C0;
defparam \cpu|al_unit|ShiftRight1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~48 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~48_combout  = ( \cpu|al_unit|ShiftRight1~43_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & !\cpu|al_unit|ShiftLeft0~2_combout ) ) ) # ( !\cpu|al_unit|ShiftRight1~43_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~48 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~48 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \cpu|al_unit|ShiftRight1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N30
cyclonev_lcell_comb \cpu|al_unit|Mux3~2 (
// Equation(s):
// \cpu|al_unit|Mux3~2_combout  = ( \cpu|al_unit|Mux24~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( !\cpu|al_unit|ShiftRight1~48_combout  ) ) ) # ( \cpu|al_unit|Mux24~0_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( \cpu|al_unit|ShiftLeft0~51_combout  ) 
// ) ) # ( !\cpu|al_unit|Mux24~0_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( \cpu|al_unit|ShiftLeft0~51_combout  ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~48_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~51_combout ),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux24~0_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux3~2 .lut_mask = 64'h0F0F0F0F0000AAAA;
defparam \cpu|al_unit|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~58 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~58_combout  = ( \cpu|rf|qb[18]~95_combout  & ( \cpu|rf|qb[17]~330_combout  & ( ((!\cpu|alu_a|y[0]~5_combout  & ((\cpu|rf|qb[20]~237_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|rf|qb[19]~248_combout ))) # 
// (\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|rf|qb[18]~95_combout  & ( \cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|rf|qb[20]~237_combout  & !\cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_a|y[0]~5_combout  & 
// (((\cpu|alu_a|y[1]~2_combout )) # (\cpu|rf|qb[19]~248_combout ))) ) ) ) # ( \cpu|rf|qb[18]~95_combout  & ( !\cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[20]~237_combout )))) # 
// (\cpu|alu_a|y[0]~5_combout  & (\cpu|rf|qb[19]~248_combout  & ((!\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( !\cpu|rf|qb[18]~95_combout  & ( !\cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & 
// ((\cpu|rf|qb[20]~237_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|rf|qb[19]~248_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|rf|qb[19]~248_combout ),
	.datac(!\cpu|rf|qb[20]~237_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|rf|qb[18]~95_combout ),
	.dataf(!\cpu|rf|qb[17]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~58 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~58 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \cpu|al_unit|ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N15
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~78 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~78_combout  = ( \cpu|al_unit|ShiftLeft0~58_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( !\cpu|al_unit|ShiftLeft0~2_combout  ) ) ) # ( !\cpu|al_unit|ShiftLeft0~58_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~58_combout ),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~78 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~78 .lut_mask = 64'hFFFFFF0000000000;
defparam \cpu|al_unit|ShiftLeft0~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N45
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~71 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~71_combout  = ( \cpu|rf|qb[23]~323_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|rf|qb[21]~215_combout ) # (!\cpu|alu_a|y[1]~2_combout )))) ) ) # ( !\cpu|rf|qb[23]~323_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|rf|qb[21]~215_combout  & \cpu|alu_a|y[1]~2_combout )))) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|rf|qb[21]~215_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[23]~323_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~71 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~71 .lut_mask = 64'h88A888A8AAA8AAA8;
defparam \cpu|al_unit|ShiftLeft0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N39
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~40 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~40_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[13]~7_combout  ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[15]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[13]~7_combout ),
	.datad(!\cpu|alu_b|y[15]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~40 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~40 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|al_unit|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N39
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~72 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~72_combout  = ( \cpu|al_unit|ShiftLeft0~37_combout  & ( \cpu|al_unit|ShiftLeft0~40_combout  & ( ((!\cpu|alu_a|y[0]~5_combout  & (!\cpu|al_unit|ShiftLeft0~70_combout )) # (\cpu|alu_a|y[0]~5_combout  & 
// ((!\cpu|al_unit|ShiftLeft0~71_combout )))) # (\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~37_combout  & ( \cpu|al_unit|ShiftLeft0~40_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (!\cpu|al_unit|ShiftLeft0~70_combout  & 
// (!\cpu|alu_a|y[3]~0_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (((!\cpu|al_unit|ShiftLeft0~71_combout ) # (\cpu|alu_a|y[3]~0_combout )))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~37_combout  & ( !\cpu|al_unit|ShiftLeft0~40_combout  & ( 
// (!\cpu|alu_a|y[0]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~70_combout ) # ((\cpu|alu_a|y[3]~0_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[3]~0_combout  & !\cpu|al_unit|ShiftLeft0~71_combout )))) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~37_combout  & ( !\cpu|al_unit|ShiftLeft0~40_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[0]~5_combout  & (!\cpu|al_unit|ShiftLeft0~70_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~71_combout 
// ))))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~70_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~71_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~37_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~72 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~72 .lut_mask = 64'hB080BC8CB383BF8F;
defparam \cpu|al_unit|ShiftLeft0~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N15
cyclonev_lcell_comb \cpu|al_unit|Mux3~1 (
// Equation(s):
// \cpu|al_unit|Mux3~1_combout  = ( \cpu|al_unit|Mux24~0_combout  & ( \cpu|al_unit|ShiftLeft0~72_combout  & ( (!\cpu|al_unit|Mux1~4_combout  & ((!\cpu|al_unit|ShiftLeft0~76_combout ))) # (\cpu|al_unit|Mux1~4_combout  & (!\cpu|al_unit|ShiftLeft0~77_combout )) 
// ) ) ) # ( !\cpu|al_unit|Mux24~0_combout  & ( \cpu|al_unit|ShiftLeft0~72_combout  & ( (!\cpu|al_unit|Mux1~4_combout ) # (!\cpu|al_unit|ShiftLeft0~78_combout ) ) ) ) # ( \cpu|al_unit|Mux24~0_combout  & ( !\cpu|al_unit|ShiftLeft0~72_combout  & ( 
// (!\cpu|al_unit|Mux1~4_combout  & ((!\cpu|al_unit|ShiftLeft0~76_combout ))) # (\cpu|al_unit|Mux1~4_combout  & (!\cpu|al_unit|ShiftLeft0~77_combout )) ) ) ) # ( !\cpu|al_unit|Mux24~0_combout  & ( !\cpu|al_unit|ShiftLeft0~72_combout  & ( 
// (\cpu|al_unit|Mux1~4_combout  & !\cpu|al_unit|ShiftLeft0~78_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux1~4_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~77_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~76_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~78_combout ),
	.datae(!\cpu|al_unit|Mux24~0_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux3~1 .lut_mask = 64'h5500E4E4FFAAE4E4;
defparam \cpu|al_unit|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N0
cyclonev_lcell_comb \cpu|al_unit|Mux3~3 (
// Equation(s):
// \cpu|al_unit|Mux3~3_combout  = ( \cpu|al_unit|Mux1~1_combout  & ( \cpu|al_unit|Mux3~1_combout  & ( !\cpu|al_unit|ShiftRight1~59_combout  ) ) ) # ( !\cpu|al_unit|Mux1~1_combout  & ( \cpu|al_unit|Mux3~1_combout  & ( (!\cpu|al_unit|Mux1~3_combout  & 
// ((\cpu|al_unit|Mux16~0_combout ))) # (\cpu|al_unit|Mux1~3_combout  & (\cpu|al_unit|Mux3~2_combout )) ) ) ) # ( \cpu|al_unit|Mux1~1_combout  & ( !\cpu|al_unit|Mux3~1_combout  & ( !\cpu|al_unit|ShiftRight1~59_combout  ) ) ) # ( !\cpu|al_unit|Mux1~1_combout  
// & ( !\cpu|al_unit|Mux3~1_combout  & ( (\cpu|al_unit|Mux3~2_combout  & \cpu|al_unit|Mux1~3_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~59_combout ),
	.datab(!\cpu|al_unit|Mux3~2_combout ),
	.datac(!\cpu|al_unit|Mux1~3_combout ),
	.datad(!\cpu|al_unit|Mux16~0_combout ),
	.datae(!\cpu|al_unit|Mux1~1_combout ),
	.dataf(!\cpu|al_unit|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux3~3 .lut_mask = 64'h0303AAAA03F3AAAA;
defparam \cpu|al_unit|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N18
cyclonev_lcell_comb \cpu|al_unit|Mux3~4 (
// Equation(s):
// \cpu|al_unit|Mux3~4_combout  = ( \cpu|al_unit|Mux3~3_combout  & ( \cpu|al_unit|Mux14~4_combout  & ( (!\cpu|al_unit|Mux3~0_combout  & !\cpu|cu|aluc[0]~1_combout ) ) ) ) # ( !\cpu|al_unit|Mux3~3_combout  & ( \cpu|al_unit|Mux14~4_combout  & ( 
// (!\cpu|al_unit|Mux3~0_combout  & !\cpu|cu|aluc[0]~1_combout ) ) ) ) # ( \cpu|al_unit|Mux3~3_combout  & ( !\cpu|al_unit|Mux14~4_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & (!\cpu|al_unit|Mux3~0_combout )) # (\cpu|cu|aluc[0]~1_combout  & 
// ((\cpu|al_unit|Mux1~0_combout ))) ) ) ) # ( !\cpu|al_unit|Mux3~3_combout  & ( !\cpu|al_unit|Mux14~4_combout  & ( (!\cpu|al_unit|Mux3~0_combout ) # (\cpu|cu|aluc[0]~1_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux3~0_combout ),
	.datab(!\cpu|cu|aluc[0]~1_combout ),
	.datac(!\cpu|al_unit|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux3~3_combout ),
	.dataf(!\cpu|al_unit|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux3~4 .lut_mask = 64'hBBBB8B8B88888888;
defparam \cpu|al_unit|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N24
cyclonev_lcell_comb \cpu|al_unit|Mux3~5 (
// Equation(s):
// \cpu|al_unit|Mux3~5_combout  = ( \cpu|al_unit|Add0~115_sumout  & ( \cpu|al_unit|Mux3~4_combout  & ( (!\cpu|alu_b|y[28]~30_combout  & (\cpu|al_unit|Mux24~2_combout  & ((!\cpu|al_unit|Mux24~1_combout ) # (\cpu|alu_a|y[28]~28_combout )))) # 
// (\cpu|alu_b|y[28]~30_combout  & (((\cpu|alu_a|y[28]~28_combout  & \cpu|al_unit|Mux24~1_combout )) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|al_unit|Add0~115_sumout  & ( \cpu|al_unit|Mux3~4_combout  & ( (\cpu|al_unit|Mux24~1_combout  & 
// ((!\cpu|alu_b|y[28]~30_combout  & (\cpu|al_unit|Mux24~2_combout  & \cpu|alu_a|y[28]~28_combout )) # (\cpu|alu_b|y[28]~30_combout  & ((\cpu|alu_a|y[28]~28_combout ) # (\cpu|al_unit|Mux24~2_combout ))))) ) ) ) # ( \cpu|al_unit|Add0~115_sumout  & ( 
// !\cpu|al_unit|Mux3~4_combout  & ( (!\cpu|al_unit|Mux24~1_combout ) # ((!\cpu|alu_b|y[28]~30_combout  & (\cpu|al_unit|Mux24~2_combout  & \cpu|alu_a|y[28]~28_combout )) # (\cpu|alu_b|y[28]~30_combout  & ((\cpu|alu_a|y[28]~28_combout ) # 
// (\cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( !\cpu|al_unit|Add0~115_sumout  & ( !\cpu|al_unit|Mux3~4_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & ((!\cpu|al_unit|Mux24~1_combout ) # ((\cpu|alu_b|y[28]~30_combout  & \cpu|alu_a|y[28]~28_combout )))) # 
// (\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_a|y[28]~28_combout ) # (\cpu|alu_b|y[28]~30_combout )))) ) ) )

	.dataa(!\cpu|alu_b|y[28]~30_combout ),
	.datab(!\cpu|al_unit|Mux24~2_combout ),
	.datac(!\cpu|alu_a|y[28]~28_combout ),
	.datad(!\cpu|al_unit|Mux24~1_combout ),
	.datae(!\cpu|al_unit|Add0~115_sumout ),
	.dataf(!\cpu|al_unit|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~5 .extended_lut = "off";
defparam \cpu|al_unit|Mux3~5 .lut_mask = 64'hCC17FF1700173317;
defparam \cpu|al_unit|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N54
cyclonev_lcell_comb \cpu|link|y[28]~22 (
// Equation(s):
// \cpu|link|y[28]~22_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux3~5_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux3~5_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~105_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux3~5_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux3~5_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [28])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux3~5_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [28]),
	.datag(!\cpu|Add0~105_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[28]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[28]~22 .extended_lut = "on";
defparam \cpu|link|y[28]~22 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[28]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N8
dffeas \cpu|rf|register[11][28] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N24
cyclonev_lcell_comb \cpu|rf|qb[28]~370 (
// Equation(s):
// \cpu|rf|qb[28]~370_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][28]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][28]~q )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[10][28]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][28]~q ))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[11][28]~q ),
	.datac(!\cpu|rf|register[10][28]~q ),
	.datad(!\cpu|rf|register[9][28]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(!\cpu|rf|register[8][28]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~370 .extended_lut = "on";
defparam \cpu|rf|qb[28]~370 .lut_mask = 64'h0A5F1B1B00000000;
defparam \cpu|rf|qb[28]~370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N6
cyclonev_lcell_comb \cpu|rf|qb[28]~328 (
// Equation(s):
// \cpu|rf|qb[28]~328_combout  = ( !\cpu|rf|qb[28]~311_combout  & ( !\cpu|rf|qb[28]~370_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[28]~370_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[28]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[28]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~328 .extended_lut = "off";
defparam \cpu|rf|qb[28]~328 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu|rf|qb[28]~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~25 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~25_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[26]~326_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[27]~329_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|rf|qb[29]~327_combout ))) ) ) ) # ( 
// !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[26]~326_combout  & ( (\cpu|alu_a|y[1]~2_combout  & !\cpu|rf|qb[28]~328_combout ) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[26]~326_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & 
// (!\cpu|rf|qb[27]~329_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|rf|qb[29]~327_combout ))) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[26]~326_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # (!\cpu|rf|qb[28]~328_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|rf|qb[28]~328_combout ),
	.datac(!\cpu|rf|qb[27]~329_combout ),
	.datad(!\cpu|rf|qb[29]~327_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|rf|qb[26]~326_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~25 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~25 .lut_mask = 64'hEEEEF5A04444F5A0;
defparam \cpu|al_unit|ShiftRight1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~34 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~34_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|alu_b|y[31]~5_combout  & ( (\cpu|al_unit|ShiftRight0~6_combout  & !\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( \cpu|alu_b|y[31]~5_combout  & ( 
// !\cpu|alu_a|y[3]~0_combout  ) ) ) # ( \cpu|alu_a|y[2]~1_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( (\cpu|al_unit|ShiftRight0~6_combout  & !\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( 
// (\cpu|al_unit|ShiftLeft0~2_combout  & (\cpu|al_unit|ShiftRight1~25_combout  & !\cpu|alu_a|y[3]~0_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~25_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|alu_a|y[2]~1_combout ),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~34 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~34 .lut_mask = 64'h03005500FF005500;
defparam \cpu|al_unit|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~62 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~62_combout  = ( \cpu|al_unit|ShiftRight1~23_combout  & ( \cpu|al_unit|ShiftRight1~25_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|alu_a|y[3]~0_combout ) # (\cpu|rf|qb[31]~324_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~23_combout  & ( \cpu|al_unit|ShiftRight1~25_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (!\cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_a|y[3]~0_combout  & ((\cpu|rf|qb[31]~324_combout ))))) ) ) 
// ) # ( \cpu|al_unit|ShiftRight1~23_combout  & ( !\cpu|al_unit|ShiftRight1~25_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (\cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_a|y[3]~0_combout  & ((\cpu|rf|qb[31]~324_combout ))))) 
// ) ) ) # ( !\cpu|al_unit|ShiftRight1~23_combout  & ( !\cpu|al_unit|ShiftRight1~25_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & (\cpu|alu_a|y[3]~0_combout  & \cpu|rf|qb[31]~324_combout )) ) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|rf|qb[31]~324_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~23_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~62 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~62 .lut_mask = 64'h0003101320233033;
defparam \cpu|al_unit|ShiftRight1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \cpu|al_unit|Mux5~0 (
// Equation(s):
// \cpu|al_unit|Mux5~0_combout  = ( \cpu|al_unit|ShiftRight1~62_combout  & ( \cpu|al_unit|Mux1~1_combout  & ( !\cpu|al_unit|Mux1~0_combout  ) ) ) # ( !\cpu|al_unit|ShiftRight1~62_combout  & ( \cpu|al_unit|Mux1~1_combout  & ( (\cpu|alu_b|y[31]~5_combout  & 
// !\cpu|al_unit|Mux1~0_combout ) ) ) ) # ( \cpu|al_unit|ShiftRight1~62_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( (!\cpu|al_unit|Mux1~0_combout  & (\cpu|al_unit|ShiftRight0~34_combout )) # (\cpu|al_unit|Mux1~0_combout  & ((\cpu|alu_b|y[31]~18_combout 
// ))) ) ) ) # ( !\cpu|al_unit|ShiftRight1~62_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( (!\cpu|al_unit|Mux1~0_combout  & (\cpu|al_unit|ShiftRight0~34_combout )) # (\cpu|al_unit|Mux1~0_combout  & ((\cpu|alu_b|y[31]~18_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~34_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|alu_b|y[31]~18_combout ),
	.datad(!\cpu|al_unit|Mux1~0_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~62_combout ),
	.dataf(!\cpu|al_unit|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux5~0 .lut_mask = 64'h550F550F3300FF00;
defparam \cpu|al_unit|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \cpu|al_unit|Mux5~3 (
// Equation(s):
// \cpu|al_unit|Mux5~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & ((!\cpu|alu_a|y[26]~26_combout  $ (!\cpu|alu_b|y[26]~28_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|alu_b|y[10]~12_combout ))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux5~0_combout ))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux5~1_combout )))) ) )

	.dataa(!\cpu|al_unit|Mux5~1_combout ),
	.datab(!\cpu|alu_b|y[10]~12_combout ),
	.datac(!\cpu|al_unit|Mux5~0_combout ),
	.datad(!\cpu|alu_b|y[26]~28_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[26]~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux5~3 .lut_mask = 64'h0FF00F0F33335555;
defparam \cpu|al_unit|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \cpu|al_unit|Mux5~2 (
// Equation(s):
// \cpu|al_unit|Mux5~2_combout  = ( \cpu|al_unit|Mux5~3_combout  & ( \cpu|al_unit|Mux24~1_combout  & ( (!\cpu|alu_b|y[26]~28_combout  & (\cpu|al_unit|Mux24~2_combout  & \cpu|alu_a|y[26]~26_combout )) # (\cpu|alu_b|y[26]~28_combout  & 
// ((\cpu|alu_a|y[26]~26_combout ) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|al_unit|Mux5~3_combout  & ( \cpu|al_unit|Mux24~1_combout  & ( (!\cpu|alu_b|y[26]~28_combout  & (\cpu|al_unit|Mux24~2_combout  & \cpu|alu_a|y[26]~26_combout )) # 
// (\cpu|alu_b|y[26]~28_combout  & ((\cpu|alu_a|y[26]~26_combout ) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( \cpu|al_unit|Mux5~3_combout  & ( !\cpu|al_unit|Mux24~1_combout  & ( (!\cpu|al_unit|Mux24~2_combout ) # (\cpu|al_unit|Add0~107_sumout ) ) ) ) # ( 
// !\cpu|al_unit|Mux5~3_combout  & ( !\cpu|al_unit|Mux24~1_combout  & ( (\cpu|al_unit|Add0~107_sumout  & \cpu|al_unit|Mux24~2_combout ) ) ) )

	.dataa(!\cpu|al_unit|Add0~107_sumout ),
	.datab(!\cpu|alu_b|y[26]~28_combout ),
	.datac(!\cpu|al_unit|Mux24~2_combout ),
	.datad(!\cpu|alu_a|y[26]~26_combout ),
	.datae(!\cpu|al_unit|Mux5~3_combout ),
	.dataf(!\cpu|al_unit|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux5~2 .lut_mask = 64'h0505F5F5033F033F;
defparam \cpu|al_unit|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \cpu|link|y[26]~30 (
// Equation(s):
// \cpu|link|y[26]~30_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux5~2_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux5~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~97_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux5~2_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux5~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [26])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux5~2_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [26]),
	.datag(!\cpu|Add0~97_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[26]~30 .extended_lut = "on";
defparam \cpu|link|y[26]~30 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N8
dffeas \cpu|rf|register[11][26] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~30_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \cpu|rf|qb[26]~390 (
// Equation(s):
// \cpu|rf|qb[26]~390_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][26]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][26]~q )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[10][26]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][26]~q ))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[11][26]~q ),
	.datac(!\cpu|rf|register[10][26]~q ),
	.datad(!\cpu|rf|register[9][26]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(!\cpu|rf|register[8][26]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~390 .extended_lut = "on";
defparam \cpu|rf|qb[26]~390 .lut_mask = 64'h0A5F1B1B00000000;
defparam \cpu|rf|qb[26]~390 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N12
cyclonev_lcell_comb \cpu|rf|qb[26]~326 (
// Equation(s):
// \cpu|rf|qb[26]~326_combout  = ( !\cpu|rf|qb[26]~266_combout  & ( !\cpu|rf|qb[26]~390_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[26]~390_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[26]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[26]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~326 .extended_lut = "off";
defparam \cpu|rf|qb[26]~326 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|rf|qb[26]~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N27
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~66 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~66_combout  = ( \cpu|rf|qb[24]~322_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[26]~326_combout )))) ) ) # ( !\cpu|rf|qb[24]~322_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|rf|qb[26]~326_combout  & !\cpu|alu_a|y[1]~2_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|rf|qb[26]~326_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[24]~322_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~66 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~66 .lut_mask = 64'h8C888C888CCC8CCC;
defparam \cpu|al_unit|ShiftLeft0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~68 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~68_combout  = ( \cpu|al_unit|ShiftLeft0~45_combout  & ( \cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[0]~5_combout  & (!\cpu|al_unit|ShiftLeft0~66_combout )) # (\cpu|alu_a|y[0]~5_combout  & 
// ((!\cpu|al_unit|ShiftLeft0~67_combout ))))) # (\cpu|alu_a|y[3]~0_combout  & (((\cpu|alu_a|y[0]~5_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~45_combout  & ( \cpu|al_unit|ShiftLeft0~38_combout  & ( ((!\cpu|alu_a|y[0]~5_combout  & 
// (!\cpu|al_unit|ShiftLeft0~66_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~67_combout )))) # (\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~45_combout  & ( !\cpu|al_unit|ShiftLeft0~38_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[0]~5_combout  & (!\cpu|al_unit|ShiftLeft0~66_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~67_combout ))))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~45_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[0]~5_combout  & (!\cpu|al_unit|ShiftLeft0~66_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~67_combout ))))) # (\cpu|alu_a|y[3]~0_combout  & 
// (((!\cpu|alu_a|y[0]~5_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~66_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~67_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~45_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~68 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~68 .lut_mask = 64'hDAD08A80DFD58F85;
defparam \cpu|al_unit|ShiftLeft0~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~64 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~64_combout  = ( \cpu|rf|qb[28]~328_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[30]~325_combout )))) ) ) # ( !\cpu|rf|qb[28]~328_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|rf|qb[30]~325_combout  & !\cpu|alu_a|y[1]~2_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|rf|qb[30]~325_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[28]~328_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~64 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~64 .lut_mask = 64'h8C888C888CCC8CCC;
defparam \cpu|al_unit|ShiftLeft0~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~69 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~69_combout  = ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftLeft0~60_combout ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~69 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~69 .lut_mask = 64'hFAFAFAFA00000000;
defparam \cpu|al_unit|ShiftLeft0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \cpu|al_unit|Mux1~5 (
// Equation(s):
// \cpu|al_unit|Mux1~5_combout  = ( \cpu|al_unit|Mux1~4_combout  & ( \cpu|al_unit|ShiftLeft0~69_combout  & ( (\cpu|al_unit|Mux24~0_combout  & !\cpu|al_unit|ShiftLeft0~65_combout ) ) ) ) # ( !\cpu|al_unit|Mux1~4_combout  & ( \cpu|al_unit|ShiftLeft0~69_combout 
//  & ( (!\cpu|al_unit|Mux24~0_combout  & (\cpu|al_unit|ShiftLeft0~68_combout )) # (\cpu|al_unit|Mux24~0_combout  & ((!\cpu|al_unit|ShiftLeft0~64_combout ))) ) ) ) # ( \cpu|al_unit|Mux1~4_combout  & ( !\cpu|al_unit|ShiftLeft0~69_combout  & ( 
// (!\cpu|al_unit|Mux24~0_combout ) # (!\cpu|al_unit|ShiftLeft0~65_combout ) ) ) ) # ( !\cpu|al_unit|Mux1~4_combout  & ( !\cpu|al_unit|ShiftLeft0~69_combout  & ( (!\cpu|al_unit|Mux24~0_combout  & (\cpu|al_unit|ShiftLeft0~68_combout )) # 
// (\cpu|al_unit|Mux24~0_combout  & ((!\cpu|al_unit|ShiftLeft0~64_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~68_combout ),
	.datab(!\cpu|al_unit|Mux24~0_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~64_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~65_combout ),
	.datae(!\cpu|al_unit|Mux1~4_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~5 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~5 .lut_mask = 64'h7474FFCC74743300;
defparam \cpu|al_unit|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \cpu|al_unit|Mux1~7 (
// Equation(s):
// \cpu|al_unit|Mux1~7_combout  = ( \cpu|al_unit|Mux1~5_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & (((!\cpu|al_unit|Mux1~3_combout ) # (\cpu|al_unit|Mux1~6_combout )))) # (\cpu|al_unit|Mux1~1_combout  & 
// (!\cpu|al_unit|ShiftRight1~58_combout )) ) ) ) # ( !\cpu|al_unit|Mux1~5_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & (((\cpu|al_unit|Mux1~6_combout  & \cpu|al_unit|Mux1~3_combout )))) # (\cpu|al_unit|Mux1~1_combout  & 
// (!\cpu|al_unit|ShiftRight1~58_combout )) ) ) ) # ( \cpu|al_unit|Mux1~5_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & (((\cpu|al_unit|Mux1~6_combout  & \cpu|al_unit|Mux1~3_combout )))) # (\cpu|al_unit|Mux1~1_combout  & 
// (!\cpu|al_unit|ShiftRight1~58_combout )) ) ) ) # ( !\cpu|al_unit|Mux1~5_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & (((\cpu|al_unit|Mux1~6_combout  & \cpu|al_unit|Mux1~3_combout )))) # (\cpu|al_unit|Mux1~1_combout  & 
// (!\cpu|al_unit|ShiftRight1~58_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~58_combout ),
	.datab(!\cpu|al_unit|Mux1~6_combout ),
	.datac(!\cpu|al_unit|Mux1~3_combout ),
	.datad(!\cpu|al_unit|Mux1~1_combout ),
	.datae(!\cpu|al_unit|Mux1~5_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~7 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~7 .lut_mask = 64'h03AA03AA03AAF3AA;
defparam \cpu|al_unit|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
cyclonev_lcell_comb \cpu|al_unit|Mux1~2 (
// Equation(s):
// \cpu|al_unit|Mux1~2_combout  = ( \cpu|alu_b|y[14]~8_combout  & ( (!\cpu|alu_b|y[30]~20_combout  $ (!\cpu|alu_a|y[30]~7_combout )) # (\cpu|cu|aluc[2]~3_combout ) ) ) # ( !\cpu|alu_b|y[14]~8_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & 
// (!\cpu|alu_b|y[30]~20_combout  $ (!\cpu|alu_a|y[30]~7_combout ))) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[30]~20_combout ),
	.datad(!\cpu|alu_a|y[30]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[14]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~2 .lut_mask = 64'h0AA00AA05FF55FF5;
defparam \cpu|al_unit|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N0
cyclonev_lcell_comb \cpu|al_unit|Mux1~8 (
// Equation(s):
// \cpu|al_unit|Mux1~8_combout  = ( \cpu|al_unit|Mux1~2_combout  & ( (\cpu|cu|aluc[0]~1_combout  & (!\cpu|al_unit|Mux14~4_combout  & ((!\cpu|al_unit|Mux1~7_combout ) # (\cpu|al_unit|Mux1~0_combout )))) ) ) # ( !\cpu|al_unit|Mux1~2_combout  & ( 
// (!\cpu|cu|aluc[0]~1_combout ) # ((!\cpu|al_unit|Mux14~4_combout  & ((!\cpu|al_unit|Mux1~7_combout ) # (\cpu|al_unit|Mux1~0_combout )))) ) )

	.dataa(!\cpu|cu|aluc[0]~1_combout ),
	.datab(!\cpu|al_unit|Mux1~0_combout ),
	.datac(!\cpu|al_unit|Mux1~7_combout ),
	.datad(!\cpu|al_unit|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~8 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~8 .lut_mask = 64'hFBAAFBAA51005100;
defparam \cpu|al_unit|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N6
cyclonev_lcell_comb \cpu|rf|qa[30]~173 (
// Equation(s):
// \cpu|rf|qa[30]~173_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[11][30]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[9][30]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[11][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[10][30]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[11][30]~q  & ( (\cpu|rf|register[9][30]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[11][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[10][30]~q )) ) ) )

	.dataa(!\cpu|rf|register[10][30]~q ),
	.datab(!\cpu|rf|register[9][30]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|register[8][30]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[11][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~173 .extended_lut = "off";
defparam \cpu|rf|qa[30]~173 .lut_mask = 64'h05F5303005F53F3F;
defparam \cpu|rf|qa[30]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N3
cyclonev_lcell_comb \cpu|rf|qa[30]~350 (
// Equation(s):
// \cpu|rf|qa[30]~350_combout  = ( \cpu|rf|qa[30]~173_combout  & ( \cpu|rf|qa[30]~182_combout  ) ) # ( !\cpu|rf|qa[30]~173_combout  & ( \cpu|rf|qa[30]~182_combout  & ( !\cpu|rf|qa[28]~0_combout  ) ) ) # ( \cpu|rf|qa[30]~173_combout  & ( 
// !\cpu|rf|qa[30]~182_combout  & ( \cpu|rf|qa[28]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|rf|qa[30]~173_combout ),
	.dataf(!\cpu|rf|qa[30]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~350 .extended_lut = "off";
defparam \cpu|rf|qa[30]~350 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu|rf|qa[30]~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \cpu|al_unit|Add0~95 (
// Equation(s):
// \cpu|al_unit|Add0~95_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[30]~20_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[30]~350_combout )) ) + ( \cpu|al_unit|Add0~130  ))
// \cpu|al_unit|Add0~96  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[30]~20_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[30]~350_combout )) ) + ( \cpu|al_unit|Add0~130  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|alu_b|y[30]~20_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[30]~350_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~95_sumout ),
	.cout(\cpu|al_unit|Add0~96 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~95 .extended_lut = "off";
defparam \cpu|al_unit|Add0~95 .lut_mask = 64'h0000FF5F000033CC;
defparam \cpu|al_unit|Add0~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \cpu|al_unit|Mux1~9 (
// Equation(s):
// \cpu|al_unit|Mux1~9_combout  = ( \cpu|alu_a|y[30]~7_combout  & ( \cpu|alu_b|y[30]~20_combout  & ( ((!\cpu|al_unit|Mux24~2_combout  & (!\cpu|al_unit|Mux1~8_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Add0~95_sumout )))) # 
// (\cpu|al_unit|Mux24~1_combout ) ) ) ) # ( !\cpu|alu_a|y[30]~7_combout  & ( \cpu|alu_b|y[30]~20_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & (!\cpu|al_unit|Mux1~8_combout )) # (\cpu|al_unit|Mux24~2_combout  & 
// ((\cpu|al_unit|Add0~95_sumout ))))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( \cpu|alu_a|y[30]~7_combout  & ( !\cpu|alu_b|y[30]~20_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & 
// (!\cpu|al_unit|Mux1~8_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Add0~95_sumout ))))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( !\cpu|alu_a|y[30]~7_combout  & ( !\cpu|alu_b|y[30]~20_combout  & ( 
// (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & (!\cpu|al_unit|Mux1~8_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Add0~95_sumout ))))) ) ) )

	.dataa(!\cpu|al_unit|Mux1~8_combout ),
	.datab(!\cpu|al_unit|Add0~95_sumout ),
	.datac(!\cpu|al_unit|Mux24~1_combout ),
	.datad(!\cpu|al_unit|Mux24~2_combout ),
	.datae(!\cpu|alu_a|y[30]~7_combout ),
	.dataf(!\cpu|alu_b|y[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~9 .extended_lut = "off";
defparam \cpu|al_unit|Mux1~9 .lut_mask = 64'hA030A03FA03FAF3F;
defparam \cpu|al_unit|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \cpu|Add1~85 (
// Equation(s):
// \cpu|Add1~85_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~85_sumout  ) + ( \cpu|Add1~118  ))
// \cpu|Add1~86  = CARRY(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~85_sumout  ) + ( \cpu|Add1~118  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~85_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~85_sumout ),
	.cout(\cpu|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~85 .extended_lut = "off";
defparam \cpu|Add1~85 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N54
cyclonev_lcell_comb \cpu|nextpc|Mux1~0 (
// Equation(s):
// \cpu|nextpc|Mux1~0_combout  = ( \cpu|cu|pcsource[1]~2_combout  & ( \cpu|cu|pcsource[0]~1_combout  & ( !\cpu|Add0~85_sumout  ) ) ) # ( !\cpu|cu|pcsource[1]~2_combout  & ( \cpu|cu|pcsource[0]~1_combout  & ( !\cpu|Add1~85_sumout  ) ) ) # ( 
// \cpu|cu|pcsource[1]~2_combout  & ( !\cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|rf|qa[30]~350_combout ) # (\cpu|rf|Equal0~0_combout ) ) ) ) # ( !\cpu|cu|pcsource[1]~2_combout  & ( !\cpu|cu|pcsource[0]~1_combout  & ( !\cpu|Add0~85_sumout  ) ) )

	.dataa(!\cpu|Add0~85_sumout ),
	.datab(!\cpu|Add1~85_sumout ),
	.datac(!\cpu|rf|qa[30]~350_combout ),
	.datad(!\cpu|rf|Equal0~0_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux1~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux1~0 .lut_mask = 64'hAAAAF0FFCCCCAAAA;
defparam \cpu|nextpc|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N55
dffeas \cpu|ip|q[30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[30] .is_wysiwyg = "true";
defparam \cpu|ip|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N54
cyclonev_lcell_comb \cpu|Add0~85 (
// Equation(s):
// \cpu|Add0~85_sumout  = SUM(( !\cpu|ip|q [30] ) + ( GND ) + ( \cpu|Add0~118  ))
// \cpu|Add0~86  = CARRY(( !\cpu|ip|q [30] ) + ( GND ) + ( \cpu|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~85_sumout ),
	.cout(\cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~85 .extended_lut = "off";
defparam \cpu|Add0~85 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \cpu|link|y[30]~42 (
// Equation(s):
// \cpu|link|y[30]~42_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux1~9_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux1~9_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~85_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux1~9_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux1~9_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [30])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux1~9_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [30]),
	.datag(!\cpu|Add0~85_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[30]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[30]~42 .extended_lut = "on";
defparam \cpu|link|y[30]~42 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[30]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N2
dffeas \cpu|rf|register[25][30] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~42_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N3
cyclonev_lcell_comb \cpu|rf|qa[30]~178 (
// Equation(s):
// \cpu|rf|qa[30]~178_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[29][30]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][30]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[25][30]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[17][30]~q  ) ) )

	.dataa(!\cpu|rf|register[25][30]~q ),
	.datab(!\cpu|rf|register[17][30]~q ),
	.datac(!\cpu|rf|register[21][30]~q ),
	.datad(!\cpu|rf|register[29][30]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~178 .extended_lut = "off";
defparam \cpu|rf|qa[30]~178 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|rf|qa[30]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N51
cyclonev_lcell_comb \cpu|rf|qa[30]~180 (
// Equation(s):
// \cpu|rf|qa[30]~180_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[31][30]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[23][30]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[31][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][30]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][30]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[31][30]~q  & ( (\cpu|rf|register[23][30]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[31][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][30]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][30]~q ))) ) ) )

	.dataa(!\cpu|rf|register[19][30]~q ),
	.datab(!\cpu|rf|register[23][30]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|register[27][30]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[31][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~180 .extended_lut = "off";
defparam \cpu|rf|qa[30]~180 .lut_mask = 64'h505F3030505F3F3F;
defparam \cpu|rf|qa[30]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N33
cyclonev_lcell_comb \cpu|rf|qa[30]~177 (
// Equation(s):
// \cpu|rf|qa[30]~177_combout  = ( \cpu|rf|register[20][30]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[24][30]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][30]~q )) ) ) ) # ( !\cpu|rf|register[20][30]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[24][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][30]~q )) ) ) ) # ( \cpu|rf|register[20][30]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[16][30]~q 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[20][30]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[16][30]~q ) 
// ) ) )

	.dataa(!\cpu|rf|register[28][30]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[24][30]~q ),
	.datad(!\cpu|rf|register[16][30]~q ),
	.datae(!\cpu|rf|register[20][30]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~177 .extended_lut = "off";
defparam \cpu|rf|qa[30]~177 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu|rf|qa[30]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N39
cyclonev_lcell_comb \cpu|rf|qa[30]~179 (
// Equation(s):
// \cpu|rf|qa[30]~179_combout  = ( \cpu|rf|register[18][30]~q  & ( \cpu|rf|register[30][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\cpu|rf|register[26][30]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[22][30]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( !\cpu|rf|register[18][30]~q  & ( \cpu|rf|register[30][30]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[26][30]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [24]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[22][30]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( \cpu|rf|register[18][30]~q  & ( !\cpu|rf|register[30][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((!\imem|irom|altsyncram_component|auto_generated|q_a 
// [24])) # (\cpu|rf|register[26][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[22][30]~q )))) ) ) ) # ( !\cpu|rf|register[18][30]~q  & ( 
// !\cpu|rf|register[30][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[26][30]~q  & (\imem|irom|altsyncram_component|auto_generated|q_a [24]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[22][30]~q )))) ) ) )

	.dataa(!\cpu|rf|register[26][30]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|register[22][30]~q ),
	.datae(!\cpu|rf|register[18][30]~q ),
	.dataf(!\cpu|rf|register[30][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~179 .extended_lut = "off";
defparam \cpu|rf|qa[30]~179 .lut_mask = 64'h0434C4F40737C7F7;
defparam \cpu|rf|qa[30]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N18
cyclonev_lcell_comb \cpu|rf|qa[30]~181 (
// Equation(s):
// \cpu|rf|qa[30]~181_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[30]~179_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[30]~180_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[30]~179_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[30]~177_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[30]~178_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|qa[30]~179_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[30]~180_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|qa[30]~179_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[30]~177_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[30]~178_combout )) ) ) )

	.dataa(!\cpu|rf|qa[30]~178_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|qa[30]~180_combout ),
	.datad(!\cpu|rf|qa[30]~177_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|qa[30]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~181 .extended_lut = "off";
defparam \cpu|rf|qa[30]~181 .lut_mask = 64'h11DD030311DDCFCF;
defparam \cpu|rf|qa[30]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N57
cyclonev_lcell_comb \cpu|rf|qa[30]~174 (
// Equation(s):
// \cpu|rf|qa[30]~174_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][30]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[14][30]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[13][30]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[15][30]~q  & ( (\cpu|rf|register[14][30]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[15][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][30]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[13][30]~q )) ) ) )

	.dataa(!\cpu|rf|register[14][30]~q ),
	.datab(!\cpu|rf|register[13][30]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|register[12][30]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[15][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~174 .extended_lut = "off";
defparam \cpu|rf|qa[30]~174 .lut_mask = 64'h03F3505003F35F5F;
defparam \cpu|rf|qa[30]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N42
cyclonev_lcell_comb \cpu|rf|qa[30]~175 (
// Equation(s):
// \cpu|rf|qa[30]~175_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[4][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][30]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][30]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[4][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # 
// (\cpu|rf|register[5][30]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[4][30]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][30]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][30]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[4][30]~q  & ( (\cpu|rf|register[5][30]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|register[6][30]~q ),
	.datab(!\cpu|rf|register[7][30]~q ),
	.datac(!\cpu|rf|register[5][30]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~175 .extended_lut = "off";
defparam \cpu|rf|qa[30]~175 .lut_mask = 64'h000F5533FF0F5533;
defparam \cpu|rf|qa[30]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N9
cyclonev_lcell_comb \cpu|rf|qa[30]~176 (
// Equation(s):
// \cpu|rf|qa[30]~176_combout  = ( \cpu|rf|register[3][30]~q  & ( \cpu|rf|qa[28]~4_combout  & ( (\cpu|rf|register[1][30]~q ) # (\cpu|rf|qa[28]~5_combout ) ) ) ) # ( !\cpu|rf|register[3][30]~q  & ( \cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & 
// \cpu|rf|register[1][30]~q ) ) ) ) # ( \cpu|rf|register[3][30]~q  & ( !\cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|qa[30]~175_combout ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[2][30]~q )) ) ) ) # ( 
// !\cpu|rf|register[3][30]~q  & ( !\cpu|rf|qa[28]~4_combout  & ( (!\cpu|rf|qa[28]~5_combout  & ((\cpu|rf|qa[30]~175_combout ))) # (\cpu|rf|qa[28]~5_combout  & (\cpu|rf|register[2][30]~q )) ) ) )

	.dataa(!\cpu|rf|register[2][30]~q ),
	.datab(!\cpu|rf|qa[30]~175_combout ),
	.datac(!\cpu|rf|qa[28]~5_combout ),
	.datad(!\cpu|rf|register[1][30]~q ),
	.datae(!\cpu|rf|register[3][30]~q ),
	.dataf(!\cpu|rf|qa[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~176 .extended_lut = "off";
defparam \cpu|rf|qa[30]~176 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu|rf|qa[30]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N30
cyclonev_lcell_comb \cpu|rf|qa[30]~182 (
// Equation(s):
// \cpu|rf|qa[30]~182_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[30]~176_combout  & ( \cpu|rf|qa[30]~181_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( \cpu|rf|qa[30]~176_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[30]~174_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\cpu|rf|qa[30]~176_combout  & ( \cpu|rf|qa[30]~181_combout  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [25] & ( !\cpu|rf|qa[30]~176_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|qa[30]~174_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|qa[30]~181_combout ),
	.datad(!\cpu|rf|qa[30]~174_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\cpu|rf|qa[30]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[30]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~182 .extended_lut = "off";
defparam \cpu|rf|qa[30]~182 .lut_mask = 64'h00330F0FCCFF0F0F;
defparam \cpu|rf|qa[30]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N0
cyclonev_lcell_comb \cpu|alu_a|y[30]~7 (
// Equation(s):
// \cpu|alu_a|y[30]~7_combout  = ( \cpu|rf|qa[30]~173_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[30]~182_combout ))) ) ) # ( !\cpu|rf|qa[30]~173_combout  & ( (\cpu|rf|qa[30]~182_combout  & (!\cpu|rf|qa[28]~0_combout 
//  & \cpu|alu_a|y[1]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[30]~182_combout ),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(!\cpu|alu_a|y[1]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[30]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[30]~7 .extended_lut = "off";
defparam \cpu|alu_a|y[30]~7 .lut_mask = 64'h00300030003F003F;
defparam \cpu|alu_a|y[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N57
cyclonev_lcell_comb \cpu|rf|qa[5]~243 (
// Equation(s):
// \cpu|rf|qa[5]~243_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[9][5]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][5]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][5]~q  & ( (\cpu|rf|register[8][5]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[10][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[9][5]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][5]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[10][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[8][5]~q ) ) ) )

	.dataa(!\cpu|rf|register[9][5]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|register[8][5]~q ),
	.datad(!\cpu|rf|register[11][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~243 .extended_lut = "off";
defparam \cpu|rf|qa[5]~243 .lut_mask = 64'h0C0C44773F3F4477;
defparam \cpu|rf|qa[5]~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~13 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~13_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( \cpu|rf|qa[31]~253_combout  & ( ((\cpu|rf|qa[31]~262_combout ) # (\cpu|rf|qa[28]~0_combout )) # (\cpu|rf|qa[5]~252_combout ) ) ) ) # ( \cpu|alu_a|y[1]~3_combout  & ( 
// !\cpu|rf|qa[31]~253_combout  & ( (!\cpu|rf|qa[28]~0_combout  & (((\cpu|rf|qa[31]~262_combout )) # (\cpu|rf|qa[5]~252_combout ))) # (\cpu|rf|qa[28]~0_combout  & (((\cpu|rf|qa[5]~243_combout )))) ) ) )

	.dataa(!\cpu|rf|qa[5]~252_combout ),
	.datab(!\cpu|rf|qa[5]~243_combout ),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(!\cpu|rf|qa[31]~262_combout ),
	.datae(!\cpu|alu_a|y[1]~3_combout ),
	.dataf(!\cpu|rf|qa[31]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~13 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~13 .lut_mask = 64'h000053F300005FFF;
defparam \cpu|al_unit|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~12 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~12_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( \cpu|rf|qa[27]~233_combout  & ( ((\cpu|rf|qa[27]~242_combout ) # (\cpu|rf|qa[28]~0_combout )) # (\cpu|rf|qa[28]~232_combout ) ) ) ) # ( \cpu|alu_a|y[1]~3_combout  & ( 
// !\cpu|rf|qa[27]~233_combout  & ( (!\cpu|rf|qa[28]~0_combout  & (((\cpu|rf|qa[27]~242_combout )) # (\cpu|rf|qa[28]~232_combout ))) # (\cpu|rf|qa[28]~0_combout  & (((\cpu|rf|qa[28]~223_combout )))) ) ) )

	.dataa(!\cpu|rf|qa[28]~232_combout ),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[27]~242_combout ),
	.datad(!\cpu|rf|qa[28]~223_combout ),
	.datae(!\cpu|alu_a|y[1]~3_combout ),
	.dataf(!\cpu|rf|qa[27]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~12 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~12 .lut_mask = 64'h00004C7F00007F7F;
defparam \cpu|al_unit|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~14 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~14_combout  = ( \cpu|rf|qa[29]~282_combout  & ( \cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[8]~263_combout ) # (\cpu|rf|qa[29]~273_combout ))) ) ) ) # ( !\cpu|rf|qa[29]~282_combout  & ( 
// \cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[8]~263_combout ) # (\cpu|rf|qa[29]~273_combout ))) ) ) ) # ( \cpu|rf|qa[29]~282_combout  & ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|alu_a|y[1]~3_combout  ) ) ) # ( 
// !\cpu|rf|qa[29]~282_combout  & ( !\cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & \cpu|rf|qa[8]~272_combout ) ) ) )

	.dataa(!\cpu|rf|qa[29]~273_combout ),
	.datab(!\cpu|rf|qa[8]~263_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(!\cpu|rf|qa[8]~272_combout ),
	.datae(!\cpu|rf|qa[29]~282_combout ),
	.dataf(!\cpu|rf|qa[28]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~14 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~14 .lut_mask = 64'h000F0F0F07070707;
defparam \cpu|al_unit|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N27
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~10 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~10_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( \cpu|rf|qa[23]~193_combout  & ( ((\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[24]~192_combout )) # (\cpu|rf|qa[23]~202_combout ) ) ) ) # ( \cpu|alu_a|y[1]~3_combout  & ( 
// !\cpu|rf|qa[23]~193_combout  & ( (!\cpu|rf|qa[28]~0_combout  & (((\cpu|rf|qa[24]~192_combout )) # (\cpu|rf|qa[23]~202_combout ))) # (\cpu|rf|qa[28]~0_combout  & (((\cpu|rf|qa[24]~183_combout )))) ) ) )

	.dataa(!\cpu|rf|qa[23]~202_combout ),
	.datab(!\cpu|rf|qa[24]~183_combout ),
	.datac(!\cpu|rf|qa[24]~192_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|alu_a|y[1]~3_combout ),
	.dataf(!\cpu|rf|qa[23]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~10 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~10 .lut_mask = 64'h00005F3300005FFF;
defparam \cpu|al_unit|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~11 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~11_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[26]~212_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[26]~203_combout ) # (\cpu|rf|qa[25]~213_combout ))) ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( 
// \cpu|rf|qa[26]~212_combout  & ( \cpu|alu_a|y[1]~3_combout  ) ) ) # ( \cpu|rf|qa[28]~0_combout  & ( !\cpu|rf|qa[26]~212_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[26]~203_combout ) # (\cpu|rf|qa[25]~213_combout ))) ) ) ) # ( 
// !\cpu|rf|qa[28]~0_combout  & ( !\cpu|rf|qa[26]~212_combout  & ( (\cpu|rf|qa[25]~222_combout  & \cpu|alu_a|y[1]~3_combout ) ) ) )

	.dataa(!\cpu|rf|qa[25]~222_combout ),
	.datab(!\cpu|rf|qa[25]~213_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(!\cpu|rf|qa[26]~203_combout ),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|rf|qa[26]~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~11 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~11 .lut_mask = 64'h0505030F0F0F030F;
defparam \cpu|al_unit|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~15 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~15_combout  = ( !\cpu|al_unit|ShiftLeft0~10_combout  & ( !\cpu|al_unit|ShiftLeft0~11_combout  & ( (!\cpu|alu_a|y[30]~7_combout  & (!\cpu|al_unit|ShiftLeft0~13_combout  & (!\cpu|al_unit|ShiftLeft0~12_combout  & 
// !\cpu|al_unit|ShiftLeft0~14_combout ))) ) ) )

	.dataa(!\cpu|alu_a|y[30]~7_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~13_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~12_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~14_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~10_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~15 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~15 .lut_mask = 64'h8000000000000000;
defparam \cpu|al_unit|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N33
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~18 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~18_combout  = ( \cpu|al_unit|ShiftLeft0~9_combout  & ( (\cpu|al_unit|ShiftLeft0~16_combout  & \cpu|al_unit|ShiftLeft0~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~18 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~18 .lut_mask = 64'h00000000000F000F;
defparam \cpu|al_unit|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~34 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~34_combout  = ( \cpu|al_unit|ShiftLeft0~23_combout  & ( \cpu|al_unit|ShiftLeft0~33_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftLeft0~32_combout )))) # (\cpu|alu_a|y[3]~0_combout  
// & (((!\cpu|alu_a|y[2]~1_combout )) # (\cpu|al_unit|ShiftLeft0~17_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~23_combout  & ( \cpu|al_unit|ShiftLeft0~33_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|alu_a|y[2]~1_combout ) # 
// (\cpu|al_unit|ShiftLeft0~32_combout )))) # (\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~17_combout  & ((\cpu|alu_a|y[2]~1_combout )))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~23_combout  & ( !\cpu|al_unit|ShiftLeft0~33_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|al_unit|ShiftLeft0~32_combout  & !\cpu|alu_a|y[2]~1_combout )))) # (\cpu|alu_a|y[3]~0_combout  & (((!\cpu|alu_a|y[2]~1_combout )) # (\cpu|al_unit|ShiftLeft0~17_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~23_combout  & ( !\cpu|al_unit|ShiftLeft0~33_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|al_unit|ShiftLeft0~32_combout  & !\cpu|alu_a|y[2]~1_combout )))) # (\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~17_combout  
// & ((\cpu|alu_a|y[2]~1_combout )))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~17_combout ),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~32_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~23_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~34 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~34 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \cpu|al_unit|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N0
cyclonev_lcell_comb \cpu|al_unit|Mux0~0 (
// Equation(s):
// \cpu|al_unit|Mux0~0_combout  = ( \cpu|rf|qb[29]~327_combout  & ( \cpu|rf|qb[30]~325_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|rf|qb[31]~324_combout  & !\cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (!\cpu|rf|qb[28]~328_combout  
// & ((\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( !\cpu|rf|qb[29]~327_combout  & ( \cpu|rf|qb[30]~325_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[31]~324_combout )))) # (\cpu|alu_a|y[0]~5_combout  & 
// (!\cpu|rf|qb[28]~328_combout  & ((\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( \cpu|rf|qb[29]~327_combout  & ( !\cpu|rf|qb[30]~325_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|rf|qb[31]~324_combout  & !\cpu|alu_a|y[1]~2_combout )))) # 
// (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|rf|qb[28]~328_combout ) # ((!\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( !\cpu|rf|qb[29]~327_combout  & ( !\cpu|rf|qb[30]~325_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout ) # 
// (\cpu|rf|qb[31]~324_combout )))) # (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|rf|qb[28]~328_combout ) # ((!\cpu|alu_a|y[1]~2_combout )))) ) ) )

	.dataa(!\cpu|rf|qb[28]~328_combout ),
	.datab(!\cpu|rf|qb[31]~324_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|rf|qb[29]~327_combout ),
	.dataf(!\cpu|rf|qb[30]~325_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux0~0 .lut_mask = 64'h3FFA3F0A30FA300A;
defparam \cpu|al_unit|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N3
cyclonev_lcell_comb \cpu|al_unit|Mux0~1 (
// Equation(s):
// \cpu|al_unit|Mux0~1_combout  = ( \cpu|al_unit|Mux0~0_combout  & ( \cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~73_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) ) # ( !\cpu|al_unit|Mux0~0_combout  & ( 
// \cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~73_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) ) # ( \cpu|al_unit|Mux0~0_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & 
// !\cpu|al_unit|ShiftLeft0~2_combout ) ) ) ) # ( !\cpu|al_unit|Mux0~0_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~73_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux0~0_combout ),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux0~1 .lut_mask = 64'hAAAAA0A0A8A8A8A8;
defparam \cpu|al_unit|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \cpu|al_unit|Mux0~2 (
// Equation(s):
// \cpu|al_unit|Mux0~2_combout  = ( \cpu|al_unit|ShiftLeft0~34_combout  & ( \cpu|al_unit|Mux0~1_combout  & ( ((\cpu|al_unit|ShiftLeft0~80_combout  & \cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_a|y[4]~6_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~34_combout  & 
// ( \cpu|al_unit|Mux0~1_combout  & ( (\cpu|al_unit|ShiftLeft0~80_combout  & (\cpu|alu_a|y[2]~1_combout  & !\cpu|alu_a|y[4]~6_combout )) ) ) ) # ( \cpu|al_unit|ShiftLeft0~34_combout  & ( !\cpu|al_unit|Mux0~1_combout  & ( ((!\cpu|alu_a|y[2]~1_combout ) # 
// (\cpu|alu_a|y[4]~6_combout )) # (\cpu|al_unit|ShiftLeft0~80_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~34_combout  & ( !\cpu|al_unit|Mux0~1_combout  & ( (!\cpu|alu_a|y[4]~6_combout  & ((!\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftLeft0~80_combout 
// ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftLeft0~80_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|alu_a|y[4]~6_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~34_combout ),
	.dataf(!\cpu|al_unit|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux0~2 .lut_mask = 64'hF300F3FF030003FF;
defparam \cpu|al_unit|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \cpu|al_unit|Mux0~4 (
// Equation(s):
// \cpu|al_unit|Mux0~4_combout  = ( !\cpu|cu|aluc[2]~3_combout  & ( (\cpu|al_unit|Mux12~0_combout  & (((\cpu|al_unit|Mux0~2_combout  & ((\cpu|al_unit|ShiftLeft0~18_combout )))))) ) ) # ( \cpu|cu|aluc[2]~3_combout  & ( (\cpu|alu_b|y[31]~18_combout  & 
// ((!\cpu|al_unit|Mux12~0_combout ) # ((\cpu|al_unit|Mux16~3_combout  & (\cpu|al_unit|Mux16~0_combout ))))) ) )

	.dataa(!\cpu|al_unit|Mux12~0_combout ),
	.datab(!\cpu|alu_b|y[31]~18_combout ),
	.datac(!\cpu|al_unit|Mux16~3_combout ),
	.datad(!\cpu|al_unit|Mux16~0_combout ),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datag(!\cpu|al_unit|Mux0~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~4 .extended_lut = "on";
defparam \cpu|al_unit|Mux0~4 .lut_mask = 64'h0000222305052223;
defparam \cpu|al_unit|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N24
cyclonev_lcell_comb \cpu|al_unit|Add0~127 (
// Equation(s):
// \cpu|al_unit|Add0~127_combout  = ( \cpu|rf|qa[31]~326_combout  & ( \cpu|alu_b|y[15]~4_combout  & ( (!\cpu|alu_a|y[1]~3_combout  $ (!\cpu|alu_b|y[31]~18_combout )) # (\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( !\cpu|rf|qa[31]~326_combout  & ( 
// \cpu|alu_b|y[15]~4_combout  & ( (\cpu|cu|aluc[2]~3_combout ) # (\cpu|alu_b|y[31]~18_combout ) ) ) ) # ( \cpu|rf|qa[31]~326_combout  & ( !\cpu|alu_b|y[15]~4_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & (!\cpu|alu_a|y[1]~3_combout  $ 
// (!\cpu|alu_b|y[31]~18_combout ))) ) ) ) # ( !\cpu|rf|qa[31]~326_combout  & ( !\cpu|alu_b|y[15]~4_combout  & ( (\cpu|alu_b|y[31]~18_combout  & !\cpu|cu|aluc[2]~3_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|alu_b|y[31]~18_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qa[31]~326_combout ),
	.dataf(!\cpu|alu_b|y[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~127 .extended_lut = "off";
defparam \cpu|al_unit|Add0~127 .lut_mask = 64'h303060603F3F6F6F;
defparam \cpu|al_unit|Add0~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \cpu|al_unit|Add0~123 (
// Equation(s):
// \cpu|al_unit|Add0~123_sumout  = SUM(( (!\cpu|rf|Equal0~0_combout  & (!\cpu|cu|shift~0_combout  & \cpu|rf|qa[31]~326_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[31]~18_combout ) ) + ( \cpu|al_unit|Add0~96  ))

	.dataa(!\cpu|rf|Equal0~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|cu|shift~0_combout ),
	.datad(!\cpu|rf|qa[31]~326_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~18_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~96 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~123_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~123 .extended_lut = "off";
defparam \cpu|al_unit|Add0~123 .lut_mask = 64'h0000CC33000000A0;
defparam \cpu|al_unit|Add0~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N21
cyclonev_lcell_comb \cpu|al_unit|Mux0~3 (
// Equation(s):
// \cpu|al_unit|Mux0~3_combout  = ( \cpu|al_unit|Add0~127_combout  & ( \cpu|al_unit|Add0~123_sumout  & ( (!\cpu|cu|aluc[0]~1_combout ) # ((!\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux0~4_combout ))) # (\cpu|cu|aluc[1]~4_combout  & 
// (\cpu|al_unit|Add0~126_combout ))) ) ) ) # ( !\cpu|al_unit|Add0~127_combout  & ( \cpu|al_unit|Add0~123_sumout  & ( (!\cpu|cu|aluc[0]~1_combout  & (((\cpu|cu|aluc[1]~4_combout )))) # (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|cu|aluc[1]~4_combout  & 
// ((\cpu|al_unit|Mux0~4_combout ))) # (\cpu|cu|aluc[1]~4_combout  & (\cpu|al_unit|Add0~126_combout )))) ) ) ) # ( \cpu|al_unit|Add0~127_combout  & ( !\cpu|al_unit|Add0~123_sumout  & ( (!\cpu|cu|aluc[0]~1_combout  & (((!\cpu|cu|aluc[1]~4_combout )))) # 
// (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux0~4_combout ))) # (\cpu|cu|aluc[1]~4_combout  & (\cpu|al_unit|Add0~126_combout )))) ) ) ) # ( !\cpu|al_unit|Add0~127_combout  & ( !\cpu|al_unit|Add0~123_sumout  & ( 
// (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux0~4_combout ))) # (\cpu|cu|aluc[1]~4_combout  & (\cpu|al_unit|Add0~126_combout )))) ) ) )

	.dataa(!\cpu|cu|aluc[0]~1_combout ),
	.datab(!\cpu|al_unit|Add0~126_combout ),
	.datac(!\cpu|al_unit|Mux0~4_combout ),
	.datad(!\cpu|cu|aluc[1]~4_combout ),
	.datae(!\cpu|al_unit|Add0~127_combout ),
	.dataf(!\cpu|al_unit|Add0~123_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux0~3 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \cpu|al_unit|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N57
cyclonev_lcell_comb \cpu|Add1~113 (
// Equation(s):
// \cpu|Add1~113_sumout  = SUM(( (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\cpu|cu|sext~0_combout ) # (\cpu|cu|comb~5_combout )) # (\cpu|cu|wmem~0_combout ))) ) + ( \cpu|Add0~113_sumout  ) + ( \cpu|Add1~86  ))

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\cpu|cu|wmem~0_combout ),
	.datac(!\cpu|cu|comb~5_combout ),
	.datad(!\cpu|cu|sext~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add0~113_sumout ),
	.datag(gnd),
	.cin(\cpu|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~113 .extended_lut = "off";
defparam \cpu|Add1~113 .lut_mask = 64'h0000FF0000005515;
defparam \cpu|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N6
cyclonev_lcell_comb \cpu|nextpc|Mux0~0 (
// Equation(s):
// \cpu|nextpc|Mux0~0_combout  = ( \cpu|cu|pcsource[0]~1_combout  & ( \cpu|rf|qa[31]~326_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & ((!\cpu|Add1~113_sumout ))) # (\cpu|cu|pcsource[1]~2_combout  & (!\cpu|Add0~113_sumout )) ) ) ) # ( 
// !\cpu|cu|pcsource[0]~1_combout  & ( \cpu|rf|qa[31]~326_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & (!\cpu|Add0~113_sumout )) # (\cpu|cu|pcsource[1]~2_combout  & ((\cpu|rf|Equal0~0_combout ))) ) ) ) # ( \cpu|cu|pcsource[0]~1_combout  & ( 
// !\cpu|rf|qa[31]~326_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & ((!\cpu|Add1~113_sumout ))) # (\cpu|cu|pcsource[1]~2_combout  & (!\cpu|Add0~113_sumout )) ) ) ) # ( !\cpu|cu|pcsource[0]~1_combout  & ( !\cpu|rf|qa[31]~326_combout  & ( 
// (!\cpu|Add0~113_sumout ) # (\cpu|cu|pcsource[1]~2_combout ) ) ) )

	.dataa(!\cpu|cu|pcsource[1]~2_combout ),
	.datab(!\cpu|Add0~113_sumout ),
	.datac(!\cpu|Add1~113_sumout ),
	.datad(!\cpu|rf|Equal0~0_combout ),
	.datae(!\cpu|cu|pcsource[0]~1_combout ),
	.dataf(!\cpu|rf|qa[31]~326_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux0~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux0~0 .lut_mask = 64'hDDDDE4E488DDE4E4;
defparam \cpu|nextpc|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N7
dffeas \cpu|ip|q[31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[31] .is_wysiwyg = "true";
defparam \cpu|ip|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N57
cyclonev_lcell_comb \cpu|Add0~113 (
// Equation(s):
// \cpu|Add0~113_sumout  = SUM(( !\cpu|ip|q [31] ) + ( GND ) + ( \cpu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ip|q [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~113 .extended_lut = "off";
defparam \cpu|Add0~113 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N24
cyclonev_lcell_comb \cpu|link|y[31]~14 (
// Equation(s):
// \cpu|link|y[31]~14_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux0~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux0~3_combout )) # (\cpu|cu|comb~7_combout  & (((\cpu|Add0~113_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux0~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux0~3_combout )) # (\cpu|cu|comb~7_combout  & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [31])))))) ) )

	.dataa(!\cpu|al_unit|Mux0~3_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|cu|comb~7_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [31]),
	.datag(!\cpu|Add0~113_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[31]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[31]~14 .extended_lut = "on";
defparam \cpu|link|y[31]~14 .lut_mask = 64'h5547554455475574;
defparam \cpu|link|y[31]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \cpu|rf|register[9][31] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N27
cyclonev_lcell_comb \cpu|rf|qb[31]~195 (
// Equation(s):
// \cpu|rf|qb[31]~195_combout  = ( \cpu|rf|register[10][31]~q  & ( \cpu|rf|register[11][31]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[9][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\cpu|rf|register[10][31]~q  & ( \cpu|rf|register[11][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][31]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \cpu|rf|register[10][31]~q  & ( !\cpu|rf|register[11][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a 
// [16] & ((\cpu|rf|register[8][31]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][31]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((!\imem|irom|altsyncram_component|auto_generated|q_a 
// [16])))) ) ) ) # ( !\cpu|rf|register[10][31]~q  & ( !\cpu|rf|register[11][31]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][31]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][31]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[9][31]~q ),
	.datac(!\cpu|rf|register[8][31]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[10][31]~q ),
	.dataf(!\cpu|rf|register[11][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[31]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~195 .extended_lut = "off";
defparam \cpu|rf|qb[31]~195 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu|rf|qb[31]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N18
cyclonev_lcell_comb \cpu|alu_b|y[31]~18 (
// Equation(s):
// \cpu|alu_b|y[31]~18_combout  = ( \cpu|rf|qb[31]~195_combout  & ( \cpu|rf|qb[31]~204_combout  & ( ((!\cpu|rf|Equal1~0_combout  & !\cpu|cu|aluimm~combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|rf|qb[31]~195_combout  & ( 
// \cpu|rf|qb[31]~204_combout  & ( ((\cpu|rf|qb[0]~0_combout  & (!\cpu|rf|Equal1~0_combout  & !\cpu|cu|aluimm~combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( \cpu|rf|qb[31]~195_combout  & ( !\cpu|rf|qb[31]~204_combout  & ( ((!\cpu|rf|qb[0]~0_combout  & 
// (!\cpu|rf|Equal1~0_combout  & !\cpu|cu|aluimm~combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|rf|qb[31]~195_combout  & ( !\cpu|rf|qb[31]~204_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|rf|qb[0]~0_combout ),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|cu|aluimm~combout ),
	.datae(!\cpu|rf|qb[31]~195_combout ),
	.dataf(!\cpu|rf|qb[31]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[31]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[31]~18 .extended_lut = "off";
defparam \cpu|alu_b|y[31]~18 .lut_mask = 64'h5555D5557555F555;
defparam \cpu|alu_b|y[31]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~36 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~36_combout  = ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight1~43_combout  & ( ((\cpu|al_unit|ShiftLeft0~2_combout  & ((\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftRight1~44_combout )))) # 
// (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|ShiftRight1~43_combout  & ( ((\cpu|al_unit|ShiftLeft0~2_combout  & (\cpu|al_unit|ShiftRight1~44_combout  & !\cpu|alu_a|y[2]~1_combout ))) # (\cpu|alu_b|y[31]~5_combout ) 
// ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~44_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~36 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~36 .lut_mask = 64'h1F0F00001F5F0000;
defparam \cpu|al_unit|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N51
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~63 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~63_combout  = ( \cpu|al_unit|ShiftRight1~43_combout  & ( \cpu|al_unit|ShiftRight1~44_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|alu_a|y[3]~0_combout ) # (\cpu|rf|qb[31]~324_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~43_combout  & ( \cpu|al_unit|ShiftRight1~44_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (!\cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_a|y[3]~0_combout  & ((\cpu|rf|qb[31]~324_combout ))))) ) ) 
// ) # ( \cpu|al_unit|ShiftRight1~43_combout  & ( !\cpu|al_unit|ShiftRight1~44_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (\cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_a|y[3]~0_combout  & ((\cpu|rf|qb[31]~324_combout ))))) 
// ) ) ) # ( !\cpu|al_unit|ShiftRight1~43_combout  & ( !\cpu|al_unit|ShiftRight1~44_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & (\cpu|rf|qb[31]~324_combout  & \cpu|alu_a|y[3]~0_combout )) ) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|rf|qb[31]~324_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~43_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~63 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~63 .lut_mask = 64'h0003110322033303;
defparam \cpu|al_unit|ShiftRight1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N30
cyclonev_lcell_comb \cpu|al_unit|Mux7~0 (
// Equation(s):
// \cpu|al_unit|Mux7~0_combout  = ( \cpu|al_unit|ShiftRight0~36_combout  & ( \cpu|al_unit|ShiftRight1~63_combout  & ( (!\cpu|al_unit|Mux1~0_combout ) # ((\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux1~1_combout )) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~36_combout  & ( \cpu|al_unit|ShiftRight1~63_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & (\cpu|alu_b|y[31]~18_combout  & \cpu|al_unit|Mux1~0_combout )) # (\cpu|al_unit|Mux1~1_combout  & ((!\cpu|al_unit|Mux1~0_combout ))) ) ) ) # 
// ( \cpu|al_unit|ShiftRight0~36_combout  & ( !\cpu|al_unit|ShiftRight1~63_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & (((!\cpu|al_unit|Mux1~0_combout )) # (\cpu|alu_b|y[31]~18_combout ))) # (\cpu|al_unit|Mux1~1_combout  & (((\cpu|alu_b|y[31]~5_combout  & 
// !\cpu|al_unit|Mux1~0_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight0~36_combout  & ( !\cpu|al_unit|ShiftRight1~63_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & (\cpu|alu_b|y[31]~18_combout  & ((\cpu|al_unit|Mux1~0_combout )))) # 
// (\cpu|al_unit|Mux1~1_combout  & (((\cpu|alu_b|y[31]~5_combout  & !\cpu|al_unit|Mux1~0_combout )))) ) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|Mux1~1_combout ),
	.datad(!\cpu|al_unit|Mux1~0_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~36_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux7~0 .lut_mask = 64'h0350F3500F50FF50;
defparam \cpu|al_unit|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~59 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~59_combout  = ( !\cpu|al_unit|ShiftLeft0~43_combout  & ( \cpu|alu_a|y[3]~0_combout  ) ) # ( \cpu|al_unit|ShiftLeft0~43_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & 
// ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftLeft0~58_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~43_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # 
// (!\cpu|al_unit|ShiftLeft0~58_combout ))) ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~58_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~43_combout ),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~59 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~59 .lut_mask = 64'hAAA0AAA0FFFF0000;
defparam \cpu|al_unit|ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \cpu|al_unit|Mux7~1 (
// Equation(s):
// \cpu|al_unit|Mux7~1_combout  = ( \cpu|al_unit|Mux12~1_combout  & ( \cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|ShiftLeft0~55_combout  ) ) ) # ( !\cpu|al_unit|Mux12~1_combout  & ( \cpu|al_unit|Mux12~2_combout  & ( !\cpu|al_unit|ShiftLeft0~59_combout  ) 
// ) ) # ( \cpu|al_unit|Mux12~1_combout  & ( !\cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|ShiftLeft0~72_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftLeft0~72_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~55_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~59_combout ),
	.datae(!\cpu|al_unit|Mux12~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux7~1 .lut_mask = 64'h00003333FF000F0F;
defparam \cpu|al_unit|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \cpu|al_unit|Mux7~3 (
// Equation(s):
// \cpu|al_unit|Mux7~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & ((!\cpu|alu_b|y[24]~26_combout  $ (!\cpu|alu_a|y[24]~24_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|alu_b|y[8]~13_combout ))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux7~0_combout )) # (\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux7~1_combout ))))) ) )

	.dataa(!\cpu|alu_b|y[8]~13_combout ),
	.datab(!\cpu|alu_b|y[24]~26_combout ),
	.datac(!\cpu|al_unit|Mux7~0_combout ),
	.datad(!\cpu|al_unit|Mux7~1_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[24]~24_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux7~3 .lut_mask = 64'h3C3C0F0F555500FF;
defparam \cpu|al_unit|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \cpu|al_unit|Mux7~2 (
// Equation(s):
// \cpu|al_unit|Mux7~2_combout  = ( \cpu|al_unit|Mux24~1_combout  & ( \cpu|al_unit|Mux7~3_combout  & ( (!\cpu|alu_b|y[24]~26_combout  & (\cpu|al_unit|Mux24~2_combout  & \cpu|alu_a|y[24]~24_combout )) # (\cpu|alu_b|y[24]~26_combout  & 
// ((\cpu|alu_a|y[24]~24_combout ) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|al_unit|Mux24~1_combout  & ( \cpu|al_unit|Mux7~3_combout  & ( (!\cpu|al_unit|Mux24~2_combout ) # (\cpu|al_unit|Add0~99_sumout ) ) ) ) # ( \cpu|al_unit|Mux24~1_combout  & ( 
// !\cpu|al_unit|Mux7~3_combout  & ( (!\cpu|alu_b|y[24]~26_combout  & (\cpu|al_unit|Mux24~2_combout  & \cpu|alu_a|y[24]~24_combout )) # (\cpu|alu_b|y[24]~26_combout  & ((\cpu|alu_a|y[24]~24_combout ) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( 
// !\cpu|al_unit|Mux24~1_combout  & ( !\cpu|al_unit|Mux7~3_combout  & ( (\cpu|al_unit|Add0~99_sumout  & \cpu|al_unit|Mux24~2_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[24]~26_combout ),
	.datab(!\cpu|al_unit|Add0~99_sumout ),
	.datac(!\cpu|al_unit|Mux24~2_combout ),
	.datad(!\cpu|alu_a|y[24]~24_combout ),
	.datae(!\cpu|al_unit|Mux24~1_combout ),
	.dataf(!\cpu|al_unit|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux7~2 .lut_mask = 64'h0303055FF3F3055F;
defparam \cpu|al_unit|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N18
cyclonev_lcell_comb \cpu|link|y[24]~38 (
// Equation(s):
// \cpu|link|y[24]~38_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux7~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux7~2_combout )) # (\cpu|cu|comb~7_combout  & (((\cpu|Add0~89_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux7~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux7~2_combout )) # (\cpu|cu|comb~7_combout  & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [24])))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\cpu|al_unit|Mux7~2_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|cu|comb~7_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [24]),
	.datag(!\cpu|Add0~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[24]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[24]~38 .extended_lut = "on";
defparam \cpu|link|y[24]~38 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[24]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N44
dffeas \cpu|rf|register[11][24] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~38_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N48
cyclonev_lcell_comb \cpu|rf|qb[24]~386 (
// Equation(s):
// \cpu|rf|qb[24]~386_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\cpu|rf|qb[0]~0_combout  & (((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][24]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][24]~q )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\cpu|rf|qb[0]~0_combout  & (((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[10][24]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][24]~q ))))) ) )

	.dataa(!\cpu|rf|qb[0]~0_combout ),
	.datab(!\cpu|rf|register[11][24]~q ),
	.datac(!\cpu|rf|register[10][24]~q ),
	.datad(!\cpu|rf|register[9][24]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(!\cpu|rf|register[8][24]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[24]~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~386 .extended_lut = "on";
defparam \cpu|rf|qb[24]~386 .lut_mask = 64'h0A0A0A0A00AA2222;
defparam \cpu|rf|qb[24]~386 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N15
cyclonev_lcell_comb \cpu|alu_b|y[24]~26 (
// Equation(s):
// \cpu|alu_b|y[24]~26_combout  = ( \cpu|rf|qb[24]~275_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) # ( !\cpu|rf|qb[24]~275_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) # ( \cpu|rf|qb[24]~275_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( 
// (!\cpu|rf|Equal1~0_combout  & !\cpu|cu|aluimm~combout ) ) ) ) # ( !\cpu|rf|qb[24]~275_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|rf|Equal1~0_combout  & (\cpu|rf|qb[24]~386_combout  & !\cpu|cu|aluimm~combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\cpu|rf|qb[24]~386_combout ),
	.datad(!\cpu|cu|aluimm~combout ),
	.datae(!\cpu|rf|qb[24]~275_combout ),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[24]~26 .extended_lut = "off";
defparam \cpu|alu_b|y[24]~26 .lut_mask = 64'h0C00CC00FFFFFFFF;
defparam \cpu|alu_b|y[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N51
cyclonev_lcell_comb \cpu|alu_a|y[25]~27 (
// Equation(s):
// \cpu|alu_a|y[25]~27_combout  = ( \cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & \cpu|rf|qa[25]~213_combout ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( (\cpu|alu_a|y[1]~3_combout  & \cpu|rf|qa[25]~222_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|rf|qa[25]~213_combout ),
	.datad(!\cpu|rf|qa[25]~222_combout ),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[25]~27 .extended_lut = "off";
defparam \cpu|alu_a|y[25]~27 .lut_mask = 64'h0033030300330303;
defparam \cpu|alu_a|y[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N51
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~7 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~7_combout  = ( \cpu|rf|qb[26]~390_combout  & ( \cpu|rf|qb[26]~266_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( 
// !\cpu|rf|qb[26]~390_combout  & ( \cpu|rf|qb[26]~266_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( \cpu|rf|qb[26]~390_combout  & ( 
// !\cpu|rf|qb[26]~266_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( !\cpu|rf|qb[26]~390_combout  & ( !\cpu|rf|qb[26]~266_combout  ) )

	.dataa(!\cpu|rf|qa[0]~33_combout ),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|rf|qa[0]~42_combout ),
	.datad(!\cpu|alu_a|y[0]~4_combout ),
	.datae(!\cpu|rf|qb[26]~390_combout ),
	.dataf(!\cpu|rf|qb[26]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~7 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~7 .lut_mask = 64'hFFFFEC00EC00EC00;
defparam \cpu|al_unit|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~6 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~6_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( \cpu|rf|qb[25]~394_combout  & ( (!\cpu|rf|qa[0]~33_combout  & (!\cpu|rf|qa[0]~42_combout  & !\cpu|alu_a|y[0]~4_combout )) ) ) ) # ( !\cpu|alu_a|y[1]~3_combout  & ( 
// \cpu|rf|qb[25]~394_combout  & ( !\cpu|alu_a|y[0]~4_combout  ) ) ) # ( \cpu|alu_a|y[1]~3_combout  & ( !\cpu|rf|qb[25]~394_combout  & ( (!\cpu|rf|qa[0]~33_combout  & (!\cpu|rf|qa[0]~42_combout  & (!\cpu|alu_a|y[0]~4_combout  & \cpu|rf|qb[25]~257_combout ))) 
// ) ) ) # ( !\cpu|alu_a|y[1]~3_combout  & ( !\cpu|rf|qb[25]~394_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & \cpu|rf|qb[25]~257_combout ) ) ) )

	.dataa(!\cpu|rf|qa[0]~33_combout ),
	.datab(!\cpu|rf|qa[0]~42_combout ),
	.datac(!\cpu|alu_a|y[0]~4_combout ),
	.datad(!\cpu|rf|qb[25]~257_combout ),
	.datae(!\cpu|alu_a|y[1]~3_combout ),
	.dataf(!\cpu|rf|qb[25]~394_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~6 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~6 .lut_mask = 64'h00F00080F0F08080;
defparam \cpu|al_unit|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~37 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~37_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( \cpu|al_unit|ShiftRight1~14_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|al_unit|ShiftRight1~7_combout ) # ((\cpu|al_unit|ShiftRight1~6_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & (((\cpu|al_unit|ShiftRight1~15_combout )))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|al_unit|ShiftRight1~14_combout  & ( (!\cpu|al_unit|ShiftRight1~7_combout ) # ((\cpu|alu_a|y[1]~2_combout ) # 
// (\cpu|al_unit|ShiftRight1~6_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~7_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~15_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~6_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~37 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~37 .lut_mask = 64'h0000AFFF0000AF33;
defparam \cpu|al_unit|ShiftRight1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~32 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~32_combout  = ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight0~17_combout  & ( ((\cpu|al_unit|ShiftRight1~37_combout ) # (\cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  
// & ( !\cpu|al_unit|ShiftRight0~17_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (((\cpu|al_unit|ShiftRight1~37_combout )) # (\cpu|alu_b|y[31]~5_combout ))) # (\cpu|alu_a|y[2]~1_combout  & (((\cpu|al_unit|ShiftRight0~16_combout )))) ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~37_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~16_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~32 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~32 .lut_mask = 64'h4C7F00007F7F0000;
defparam \cpu|al_unit|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N57
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~34 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~34_combout  = ( \cpu|al_unit|ShiftRight1~7_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((!\cpu|al_unit|ShiftRight1~6_combout )))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|al_unit|ShiftRight1~14_combout  & 
// (!\cpu|al_unit|ShiftRight1~15_combout ))) ) ) # ( !\cpu|al_unit|ShiftRight1~7_combout  & ( (\cpu|al_unit|ShiftRight1~14_combout  & (!\cpu|al_unit|ShiftRight1~15_combout  & \cpu|alu_a|y[1]~2_combout )) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~14_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~15_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~34 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~34 .lut_mask = 64'h04040404F404F404;
defparam \cpu|al_unit|ShiftRight1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N15
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~61 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~61_combout  = ( \cpu|al_unit|ShiftRight1~34_combout  & ( \cpu|alu_a|y[3]~0_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & \cpu|rf|qb[31]~324_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight1~34_combout  & ( 
// \cpu|alu_a|y[3]~0_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & \cpu|rf|qb[31]~324_combout ) ) ) ) # ( \cpu|al_unit|ShiftRight1~34_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|al_unit|ShiftRight1~53_combout  & 
// (\cpu|al_unit|ShiftLeft0~2_combout  & \cpu|alu_a|y[2]~1_combout )) ) ) ) # ( !\cpu|al_unit|ShiftRight1~34_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( (\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|al_unit|ShiftRight1~53_combout ) # 
// (!\cpu|alu_a|y[2]~1_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~53_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|rf|qb[31]~324_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~34_combout ),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~61 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~61 .lut_mask = 64'h3232020200330033;
defparam \cpu|al_unit|ShiftRight1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \cpu|al_unit|Mux6~0 (
// Equation(s):
// \cpu|al_unit|Mux6~0_combout  = ( !\cpu|al_unit|Mux1~1_combout  & ( \cpu|al_unit|Mux1~0_combout  & ( \cpu|alu_b|y[31]~18_combout  ) ) ) # ( \cpu|al_unit|Mux1~1_combout  & ( !\cpu|al_unit|Mux1~0_combout  & ( (\cpu|al_unit|ShiftRight1~61_combout ) # 
// (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|al_unit|Mux1~1_combout  & ( !\cpu|al_unit|Mux1~0_combout  & ( \cpu|al_unit|ShiftRight0~32_combout  ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|alu_b|y[31]~18_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~32_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~61_combout ),
	.datae(!\cpu|al_unit|Mux1~1_combout ),
	.dataf(!\cpu|al_unit|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux6~0 .lut_mask = 64'h0F0F55FF33330000;
defparam \cpu|al_unit|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N39
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~63 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~63_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( (!\cpu|al_unit|ShiftLeft0~35_combout  & \cpu|alu_a|y[3]~0_combout ) ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftLeft0~62_combout ) # 
// ((!\cpu|al_unit|ShiftLeft0~2_combout )))) # (\cpu|alu_a|y[3]~0_combout  & (((!\cpu|al_unit|ShiftLeft0~35_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~62_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~35_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~63 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~63 .lut_mask = 64'hEEF000F0EEF000F0;
defparam \cpu|al_unit|ShiftLeft0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~53 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~53_combout  = ( \cpu|al_unit|ShiftLeft0~25_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|alu_a|y[2]~1_combout )) # (\cpu|al_unit|ShiftLeft0~36_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (((!\cpu|alu_a|y[2]~1_combout  & 
// \cpu|al_unit|ShiftLeft0~26_combout )))) ) ) # ( !\cpu|al_unit|ShiftLeft0~25_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~36_combout )) # (\cpu|alu_a|y[3]~0_combout  & 
// ((\cpu|al_unit|ShiftLeft0~26_combout ))))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~36_combout ),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~26_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~53 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~53 .lut_mask = 64'h407040704C7C4C7C;
defparam \cpu|al_unit|ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \cpu|al_unit|Mux6~1 (
// Equation(s):
// \cpu|al_unit|Mux6~1_combout  = ( \cpu|al_unit|Mux12~1_combout  & ( \cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|ShiftLeft0~53_combout  ) ) ) # ( !\cpu|al_unit|Mux12~1_combout  & ( \cpu|al_unit|Mux12~2_combout  & ( !\cpu|al_unit|ShiftLeft0~63_combout  ) 
// ) ) # ( \cpu|al_unit|Mux12~1_combout  & ( !\cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|ShiftLeft0~75_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftLeft0~75_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~63_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~53_combout ),
	.datae(!\cpu|al_unit|Mux12~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux6~1 .lut_mask = 64'h00003333F0F000FF;
defparam \cpu|al_unit|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \cpu|al_unit|Mux6~3 (
// Equation(s):
// \cpu|al_unit|Mux6~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & ((!\cpu|alu_b|y[25]~29_combout  $ (!\cpu|alu_a|y[25]~27_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|alu_b|y[9]~11_combout ))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux6~0_combout )) # (\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux6~1_combout ))))) ) )

	.dataa(!\cpu|alu_b|y[9]~11_combout ),
	.datab(!\cpu|alu_b|y[25]~29_combout ),
	.datac(!\cpu|al_unit|Mux6~0_combout ),
	.datad(!\cpu|al_unit|Mux6~1_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[25]~27_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux6~3 .lut_mask = 64'h3C3C0F0F555500FF;
defparam \cpu|al_unit|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \cpu|al_unit|Mux6~2 (
// Equation(s):
// \cpu|al_unit|Mux6~2_combout  = ( \cpu|alu_a|y[25]~27_combout  & ( \cpu|al_unit|Mux6~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (((!\cpu|al_unit|Mux24~2_combout )) # (\cpu|al_unit|Add0~111_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & 
// (((\cpu|alu_b|y[25]~29_combout ) # (\cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( !\cpu|alu_a|y[25]~27_combout  & ( \cpu|al_unit|Mux6~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (((!\cpu|al_unit|Mux24~2_combout )) # (\cpu|al_unit|Add0~111_sumout ))) # 
// (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout  & \cpu|alu_b|y[25]~29_combout )))) ) ) ) # ( \cpu|alu_a|y[25]~27_combout  & ( !\cpu|al_unit|Mux6~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~111_sumout  & 
// (\cpu|al_unit|Mux24~2_combout ))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|alu_b|y[25]~29_combout ) # (\cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( !\cpu|alu_a|y[25]~27_combout  & ( !\cpu|al_unit|Mux6~3_combout  & ( (\cpu|al_unit|Mux24~2_combout  & 
// ((!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~111_sumout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_b|y[25]~29_combout ))))) ) ) )

	.dataa(!\cpu|al_unit|Add0~111_sumout ),
	.datab(!\cpu|al_unit|Mux24~1_combout ),
	.datac(!\cpu|al_unit|Mux24~2_combout ),
	.datad(!\cpu|alu_b|y[25]~29_combout ),
	.datae(!\cpu|alu_a|y[25]~27_combout ),
	.dataf(!\cpu|al_unit|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux6~2 .lut_mask = 64'h04070737C4C7C7F7;
defparam \cpu|al_unit|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \cpu|link|y[25]~26 (
// Equation(s):
// \cpu|link|y[25]~26_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux6~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux6~2_combout )) # (\cpu|cu|comb~7_combout  & (((\cpu|Add0~101_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux6~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux6~2_combout )) # (\cpu|cu|comb~7_combout  & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [25])))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\cpu|al_unit|Mux6~2_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|cu|comb~7_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [25]),
	.datag(!\cpu|Add0~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[25]~26 .extended_lut = "on";
defparam \cpu|link|y[25]~26 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N26
dffeas \cpu|rf|register[11][25] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~26_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N21
cyclonev_lcell_comb \cpu|rf|qb[25]~394 (
// Equation(s):
// \cpu|rf|qb[25]~394_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][25]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][25]~q )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[10][25]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][25]~q ))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[11][25]~q ),
	.datac(!\cpu|rf|register[10][25]~q ),
	.datad(!\cpu|rf|register[9][25]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(!\cpu|rf|register[8][25]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~394 .extended_lut = "on";
defparam \cpu|rf|qb[25]~394 .lut_mask = 64'h0A5F1B1B00000000;
defparam \cpu|rf|qb[25]~394 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N21
cyclonev_lcell_comb \cpu|rf|qb[25]~321 (
// Equation(s):
// \cpu|rf|qb[25]~321_combout  = ( !\cpu|rf|qb[25]~257_combout  & ( !\cpu|rf|qb[25]~394_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[25]~394_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[25]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[25]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~321 .extended_lut = "off";
defparam \cpu|rf|qb[25]~321 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|rf|qb[25]~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~44 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~44_combout  = ( \cpu|rf|qb[27]~329_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|rf|qb[25]~321_combout  & !\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|rf|qb[27]~329_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( 
// (!\cpu|rf|qb[25]~321_combout ) # (\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( \cpu|rf|qb[27]~329_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|rf|qb[24]~322_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (!\cpu|rf|qb[26]~326_combout )) ) ) ) # ( !\cpu|rf|qb[27]~329_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|rf|qb[24]~322_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[26]~326_combout )) ) ) )

	.dataa(!\cpu|rf|qb[25]~321_combout ),
	.datab(!\cpu|rf|qb[26]~326_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|rf|qb[24]~322_combout ),
	.datae(!\cpu|rf|qb[27]~329_combout ),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~44 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~44 .lut_mask = 64'hFC0CFC0CAFAFA0A0;
defparam \cpu|al_unit|ShiftRight1~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N21
cyclonev_lcell_comb \cpu|al_unit|Mux19~1 (
// Equation(s):
// \cpu|al_unit|Mux19~1_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (!\cpu|al_unit|ShiftRight1~45_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((!\cpu|al_unit|ShiftRight1~44_combout ))) ) 
// ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftRight1~45_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~44_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux19~1 .lut_mask = 64'hFFFFCFC000000000;
defparam \cpu|al_unit|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~50 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~50_combout  = ( \cpu|alu_b|y[13]~7_combout  & ( \cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[14]~8_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[15]~4_combout ))) ) ) ) # ( 
// !\cpu|alu_b|y[13]~7_combout  & ( \cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[14]~8_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[15]~4_combout ))) ) ) ) # ( \cpu|alu_b|y[13]~7_combout  & ( 
// !\cpu|alu_a|y[1]~2_combout  & ( (\cpu|alu_b|y[12]~9_combout ) # (\cpu|alu_a|y[0]~5_combout ) ) ) ) # ( !\cpu|alu_b|y[13]~7_combout  & ( !\cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[12]~9_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|alu_b|y[12]~9_combout ),
	.datac(!\cpu|alu_b|y[14]~8_combout ),
	.datad(!\cpu|alu_b|y[15]~4_combout ),
	.datae(!\cpu|alu_b|y[13]~7_combout ),
	.dataf(!\cpu|alu_a|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~50 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~50 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu|al_unit|ShiftRight1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~51 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~51_combout  = ( \cpu|rf|qb[19]~248_combout  & ( \cpu|rf|qb[17]~330_combout  & ( ((!\cpu|alu_a|y[1]~2_combout  & (\cpu|rf|qb[16]~84_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[18]~95_combout )))) # 
// (\cpu|alu_a|y[0]~5_combout ) ) ) ) # ( !\cpu|rf|qb[19]~248_combout  & ( \cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_a|y[0]~5_combout )) # (\cpu|rf|qb[16]~84_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (((\cpu|rf|qb[18]~95_combout  & !\cpu|alu_a|y[0]~5_combout )))) ) ) ) # ( \cpu|rf|qb[19]~248_combout  & ( !\cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|rf|qb[16]~84_combout  & ((!\cpu|alu_a|y[0]~5_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_a|y[0]~5_combout ) # (\cpu|rf|qb[18]~95_combout )))) ) ) ) # ( !\cpu|rf|qb[19]~248_combout  & ( !\cpu|rf|qb[17]~330_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|rf|qb[16]~84_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[18]~95_combout ))))) ) ) )

	.dataa(!\cpu|rf|qb[16]~84_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|rf|qb[18]~95_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(!\cpu|rf|qb[19]~248_combout ),
	.dataf(!\cpu|rf|qb[17]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~51 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~51 .lut_mask = 64'h4700473347CC47FF;
defparam \cpu|al_unit|ShiftRight1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N36
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~22 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~22_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( \cpu|alu_b|y[31]~5_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & !\cpu|al_unit|ShiftRight1~50_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( 
// \cpu|alu_b|y[31]~5_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & !\cpu|al_unit|ShiftRight1~50_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (!\cpu|al_unit|ShiftRight1~50_combout )) 
// # (\cpu|alu_a|y[2]~1_combout  & ((!\cpu|al_unit|ShiftRight1~51_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|al_unit|ShiftRight1~50_combout ) # (\cpu|alu_a|y[2]~1_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~50_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~51_combout ),
	.datad(gnd),
	.datae(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~22 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~22 .lut_mask = 64'hDDDDD8D888888888;
defparam \cpu|al_unit|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N54
cyclonev_lcell_comb \cpu|al_unit|Mux19~0 (
// Equation(s):
// \cpu|al_unit|Mux19~0_combout  = ( \cpu|al_unit|ShiftLeft0~18_combout  & ( \cpu|al_unit|ShiftRight1~59_combout  & ( (\cpu|al_unit|Mux12~0_combout  & (\cpu|al_unit|Mux24~0_combout  & !\cpu|al_unit|ShiftRight1~48_combout )) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~18_combout  & ( \cpu|al_unit|ShiftRight1~59_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & \cpu|alu_b|y[31]~18_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~18_combout  & ( !\cpu|al_unit|ShiftRight1~59_combout  & ( 
// (!\cpu|al_unit|Mux12~0_combout ) # ((\cpu|al_unit|Mux24~0_combout  & !\cpu|al_unit|ShiftRight1~48_combout )) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( !\cpu|al_unit|ShiftRight1~59_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & 
// \cpu|alu_b|y[31]~18_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux12~0_combout ),
	.datab(!\cpu|al_unit|Mux24~0_combout ),
	.datac(!\cpu|alu_b|y[31]~18_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~48_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux19~0 .lut_mask = 64'h0A0ABBAA0A0A1100;
defparam \cpu|al_unit|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \cpu|al_unit|Mux19~2 (
// Equation(s):
// \cpu|al_unit|Mux19~2_combout  = ( \cpu|al_unit|Mux19~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftRight0~22_combout ))) # (\cpu|alu_a|y[3]~0_combout  & 
// (!\cpu|al_unit|Mux19~1_combout )))) ) ) ) # ( !\cpu|al_unit|Mux19~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftRight0~22_combout ))) # (\cpu|alu_a|y[3]~0_combout  & 
// (!\cpu|al_unit|Mux19~1_combout )))) ) ) ) # ( \cpu|al_unit|Mux19~0_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( \cpu|cu|aluc[0]~1_combout  ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|Mux19~1_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~22_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|al_unit|Mux19~0_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux19~2 .lut_mask = 64'h000000FF00E400E4;
defparam \cpu|al_unit|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \cpu|al_unit|Mux19~3 (
// Equation(s):
// \cpu|al_unit|Mux19~3_combout  = ( \cpu|al_unit|Mux19~2_combout  & ( \cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|s~7_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|al_unit|Mux19~2_combout  & ( 
// \cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|s~7_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( \cpu|al_unit|Mux19~2_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( ((!\cpu|cu|aluc[0]~1_combout ) # 
// (\cpu|cu|aluc[2]~3_combout )) # (\cpu|al_unit|ShiftLeft0~51_combout ) ) ) ) # ( !\cpu|al_unit|Mux19~2_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|ShiftLeft0~51_combout  & (\cpu|cu|aluc[0]~1_combout  & !\cpu|cu|aluc[2]~3_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~51_combout ),
	.datab(!\cpu|al_unit|s~7_combout ),
	.datac(!\cpu|cu|aluc[0]~1_combout ),
	.datad(!\cpu|cu|aluc[2]~3_combout ),
	.datae(!\cpu|al_unit|Mux19~2_combout ),
	.dataf(!\cpu|al_unit|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux19~3 .lut_mask = 64'h0500F5FF30333033;
defparam \cpu|al_unit|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \cpu|al_unit|Mux19~4 (
// Equation(s):
// \cpu|al_unit|Mux19~4_combout  = ( \cpu|alu_b|y[12]~9_combout  & ( \cpu|al_unit|Mux19~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout ) # ((\cpu|al_unit|Add0~59_sumout )))) # (\cpu|al_unit|Mux24~1_combout  & 
// (((\cpu|alu_a|y[12]~15_combout )) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|alu_b|y[12]~9_combout  & ( \cpu|al_unit|Mux19~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout ) # ((\cpu|al_unit|Add0~59_sumout )))) # 
// (\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_a|y[12]~15_combout ))) ) ) ) # ( \cpu|alu_b|y[12]~9_combout  & ( !\cpu|al_unit|Mux19~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux24~2_combout  & 
// ((\cpu|al_unit|Add0~59_sumout )))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|alu_a|y[12]~15_combout )) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|alu_b|y[12]~9_combout  & ( !\cpu|al_unit|Mux19~3_combout  & ( (\cpu|al_unit|Mux24~2_combout  & 
// ((!\cpu|al_unit|Mux24~1_combout  & ((\cpu|al_unit|Add0~59_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & (\cpu|alu_a|y[12]~15_combout )))) ) ) )

	.dataa(!\cpu|al_unit|Mux24~1_combout ),
	.datab(!\cpu|al_unit|Mux24~2_combout ),
	.datac(!\cpu|alu_a|y[12]~15_combout ),
	.datad(!\cpu|al_unit|Add0~59_sumout ),
	.datae(!\cpu|alu_b|y[12]~9_combout ),
	.dataf(!\cpu|al_unit|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux19~4 .lut_mask = 64'h0123153789AB9DBF;
defparam \cpu|al_unit|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \cpu|link|y[12]~78 (
// Equation(s):
// \cpu|link|y[12]~78_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux19~4_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux19~4_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~45_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux19~4_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux19~4_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [12])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux19~4_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [12]),
	.datag(!\cpu|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[12]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[12]~78 .extended_lut = "on";
defparam \cpu|link|y[12]~78 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[12]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y27_N38
dffeas \cpu|rf|register[11][12] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~78_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N15
cyclonev_lcell_comb \cpu|rf|qb[12]~116 (
// Equation(s):
// \cpu|rf|qb[12]~116_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[10][12]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][12]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # 
// (\cpu|rf|register[9][12]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[8][12]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[10][12]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][12]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[8][12]~q  & ( (\cpu|rf|register[9][12]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[11][12]~q ),
	.datab(!\cpu|rf|register[10][12]~q ),
	.datac(!\cpu|rf|register[9][12]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[12]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~116 .extended_lut = "off";
defparam \cpu|rf|qb[12]~116 .lut_mask = 64'h000F3355FF0F3355;
defparam \cpu|rf|qb[12]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N42
cyclonev_lcell_comb \cpu|alu_b|y[12]~9 (
// Equation(s):
// \cpu|alu_b|y[12]~9_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[12]~125_combout  & ( (!\cpu|cu|aluimm~combout  & ((!\cpu|rf|Equal1~0_combout ))) # (\cpu|cu|aluimm~combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12])) ) ) ) # ( 
// !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[12]~125_combout  & ( (!\cpu|cu|aluimm~combout  & (((\cpu|rf|qb[12]~116_combout  & !\cpu|rf|Equal1~0_combout )))) # (\cpu|cu|aluimm~combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12])) ) ) ) # ( 
// \cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|qb[12]~125_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [12] & \cpu|cu|aluimm~combout ) ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|qb[12]~125_combout  & ( (!\cpu|cu|aluimm~combout  & 
// (((\cpu|rf|qb[12]~116_combout  & !\cpu|rf|Equal1~0_combout )))) # (\cpu|cu|aluimm~combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12])) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\cpu|rf|qb[12]~116_combout ),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|cu|aluimm~combout ),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\cpu|rf|qb[12]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[12]~9 .extended_lut = "off";
defparam \cpu|alu_b|y[12]~9 .lut_mask = 64'h305500553055F055;
defparam \cpu|alu_b|y[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N42
cyclonev_lcell_comb \cpu|al_unit|Add0~51 (
// Equation(s):
// \cpu|al_unit|Add0~51_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[13]~7_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[13]~339_combout )) ) + ( \cpu|al_unit|Add0~60  ))
// \cpu|al_unit|Add0~52  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[13]~7_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[13]~339_combout )) ) + ( \cpu|al_unit|Add0~60  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|alu_b|y[13]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[13]~339_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~60 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~51_sumout ),
	.cout(\cpu|al_unit|Add0~52 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~51 .extended_lut = "off";
defparam \cpu|al_unit|Add0~51 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|al_unit|Add0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~35 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~35_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[22]~226_combout  & ( (!\cpu|rf|qb[24]~322_combout ) # (!\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[22]~226_combout  & ( 
// (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[21]~215_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[23]~323_combout )) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[22]~226_combout  & ( (!\cpu|rf|qb[24]~322_combout  & 
// \cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[22]~226_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[21]~215_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[23]~323_combout )) ) ) )

	.dataa(!\cpu|rf|qb[23]~323_combout ),
	.datab(!\cpu|rf|qb[24]~322_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|rf|qb[21]~215_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|rf|qb[22]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~35 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~35 .lut_mask = 64'h0AFA0C0C0AFAFCFC;
defparam \cpu|al_unit|ShiftRight1~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N39
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~19 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~19_combout  = ( !\cpu|alu_b|y[31]~5_combout  & ( \cpu|al_unit|ShiftRight1~34_combout  & ( (!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|al_unit|ShiftRight1~35_combout ) # (\cpu|alu_a|y[2]~1_combout )) ) ) ) # ( 
// !\cpu|alu_b|y[31]~5_combout  & ( !\cpu|al_unit|ShiftRight1~34_combout  & ( (!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|al_unit|ShiftRight1~35_combout  & !\cpu|alu_a|y[2]~1_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftRight1~35_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~19 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~19 .lut_mask = 64'hFAAA0000FAFF0000;
defparam \cpu|al_unit|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \cpu|al_unit|Mux18~0 (
// Equation(s):
// \cpu|al_unit|Mux18~0_combout  = ( \cpu|al_unit|Mux12~0_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( (\cpu|al_unit|Mux24~0_combout  & !\cpu|al_unit|ShiftRight0~18_combout ) ) ) ) # ( !\cpu|al_unit|Mux12~0_combout  & ( 
// \cpu|al_unit|ShiftLeft0~18_combout  & ( !\cpu|al_unit|ShiftRight1~57_combout  ) ) ) # ( !\cpu|al_unit|Mux12~0_combout  & ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( \cpu|alu_b|y[31]~18_combout  ) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(!\cpu|al_unit|Mux24~0_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~18_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~57_combout ),
	.datae(!\cpu|al_unit|Mux12~0_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux18~0 .lut_mask = 64'h55550000FF003030;
defparam \cpu|al_unit|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~39 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~39_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|alu_b|y[15]~4_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[14]~8_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[16]~19_combout )) ) ) ) # ( 
// !\cpu|alu_a|y[0]~5_combout  & ( \cpu|alu_b|y[15]~4_combout  & ( (\cpu|alu_b|y[13]~7_combout ) # (\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|alu_b|y[15]~4_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|alu_b|y[14]~8_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[16]~19_combout )) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|alu_b|y[15]~4_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & \cpu|alu_b|y[13]~7_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|alu_b|y[13]~7_combout ),
	.datac(!\cpu|alu_b|y[16]~19_combout ),
	.datad(!\cpu|alu_b|y[14]~8_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|alu_b|y[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~39 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~39 .lut_mask = 64'h222205AF777705AF;
defparam \cpu|al_unit|ShiftRight1~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~21 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~21_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( (!\cpu|al_unit|ShiftRight1~39_combout  & !\cpu|alu_a|y[2]~1_combout ) ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (!\cpu|al_unit|ShiftRight1~39_combout )) 
// # (\cpu|alu_a|y[2]~1_combout  & (((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftRight1~40_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~39_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~40_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~21 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~21 .lut_mask = 64'hAFACAFACA0A0A0A0;
defparam \cpu|al_unit|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \cpu|al_unit|Mux18~1 (
// Equation(s):
// \cpu|al_unit|Mux18~1_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|ShiftRight0~19_combout  & \cpu|cu|aluc[0]~1_combout ) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( 
// (\cpu|cu|aluc[0]~1_combout  & !\cpu|al_unit|ShiftRight0~21_combout ) ) ) ) # ( \cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & \cpu|al_unit|Mux18~0_combout ) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( 
// !\cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & \cpu|al_unit|Mux18~0_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~19_combout ),
	.datab(!\cpu|cu|aluc[0]~1_combout ),
	.datac(!\cpu|al_unit|Mux18~0_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~21_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux18~1 .lut_mask = 64'h0303030333002222;
defparam \cpu|al_unit|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N0
cyclonev_lcell_comb \cpu|al_unit|s~5 (
// Equation(s):
// \cpu|al_unit|s~5_combout  = ( !\cpu|alu_b|y[13]~7_combout  & ( \cpu|alu_a|y[13]~14_combout  ) ) # ( \cpu|alu_b|y[13]~7_combout  & ( !\cpu|alu_a|y[13]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|alu_b|y[13]~7_combout ),
	.dataf(!\cpu|alu_a|y[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~5 .extended_lut = "off";
defparam \cpu|al_unit|s~5 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \cpu|al_unit|s~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \cpu|al_unit|Mux18~2 (
// Equation(s):
// \cpu|al_unit|Mux18~2_combout  = ( \cpu|al_unit|s~5_combout  & ( \cpu|al_unit|Mux20~0_combout  & ( (!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( \cpu|al_unit|s~5_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( 
// (!\cpu|cu|aluc[2]~3_combout  & ((!\cpu|cu|aluc[0]~1_combout  & (\cpu|al_unit|Mux18~1_combout )) # (\cpu|cu|aluc[0]~1_combout  & ((\cpu|al_unit|ShiftLeft0~49_combout ))))) # (\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|Mux18~1_combout )) ) ) ) # ( 
// !\cpu|al_unit|s~5_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & ((!\cpu|cu|aluc[0]~1_combout  & (\cpu|al_unit|Mux18~1_combout )) # (\cpu|cu|aluc[0]~1_combout  & ((\cpu|al_unit|ShiftLeft0~49_combout ))))) # 
// (\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|Mux18~1_combout )) ) ) )

	.dataa(!\cpu|al_unit|Mux18~1_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~49_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|al_unit|s~5_combout ),
	.dataf(!\cpu|al_unit|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux18~2 .lut_mask = 64'h553555350000FF0F;
defparam \cpu|al_unit|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N36
cyclonev_lcell_comb \cpu|al_unit|Mux18~3 (
// Equation(s):
// \cpu|al_unit|Mux18~3_combout  = ( \cpu|alu_b|y[13]~7_combout  & ( \cpu|al_unit|Mux24~1_combout  & ( (\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_a|y[13]~14_combout ) ) ) ) # ( !\cpu|alu_b|y[13]~7_combout  & ( \cpu|al_unit|Mux24~1_combout  & ( 
// (\cpu|alu_a|y[13]~14_combout  & \cpu|al_unit|Mux24~2_combout ) ) ) ) # ( \cpu|alu_b|y[13]~7_combout  & ( !\cpu|al_unit|Mux24~1_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Mux18~2_combout ))) # (\cpu|al_unit|Mux24~2_combout  & 
// (\cpu|al_unit|Add0~51_sumout )) ) ) ) # ( !\cpu|alu_b|y[13]~7_combout  & ( !\cpu|al_unit|Mux24~1_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Mux18~2_combout ))) # (\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Add0~51_sumout )) ) ) )

	.dataa(!\cpu|alu_a|y[13]~14_combout ),
	.datab(!\cpu|al_unit|Add0~51_sumout ),
	.datac(!\cpu|al_unit|Mux18~2_combout ),
	.datad(!\cpu|al_unit|Mux24~2_combout ),
	.datae(!\cpu|alu_b|y[13]~7_combout ),
	.dataf(!\cpu|al_unit|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux18~3 .lut_mask = 64'h0F330F33005555FF;
defparam \cpu|al_unit|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \cpu|rf|qb[1]~331 (
// Equation(s):
// \cpu|rf|qb[1]~331_combout  = ( \cpu|rf|qb[1]~185_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) # ( !\cpu|rf|qb[1]~185_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[1]~176_combout ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[1]~176_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[1]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~331 .extended_lut = "off";
defparam \cpu|rf|qb[1]~331 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \cpu|rf|qb[1]~331 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N57
cyclonev_lcell_comb \cpu|rf|qb[2]~332 (
// Equation(s):
// \cpu|rf|qb[2]~332_combout  = ( \cpu|rf|qb[2]~398_combout  & ( \cpu|rf|qb[2]~194_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( !\cpu|rf|qb[2]~398_combout  & ( \cpu|rf|qb[2]~194_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( \cpu|rf|qb[2]~398_combout 
//  & ( !\cpu|rf|qb[2]~194_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(!\cpu|rf|qb[2]~398_combout ),
	.dataf(!\cpu|rf|qb[2]~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[2]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~332 .extended_lut = "off";
defparam \cpu|rf|qb[2]~332 .lut_mask = 64'h0000FF00FF00FF00;
defparam \cpu|rf|qb[2]~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \cpu|rf|qb[3]~333 (
// Equation(s):
// \cpu|rf|qb[3]~333_combout  = ( \cpu|rf|qb[3]~23_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) # ( !\cpu|rf|qb[3]~23_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[3]~14_combout ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[3]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[3]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[3]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~333 .extended_lut = "off";
defparam \cpu|rf|qb[3]~333 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \cpu|rf|qb[3]~333 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N48
cyclonev_lcell_comb \cpu|rf|qb[4]~334 (
// Equation(s):
// \cpu|rf|qb[4]~334_combout  = ( \cpu|rf|qb[4]~53_combout  & ( \cpu|rf|qb[4]~44_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( !\cpu|rf|qb[4]~53_combout  & ( \cpu|rf|qb[4]~44_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( \cpu|rf|qb[4]~53_combout  & ( 
// !\cpu|rf|qb[4]~44_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|rf|qb[4]~53_combout ),
	.dataf(!\cpu|rf|qb[4]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~334 .extended_lut = "off";
defparam \cpu|rf|qb[4]~334 .lut_mask = 64'h0000CCCCCCCCCCCC;
defparam \cpu|rf|qb[4]~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N57
cyclonev_lcell_comb \cpu|rf|qb[5]~335 (
// Equation(s):
// \cpu|rf|qb[5]~335_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[5]~24_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[5]~33_combout ) ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[5]~24_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( 
// \cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|qb[5]~24_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[5]~33_combout ) ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qb[5]~33_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\cpu|rf|qb[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[5]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~335 .extended_lut = "off";
defparam \cpu|rf|qb[5]~335 .lut_mask = 64'h00000A0AAAAA0A0A;
defparam \cpu|rf|qb[5]~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N30
cyclonev_lcell_comb \cpu|rf|qb[6]~34 (
// Equation(s):
// \cpu|rf|qb[6]~34_combout  = ( \cpu|rf|register[8][6]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[9][6]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[11][6]~q ))) ) ) ) # ( !\cpu|rf|register[8][6]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[9][6]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[11][6]~q ))) ) ) ) # ( \cpu|rf|register[8][6]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[10][6]~q ) ) ) ) # ( !\cpu|rf|register[8][6]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|register[10][6]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[10][6]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[9][6]~q ),
	.datad(!\cpu|rf|register[11][6]~q ),
	.datae(!\cpu|rf|register[8][6]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~34 .extended_lut = "off";
defparam \cpu|rf|qb[6]~34 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \cpu|rf|qb[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N24
cyclonev_lcell_comb \cpu|rf|qb[6]~336 (
// Equation(s):
// \cpu|rf|qb[6]~336_combout  = ( \cpu|rf|qb[6]~34_combout  & ( !\cpu|rf|Equal1~0_combout  & ( (!\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[6]~43_combout ) ) ) ) # ( !\cpu|rf|qb[6]~34_combout  & ( !\cpu|rf|Equal1~0_combout  & ( (\cpu|rf|qb[6]~43_combout  & 
// \cpu|rf|qb[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[6]~43_combout ),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(!\cpu|rf|qb[6]~34_combout ),
	.dataf(!\cpu|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~336 .extended_lut = "off";
defparam \cpu|rf|qb[6]~336 .lut_mask = 64'h000FFF0F00000000;
defparam \cpu|rf|qb[6]~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N9
cyclonev_lcell_comb \cpu|rf|qb[13]~96 (
// Equation(s):
// \cpu|rf|qb[13]~96_combout  = ( \cpu|rf|register[9][13]~q  & ( \cpu|rf|register[11][13]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][13]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|rf|register[10][13]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\cpu|rf|register[9][13]~q  & ( \cpu|rf|register[11][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][13]~q  
// & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[10][13]~q )))) ) ) ) # ( 
// \cpu|rf|register[9][13]~q  & ( !\cpu|rf|register[11][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[8][13]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[10][13]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\cpu|rf|register[9][13]~q  & ( !\cpu|rf|register[11][13]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][13]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][13]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[8][13]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[10][13]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[9][13]~q ),
	.dataf(!\cpu|rf|register[11][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~96 .extended_lut = "off";
defparam \cpu|rf|qb[13]~96 .lut_mask = 64'h470047CC473347FF;
defparam \cpu|rf|qb[13]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N39
cyclonev_lcell_comb \cpu|rf|qb[13]~343 (
// Equation(s):
// \cpu|rf|qb[13]~343_combout  = ( !\cpu|rf|Equal1~0_combout  & ( (!\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[13]~96_combout ))) # (\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[13]~105_combout )) ) )

	.dataa(!\cpu|rf|qb[0]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qb[13]~105_combout ),
	.datad(!\cpu|rf|qb[13]~96_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~343 .extended_lut = "off";
defparam \cpu|rf|qb[13]~343 .lut_mask = 64'h05AF05AF00000000;
defparam \cpu|rf|qb[13]~343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N30
cyclonev_lcell_comb \cpu|rf|qb[15]~345 (
// Equation(s):
// \cpu|rf|qb[15]~345_combout  = ( \cpu|rf|qb[15]~63_combout  & ( (!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[15]~54_combout ))) ) ) # ( !\cpu|rf|qb[15]~63_combout  & ( (\cpu|rf|qb[15]~54_combout  & (!\cpu|rf|Equal1~0_combout  & 
// !\cpu|rf|qb[0]~0_combout )) ) )

	.dataa(!\cpu|rf|qb[15]~54_combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\cpu|rf|qb[0]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qb[15]~63_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[15]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~345 .extended_lut = "off";
defparam \cpu|rf|qb[15]~345 .lut_mask = 64'h40404C4C40404C4C;
defparam \cpu|rf|qb[15]~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N42
cyclonev_lcell_comb \cpu|rf|qb[16]~346 (
// Equation(s):
// \cpu|rf|qb[16]~346_combout  = ( \cpu|rf|qb[16]~83_combout  & ( \cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) ) # ( \cpu|rf|qb[16]~83_combout  & ( !\cpu|rf|qb[0]~0_combout  & ( (\cpu|rf|qb[16]~74_combout  & !\cpu|rf|Equal1~0_combout ) ) ) ) # 
// ( !\cpu|rf|qb[16]~83_combout  & ( !\cpu|rf|qb[0]~0_combout  & ( (\cpu|rf|qb[16]~74_combout  & !\cpu|rf|Equal1~0_combout ) ) ) )

	.dataa(!\cpu|rf|qb[16]~74_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(!\cpu|rf|qb[16]~83_combout ),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~346 .extended_lut = "off";
defparam \cpu|rf|qb[16]~346 .lut_mask = 64'h550055000000FF00;
defparam \cpu|rf|qb[16]~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N15
cyclonev_lcell_comb \cpu|rf|qb[17]~347 (
// Equation(s):
// \cpu|rf|qb[17]~347_combout  = ( \cpu|rf|qb[17]~73_combout  & ( (!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[17]~64_combout ))) ) ) # ( !\cpu|rf|qb[17]~73_combout  & ( (\cpu|rf|qb[17]~64_combout  & (!\cpu|rf|Equal1~0_combout  & 
// !\cpu|rf|qb[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[17]~64_combout ),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(!\cpu|rf|qb[17]~73_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~347 .extended_lut = "off";
defparam \cpu|rf|qb[17]~347 .lut_mask = 64'h300030F0300030F0;
defparam \cpu|rf|qb[17]~347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N39
cyclonev_lcell_comb \cpu|rf|qb[18]~348 (
// Equation(s):
// \cpu|rf|qb[18]~348_combout  = ( \cpu|rf|qb[18]~94_combout  & ( (!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[18]~85_combout ) # (\cpu|rf|qb[0]~0_combout ))) ) ) # ( !\cpu|rf|qb[18]~94_combout  & ( (!\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[18]~85_combout  & 
// !\cpu|rf|Equal1~0_combout )) ) )

	.dataa(!\cpu|rf|qb[0]~0_combout ),
	.datab(!\cpu|rf|qb[18]~85_combout ),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[18]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[18]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~348 .extended_lut = "off";
defparam \cpu|rf|qb[18]~348 .lut_mask = 64'h2020202070707070;
defparam \cpu|rf|qb[18]~348 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dmem|write_datamem_enable~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\dmem|dmem_clk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|rf|qb[18]~348_combout ,\cpu|rf|qb[17]~347_combout ,\cpu|rf|qb[16]~346_combout ,\cpu|rf|qb[15]~345_combout ,\cpu|rf|qb[13]~343_combout ,\cpu|rf|qb[6]~336_combout ,\cpu|rf|qb[5]~335_combout ,\cpu|rf|qb[4]~334_combout ,
\cpu|rf|qb[3]~333_combout ,\cpu|rf|qb[2]~332_combout ,\cpu|rf|qb[1]~331_combout ,\cpu|rf|qb[0]~13_combout }),
	.portaaddr({\cpu|al_unit|Mux25~3_combout ,\cpu|al_unit|Mux26~3_combout ,\cpu|al_unit|Mux27~3_combout ,\cpu|al_unit|Mux28~4_combout ,\cpu|al_unit|Mux29~7_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "C:/Users/YongMao/Desktop/test/source/sc_datamem.mif";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_m1p1:auto_generated|ALTSYNCRAM";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000150007900027000230000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \cpu|link|y[13]~86 (
// Equation(s):
// \cpu|link|y[13]~86_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux18~3_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux18~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~37_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux18~3_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux18~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [13])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux18~3_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [13]),
	.datag(!\cpu|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[13]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[13]~86 .extended_lut = "on";
defparam \cpu|link|y[13]~86 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[13]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N20
dffeas \cpu|rf|register[26][13] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~86_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N21
cyclonev_lcell_comb \cpu|rf|qb[13]~102 (
// Equation(s):
// \cpu|rf|qb[13]~102_combout  = ( \cpu|rf|register[18][13]~q  & ( \cpu|rf|register[22][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[26][13]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[30][13]~q )))) ) ) ) # ( !\cpu|rf|register[18][13]~q  & ( \cpu|rf|register[22][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[26][13]~q 
//  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[30][13]~q )))) ) ) ) # ( 
// \cpu|rf|register[18][13]~q  & ( !\cpu|rf|register[22][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[26][13]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[30][13]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\cpu|rf|register[18][13]~q  & ( !\cpu|rf|register[22][13]~q  & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[26][13]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[30][13]~q ))))) ) ) )

	.dataa(!\cpu|rf|register[26][13]~q ),
	.datab(!\cpu|rf|register[30][13]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[18][13]~q ),
	.dataf(!\cpu|rf|register[22][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~102 .extended_lut = "off";
defparam \cpu|rf|qb[13]~102 .lut_mask = 64'h0053F0530F53FF53;
defparam \cpu|rf|qb[13]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N39
cyclonev_lcell_comb \cpu|rf|qb[13]~101 (
// Equation(s):
// \cpu|rf|qb[13]~101_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[17][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[25][13]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[29][13]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[17][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # 
// (\cpu|rf|register[21][13]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[17][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[25][13]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[29][13]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[17][13]~q  & ( (\cpu|rf|register[21][13]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[25][13]~q ),
	.datab(!\cpu|rf|register[21][13]~q ),
	.datac(!\cpu|rf|register[29][13]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[17][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~101 .extended_lut = "off";
defparam \cpu|rf|qb[13]~101 .lut_mask = 64'h0033550FFF33550F;
defparam \cpu|rf|qb[13]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N45
cyclonev_lcell_comb \cpu|rf|qb[13]~103 (
// Equation(s):
// \cpu|rf|qb[13]~103_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][13]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[23][13]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[19][13]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[27][13]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[31][13]~q  & ( (\cpu|rf|register[23][13]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[31][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[19][13]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[27][13]~q ))) ) ) )

	.dataa(!\cpu|rf|register[19][13]~q ),
	.datab(!\cpu|rf|register[27][13]~q ),
	.datac(!\cpu|rf|register[23][13]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[31][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~103 .extended_lut = "off";
defparam \cpu|rf|qb[13]~103 .lut_mask = 64'h55330F0055330FFF;
defparam \cpu|rf|qb[13]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N3
cyclonev_lcell_comb \cpu|rf|qb[13]~100 (
// Equation(s):
// \cpu|rf|qb[13]~100_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[28][13]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[20][13]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[24][13]~q  ) ) ) # 
// ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[16][13]~q  ) ) )

	.dataa(!\cpu|rf|register[28][13]~q ),
	.datab(!\cpu|rf|register[20][13]~q ),
	.datac(!\cpu|rf|register[16][13]~q ),
	.datad(!\cpu|rf|register[24][13]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~100 .extended_lut = "off";
defparam \cpu|rf|qb[13]~100 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|rf|qb[13]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \cpu|rf|qb[13]~104 (
// Equation(s):
// \cpu|rf|qb[13]~104_combout  = ( \cpu|rf|qb[13]~103_combout  & ( \cpu|rf|qb[13]~100_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (\cpu|rf|qb[13]~102_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[13]~101_combout )))) ) ) ) # ( !\cpu|rf|qb[13]~103_combout  & ( \cpu|rf|qb[13]~100_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (\cpu|rf|qb[13]~102_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[13]~101_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \cpu|rf|qb[13]~103_combout  & ( !\cpu|rf|qb[13]~100_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[13]~102_combout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[13]~101_combout )))) ) ) ) # ( !\cpu|rf|qb[13]~103_combout 
//  & ( !\cpu|rf|qb[13]~100_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[13]~102_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|qb[13]~101_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|qb[13]~102_combout ),
	.datac(!\cpu|rf|qb[13]~101_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\cpu|rf|qb[13]~103_combout ),
	.dataf(!\cpu|rf|qb[13]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~104 .extended_lut = "off";
defparam \cpu|rf|qb[13]~104 .lut_mask = 64'h05220577AF22AF77;
defparam \cpu|rf|qb[13]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N9
cyclonev_lcell_comb \cpu|rf|qb[13]~98 (
// Equation(s):
// \cpu|rf|qb[13]~98_combout  = ( \cpu|rf|register[4][13]~q  & ( \cpu|rf|register[7][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[5][13]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[6][13]~q ))) ) ) ) # ( !\cpu|rf|register[4][13]~q  & ( \cpu|rf|register[7][13]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|register[5][13]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (\cpu|rf|register[6][13]~q ))) ) ) ) # ( \cpu|rf|register[4][13]~q  & ( !\cpu|rf|register[7][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[5][13]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][13]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # 
// ( !\cpu|rf|register[4][13]~q  & ( !\cpu|rf|register[7][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|register[5][13]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][13]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16]))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[6][13]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\cpu|rf|register[5][13]~q ),
	.datae(!\cpu|rf|register[4][13]~q ),
	.dataf(!\cpu|rf|register[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~98 .extended_lut = "off";
defparam \cpu|rf|qb[13]~98 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \cpu|rf|qb[13]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y30_N3
cyclonev_lcell_comb \cpu|rf|qb[13]~99 (
// Equation(s):
// \cpu|rf|qb[13]~99_combout  = ( \cpu|rf|register[3][13]~q  & ( \cpu|rf|qb[0]~4_combout  & ( (\cpu|rf|qb[0]~5_combout ) # (\cpu|rf|register[1][13]~q ) ) ) ) # ( !\cpu|rf|register[3][13]~q  & ( \cpu|rf|qb[0]~4_combout  & ( (\cpu|rf|register[1][13]~q  & 
// !\cpu|rf|qb[0]~5_combout ) ) ) ) # ( \cpu|rf|register[3][13]~q  & ( !\cpu|rf|qb[0]~4_combout  & ( (!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|qb[13]~98_combout ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[2][13]~q )) ) ) ) # ( !\cpu|rf|register[3][13]~q 
//  & ( !\cpu|rf|qb[0]~4_combout  & ( (!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|qb[13]~98_combout ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[2][13]~q )) ) ) )

	.dataa(!\cpu|rf|register[2][13]~q ),
	.datab(!\cpu|rf|register[1][13]~q ),
	.datac(!\cpu|rf|qb[13]~98_combout ),
	.datad(!\cpu|rf|qb[0]~5_combout ),
	.datae(!\cpu|rf|register[3][13]~q ),
	.dataf(!\cpu|rf|qb[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~99 .extended_lut = "off";
defparam \cpu|rf|qb[13]~99 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|rf|qb[13]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N39
cyclonev_lcell_comb \cpu|rf|qb[13]~97 (
// Equation(s):
// \cpu|rf|qb[13]~97_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[12][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[13][13]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[15][13]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[12][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// (\cpu|rf|register[14][13]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[12][13]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[13][13]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[15][13]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[12][13]~q  & ( (\cpu|rf|register[14][13]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\cpu|rf|register[14][13]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[15][13]~q ),
	.datad(!\cpu|rf|register[13][13]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[12][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~97 .extended_lut = "off";
defparam \cpu|rf|qb[13]~97 .lut_mask = 64'h111103CFDDDD03CF;
defparam \cpu|rf|qb[13]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N36
cyclonev_lcell_comb \cpu|rf|qb[13]~105 (
// Equation(s):
// \cpu|rf|qb[13]~105_combout  = ( \cpu|rf|qb[13]~97_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((\cpu|rf|qb[13]~99_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[13]~104_combout )) ) ) # ( !\cpu|rf|qb[13]~97_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|qb[13]~99_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[13]~104_combout )) ) )

	.dataa(!\cpu|rf|qb[13]~104_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|qb[13]~99_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[13]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[13]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~105 .extended_lut = "off";
defparam \cpu|rf|qb[13]~105 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \cpu|rf|qb[13]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N12
cyclonev_lcell_comb \cpu|alu_b|y[13]~7 (
// Equation(s):
// \cpu|alu_b|y[13]~7_combout  = ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [13] ) ) # ( !\cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [13] & ( (!\cpu|rf|Equal1~0_combout  & 
// ((!\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[13]~96_combout ))) # (\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[13]~105_combout )))) ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [13] & ( (!\cpu|rf|Equal1~0_combout  & 
// ((!\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[13]~96_combout ))) # (\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[13]~105_combout )))) ) ) )

	.dataa(!\cpu|rf|qb[13]~105_combout ),
	.datab(!\cpu|rf|qb[0]~0_combout ),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|rf|qb[13]~96_combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[13]~7 .extended_lut = "off";
defparam \cpu|alu_b|y[13]~7 .lut_mask = 64'h10D0000010D0FFFF;
defparam \cpu|alu_b|y[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~32 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~32_combout  = ( \cpu|alu_b|y[15]~4_combout  & ( \cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout )) # (\cpu|alu_b|y[13]~7_combout ))) # (\cpu|alu_a|y[0]~5_combout  & 
// (((\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[14]~8_combout )))) ) ) ) # ( !\cpu|alu_b|y[15]~4_combout  & ( \cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[13]~7_combout  & ((\cpu|alu_a|y[1]~2_combout )))) # 
// (\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[14]~8_combout )))) ) ) ) # ( \cpu|alu_b|y[15]~4_combout  & ( !\cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout )) # 
// (\cpu|alu_b|y[13]~7_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_b|y[14]~8_combout  & !\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( !\cpu|alu_b|y[15]~4_combout  & ( !\cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & 
// (\cpu|alu_b|y[13]~7_combout  & ((\cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_b|y[14]~8_combout  & !\cpu|alu_a|y[1]~2_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|alu_b|y[13]~7_combout ),
	.datac(!\cpu|alu_b|y[14]~8_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|alu_b|y[15]~4_combout ),
	.dataf(!\cpu|alu_b|y[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~32 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~32 .lut_mask = 64'h0522AF220577AF77;
defparam \cpu|al_unit|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \cpu|al_unit|Mux12~5 (
// Equation(s):
// \cpu|al_unit|Mux12~5_combout  = ( \cpu|al_unit|ShiftLeft0~23_combout  & ( (\cpu|al_unit|ShiftLeft0~32_combout ) # (\cpu|alu_a|y[3]~0_combout ) ) ) # ( !\cpu|al_unit|ShiftLeft0~23_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & 
// \cpu|al_unit|ShiftLeft0~32_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(gnd),
	.datad(!\cpu|al_unit|ShiftLeft0~32_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~5 .extended_lut = "off";
defparam \cpu|al_unit|Mux12~5 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \cpu|al_unit|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \cpu|al_unit|Mux12~6 (
// Equation(s):
// \cpu|al_unit|Mux12~6_combout  = ( \cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|Mux12~1_combout  & ( (\cpu|al_unit|Mux24~0_combout  & \cpu|al_unit|ShiftLeft0~17_combout ) ) ) ) # ( !\cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|Mux12~1_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~57_combout  ) ) ) # ( \cpu|al_unit|Mux12~2_combout  & ( !\cpu|al_unit|Mux12~1_combout  & ( \cpu|al_unit|Mux12~5_combout  ) ) )

	.dataa(!\cpu|al_unit|Mux24~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~57_combout ),
	.datac(!\cpu|al_unit|Mux12~5_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~17_combout ),
	.datae(!\cpu|al_unit|Mux12~2_combout ),
	.dataf(!\cpu|al_unit|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~6 .extended_lut = "off";
defparam \cpu|al_unit|Mux12~6 .lut_mask = 64'h00000F0FCCCC0055;
defparam \cpu|al_unit|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N21
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~17 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~17_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & \cpu|al_unit|ShiftRight1~16_combout ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~16_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~17 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~17 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \cpu|al_unit|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~4 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~4_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[22]~226_combout  ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[20]~237_combout  ) ) ) # ( 
// \cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[21]~215_combout  ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[19]~248_combout  ) ) )

	.dataa(!\cpu|rf|qb[21]~215_combout ),
	.datab(!\cpu|rf|qb[19]~248_combout ),
	.datac(!\cpu|rf|qb[22]~226_combout ),
	.datad(!\cpu|rf|qb[20]~237_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~4 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~4 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|al_unit|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~5 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~5_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|al_unit|ShiftRight1~4_combout  & !\cpu|alu_b|y[31]~5_combout ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftRight1~4_combout ),
	.datac(gnd),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~5 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~5 .lut_mask = 64'hFF00FF00CC00CC00;
defparam \cpu|al_unit|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~8 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~8_combout  = ( \cpu|rf|qb[24]~275_combout  & ( \cpu|rf|qb[24]~386_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( 
// !\cpu|rf|qb[24]~275_combout  & ( \cpu|rf|qb[24]~386_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( \cpu|rf|qb[24]~275_combout  & ( 
// !\cpu|rf|qb[24]~386_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~33_combout  & !\cpu|rf|qa[0]~42_combout )))) ) ) ) # ( !\cpu|rf|qb[24]~275_combout  & ( !\cpu|rf|qb[24]~386_combout  ) )

	.dataa(!\cpu|rf|qa[0]~33_combout ),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|alu_a|y[0]~4_combout ),
	.datad(!\cpu|rf|qa[0]~42_combout ),
	.datae(!\cpu|rf|qb[24]~275_combout ),
	.dataf(!\cpu|rf|qb[24]~386_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~8 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~8 .lut_mask = 64'hFFFFE0C0E0C0E0C0;
defparam \cpu|al_unit|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~9 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~9_combout  = ( \cpu|rf|qb[23]~382_combout  & ( \cpu|rf|qb[23]~284_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~42_combout  & !\cpu|rf|qa[0]~33_combout )))) ) ) ) # ( 
// !\cpu|rf|qb[23]~382_combout  & ( \cpu|rf|qb[23]~284_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~42_combout  & !\cpu|rf|qa[0]~33_combout )))) ) ) ) # ( \cpu|rf|qb[23]~382_combout  & ( 
// !\cpu|rf|qb[23]~284_combout  & ( (!\cpu|alu_a|y[0]~4_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # ((!\cpu|rf|qa[0]~42_combout  & !\cpu|rf|qa[0]~33_combout )))) ) ) )

	.dataa(!\cpu|rf|qa[0]~42_combout ),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|alu_a|y[0]~4_combout ),
	.datad(!\cpu|rf|qa[0]~33_combout ),
	.datae(!\cpu|rf|qb[23]~382_combout ),
	.dataf(!\cpu|rf|qb[23]~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~9 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~9 .lut_mask = 64'h0000E0C0E0C0E0C0;
defparam \cpu|al_unit|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~10 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~10_combout  = ( \cpu|al_unit|ShiftRight1~9_combout  & ( \cpu|al_unit|ShiftRight1~7_combout  & ( (\cpu|alu_a|y[1]~2_combout  & !\cpu|al_unit|ShiftRight1~6_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight1~9_combout  & ( 
// \cpu|al_unit|ShiftRight1~7_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|al_unit|ShiftRight1~8_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|al_unit|ShiftRight1~6_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftRight1~9_combout  & ( 
// !\cpu|al_unit|ShiftRight1~7_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & \cpu|al_unit|ShiftRight1~8_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftRight1~8_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~6_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~9_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~10 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~10 .lut_mask = 64'h0A0A00005F0A5500;
defparam \cpu|al_unit|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N15
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~11 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~11_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & \cpu|al_unit|ShiftRight1~10_combout ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|ShiftRight1~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~11 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~11 .lut_mask = 64'hAAAAAAAA00AA00AA;
defparam \cpu|al_unit|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~18 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~18_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|alu_a|y[3]~0_combout  & ( \cpu|alu_b|y[31]~18_combout  ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( \cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|ShiftRight1~17_combout  ) ) ) # ( 
// \cpu|alu_a|y[2]~1_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|ShiftRight1~11_combout  ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|ShiftRight1~5_combout  ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~17_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~5_combout ),
	.datac(!\cpu|alu_b|y[31]~18_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~11_combout ),
	.datae(!\cpu|alu_a|y[2]~1_combout ),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~18 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~18 .lut_mask = 64'hCCCCFF00AAAA0F0F;
defparam \cpu|al_unit|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N45
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~1 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~1_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|alu_a|y[2]~1_combout  & (!\cpu|al_unit|ShiftRight1~4_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftRight1~10_combout 
// ))))) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~4_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~1 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~1 .lut_mask = 64'hAAAAAAAA808A808A;
defparam \cpu|al_unit|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~3 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~3_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (!\cpu|al_unit|ShiftRight1~17_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftRight0~2_combout ))) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( 
// !\cpu|al_unit|ShiftRight0~1_combout  ) )

	.dataa(!\cpu|al_unit|ShiftRight1~17_combout ),
	.datab(!\cpu|al_unit|ShiftRight0~1_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~2_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~3 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~3 .lut_mask = 64'hCCCCCCCCAA0FAA0F;
defparam \cpu|al_unit|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \cpu|al_unit|Mux12~4 (
// Equation(s):
// \cpu|al_unit|Mux12~4_combout  = ( \cpu|alu_b|y[31]~18_combout  & ( (!\cpu|al_unit|Mux1~0_combout  & ((!\cpu|al_unit|Mux1~1_combout  & ((\cpu|al_unit|ShiftRight0~3_combout ))) # (\cpu|al_unit|Mux1~1_combout  & (\cpu|al_unit|ShiftRight1~18_combout )))) # 
// (\cpu|al_unit|Mux1~0_combout  & (((!\cpu|al_unit|Mux1~1_combout )))) ) ) # ( !\cpu|alu_b|y[31]~18_combout  & ( (!\cpu|al_unit|Mux1~0_combout  & ((!\cpu|al_unit|Mux1~1_combout  & ((\cpu|al_unit|ShiftRight0~3_combout ))) # (\cpu|al_unit|Mux1~1_combout  & 
// (\cpu|al_unit|ShiftRight1~18_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~18_combout ),
	.datab(!\cpu|al_unit|Mux1~0_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~3_combout ),
	.datad(!\cpu|al_unit|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux12~4 .lut_mask = 64'h0C440C443F443F44;
defparam \cpu|al_unit|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N51
cyclonev_lcell_comb \cpu|alu_a|y[19]~20 (
// Equation(s):
// \cpu|alu_a|y[19]~20_combout  = ( \cpu|rf|qa[19]~53_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[19]~62_combout ) # (\cpu|rf|qa[28]~0_combout ))) ) ) # ( !\cpu|rf|qa[19]~53_combout  & ( (!\cpu|rf|qa[28]~0_combout  & (\cpu|rf|qa[19]~62_combout  & 
// \cpu|alu_a|y[1]~3_combout )) ) )

	.dataa(!\cpu|rf|qa[28]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[19]~62_combout ),
	.datad(!\cpu|alu_a|y[1]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[19]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[19]~20 .extended_lut = "off";
defparam \cpu|alu_a|y[19]~20 .lut_mask = 64'h000A000A005F005F;
defparam \cpu|alu_a|y[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N24
cyclonev_lcell_comb \cpu|al_unit|Mux12~8 (
// Equation(s):
// \cpu|al_unit|Mux12~8_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & ((!\cpu|alu_a|y[19]~20_combout  $ (!\cpu|alu_b|y[19]~22_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|alu_b|y[3]~0_combout ))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux12~4_combout ))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux12~6_combout )))) ) )

	.dataa(!\cpu|alu_b|y[3]~0_combout ),
	.datab(!\cpu|al_unit|Mux12~6_combout ),
	.datac(!\cpu|al_unit|Mux12~4_combout ),
	.datad(!\cpu|alu_b|y[19]~22_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[19]~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~8 .extended_lut = "on";
defparam \cpu|al_unit|Mux12~8 .lut_mask = 64'h0FF00F0F55553333;
defparam \cpu|al_unit|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N48
cyclonev_lcell_comb \cpu|alu_b|y[18]~21 (
// Equation(s):
// \cpu|alu_b|y[18]~21_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) # ( !\cpu|cu|aluimm~combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) # ( !\cpu|cu|aluimm~combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|rf|Equal1~0_combout  & 
// ((!\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[18]~85_combout ))) # (\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[18]~94_combout )))) ) ) )

	.dataa(!\cpu|rf|qb[0]~0_combout ),
	.datab(!\cpu|rf|qb[18]~94_combout ),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|rf|qb[18]~85_combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[18]~21 .extended_lut = "off";
defparam \cpu|alu_b|y[18]~21 .lut_mask = 64'h10B00000FFFFFFFF;
defparam \cpu|alu_b|y[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \cpu|al_unit|Add0~37 (
// Equation(s):
// \cpu|al_unit|Add0~37_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[17]~337_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[17]~6_combout ) ) + ( \cpu|al_unit|Add0~42  ))
// \cpu|al_unit|Add0~38  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[17]~337_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[17]~6_combout ) ) + ( \cpu|al_unit|Add0~42  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[17]~337_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[17]~6_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~37_sumout ),
	.cout(\cpu|al_unit|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~37 .extended_lut = "off";
defparam \cpu|al_unit|Add0~37 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N57
cyclonev_lcell_comb \cpu|al_unit|Add0~47 (
// Equation(s):
// \cpu|al_unit|Add0~47_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[18]~338_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[18]~21_combout ) ) + ( \cpu|al_unit|Add0~38  ))
// \cpu|al_unit|Add0~48  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[18]~338_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[18]~21_combout ) ) + ( \cpu|al_unit|Add0~38  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[18]~338_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[18]~21_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~47_sumout ),
	.cout(\cpu|al_unit|Add0~48 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~47 .extended_lut = "off";
defparam \cpu|al_unit|Add0~47 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \cpu|al_unit|Add0~79 (
// Equation(s):
// \cpu|al_unit|Add0~79_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[19]~22_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[19]~346_combout )) ) + ( \cpu|al_unit|Add0~48  ))
// \cpu|al_unit|Add0~80  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[19]~22_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[19]~346_combout )) ) + ( \cpu|al_unit|Add0~48  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|alu_b|y[19]~22_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[19]~346_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~48 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~79_sumout ),
	.cout(\cpu|al_unit|Add0~80 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~79 .extended_lut = "off";
defparam \cpu|al_unit|Add0~79 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|al_unit|Add0~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N18
cyclonev_lcell_comb \cpu|al_unit|Mux12~7 (
// Equation(s):
// \cpu|al_unit|Mux12~7_combout  = ( \cpu|al_unit|Mux24~2_combout  & ( \cpu|alu_b|y[19]~22_combout  & ( (\cpu|al_unit|Mux24~1_combout ) # (\cpu|al_unit|Add0~79_sumout ) ) ) ) # ( !\cpu|al_unit|Mux24~2_combout  & ( \cpu|alu_b|y[19]~22_combout  & ( 
// (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux12~8_combout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_a|y[19]~20_combout ))) ) ) ) # ( \cpu|al_unit|Mux24~2_combout  & ( !\cpu|alu_b|y[19]~22_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & 
// ((\cpu|al_unit|Add0~79_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & (\cpu|alu_a|y[19]~20_combout )) ) ) ) # ( !\cpu|al_unit|Mux24~2_combout  & ( !\cpu|alu_b|y[19]~22_combout  & ( (\cpu|al_unit|Mux12~8_combout  & !\cpu|al_unit|Mux24~1_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux12~8_combout ),
	.datab(!\cpu|alu_a|y[19]~20_combout ),
	.datac(!\cpu|al_unit|Add0~79_sumout ),
	.datad(!\cpu|al_unit|Mux24~1_combout ),
	.datae(!\cpu|al_unit|Mux24~2_combout ),
	.dataf(!\cpu|alu_b|y[19]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~7 .extended_lut = "off";
defparam \cpu|al_unit|Mux12~7 .lut_mask = 64'h55000F3355330FFF;
defparam \cpu|al_unit|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N42
cyclonev_lcell_comb \cpu|link|y[19]~58 (
// Equation(s):
// \cpu|link|y[19]~58_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux12~7_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux12~7_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~69_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux12~7_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux12~7_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [19])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux12~7_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [19]),
	.datag(!\cpu|Add0~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[19]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[19]~58 .extended_lut = "on";
defparam \cpu|link|y[19]~58 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[19]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N35
dffeas \cpu|rf|register[8][19] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~58_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N36
cyclonev_lcell_comb \cpu|rf|qb[19]~238 (
// Equation(s):
// \cpu|rf|qb[19]~238_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[11][19]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[10][19]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][19]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][19]~q  ) ) )

	.dataa(!\cpu|rf|register[8][19]~q ),
	.datab(!\cpu|rf|register[11][19]~q ),
	.datac(!\cpu|rf|register[9][19]~q ),
	.datad(!\cpu|rf|register[10][19]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[19]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~238 .extended_lut = "off";
defparam \cpu|rf|qb[19]~238 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|rf|qb[19]~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N9
cyclonev_lcell_comb \cpu|alu_b|y[19]~22 (
// Equation(s):
// \cpu|alu_b|y[19]~22_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) # ( !\cpu|cu|aluimm~combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) # ( !\cpu|cu|aluimm~combout  & ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|rf|Equal1~0_combout  & 
// ((!\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[19]~238_combout )) # (\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[19]~247_combout ))))) ) ) )

	.dataa(!\cpu|rf|qb[19]~238_combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\cpu|rf|qb[0]~0_combout ),
	.datad(!\cpu|rf|qb[19]~247_combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[19]~22 .extended_lut = "off";
defparam \cpu|alu_b|y[19]~22 .lut_mask = 64'h404C0000FFFFFFFF;
defparam \cpu|alu_b|y[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \cpu|al_unit|Add0~83 (
// Equation(s):
// \cpu|al_unit|Add0~83_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[20]~347_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[20]~23_combout ) ) + ( \cpu|al_unit|Add0~80  ))
// \cpu|al_unit|Add0~84  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[20]~347_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[20]~23_combout ) ) + ( \cpu|al_unit|Add0~80  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[20]~347_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[20]~23_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~80 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~83_sumout ),
	.cout(\cpu|al_unit|Add0~84 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~83 .extended_lut = "off";
defparam \cpu|al_unit|Add0~83 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~42 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~42_combout  = ( \cpu|al_unit|ShiftLeft0~40_combout  & ( \cpu|al_unit|ShiftLeft0~41_combout  & ( ((\cpu|al_unit|ShiftLeft0~37_combout ) # (\cpu|alu_a|y[3]~0_combout )) # (\cpu|alu_a|y[0]~5_combout ) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~40_combout  & ( \cpu|al_unit|ShiftLeft0~41_combout  & ( ((!\cpu|alu_a|y[0]~5_combout  & \cpu|al_unit|ShiftLeft0~37_combout )) # (\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~40_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~41_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftLeft0~37_combout ) # (\cpu|alu_a|y[0]~5_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~40_combout  & ( !\cpu|al_unit|ShiftLeft0~41_combout  & ( 
// (!\cpu|alu_a|y[0]~5_combout  & (!\cpu|alu_a|y[3]~0_combout  & \cpu|al_unit|ShiftLeft0~37_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~37_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~40_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~42 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~42 .lut_mask = 64'h00C030F00FCF3FFF;
defparam \cpu|al_unit|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
cyclonev_lcell_comb \cpu|al_unit|Mux11~1 (
// Equation(s):
// \cpu|al_unit|Mux11~1_combout  = ( \cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|Mux12~1_combout  & ( \cpu|al_unit|ShiftLeft0~30_combout  ) ) ) # ( !\cpu|al_unit|Mux12~2_combout  & ( \cpu|al_unit|Mux12~1_combout  & ( !\cpu|al_unit|ShiftLeft0~59_combout  ) 
// ) ) # ( \cpu|al_unit|Mux12~2_combout  & ( !\cpu|al_unit|Mux12~1_combout  & ( \cpu|al_unit|ShiftLeft0~42_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftLeft0~42_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~30_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~59_combout ),
	.datae(!\cpu|al_unit|Mux12~2_combout ),
	.dataf(!\cpu|al_unit|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux11~1 .lut_mask = 64'h00003333FF000F0F;
defparam \cpu|al_unit|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~37 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~37_combout  = ( !\cpu|alu_a|y[2]~1_combout  & ( ((\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftRight1~45_combout )) # (\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftRight1~43_combout 
// )))))) # (\cpu|alu_b|y[31]~5_combout ) ) ) # ( \cpu|alu_a|y[2]~1_combout  & ( ((!\cpu|alu_a|y[3]~0_combout  & (((\cpu|al_unit|ShiftRight1~44_combout  & \cpu|al_unit|ShiftLeft0~2_combout )) # (\cpu|alu_b|y[31]~5_combout )))) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~45_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~44_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(!\cpu|alu_a|y[2]~1_combout ),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(!\cpu|al_unit|ShiftRight1~43_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~37 .extended_lut = "on";
defparam \cpu|al_unit|ShiftRight0~37 .lut_mask = 64'h5577555F555F0000;
defparam \cpu|al_unit|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N15
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~47 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~47_combout  = ( \cpu|al_unit|ShiftRight1~44_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & !\cpu|al_unit|ShiftLeft0~2_combout ) ) ) # ( !\cpu|al_unit|ShiftRight1~44_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~47 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~47 .lut_mask = 64'hAAAAAAAAAA00AA00;
defparam \cpu|al_unit|ShiftRight1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N15
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~46 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~46_combout  = ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|al_unit|ShiftRight1~45_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~46 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~46 .lut_mask = 64'hFFAAFFAA00000000;
defparam \cpu|al_unit|ShiftRight1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~49 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~49_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( \cpu|alu_b|y[31]~18_combout  & ( (!\cpu|al_unit|ShiftRight1~48_combout ) # (\cpu|alu_a|y[2]~1_combout ) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|alu_b|y[31]~18_combout  & ( 
// (!\cpu|alu_a|y[2]~1_combout  & ((!\cpu|al_unit|ShiftRight1~46_combout ))) # (\cpu|alu_a|y[2]~1_combout  & (!\cpu|al_unit|ShiftRight1~47_combout )) ) ) ) # ( \cpu|alu_a|y[3]~0_combout  & ( !\cpu|alu_b|y[31]~18_combout  & ( 
// (!\cpu|al_unit|ShiftRight1~48_combout  & !\cpu|alu_a|y[2]~1_combout ) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|alu_b|y[31]~18_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & ((!\cpu|al_unit|ShiftRight1~46_combout ))) # (\cpu|alu_a|y[2]~1_combout  & 
// (!\cpu|al_unit|ShiftRight1~47_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~48_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~47_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~46_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|alu_b|y[31]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~49 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~49 .lut_mask = 64'hFC0CA0A0FC0CAFAF;
defparam \cpu|al_unit|ShiftRight1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \cpu|al_unit|Mux11~0 (
// Equation(s):
// \cpu|al_unit|Mux11~0_combout  = ( \cpu|al_unit|Mux1~0_combout  & ( \cpu|al_unit|ShiftRight1~49_combout  & ( (\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux1~1_combout ) ) ) ) # ( !\cpu|al_unit|Mux1~0_combout  & ( \cpu|al_unit|ShiftRight1~49_combout  & ( 
// (\cpu|al_unit|Mux1~1_combout ) # (\cpu|al_unit|ShiftRight0~37_combout ) ) ) ) # ( \cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|ShiftRight1~49_combout  & ( (\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux1~1_combout ) ) ) ) # ( 
// !\cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|ShiftRight1~49_combout  & ( (\cpu|al_unit|ShiftRight0~37_combout  & !\cpu|al_unit|Mux1~1_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~37_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[31]~18_combout ),
	.datad(!\cpu|al_unit|Mux1~1_combout ),
	.datae(!\cpu|al_unit|Mux1~0_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux11~0 .lut_mask = 64'h55000F0055FF0F00;
defparam \cpu|al_unit|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N9
cyclonev_lcell_comb \cpu|alu_a|y[20]~21 (
// Equation(s):
// \cpu|alu_a|y[20]~21_combout  = ( \cpu|rf|qa[20]~73_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((\cpu|rf|qa[20]~82_combout ) # (\cpu|rf|qa[28]~0_combout ))) ) ) # ( !\cpu|rf|qa[20]~73_combout  & ( (\cpu|alu_a|y[1]~3_combout  & (!\cpu|rf|qa[28]~0_combout  & 
// \cpu|rf|qa[20]~82_combout )) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[20]~82_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[20]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[20]~21 .extended_lut = "off";
defparam \cpu|alu_a|y[20]~21 .lut_mask = 64'h0404040415151515;
defparam \cpu|alu_a|y[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \cpu|al_unit|Mux11~3 (
// Equation(s):
// \cpu|al_unit|Mux11~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & (!\cpu|alu_b|y[20]~23_combout  $ ((!\cpu|alu_a|y[20]~21_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (((\cpu|alu_b|y[4]~3_combout ))))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux11~0_combout ))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux11~1_combout )))) ) )

	.dataa(!\cpu|alu_b|y[20]~23_combout ),
	.datab(!\cpu|al_unit|Mux11~1_combout ),
	.datac(!\cpu|al_unit|Mux11~0_combout ),
	.datad(!\cpu|alu_b|y[4]~3_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[20]~21_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux11~3 .lut_mask = 64'h5A5A0F0F00FF3333;
defparam \cpu|al_unit|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \cpu|al_unit|Mux11~2 (
// Equation(s):
// \cpu|al_unit|Mux11~2_combout  = ( \cpu|alu_a|y[20]~21_combout  & ( \cpu|al_unit|Mux24~2_combout  & ( (\cpu|al_unit|Mux24~1_combout ) # (\cpu|al_unit|Add0~83_sumout ) ) ) ) # ( !\cpu|alu_a|y[20]~21_combout  & ( \cpu|al_unit|Mux24~2_combout  & ( 
// (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~83_sumout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_b|y[20]~23_combout ))) ) ) ) # ( \cpu|alu_a|y[20]~21_combout  & ( !\cpu|al_unit|Mux24~2_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & 
// ((\cpu|al_unit|Mux11~3_combout ))) # (\cpu|al_unit|Mux24~1_combout  & (\cpu|alu_b|y[20]~23_combout )) ) ) ) # ( !\cpu|alu_a|y[20]~21_combout  & ( !\cpu|al_unit|Mux24~2_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & \cpu|al_unit|Mux11~3_combout ) ) ) )

	.dataa(!\cpu|al_unit|Add0~83_sumout ),
	.datab(!\cpu|al_unit|Mux24~1_combout ),
	.datac(!\cpu|alu_b|y[20]~23_combout ),
	.datad(!\cpu|al_unit|Mux11~3_combout ),
	.datae(!\cpu|alu_a|y[20]~21_combout ),
	.dataf(!\cpu|al_unit|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux11~2 .lut_mask = 64'h00CC03CF47477777;
defparam \cpu|al_unit|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \cpu|link|y[20]~54 (
// Equation(s):
// \cpu|link|y[20]~54_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux11~2_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux11~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~73_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux11~2_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux11~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [20])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux11~2_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [20]),
	.datag(!\cpu|Add0~73_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[20]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[20]~54 .extended_lut = "on";
defparam \cpu|link|y[20]~54 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[20]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N39
cyclonev_lcell_comb \cpu|rf|register[8][20]~feeder (
// Equation(s):
// \cpu|rf|register[8][20]~feeder_combout  = ( \cpu|link|y[20]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[20]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[8][20]~feeder .extended_lut = "off";
defparam \cpu|rf|register[8][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N41
dffeas \cpu|rf|register[8][20] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N9
cyclonev_lcell_comb \cpu|rf|qa[20]~73 (
// Equation(s):
// \cpu|rf|qa[20]~73_combout  = ( \cpu|rf|register[10][20]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[9][20]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][20]~q ))) ) ) ) # ( !\cpu|rf|register[10][20]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[9][20]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[11][20]~q ))) ) ) ) # ( \cpu|rf|register[10][20]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\cpu|rf|register[8][20]~q ) 
// # (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\cpu|rf|register[10][20]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|register[8][20]~q ) ) ) 
// )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[8][20]~q ),
	.datac(!\cpu|rf|register[9][20]~q ),
	.datad(!\cpu|rf|register[11][20]~q ),
	.datae(!\cpu|rf|register[10][20]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~73 .extended_lut = "off";
defparam \cpu|rf|qa[20]~73 .lut_mask = 64'h222277770A5F0A5F;
defparam \cpu|rf|qa[20]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N45
cyclonev_lcell_comb \cpu|rf|qa[20]~347 (
// Equation(s):
// \cpu|rf|qa[20]~347_combout  = ( \cpu|rf|qa[20]~82_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[20]~73_combout ) ) ) # ( !\cpu|rf|qa[20]~82_combout  & ( (\cpu|rf|qa[28]~0_combout  & \cpu|rf|qa[20]~73_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(!\cpu|rf|qa[20]~73_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[20]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[20]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~347 .extended_lut = "off";
defparam \cpu|rf|qa[20]~347 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|rf|qa[20]~347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \cpu|al_unit|Add0~91 (
// Equation(s):
// \cpu|al_unit|Add0~91_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[21]~25_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[21]~349_combout )) ) + ( \cpu|al_unit|Add0~84  ))
// \cpu|al_unit|Add0~92  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[21]~25_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[21]~349_combout )) ) + ( \cpu|al_unit|Add0~84  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|alu_b|y[21]~25_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[21]~349_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~84 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~91_sumout ),
	.cout(\cpu|al_unit|Add0~92 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~91 .extended_lut = "off";
defparam \cpu|al_unit|Add0~91 .lut_mask = 64'h0000FF5F000033CC;
defparam \cpu|al_unit|Add0~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N6
cyclonev_lcell_comb \cpu|alu_a|y[21]~23 (
// Equation(s):
// \cpu|alu_a|y[21]~23_combout  = ( \cpu|rf|qa[21]~152_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[21]~143_combout ))) ) ) # ( !\cpu|rf|qa[21]~152_combout  & ( (\cpu|rf|qa[28]~0_combout  & 
// (\cpu|rf|qa[21]~143_combout  & \cpu|alu_a|y[1]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[21]~143_combout ),
	.datad(!\cpu|alu_a|y[1]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[21]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[21]~23 .extended_lut = "off";
defparam \cpu|alu_a|y[21]~23 .lut_mask = 64'h0003000300CF00CF;
defparam \cpu|alu_a|y[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N36
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~38 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~38_combout  = ( \cpu|rf|qb[31]~324_combout  & ( \cpu|al_unit|ShiftRight1~13_combout  & ( (\cpu|alu_b|y[31]~5_combout ) # (\cpu|al_unit|ShiftLeft0~2_combout ) ) ) ) # ( !\cpu|rf|qb[31]~324_combout  & ( 
// \cpu|al_unit|ShiftRight1~13_combout  & ( ((!\cpu|alu_a|y[1]~2_combout  & \cpu|al_unit|ShiftLeft0~2_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( \cpu|rf|qb[31]~324_combout  & ( !\cpu|al_unit|ShiftRight1~13_combout  & ( 
// ((\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|al_unit|ShiftRight1~12_combout ) # (\cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|rf|qb[31]~324_combout  & ( !\cpu|al_unit|ShiftRight1~13_combout  & ( 
// ((!\cpu|alu_a|y[1]~2_combout  & (\cpu|al_unit|ShiftLeft0~2_combout  & !\cpu|al_unit|ShiftRight1~12_combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~12_combout ),
	.datae(!\cpu|rf|qb[31]~324_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~38 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~38 .lut_mask = 64'h2F0F3F1F2F2F3F3F;
defparam \cpu|al_unit|ShiftRight1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~36 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~36_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( \cpu|al_unit|ShiftRight1~35_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( \cpu|al_unit|ShiftRight1~35_combout  & ( \cpu|al_unit|ShiftLeft0~2_combout  ) ) ) # ( 
// \cpu|alu_b|y[31]~5_combout  & ( !\cpu|al_unit|ShiftRight1~35_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~36 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~36 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \cpu|al_unit|ShiftRight1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~64 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~64_combout  = ( !\cpu|alu_a|y[3]~0_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & ((((\cpu|al_unit|ShiftRight1~36_combout ))))) # (\cpu|alu_a|y[2]~1_combout  & (((\cpu|alu_b|y[31]~5_combout )) # (\cpu|al_unit|ShiftRight1~37_combout 
// ))) ) ) # ( \cpu|alu_a|y[3]~0_combout  & ( ((!\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftRight1~38_combout )) # (\cpu|alu_a|y[2]~1_combout  & (((\cpu|alu_b|y[31]~18_combout ))))) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~37_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~38_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~36_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|alu_b|y[31]~18_combout ),
	.datag(!\cpu|alu_b|y[31]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~64 .extended_lut = "on";
defparam \cpu|al_unit|ShiftRight1~64 .lut_mask = 64'h13DF0C0C13DF3F3F;
defparam \cpu|al_unit|ShiftRight1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~20 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~20_combout  = ( \cpu|al_unit|ShiftRight0~19_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (\cpu|alu_a|y[3]~0_combout  & !\cpu|al_unit|ShiftRight0~18_combout )) ) ) # ( !\cpu|al_unit|ShiftRight0~19_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout ) # ((!\cpu|alu_a|y[2]~1_combout  & !\cpu|al_unit|ShiftRight0~18_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~18_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~20 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~20 .lut_mask = 64'hFCF0FCF00C000C00;
defparam \cpu|al_unit|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N6
cyclonev_lcell_comb \cpu|al_unit|Mux10~0 (
// Equation(s):
// \cpu|al_unit|Mux10~0_combout  = ( \cpu|al_unit|Mux1~1_combout  & ( (\cpu|al_unit|ShiftRight1~64_combout  & !\cpu|al_unit|Mux1~0_combout ) ) ) # ( !\cpu|al_unit|Mux1~1_combout  & ( (!\cpu|al_unit|Mux1~0_combout  & ((\cpu|al_unit|ShiftRight0~20_combout ))) 
// # (\cpu|al_unit|Mux1~0_combout  & (\cpu|alu_b|y[31]~18_combout )) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~64_combout ),
	.datab(!\cpu|alu_b|y[31]~18_combout ),
	.datac(!\cpu|al_unit|Mux1~0_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~20_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux10~0 .lut_mask = 64'h03F303F350505050;
defparam \cpu|al_unit|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~39 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~39_combout  = ( \cpu|al_unit|ShiftLeft0~37_combout  & ( \cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout ) # (\cpu|al_unit|ShiftLeft0~36_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~37_combout  & ( 
// \cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (!\cpu|alu_a|y[0]~5_combout )) # (\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftLeft0~36_combout ))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~37_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (\cpu|alu_a|y[0]~5_combout )) # (\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftLeft0~36_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~37_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~38_combout  & ( (\cpu|al_unit|ShiftLeft0~36_combout  & \cpu|alu_a|y[3]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~36_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~37_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~39 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~39 .lut_mask = 64'h000F330FCC0FFF0F;
defparam \cpu|al_unit|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N54
cyclonev_lcell_comb \cpu|al_unit|Mux10~1 (
// Equation(s):
// \cpu|al_unit|Mux10~1_combout  = ( \cpu|al_unit|ShiftLeft0~27_combout  & ( (!\cpu|al_unit|Mux12~1_combout  & (\cpu|al_unit|ShiftLeft0~39_combout  & ((\cpu|al_unit|Mux12~2_combout )))) # (\cpu|al_unit|Mux12~1_combout  & 
// (((!\cpu|al_unit|ShiftLeft0~63_combout ) # (\cpu|al_unit|Mux12~2_combout )))) ) ) # ( !\cpu|al_unit|ShiftLeft0~27_combout  & ( (!\cpu|al_unit|Mux12~1_combout  & (\cpu|al_unit|ShiftLeft0~39_combout  & ((\cpu|al_unit|Mux12~2_combout )))) # 
// (\cpu|al_unit|Mux12~1_combout  & (((!\cpu|al_unit|ShiftLeft0~63_combout  & !\cpu|al_unit|Mux12~2_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~39_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~63_combout ),
	.datac(!\cpu|al_unit|Mux12~1_combout ),
	.datad(!\cpu|al_unit|Mux12~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux10~1 .lut_mask = 64'h0C500C500C5F0C5F;
defparam \cpu|al_unit|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N12
cyclonev_lcell_comb \cpu|al_unit|Mux10~3 (
// Equation(s):
// \cpu|al_unit|Mux10~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( (!\cpu|al_unit|Mux12~3_combout  & ((!\cpu|alu_a|y[21]~23_combout  $ ((!\cpu|alu_b|y[21]~25_combout ))))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|alu_b|y[5]~1_combout )) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux10~0_combout )) # (\cpu|al_unit|Mux12~3_combout  & (((\cpu|al_unit|Mux10~1_combout ))))) ) )

	.dataa(!\cpu|alu_b|y[5]~1_combout ),
	.datab(!\cpu|al_unit|Mux12~3_combout ),
	.datac(!\cpu|al_unit|Mux10~0_combout ),
	.datad(!\cpu|alu_b|y[21]~25_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux10~1_combout ),
	.datag(!\cpu|alu_a|y[21]~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux10~3 .lut_mask = 64'h1DD10C0C1DD13F3F;
defparam \cpu|al_unit|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N45
cyclonev_lcell_comb \cpu|al_unit|Mux10~2 (
// Equation(s):
// \cpu|al_unit|Mux10~2_combout  = ( \cpu|alu_a|y[21]~23_combout  & ( \cpu|al_unit|Mux10~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout ) # ((\cpu|al_unit|Add0~91_sumout )))) # (\cpu|al_unit|Mux24~1_combout  & 
// (((\cpu|alu_b|y[21]~25_combout )) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|alu_a|y[21]~23_combout  & ( \cpu|al_unit|Mux10~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout ) # ((\cpu|al_unit|Add0~91_sumout )))) # 
// (\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_b|y[21]~25_combout ))) ) ) ) # ( \cpu|alu_a|y[21]~23_combout  & ( !\cpu|al_unit|Mux10~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux24~2_combout  & 
// ((\cpu|al_unit|Add0~91_sumout )))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|alu_b|y[21]~25_combout )) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|alu_a|y[21]~23_combout  & ( !\cpu|al_unit|Mux10~3_combout  & ( (\cpu|al_unit|Mux24~2_combout  & 
// ((!\cpu|al_unit|Mux24~1_combout  & ((\cpu|al_unit|Add0~91_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & (\cpu|alu_b|y[21]~25_combout )))) ) ) )

	.dataa(!\cpu|al_unit|Mux24~1_combout ),
	.datab(!\cpu|al_unit|Mux24~2_combout ),
	.datac(!\cpu|alu_b|y[21]~25_combout ),
	.datad(!\cpu|al_unit|Add0~91_sumout ),
	.datae(!\cpu|alu_a|y[21]~23_combout ),
	.dataf(!\cpu|al_unit|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux10~2 .lut_mask = 64'h0123153789AB9DBF;
defparam \cpu|al_unit|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N12
cyclonev_lcell_comb \cpu|link|y[21]~46 (
// Equation(s):
// \cpu|link|y[21]~46_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & ((((\cpu|al_unit|Mux10~2_combout ))))) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (((\cpu|al_unit|Mux10~2_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|Add0~81_sumout )))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & ((((\cpu|al_unit|Mux10~2_combout 
// ))))) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|al_unit|Mux10~2_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (!\cpu|al_unit|Mux24~9_combout  & 
// ((\dmem|dram|altsyncram_component|auto_generated|q_a [21])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|al_unit|Mux10~2_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [21]),
	.datag(!\cpu|Add0~81_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[21]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[21]~46 .extended_lut = "on";
defparam \cpu|link|y[21]~46 .lut_mask = 64'h01EF00EE01EF10FE;
defparam \cpu|link|y[21]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y27_N32
dffeas \cpu|rf|register[8][21] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~46_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N15
cyclonev_lcell_comb \cpu|rf|qb[21]~205 (
// Equation(s):
// \cpu|rf|qb[21]~205_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[10][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[9][21]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[11][21]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[10][21]~q  & ( (\cpu|rf|register[8][21]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[10][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[9][21]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[11][21]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[10][21]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// \cpu|rf|register[8][21]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|register[8][21]~q ),
	.datac(!\cpu|rf|register[11][21]~q ),
	.datad(!\cpu|rf|register[9][21]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[10][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[21]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~205 .extended_lut = "off";
defparam \cpu|rf|qb[21]~205 .lut_mask = 64'h222205AF777705AF;
defparam \cpu|rf|qb[21]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N21
cyclonev_lcell_comb \cpu|alu_b|y[21]~25 (
// Equation(s):
// \cpu|alu_b|y[21]~25_combout  = ( \cpu|rf|qb[21]~205_combout  & ( \cpu|rf|qb[21]~214_combout  & ( ((!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|rf|qb[21]~205_combout  & ( 
// \cpu|rf|qb[21]~214_combout  & ( ((\cpu|rf|qb[0]~0_combout  & (!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( \cpu|rf|qb[21]~205_combout  & ( !\cpu|rf|qb[21]~214_combout  & ( ((!\cpu|rf|qb[0]~0_combout  & 
// (!\cpu|cu|aluimm~combout  & !\cpu|rf|Equal1~0_combout ))) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|rf|qb[21]~205_combout  & ( !\cpu|rf|qb[21]~214_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|rf|qb[0]~0_combout ),
	.datac(!\cpu|cu|aluimm~combout ),
	.datad(!\cpu|rf|Equal1~0_combout ),
	.datae(!\cpu|rf|qb[21]~205_combout ),
	.dataf(!\cpu|rf|qb[21]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[21]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[21]~25 .extended_lut = "off";
defparam \cpu|alu_b|y[21]~25 .lut_mask = 64'h5555D5557555F555;
defparam \cpu|alu_b|y[21]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N9
cyclonev_lcell_comb \cpu|al_unit|Add0~87 (
// Equation(s):
// \cpu|al_unit|Add0~87_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[22]~24_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[22]~348_combout )) ) + ( \cpu|al_unit|Add0~92  ))
// \cpu|al_unit|Add0~88  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[22]~24_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[22]~348_combout )) ) + ( \cpu|al_unit|Add0~92  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|alu_b|y[22]~24_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[22]~348_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~92 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~87_sumout ),
	.cout(\cpu|al_unit|Add0~88 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~87 .extended_lut = "off";
defparam \cpu|al_unit|Add0~87 .lut_mask = 64'h0000FF5F000033CC;
defparam \cpu|al_unit|Add0~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N45
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~22 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~22_combout  = ( \cpu|al_unit|ShiftLeft0~21_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftLeft0~20_combout ))) ) ) # ( !\cpu|al_unit|ShiftLeft0~21_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~20_combout  & \cpu|alu_a|y[2]~1_combout )) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~20_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~22 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~22 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \cpu|al_unit|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \cpu|al_unit|Mux9~1 (
// Equation(s):
// \cpu|al_unit|Mux9~1_combout  = ( \cpu|al_unit|ShiftLeft0~46_combout  & ( (!\cpu|al_unit|Mux12~2_combout  & (\cpu|al_unit|Mux12~1_combout  & ((!\cpu|al_unit|ShiftLeft0~61_combout )))) # (\cpu|al_unit|Mux12~2_combout  & ((!\cpu|al_unit|Mux12~1_combout ) # 
// ((\cpu|al_unit|ShiftLeft0~22_combout )))) ) ) # ( !\cpu|al_unit|ShiftLeft0~46_combout  & ( (\cpu|al_unit|Mux12~1_combout  & ((!\cpu|al_unit|Mux12~2_combout  & ((!\cpu|al_unit|ShiftLeft0~61_combout ))) # (\cpu|al_unit|Mux12~2_combout  & 
// (\cpu|al_unit|ShiftLeft0~22_combout )))) ) )

	.dataa(!\cpu|al_unit|Mux12~2_combout ),
	.datab(!\cpu|al_unit|Mux12~1_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~22_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~61_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux9~1 .lut_mask = 64'h2301230167456745;
defparam \cpu|al_unit|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~8 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~8_combout  = ( \cpu|al_unit|ShiftRight1~22_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((\cpu|alu_a|y[2]~1_combout  & !\cpu|al_unit|ShiftRight1~25_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~22_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|alu_a|y[2]~1_combout ) # ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftRight1~25_combout )))) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~25_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~8 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~8 .lut_mask = 64'hFE00FE00DC00DC00;
defparam \cpu|al_unit|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~9 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~9_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( (\cpu|al_unit|ShiftRight0~6_combout  & !\cpu|alu_a|y[2]~1_combout ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|ShiftRight0~8_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~9 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~9 .lut_mask = 64'hFF00FF0030303030;
defparam \cpu|al_unit|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~28 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~28_combout  = ( \cpu|al_unit|ShiftRight1~25_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & !\cpu|al_unit|ShiftLeft0~2_combout ) ) ) # ( !\cpu|al_unit|ShiftRight1~25_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~28 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~28 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \cpu|al_unit|ShiftRight1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~29 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~29_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|rf|qb[31]~324_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( 
// \cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|rf|qb[31]~324_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & 
// ((!\cpu|rf|qb[31]~324_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (\cpu|rf|qb[30]~325_combout ))) ) 
// ) )

	.dataa(!\cpu|rf|qb[30]~325_combout ),
	.datab(!\cpu|rf|qb[31]~324_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|alu_a|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~29 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~29 .lut_mask = 64'hF050F0C0F0C0F0C0;
defparam \cpu|al_unit|ShiftRight1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N57
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~27 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~27_combout  = ( !\cpu|alu_b|y[31]~5_combout  & ( (!\cpu|al_unit|ShiftRight1~22_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftRight1~22_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~27 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~27 .lut_mask = 64'hFFF0FFF000000000;
defparam \cpu|al_unit|ShiftRight1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~30 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~30_combout  = ( \cpu|alu_b|y[31]~18_combout  & ( \cpu|alu_a|y[2]~1_combout  & ( (!\cpu|al_unit|ShiftRight1~28_combout ) # (\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( !\cpu|alu_b|y[31]~18_combout  & ( \cpu|alu_a|y[2]~1_combout  & ( 
// (!\cpu|al_unit|ShiftRight1~28_combout  & !\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( \cpu|alu_b|y[31]~18_combout  & ( !\cpu|alu_a|y[2]~1_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftRight1~27_combout ))) # (\cpu|alu_a|y[3]~0_combout  & 
// (!\cpu|al_unit|ShiftRight1~29_combout )) ) ) ) # ( !\cpu|alu_b|y[31]~18_combout  & ( !\cpu|alu_a|y[2]~1_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftRight1~27_combout ))) # (\cpu|alu_a|y[3]~0_combout  & 
// (!\cpu|al_unit|ShiftRight1~29_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~28_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~29_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~27_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|alu_b|y[31]~18_combout ),
	.dataf(!\cpu|alu_a|y[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~30 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~30 .lut_mask = 64'hF0CCF0CCAA00AAFF;
defparam \cpu|al_unit|ShiftRight1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N48
cyclonev_lcell_comb \cpu|al_unit|Mux9~0 (
// Equation(s):
// \cpu|al_unit|Mux9~0_combout  = ( !\cpu|al_unit|Mux1~0_combout  & ( \cpu|al_unit|Mux1~1_combout  & ( \cpu|al_unit|ShiftRight1~30_combout  ) ) ) # ( \cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( \cpu|alu_b|y[31]~18_combout  ) ) ) # ( 
// !\cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( \cpu|al_unit|ShiftRight0~9_combout  ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~9_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~30_combout ),
	.datac(!\cpu|alu_b|y[31]~18_combout ),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux1~0_combout ),
	.dataf(!\cpu|al_unit|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux9~0 .lut_mask = 64'h55550F0F33330000;
defparam \cpu|al_unit|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \cpu|al_unit|Mux9~3 (
// Equation(s):
// \cpu|al_unit|Mux9~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & ((!\cpu|alu_a|y[22]~22_combout  $ (!\cpu|alu_b|y[22]~24_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|alu_b|y[6]~2_combout ))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux9~0_combout ))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux9~1_combout )))) ) )

	.dataa(!\cpu|al_unit|Mux9~1_combout ),
	.datab(!\cpu|alu_b|y[6]~2_combout ),
	.datac(!\cpu|al_unit|Mux9~0_combout ),
	.datad(!\cpu|alu_b|y[22]~24_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[22]~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux9~3 .lut_mask = 64'h0FF00F0F33335555;
defparam \cpu|al_unit|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N6
cyclonev_lcell_comb \cpu|al_unit|Mux9~2 (
// Equation(s):
// \cpu|al_unit|Mux9~2_combout  = ( \cpu|al_unit|Add0~87_sumout  & ( \cpu|al_unit|Mux9~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout ) # ((!\cpu|alu_a|y[22]~22_combout  & (\cpu|alu_b|y[22]~24_combout  & \cpu|al_unit|Mux24~2_combout )) # 
// (\cpu|alu_a|y[22]~22_combout  & ((\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_b|y[22]~24_combout )))) ) ) ) # ( !\cpu|al_unit|Add0~87_sumout  & ( \cpu|al_unit|Mux9~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (((!\cpu|al_unit|Mux24~2_combout )))) # 
// (\cpu|al_unit|Mux24~1_combout  & ((!\cpu|alu_a|y[22]~22_combout  & (\cpu|alu_b|y[22]~24_combout  & \cpu|al_unit|Mux24~2_combout )) # (\cpu|alu_a|y[22]~22_combout  & ((\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_b|y[22]~24_combout ))))) ) ) ) # ( 
// \cpu|al_unit|Add0~87_sumout  & ( !\cpu|al_unit|Mux9~3_combout  & ( (!\cpu|alu_a|y[22]~22_combout  & (\cpu|al_unit|Mux24~2_combout  & ((!\cpu|al_unit|Mux24~1_combout ) # (\cpu|alu_b|y[22]~24_combout )))) # (\cpu|alu_a|y[22]~22_combout  & 
// (((\cpu|alu_b|y[22]~24_combout  & \cpu|al_unit|Mux24~1_combout )) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|al_unit|Add0~87_sumout  & ( !\cpu|al_unit|Mux9~3_combout  & ( (\cpu|al_unit|Mux24~1_combout  & ((!\cpu|alu_a|y[22]~22_combout  & 
// (\cpu|alu_b|y[22]~24_combout  & \cpu|al_unit|Mux24~2_combout )) # (\cpu|alu_a|y[22]~22_combout  & ((\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_b|y[22]~24_combout ))))) ) ) )

	.dataa(!\cpu|alu_a|y[22]~22_combout ),
	.datab(!\cpu|alu_b|y[22]~24_combout ),
	.datac(!\cpu|al_unit|Mux24~1_combout ),
	.datad(!\cpu|al_unit|Mux24~2_combout ),
	.datae(!\cpu|al_unit|Add0~87_sumout ),
	.dataf(!\cpu|al_unit|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux9~2 .lut_mask = 64'h010701F7F107F1F7;
defparam \cpu|al_unit|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N36
cyclonev_lcell_comb \cpu|link|y[22]~50 (
// Equation(s):
// \cpu|link|y[22]~50_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux9~2_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux9~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~77_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux9~2_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux9~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [22])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux9~2_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [22]),
	.datag(!\cpu|Add0~77_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[22]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[22]~50 .extended_lut = "on";
defparam \cpu|link|y[22]~50 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[22]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N50
dffeas \cpu|rf|register[11][22] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~50_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N3
cyclonev_lcell_comb \cpu|rf|qb[22]~216 (
// Equation(s):
// \cpu|rf|qb[22]~216_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[11][22]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[10][22]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][22]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][22]~q  ) ) )

	.dataa(!\cpu|rf|register[11][22]~q ),
	.datab(!\cpu|rf|register[8][22]~q ),
	.datac(!\cpu|rf|register[10][22]~q ),
	.datad(!\cpu|rf|register[9][22]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[22]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~216 .extended_lut = "off";
defparam \cpu|rf|qb[22]~216 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|rf|qb[22]~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \cpu|alu_b|y[22]~24 (
// Equation(s):
// \cpu|alu_b|y[22]~24_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( \cpu|rf|qb[22]~225_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( \cpu|rf|qb[22]~225_combout  & ( (!\cpu|rf|Equal1~0_combout  & (!\cpu|cu|aluimm~combout  & ((\cpu|rf|qb[0]~0_combout ) # 
// (\cpu|rf|qb[22]~216_combout )))) ) ) ) # ( \cpu|alu_b|y[31]~5_combout  & ( !\cpu|rf|qb[22]~225_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( !\cpu|rf|qb[22]~225_combout  & ( (!\cpu|rf|Equal1~0_combout  & (\cpu|rf|qb[22]~216_combout  & 
// (!\cpu|rf|qb[0]~0_combout  & !\cpu|cu|aluimm~combout ))) ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(!\cpu|rf|qb[22]~216_combout ),
	.datac(!\cpu|rf|qb[0]~0_combout ),
	.datad(!\cpu|cu|aluimm~combout ),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(!\cpu|rf|qb[22]~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[22]~24 .extended_lut = "off";
defparam \cpu|alu_b|y[22]~24 .lut_mask = 64'h2000FFFF2A00FFFF;
defparam \cpu|alu_b|y[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N39
cyclonev_lcell_comb \cpu|alu_a|y[23]~25 (
// Equation(s):
// \cpu|alu_a|y[23]~25_combout  = ( \cpu|rf|qa[23]~202_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[23]~193_combout ))) ) ) # ( !\cpu|rf|qa[23]~202_combout  & ( (\cpu|alu_a|y[1]~3_combout  & 
// (\cpu|rf|qa[23]~193_combout  & \cpu|rf|qa[28]~0_combout )) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[23]~193_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|rf|qa[23]~202_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[23]~25 .extended_lut = "off";
defparam \cpu|alu_a|y[23]~25 .lut_mask = 64'h0005550500055505;
defparam \cpu|alu_a|y[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N3
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~24 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~24_combout  = ( \cpu|al_unit|ShiftLeft0~23_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftLeft0~17_combout ))) ) ) # ( !\cpu|al_unit|ShiftLeft0~23_combout  & ( 
// (\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftLeft0~17_combout  & !\cpu|alu_a|y[3]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~17_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~24 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~24 .lut_mask = 64'h03000300CF00CF00;
defparam \cpu|al_unit|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N27
cyclonev_lcell_comb \cpu|al_unit|Mux8~1 (
// Equation(s):
// \cpu|al_unit|Mux8~1_combout  = ( \cpu|al_unit|ShiftLeft0~24_combout  & ( (!\cpu|al_unit|Mux12~2_combout  & (\cpu|al_unit|Mux12~1_combout  & ((!\cpu|al_unit|ShiftLeft0~74_combout )))) # (\cpu|al_unit|Mux12~2_combout  & 
// (((!\cpu|al_unit|ShiftLeft0~57_combout )) # (\cpu|al_unit|Mux12~1_combout ))) ) ) # ( !\cpu|al_unit|ShiftLeft0~24_combout  & ( (!\cpu|al_unit|Mux12~2_combout  & (\cpu|al_unit|Mux12~1_combout  & ((!\cpu|al_unit|ShiftLeft0~74_combout )))) # 
// (\cpu|al_unit|Mux12~2_combout  & (!\cpu|al_unit|Mux12~1_combout  & (!\cpu|al_unit|ShiftLeft0~57_combout ))) ) )

	.dataa(!\cpu|al_unit|Mux12~2_combout ),
	.datab(!\cpu|al_unit|Mux12~1_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~57_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~74_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux8~1 .lut_mask = 64'h6240624073517351;
defparam \cpu|al_unit|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~12 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~12_combout  = ( \cpu|al_unit|ShiftRight1~14_combout  & ( \cpu|alu_a|y[2]~1_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|al_unit|ShiftRight1~15_combout )) # (\cpu|alu_a|y[1]~2_combout  & (((!\cpu|al_unit|ShiftRight1~12_combout 
// ) # (\cpu|al_unit|ShiftRight1~13_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight1~14_combout  & ( \cpu|alu_a|y[2]~1_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # ((!\cpu|al_unit|ShiftRight1~12_combout ) # (\cpu|al_unit|ShiftRight1~13_combout )) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~15_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~13_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~12_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~14_combout ),
	.dataf(!\cpu|alu_a|y[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~12 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~12 .lut_mask = 64'h00000000FFAF7727;
defparam \cpu|al_unit|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N42
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~13 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~13_combout  = ( \cpu|al_unit|ShiftRight1~9_combout  & ( \cpu|al_unit|ShiftRight1~7_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & ((!\cpu|alu_a|y[1]~2_combout ) # (\cpu|al_unit|ShiftRight1~6_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~9_combout  & ( \cpu|al_unit|ShiftRight1~7_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & ((!\cpu|alu_a|y[1]~2_combout  & (!\cpu|al_unit|ShiftRight1~8_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|al_unit|ShiftRight1~6_combout 
// ))))) ) ) ) # ( \cpu|al_unit|ShiftRight1~9_combout  & ( !\cpu|al_unit|ShiftRight1~7_combout  & ( !\cpu|alu_a|y[2]~1_combout  ) ) ) # ( !\cpu|al_unit|ShiftRight1~9_combout  & ( !\cpu|al_unit|ShiftRight1~7_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & 
// ((!\cpu|al_unit|ShiftRight1~8_combout ) # (\cpu|alu_a|y[1]~2_combout ))) ) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~8_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~6_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~9_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~13 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~13 .lut_mask = 64'hA2A2AAAA80A288AA;
defparam \cpu|al_unit|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~31 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~31_combout  = ( \cpu|al_unit|ShiftRight0~13_combout  & ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|rf|qb[31]~324_combout  & (\cpu|alu_a|y[3]~0_combout  & !\cpu|alu_b|y[31]~5_combout )) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~13_combout  & ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftRight0~12_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (!\cpu|rf|qb[31]~324_combout )))) ) 
// ) ) # ( \cpu|al_unit|ShiftRight0~13_combout  & ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) ) ) # ( !\cpu|al_unit|ShiftRight0~13_combout  & ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) ) )

	.dataa(!\cpu|rf|qb[31]~324_combout ),
	.datab(!\cpu|al_unit|ShiftRight0~12_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~13_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~31 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~31 .lut_mask = 64'hFF00FF00CA000A00;
defparam \cpu|al_unit|ShiftRight1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~14 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~14_combout  = ( \cpu|al_unit|ShiftRight0~13_combout  & ( \cpu|al_unit|ShiftRight0~2_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (!\cpu|alu_b|y[31]~5_combout  & !\cpu|al_unit|ShiftLeft0~2_combout )) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~13_combout  & ( \cpu|al_unit|ShiftRight0~2_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftRight0~12_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout )))) ) ) ) # ( 
// \cpu|al_unit|ShiftRight0~13_combout  & ( !\cpu|al_unit|ShiftRight0~2_combout  & ( ((!\cpu|alu_b|y[31]~5_combout  & !\cpu|al_unit|ShiftLeft0~2_combout )) # (\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight0~13_combout  & ( 
// !\cpu|al_unit|ShiftRight0~2_combout  & ( ((!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftRight0~12_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout )))) # (\cpu|alu_a|y[3]~0_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~12_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~13_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~14 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~14 .lut_mask = 64'hDDD5DD5588808800;
defparam \cpu|al_unit|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~11 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~11_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|alu_a|y[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~11 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~11 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|al_unit|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \cpu|al_unit|Mux8~0 (
// Equation(s):
// \cpu|al_unit|Mux8~0_combout  = ( \cpu|al_unit|ShiftRight0~11_combout  & ( \cpu|al_unit|Mux1~1_combout  & ( (!\cpu|al_unit|ShiftRight1~31_combout  & !\cpu|al_unit|Mux1~0_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight0~11_combout  & ( 
// \cpu|al_unit|Mux1~1_combout  & ( (!\cpu|al_unit|ShiftRight1~31_combout  & !\cpu|al_unit|Mux1~0_combout ) ) ) ) # ( \cpu|al_unit|ShiftRight0~11_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( (\cpu|alu_b|y[31]~18_combout  & \cpu|al_unit|Mux1~0_combout ) ) ) 
// ) # ( !\cpu|al_unit|ShiftRight0~11_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( (!\cpu|al_unit|Mux1~0_combout  & ((!\cpu|al_unit|ShiftRight0~14_combout ))) # (\cpu|al_unit|Mux1~0_combout  & (\cpu|alu_b|y[31]~18_combout )) ) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~31_combout ),
	.datac(!\cpu|al_unit|Mux1~0_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~14_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~11_combout ),
	.dataf(!\cpu|al_unit|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux8~0 .lut_mask = 64'hF5050505C0C0C0C0;
defparam \cpu|al_unit|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \cpu|al_unit|Mux8~3 (
// Equation(s):
// \cpu|al_unit|Mux8~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & ((!\cpu|alu_a|y[23]~25_combout  $ (!\cpu|alu_b|y[23]~27_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|alu_b|y[7]~14_combout ))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux8~0_combout ))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux8~1_combout )))) ) )

	.dataa(!\cpu|alu_b|y[7]~14_combout ),
	.datab(!\cpu|al_unit|Mux8~1_combout ),
	.datac(!\cpu|al_unit|Mux8~0_combout ),
	.datad(!\cpu|alu_b|y[23]~27_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[23]~25_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux8~3 .lut_mask = 64'h0FF00F0F55553333;
defparam \cpu|al_unit|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \cpu|al_unit|Mux8~2 (
// Equation(s):
// \cpu|al_unit|Mux8~2_combout  = ( \cpu|alu_b|y[23]~27_combout  & ( \cpu|al_unit|Mux8~3_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (((!\cpu|al_unit|Mux24~1_combout ) # (\cpu|alu_a|y[23]~25_combout )))) # (\cpu|al_unit|Mux24~2_combout  & 
// (((\cpu|al_unit|Mux24~1_combout )) # (\cpu|al_unit|Add0~103_sumout ))) ) ) ) # ( !\cpu|alu_b|y[23]~27_combout  & ( \cpu|al_unit|Mux8~3_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (((!\cpu|al_unit|Mux24~1_combout )))) # (\cpu|al_unit|Mux24~2_combout  & 
// ((!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~103_sumout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_a|y[23]~25_combout ))))) ) ) ) # ( \cpu|alu_b|y[23]~27_combout  & ( !\cpu|al_unit|Mux8~3_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & 
// (((\cpu|alu_a|y[23]~25_combout  & \cpu|al_unit|Mux24~1_combout )))) # (\cpu|al_unit|Mux24~2_combout  & (((\cpu|al_unit|Mux24~1_combout )) # (\cpu|al_unit|Add0~103_sumout ))) ) ) ) # ( !\cpu|alu_b|y[23]~27_combout  & ( !\cpu|al_unit|Mux8~3_combout  & ( 
// (\cpu|al_unit|Mux24~2_combout  & ((!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~103_sumout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_a|y[23]~25_combout ))))) ) ) )

	.dataa(!\cpu|al_unit|Add0~103_sumout ),
	.datab(!\cpu|alu_a|y[23]~25_combout ),
	.datac(!\cpu|al_unit|Mux24~2_combout ),
	.datad(!\cpu|al_unit|Mux24~1_combout ),
	.datae(!\cpu|alu_b|y[23]~27_combout ),
	.dataf(!\cpu|al_unit|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux8~2 .lut_mask = 64'h0503053FF503F53F;
defparam \cpu|al_unit|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \cpu|link|y[23]~34 (
// Equation(s):
// \cpu|link|y[23]~34_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux8~2_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux8~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~93_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux8~2_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux8~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [23])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux8~2_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [23]),
	.datag(!\cpu|Add0~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[23]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[23]~34 .extended_lut = "on";
defparam \cpu|link|y[23]~34 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[23]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N50
dffeas \cpu|rf|register[11][23] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~34_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N21
cyclonev_lcell_comb \cpu|rf|qb[23]~382 (
// Equation(s):
// \cpu|rf|qb[23]~382_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][23]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][23]~q ))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( ((!\cpu|rf|qb[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[10][23]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][23]~q ))))) ) )

	.dataa(!\cpu|rf|register[11][23]~q ),
	.datab(!\cpu|rf|register[9][23]~q ),
	.datac(!\cpu|rf|register[10][23]~q ),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(!\cpu|rf|register[8][23]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~382 .extended_lut = "on";
defparam \cpu|rf|qb[23]~382 .lut_mask = 64'h0F000F0033005500;
defparam \cpu|rf|qb[23]~382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N39
cyclonev_lcell_comb \cpu|rf|qb[23]~323 (
// Equation(s):
// \cpu|rf|qb[23]~323_combout  = ( !\cpu|rf|qb[23]~284_combout  & ( !\cpu|rf|qb[23]~382_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[23]~382_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[23]~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[23]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~323 .extended_lut = "off";
defparam \cpu|rf|qb[23]~323 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|rf|qb[23]~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~22 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~22_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[25]~321_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & !\cpu|rf|qb[23]~323_combout ) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[25]~321_combout  & ( 
// (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[22]~226_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[24]~322_combout )) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[25]~321_combout  & ( (!\cpu|rf|qb[23]~323_combout ) # 
// (\cpu|alu_a|y[1]~2_combout ) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[25]~321_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[22]~226_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (!\cpu|rf|qb[24]~322_combout )) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|rf|qb[23]~323_combout ),
	.datac(!\cpu|rf|qb[24]~322_combout ),
	.datad(!\cpu|rf|qb[22]~226_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|rf|qb[25]~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~22 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~22 .lut_mask = 64'h50FADDDD50FA8888;
defparam \cpu|al_unit|ShiftRight1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~24 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~24_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[18]~95_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|rf|qb[19]~248_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|rf|qb[21]~215_combout )) ) ) ) # ( 
// !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[18]~95_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # (\cpu|rf|qb[20]~237_combout ) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[18]~95_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|rf|qb[19]~248_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|rf|qb[21]~215_combout )) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|rf|qb[18]~95_combout  & ( (\cpu|alu_a|y[1]~2_combout  & \cpu|rf|qb[20]~237_combout ) ) ) )

	.dataa(!\cpu|rf|qb[21]~215_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|rf|qb[19]~248_combout ),
	.datad(!\cpu|rf|qb[20]~237_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|rf|qb[18]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~24 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~24 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \cpu|al_unit|ShiftRight1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~33 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~33_combout  = ( \cpu|al_unit|ShiftRight1~24_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|al_unit|ShiftRight1~22_combout  & \cpu|alu_a|y[2]~1_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~24_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|al_unit|ShiftRight1~22_combout ) # (!\cpu|alu_a|y[2]~1_combout )))) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~22_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~33 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~33 .lut_mask = 64'hAAA8AAA888A888A8;
defparam \cpu|al_unit|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~19 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~19_combout  = ( \cpu|alu_b|y[14]~8_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[15]~4_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[17]~6_combout ))) ) ) ) # ( 
// !\cpu|alu_b|y[14]~8_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[15]~4_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[17]~6_combout ))) ) ) ) # ( \cpu|alu_b|y[14]~8_combout  & ( 
// !\cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[16]~19_combout ) ) ) ) # ( !\cpu|alu_b|y[14]~8_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( (\cpu|alu_b|y[16]~19_combout  & \cpu|alu_a|y[1]~2_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[16]~19_combout ),
	.datab(!\cpu|alu_b|y[15]~4_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|alu_b|y[17]~6_combout ),
	.datae(!\cpu|alu_b|y[14]~8_combout ),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~19 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~19 .lut_mask = 64'h0505F5F5303F303F;
defparam \cpu|al_unit|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~20 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~20_combout  = ( \cpu|alu_b|y[11]~10_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[13]~7_combout ) ) ) ) # ( !\cpu|alu_b|y[11]~10_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( 
// (\cpu|alu_a|y[1]~2_combout  & \cpu|alu_b|y[13]~7_combout ) ) ) ) # ( \cpu|alu_b|y[11]~10_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[10]~12_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_b|y[12]~9_combout )) ) ) ) # ( !\cpu|alu_b|y[11]~10_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[10]~12_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[12]~9_combout )) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|alu_b|y[13]~7_combout ),
	.datac(!\cpu|alu_b|y[12]~9_combout ),
	.datad(!\cpu|alu_b|y[10]~12_combout ),
	.datae(!\cpu|alu_b|y[11]~10_combout ),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~20 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~20 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \cpu|al_unit|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N39
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~4 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~4_combout  = ( \cpu|al_unit|ShiftRight1~20_combout  & ( (!\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftRight1~19_combout ) ) ) # ( !\cpu|al_unit|ShiftRight1~20_combout  & ( (\cpu|alu_a|y[2]~1_combout  & 
// \cpu|al_unit|ShiftRight1~19_combout ) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftRight1~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~4 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cpu|al_unit|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N0
cyclonev_lcell_comb \cpu|al_unit|Mux21~0 (
// Equation(s):
// \cpu|al_unit|Mux21~0_combout  = ( \cpu|al_unit|ShiftRight0~34_combout  & ( \cpu|al_unit|ShiftRight1~62_combout  & ( ((\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout )) # (\cpu|al_unit|ShiftLeft0~18_combout ) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~34_combout  & ( \cpu|al_unit|ShiftRight1~62_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((\cpu|al_unit|ShiftLeft0~18_combout ) # (\cpu|alu_b|y[31]~18_combout ))) ) ) ) # ( \cpu|al_unit|ShiftRight0~34_combout  & ( 
// !\cpu|al_unit|ShiftRight1~62_combout  & ( (!\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|alu_b|y[31]~18_combout  & ((!\cpu|al_unit|Mux12~0_combout )))) # (\cpu|al_unit|ShiftLeft0~18_combout  & (((\cpu|al_unit|Mux12~0_combout ) # (\cpu|alu_b|y[31]~5_combout 
// )))) ) ) ) # ( !\cpu|al_unit|ShiftRight0~34_combout  & ( !\cpu|al_unit|ShiftRight1~62_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((!\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|alu_b|y[31]~18_combout )) # (\cpu|al_unit|ShiftLeft0~18_combout  & 
// ((\cpu|alu_b|y[31]~5_combout ))))) ) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(!\cpu|al_unit|Mux12~0_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~34_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux21~0 .lut_mask = 64'h5300530F5F005F0F;
defparam \cpu|al_unit|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N54
cyclonev_lcell_comb \cpu|al_unit|Mux21~1 (
// Equation(s):
// \cpu|al_unit|Mux21~1_combout  = ( \cpu|al_unit|Mux16~0_combout  & ( \cpu|al_unit|Mux21~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftRight0~4_combout ))) # (\cpu|alu_a|y[3]~0_combout  & 
// (!\cpu|al_unit|ShiftRight0~33_combout )))) ) ) ) # ( !\cpu|al_unit|Mux16~0_combout  & ( \cpu|al_unit|Mux21~0_combout  & ( \cpu|cu|aluc[0]~1_combout  ) ) ) # ( \cpu|al_unit|Mux16~0_combout  & ( !\cpu|al_unit|Mux21~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  
// & ((!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftRight0~4_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (!\cpu|al_unit|ShiftRight0~33_combout )))) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~33_combout ),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(!\cpu|cu|aluc[0]~1_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~4_combout ),
	.datae(!\cpu|al_unit|Mux16~0_combout ),
	.dataf(!\cpu|al_unit|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux21~1 .lut_mask = 64'h0000020E0F0F020E;
defparam \cpu|al_unit|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N12
cyclonev_lcell_comb \cpu|al_unit|Mux21~2 (
// Equation(s):
// \cpu|al_unit|Mux21~2_combout  = ( \cpu|al_unit|Mux21~1_combout  & ( \cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|s~10_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|al_unit|Mux21~1_combout  & ( 
// \cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|s~10_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( \cpu|al_unit|Mux21~1_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( ((!\cpu|cu|aluc[0]~1_combout ) # 
// (\cpu|al_unit|ShiftLeft0~54_combout )) # (\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( !\cpu|al_unit|Mux21~1_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~54_combout  & \cpu|cu|aluc[0]~1_combout )) ) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|al_unit|s~10_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~54_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|al_unit|Mux21~1_combout ),
	.dataf(!\cpu|al_unit|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux21~2 .lut_mask = 64'h000AFF5F33113311;
defparam \cpu|al_unit|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N48
cyclonev_lcell_comb \cpu|al_unit|Mux21~3 (
// Equation(s):
// \cpu|al_unit|Mux21~3_combout  = ( \cpu|al_unit|Mux24~1_combout  & ( \cpu|al_unit|Mux21~2_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_b|y[10]~12_combout  & \cpu|alu_a|y[10]~18_combout )) # (\cpu|al_unit|Mux24~2_combout  & 
// ((\cpu|alu_a|y[10]~18_combout ) # (\cpu|alu_b|y[10]~12_combout ))) ) ) ) # ( !\cpu|al_unit|Mux24~1_combout  & ( \cpu|al_unit|Mux21~2_combout  & ( (!\cpu|al_unit|Mux24~2_combout ) # (\cpu|al_unit|Add0~71_sumout ) ) ) ) # ( \cpu|al_unit|Mux24~1_combout  & ( 
// !\cpu|al_unit|Mux21~2_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_b|y[10]~12_combout  & \cpu|alu_a|y[10]~18_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|alu_a|y[10]~18_combout ) # (\cpu|alu_b|y[10]~12_combout ))) ) ) ) # ( 
// !\cpu|al_unit|Mux24~1_combout  & ( !\cpu|al_unit|Mux21~2_combout  & ( (\cpu|al_unit|Add0~71_sumout  & \cpu|al_unit|Mux24~2_combout ) ) ) )

	.dataa(!\cpu|al_unit|Add0~71_sumout ),
	.datab(!\cpu|al_unit|Mux24~2_combout ),
	.datac(!\cpu|alu_b|y[10]~12_combout ),
	.datad(!\cpu|alu_a|y[10]~18_combout ),
	.datae(!\cpu|al_unit|Mux24~1_combout ),
	.dataf(!\cpu|al_unit|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux21~3 .lut_mask = 64'h1111033FDDDD033F;
defparam \cpu|al_unit|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N36
cyclonev_lcell_comb \cpu|link|y[10]~66 (
// Equation(s):
// \cpu|link|y[10]~66_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux21~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux21~3_combout )) # (\cpu|cu|comb~7_combout  & (((\cpu|Add0~57_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux21~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux21~3_combout )) # (\cpu|cu|comb~7_combout  & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [10])))))) ) )

	.dataa(!\cpu|al_unit|Mux21~3_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|cu|comb~7_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [10]),
	.datag(!\cpu|Add0~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[10]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[10]~66 .extended_lut = "on";
defparam \cpu|link|y[10]~66 .lut_mask = 64'h5547554455475574;
defparam \cpu|link|y[10]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N12
cyclonev_lcell_comb \cpu|rf|register[29][10]~feeder (
// Equation(s):
// \cpu|rf|register[29][10]~feeder_combout  = ( \cpu|link|y[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[29][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[29][10]~feeder .extended_lut = "off";
defparam \cpu|rf|register[29][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[29][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N14
dffeas \cpu|rf|register[29][10] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[29][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N27
cyclonev_lcell_comb \cpu|rf|qb[10]~151 (
// Equation(s):
// \cpu|rf|qb[10]~151_combout  = ( \cpu|rf|register[17][10]~q  & ( \cpu|rf|register[21][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][10]~q ))) ) ) ) # ( !\cpu|rf|register[17][10]~q  & ( \cpu|rf|register[21][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][10]~q )))) ) ) ) # ( \cpu|rf|register[17][10]~q  & ( !\cpu|rf|register[21][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][10]~q )))) ) ) ) # ( !\cpu|rf|register[17][10]~q  & ( !\cpu|rf|register[21][10]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][10]~q )))) ) ) )

	.dataa(!\cpu|rf|register[29][10]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[25][10]~q ),
	.datae(!\cpu|rf|register[17][10]~q ),
	.dataf(!\cpu|rf|register[21][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~151 .extended_lut = "off";
defparam \cpu|rf|qb[10]~151 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \cpu|rf|qb[10]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N27
cyclonev_lcell_comb \cpu|rf|qb[10]~153 (
// Equation(s):
// \cpu|rf|qb[10]~153_combout  = ( \cpu|rf|register[19][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[23][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[31][10]~q )) ) ) ) # ( !\cpu|rf|register[19][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[23][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[31][10]~q )) ) ) ) # ( \cpu|rf|register[19][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[27][10]~q ) ) ) ) # ( !\cpu|rf|register[19][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\cpu|rf|register[27][10]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\cpu|rf|register[27][10]~q ),
	.datab(!\cpu|rf|register[31][10]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|register[23][10]~q ),
	.datae(!\cpu|rf|register[19][10]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~153 .extended_lut = "off";
defparam \cpu|rf|qb[10]~153 .lut_mask = 64'h0505F5F503F303F3;
defparam \cpu|rf|qb[10]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[10]~152 (
// Equation(s):
// \cpu|rf|qb[10]~152_combout  = ( \cpu|rf|register[18][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[22][10]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[30][10]~q ))) ) ) ) # ( !\cpu|rf|register[18][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[22][10]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[30][10]~q ))) ) ) ) # ( \cpu|rf|register[18][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[26][10]~q ) ) ) ) # ( !\cpu|rf|register[18][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// \cpu|rf|register[26][10]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\cpu|rf|register[26][10]~q ),
	.datac(!\cpu|rf|register[22][10]~q ),
	.datad(!\cpu|rf|register[30][10]~q ),
	.datae(!\cpu|rf|register[18][10]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~152 .extended_lut = "off";
defparam \cpu|rf|qb[10]~152 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \cpu|rf|qb[10]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N45
cyclonev_lcell_comb \cpu|rf|qb[10]~150 (
// Equation(s):
// \cpu|rf|qb[10]~150_combout  = ( \cpu|rf|register[20][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[24][10]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][10]~q )) ) ) ) # ( !\cpu|rf|register[20][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[24][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][10]~q )) ) ) ) # ( \cpu|rf|register[20][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[16][10]~q 
// ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|rf|register[20][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[16][10]~q ) 
// ) ) )

	.dataa(!\cpu|rf|register[28][10]~q ),
	.datab(!\cpu|rf|register[24][10]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[16][10]~q ),
	.datae(!\cpu|rf|register[20][10]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~150 .extended_lut = "off";
defparam \cpu|rf|qb[10]~150 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu|rf|qb[10]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N18
cyclonev_lcell_comb \cpu|rf|qb[10]~154 (
// Equation(s):
// \cpu|rf|qb[10]~154_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[10]~150_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[10]~151_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[10]~153_combout ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[10]~150_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// (\cpu|rf|qb[10]~152_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[10]~150_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[10]~151_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[10]~153_combout ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[10]~150_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// \cpu|rf|qb[10]~152_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\cpu|rf|qb[10]~151_combout ),
	.datac(!\cpu|rf|qb[10]~153_combout ),
	.datad(!\cpu|rf|qb[10]~152_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|qb[10]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~154 .extended_lut = "off";
defparam \cpu|rf|qb[10]~154 .lut_mask = 64'h00552727AAFF2727;
defparam \cpu|rf|qb[10]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N3
cyclonev_lcell_comb \cpu|rf|qb[10]~147 (
// Equation(s):
// \cpu|rf|qb[10]~147_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[13][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[15][10]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|register[13][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[14][10]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[13][10]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[15][10]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|register[13][10]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[14][10]~q )) ) ) )

	.dataa(!\cpu|rf|register[14][10]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[15][10]~q ),
	.datad(!\cpu|rf|register[12][10]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|register[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~147 .extended_lut = "off";
defparam \cpu|rf|qb[10]~147 .lut_mask = 64'h11DD030311DDCFCF;
defparam \cpu|rf|qb[10]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N39
cyclonev_lcell_comb \cpu|rf|qb[10]~148 (
// Equation(s):
// \cpu|rf|qb[10]~148_combout  = ( \cpu|rf|register[5][10]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[7][10]~q ) ) ) ) # ( !\cpu|rf|register[5][10]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[7][10]~q ) ) ) ) # ( \cpu|rf|register[5][10]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][10]~q )) ) ) ) # ( !\cpu|rf|register[5][10]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][10]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][10]~q )) ) ) )

	.dataa(!\cpu|rf|register[6][10]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|register[7][10]~q ),
	.datad(!\cpu|rf|register[4][10]~q ),
	.datae(!\cpu|rf|register[5][10]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~148 .extended_lut = "off";
defparam \cpu|rf|qb[10]~148 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \cpu|rf|qb[10]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N51
cyclonev_lcell_comb \cpu|rf|qb[10]~149 (
// Equation(s):
// \cpu|rf|qb[10]~149_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|register[2][10]~q  & ( (!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[1][10]~q ))) # (\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[3][10]~q )) ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( 
// \cpu|rf|register[2][10]~q  & ( (\cpu|rf|qb[10]~148_combout ) # (\cpu|rf|qb[0]~5_combout ) ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|register[2][10]~q  & ( (!\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[1][10]~q ))) # (\cpu|rf|qb[0]~5_combout  & 
// (\cpu|rf|register[3][10]~q )) ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|register[2][10]~q  & ( (!\cpu|rf|qb[0]~5_combout  & \cpu|rf|qb[10]~148_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][10]~q ),
	.datab(!\cpu|rf|qb[0]~5_combout ),
	.datac(!\cpu|rf|qb[10]~148_combout ),
	.datad(!\cpu|rf|register[1][10]~q ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|register[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~149 .extended_lut = "off";
defparam \cpu|rf|qb[10]~149 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \cpu|rf|qb[10]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N48
cyclonev_lcell_comb \cpu|rf|qb[10]~155 (
// Equation(s):
// \cpu|rf|qb[10]~155_combout  = ( \cpu|rf|qb[10]~149_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( \cpu|rf|qb[10]~154_combout  ) ) ) # ( !\cpu|rf|qb[10]~149_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [20] & ( 
// \cpu|rf|qb[10]~154_combout  ) ) ) # ( \cpu|rf|qb[10]~149_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|qb[10]~147_combout ) ) ) ) # ( 
// !\cpu|rf|qb[10]~149_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [20] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|qb[10]~147_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|qb[10]~154_combout ),
	.datad(!\cpu|rf|qb[10]~147_combout ),
	.datae(!\cpu|rf|qb[10]~149_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[10]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~155 .extended_lut = "off";
defparam \cpu|rf|qb[10]~155 .lut_mask = 64'h0033CCFF0F0F0F0F;
defparam \cpu|rf|qb[10]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N6
cyclonev_lcell_comb \cpu|alu_b|y[10]~12 (
// Equation(s):
// \cpu|alu_b|y[10]~12_combout  = ( \cpu|rf|qb[0]~0_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [10] & ( ((!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[10]~155_combout )) # (\cpu|cu|aluimm~combout ) ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [10] & ( ((!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[10]~146_combout )) # (\cpu|cu|aluimm~combout ) ) ) ) # ( \cpu|rf|qb[0]~0_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [10] & ( 
// (!\cpu|cu|aluimm~combout  & (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[10]~155_combout )) ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [10] & ( (!\cpu|cu|aluimm~combout  & (!\cpu|rf|Equal1~0_combout  & 
// \cpu|rf|qb[10]~146_combout )) ) ) )

	.dataa(!\cpu|cu|aluimm~combout ),
	.datab(!\cpu|rf|Equal1~0_combout ),
	.datac(!\cpu|rf|qb[10]~155_combout ),
	.datad(!\cpu|rf|qb[10]~146_combout ),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[10]~12 .extended_lut = "off";
defparam \cpu|alu_b|y[10]~12 .lut_mask = 64'h0088080855DD5D5D;
defparam \cpu|alu_b|y[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N21
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~42 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~42_combout  = ( \cpu|alu_b|y[9]~11_combout  & ( \cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[10]~12_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[11]~10_combout )) ) ) ) # ( 
// !\cpu|alu_b|y[9]~11_combout  & ( \cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[10]~12_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[11]~10_combout )) ) ) ) # ( \cpu|alu_b|y[9]~11_combout  & ( 
// !\cpu|alu_a|y[1]~2_combout  & ( (\cpu|alu_a|y[0]~5_combout ) # (\cpu|alu_b|y[8]~13_combout ) ) ) ) # ( !\cpu|alu_b|y[9]~11_combout  & ( !\cpu|alu_a|y[1]~2_combout  & ( (\cpu|alu_b|y[8]~13_combout  & !\cpu|alu_a|y[0]~5_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[11]~10_combout ),
	.datab(!\cpu|alu_b|y[8]~13_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_b|y[10]~12_combout ),
	.datae(!\cpu|alu_b|y[9]~11_combout ),
	.dataf(!\cpu|alu_a|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~42 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~42 .lut_mask = 64'h30303F3F05F505F5;
defparam \cpu|al_unit|ShiftRight1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~35 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~35_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftRight1~50_combout  ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftRight1~42_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftRight1~42_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~35 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~35 .lut_mask = 64'h333333330F0F0F0F;
defparam \cpu|al_unit|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N57
cyclonev_lcell_comb \cpu|al_unit|Mux23~1 (
// Equation(s):
// \cpu|al_unit|Mux23~1_combout  = ( \cpu|al_unit|ShiftRight1~51_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|al_unit|ShiftRight1~45_combout  & \cpu|alu_a|y[2]~1_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~51_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|al_unit|ShiftRight1~45_combout ) # (!\cpu|alu_a|y[2]~1_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~45_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux23~1 .lut_mask = 64'hCCC8CCC888C888C8;
defparam \cpu|al_unit|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N3
cyclonev_lcell_comb \cpu|al_unit|Mux23~0 (
// Equation(s):
// \cpu|al_unit|Mux23~0_combout  = ( \cpu|al_unit|ShiftRight0~36_combout  & ( \cpu|al_unit|ShiftRight1~63_combout  & ( ((\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout )) # (\cpu|al_unit|ShiftLeft0~18_combout ) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~36_combout  & ( \cpu|al_unit|ShiftRight1~63_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((\cpu|al_unit|ShiftLeft0~18_combout ) # (\cpu|alu_b|y[31]~18_combout ))) ) ) ) # ( \cpu|al_unit|ShiftRight0~36_combout  & ( 
// !\cpu|al_unit|ShiftRight1~63_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((!\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|alu_b|y[31]~18_combout )) # (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_b|y[31]~5_combout ))))) # 
// (\cpu|al_unit|Mux12~0_combout  & (((\cpu|al_unit|ShiftLeft0~18_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight0~36_combout  & ( !\cpu|al_unit|ShiftRight1~63_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((!\cpu|al_unit|ShiftLeft0~18_combout  & 
// (\cpu|alu_b|y[31]~18_combout )) # (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_b|y[31]~5_combout ))))) ) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~36_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux23~0 .lut_mask = 64'h5030503F50F050FF;
defparam \cpu|al_unit|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N48
cyclonev_lcell_comb \cpu|al_unit|Mux23~2 (
// Equation(s):
// \cpu|al_unit|Mux23~2_combout  = ( \cpu|al_unit|Mux23~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftRight0~35_combout )) # (\cpu|alu_a|y[3]~0_combout  & 
// ((!\cpu|al_unit|Mux23~1_combout ))))) ) ) ) # ( !\cpu|al_unit|Mux23~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftRight0~35_combout )) # (\cpu|alu_a|y[3]~0_combout  & 
// ((!\cpu|al_unit|Mux23~1_combout ))))) ) ) ) # ( \cpu|al_unit|Mux23~0_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( \cpu|cu|aluc[0]~1_combout  ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftRight0~35_combout ),
	.datac(!\cpu|al_unit|Mux23~1_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|al_unit|Mux23~0_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux23~2 .lut_mask = 64'h000000FF00720072;
defparam \cpu|al_unit|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \cpu|al_unit|Mux23~3 (
// Equation(s):
// \cpu|al_unit|Mux23~3_combout  = ( \cpu|al_unit|Mux23~2_combout  & ( \cpu|cu|aluc[0]~1_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~55_combout  & ((!\cpu|al_unit|Mux20~0_combout )))) # (\cpu|cu|aluc[2]~3_combout  & 
// (((!\cpu|al_unit|Mux20~0_combout ) # (\cpu|al_unit|s~11_combout )))) ) ) ) # ( !\cpu|al_unit|Mux23~2_combout  & ( \cpu|cu|aluc[0]~1_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~55_combout  & ((!\cpu|al_unit|Mux20~0_combout )))) # 
// (\cpu|cu|aluc[2]~3_combout  & (((\cpu|al_unit|s~11_combout  & \cpu|al_unit|Mux20~0_combout )))) ) ) ) # ( \cpu|al_unit|Mux23~2_combout  & ( !\cpu|cu|aluc[0]~1_combout  & ( (!\cpu|al_unit|Mux20~0_combout ) # (\cpu|al_unit|s~11_combout ) ) ) ) # ( 
// !\cpu|al_unit|Mux23~2_combout  & ( !\cpu|cu|aluc[0]~1_combout  & ( (\cpu|al_unit|s~11_combout  & \cpu|al_unit|Mux20~0_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~55_combout ),
	.datab(!\cpu|al_unit|s~11_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|al_unit|Mux20~0_combout ),
	.datae(!\cpu|al_unit|Mux23~2_combout ),
	.dataf(!\cpu|cu|aluc[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux23~3 .lut_mask = 64'h0033FF3350035F03;
defparam \cpu|al_unit|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \cpu|al_unit|Mux23~4 (
// Equation(s):
// \cpu|al_unit|Mux23~4_combout  = ( \cpu|al_unit|Add0~75_sumout  & ( \cpu|alu_b|y[8]~13_combout  & ( ((!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux23~3_combout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_a|y[8]~19_combout )))) # 
// (\cpu|al_unit|Mux24~2_combout ) ) ) ) # ( !\cpu|al_unit|Add0~75_sumout  & ( \cpu|alu_b|y[8]~13_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux23~3_combout  & (!\cpu|al_unit|Mux24~2_combout ))) # (\cpu|al_unit|Mux24~1_combout  & 
// (((\cpu|alu_a|y[8]~19_combout ) # (\cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( \cpu|al_unit|Add0~75_sumout  & ( !\cpu|alu_b|y[8]~13_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout )) # (\cpu|al_unit|Mux23~3_combout ))) # 
// (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout  & \cpu|alu_a|y[8]~19_combout )))) ) ) ) # ( !\cpu|al_unit|Add0~75_sumout  & ( !\cpu|alu_b|y[8]~13_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux23~3_combout  & 
// (!\cpu|al_unit|Mux24~2_combout ))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout  & \cpu|alu_a|y[8]~19_combout )))) ) ) )

	.dataa(!\cpu|al_unit|Mux24~1_combout ),
	.datab(!\cpu|al_unit|Mux23~3_combout ),
	.datac(!\cpu|al_unit|Mux24~2_combout ),
	.datad(!\cpu|alu_a|y[8]~19_combout ),
	.datae(!\cpu|al_unit|Add0~75_sumout ),
	.dataf(!\cpu|alu_b|y[8]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux23~4 .lut_mask = 64'h20252A2F25752F7F;
defparam \cpu|al_unit|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N27
cyclonev_lcell_comb \cpu|link|y[8]~62 (
// Equation(s):
// \cpu|link|y[8]~62_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((((\cpu|al_unit|Mux23~4_combout ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & (((\cpu|al_unit|Mux23~4_combout )))) # (\cpu|cu|comb~7_combout  & (\cpu|Add0~61_sumout )))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((((\cpu|al_unit|Mux23~4_combout ))))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & (((\cpu|al_unit|Mux23~4_combout )))) # (\cpu|cu|comb~7_combout  & (!\cpu|al_unit|Mux24~9_combout  & 
// ((\dmem|dram|altsyncram_component|auto_generated|q_a [8])))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\cpu|cu|comb~7_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|al_unit|Mux23~4_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [8]),
	.datag(!\cpu|Add0~61_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[8]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[8]~62 .extended_lut = "on";
defparam \cpu|link|y[8]~62 .lut_mask = 64'h01EF00EE01EF10FE;
defparam \cpu|link|y[8]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N8
dffeas \cpu|rf|register[30][8] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~62_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N33
cyclonev_lcell_comb \cpu|rf|qb[8]~162 (
// Equation(s):
// \cpu|rf|qb[8]~162_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[18][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[26][8]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][8]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[18][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # 
// (\cpu|rf|register[22][8]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[18][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[26][8]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[30][8]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[18][8]~q  & ( (\cpu|rf|register[22][8]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\cpu|rf|register[30][8]~q ),
	.datab(!\cpu|rf|register[22][8]~q ),
	.datac(!\cpu|rf|register[26][8]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~162 .extended_lut = "off";
defparam \cpu|rf|qb[8]~162 .lut_mask = 64'h00330F55FF330F55;
defparam \cpu|rf|qb[8]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N57
cyclonev_lcell_comb \cpu|rf|qb[8]~163 (
// Equation(s):
// \cpu|rf|qb[8]~163_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[31][8]~q  & ( (\cpu|rf|register[27][8]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[31][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[23][8]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[31][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[27][8]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[31][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[23][8]~q )) ) ) )

	.dataa(!\cpu|rf|register[23][8]~q ),
	.datab(!\cpu|rf|register[19][8]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[27][8]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[31][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~163 .extended_lut = "off";
defparam \cpu|rf|qb[8]~163 .lut_mask = 64'h353500F035350FFF;
defparam \cpu|rf|qb[8]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y29_N51
cyclonev_lcell_comb \cpu|rf|qb[8]~161 (
// Equation(s):
// \cpu|rf|qb[8]~161_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[21][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[29][8]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[21][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][8]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][8]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[21][8]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[29][8]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[21][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][8]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][8]~q ))) ) ) )

	.dataa(!\cpu|rf|register[17][8]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[29][8]~q ),
	.datad(!\cpu|rf|register[25][8]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[21][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~161 .extended_lut = "off";
defparam \cpu|rf|qb[8]~161 .lut_mask = 64'h447703034477CFCF;
defparam \cpu|rf|qb[8]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N54
cyclonev_lcell_comb \cpu|rf|qb[8]~160 (
// Equation(s):
// \cpu|rf|qb[8]~160_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[24][8]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][8]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[16][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # 
// (\cpu|rf|register[20][8]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[16][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[24][8]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][8]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[16][8]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|rf|register[20][8]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[28][8]~q ),
	.datac(!\cpu|rf|register[20][8]~q ),
	.datad(!\cpu|rf|register[24][8]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[16][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~160 .extended_lut = "off";
defparam \cpu|rf|qb[8]~160 .lut_mask = 64'h050511BBAFAF11BB;
defparam \cpu|rf|qb[8]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N12
cyclonev_lcell_comb \cpu|rf|qb[8]~164 (
// Equation(s):
// \cpu|rf|qb[8]~164_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[8]~163_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[8]~162_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[8]~161_combout  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|qb[8]~160_combout  ) ) )

	.dataa(!\cpu|rf|qb[8]~162_combout ),
	.datab(!\cpu|rf|qb[8]~163_combout ),
	.datac(!\cpu|rf|qb[8]~161_combout ),
	.datad(!\cpu|rf|qb[8]~160_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~164 .extended_lut = "off";
defparam \cpu|rf|qb[8]~164 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|rf|qb[8]~164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N51
cyclonev_lcell_comb \cpu|rf|qb[8]~157 (
// Equation(s):
// \cpu|rf|qb[8]~157_combout  = ( \cpu|rf|register[12][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[14][8]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[15][8]~q )) ) ) ) # ( !\cpu|rf|register[12][8]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|register[14][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[15][8]~q )) ) ) ) # ( \cpu|rf|register[12][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[13][8]~q ) ) ) ) # ( !\cpu|rf|register[12][8]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|register[13][8]~q ) ) ) )

	.dataa(!\cpu|rf|register[15][8]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[13][8]~q ),
	.datad(!\cpu|rf|register[14][8]~q ),
	.datae(!\cpu|rf|register[12][8]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~157 .extended_lut = "off";
defparam \cpu|rf|qb[8]~157 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \cpu|rf|qb[8]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N45
cyclonev_lcell_comb \cpu|rf|qb[8]~158 (
// Equation(s):
// \cpu|rf|qb[8]~158_combout  = ( \cpu|rf|register[5][8]~q  & ( \cpu|rf|register[7][8]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[6][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\cpu|rf|register[5][8]~q  & ( \cpu|rf|register[7][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][8]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][8]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( 
// \cpu|rf|register[5][8]~q  & ( !\cpu|rf|register[7][8]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[4][8]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[6][8]~q ))) ) ) ) # ( !\cpu|rf|register[5][8]~q  & ( !\cpu|rf|register[7][8]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][8]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][8]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[6][8]~q ),
	.datad(!\cpu|rf|register[4][8]~q ),
	.datae(!\cpu|rf|register[5][8]~q ),
	.dataf(!\cpu|rf|register[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~158 .extended_lut = "off";
defparam \cpu|rf|qb[8]~158 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu|rf|qb[8]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N21
cyclonev_lcell_comb \cpu|rf|qb[8]~159 (
// Equation(s):
// \cpu|rf|qb[8]~159_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[3][8]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[2][8]~q  ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( 
// !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[1][8]~q  ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|qb[8]~158_combout  ) ) )

	.dataa(!\cpu|rf|register[3][8]~q ),
	.datab(!\cpu|rf|qb[8]~158_combout ),
	.datac(!\cpu|rf|register[1][8]~q ),
	.datad(!\cpu|rf|register[2][8]~q ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|qb[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~159 .extended_lut = "off";
defparam \cpu|rf|qb[8]~159 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|rf|qb[8]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N18
cyclonev_lcell_comb \cpu|rf|qb[8]~165 (
// Equation(s):
// \cpu|rf|qb[8]~165_combout  = ( \cpu|rf|qb[8]~159_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[8]~157_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[8]~164_combout )) ) ) ) # ( !\cpu|rf|qb[8]~159_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// ((\cpu|rf|qb[8]~157_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[8]~164_combout )) ) ) ) # ( \cpu|rf|qb[8]~159_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (\cpu|rf|qb[8]~164_combout ) ) ) ) # ( !\cpu|rf|qb[8]~159_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|qb[8]~164_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qb[8]~164_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\cpu|rf|qb[8]~157_combout ),
	.datae(!\cpu|rf|qb[8]~159_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~165 .extended_lut = "off";
defparam \cpu|rf|qb[8]~165 .lut_mask = 64'h0303F3F303F303F3;
defparam \cpu|rf|qb[8]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N9
cyclonev_lcell_comb \cpu|rf|qb[8]~338 (
// Equation(s):
// \cpu|rf|qb[8]~338_combout  = ( \cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|Equal1~0_combout  & ( \cpu|rf|qb[8]~165_combout  ) ) ) # ( !\cpu|rf|qb[0]~0_combout  & ( !\cpu|rf|Equal1~0_combout  & ( \cpu|rf|qb[8]~156_combout  ) ) )

	.dataa(!\cpu|rf|qb[8]~165_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qb[8]~156_combout ),
	.datae(!\cpu|rf|qb[0]~0_combout ),
	.dataf(!\cpu|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[8]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~338 .extended_lut = "off";
defparam \cpu|rf|qb[8]~338 .lut_mask = 64'h00FF555500000000;
defparam \cpu|rf|qb[8]~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N18
cyclonev_lcell_comb \cpu|alu_a|y[11]~16 (
// Equation(s):
// \cpu|alu_a|y[11]~16_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( (!\cpu|rf|qa[28]~0_combout  & ((\cpu|rf|qa[11]~172_combout ))) # (\cpu|rf|qa[28]~0_combout  & (\cpu|rf|qa[11]~163_combout )) ) )

	.dataa(!\cpu|rf|qa[11]~163_combout ),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|rf|qa[11]~172_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[11]~16 .extended_lut = "off";
defparam \cpu|alu_a|y[11]~16 .lut_mask = 64'h000000001D1D1D1D;
defparam \cpu|alu_a|y[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N24
cyclonev_lcell_comb \cpu|al_unit|s~8 (
// Equation(s):
// \cpu|al_unit|s~8_combout  = ( \cpu|alu_b|y[11]~10_combout  & ( !\cpu|alu_a|y[11]~16_combout  ) ) # ( !\cpu|alu_b|y[11]~10_combout  & ( \cpu|alu_a|y[11]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[11]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[11]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~8 .extended_lut = "off";
defparam \cpu|al_unit|s~8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \cpu|al_unit|s~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N39
cyclonev_lcell_comb \cpu|al_unit|Mux20~1 (
// Equation(s):
// \cpu|al_unit|Mux20~1_combout  = ( \cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & (!\cpu|al_unit|ShiftRight1~60_combout )) # (\cpu|al_unit|Mux12~0_combout  & ((\cpu|al_unit|ShiftRight0~30_combout ))) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~18_combout  & ( (\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout ) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(!\cpu|al_unit|Mux12~0_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~60_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~30_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux20~1 .lut_mask = 64'h44444444C0F3C0F3;
defparam \cpu|al_unit|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N36
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~0 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~0_combout  = ( !\cpu|alu_a|y[0]~5_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[15]~4_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[17]~6_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_b|y[15]~4_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|alu_b|y[17]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~0 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~0 .lut_mask = 64'h303F303F00000000;
defparam \cpu|al_unit|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~1 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~1_combout  = ( \cpu|rf|qb[16]~84_combout  & ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout ) # ((\cpu|alu_b|y[31]~5_combout ) # (\cpu|rf|qb[18]~95_combout )))) ) ) ) # ( 
// !\cpu|rf|qb[16]~84_combout  & ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout  & \cpu|rf|qb[18]~95_combout )) # (\cpu|alu_b|y[31]~5_combout ))) ) ) ) # ( \cpu|rf|qb[16]~84_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~2_combout  & ( (\cpu|alu_b|y[31]~5_combout  & \cpu|alu_a|y[0]~5_combout ) ) ) ) # ( !\cpu|rf|qb[16]~84_combout  & ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( (\cpu|alu_b|y[31]~5_combout  & \cpu|alu_a|y[0]~5_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|rf|qb[18]~95_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(!\cpu|rf|qb[16]~84_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~1 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~1 .lut_mask = 64'h000F000F001F00BF;
defparam \cpu|al_unit|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~2 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~2_combout  = ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|alu_b|y[11]~10_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[12]~9_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[14]~8_combout ))) ) ) ) # ( 
// !\cpu|alu_a|y[0]~5_combout  & ( \cpu|alu_b|y[11]~10_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[13]~7_combout ) ) ) ) # ( \cpu|alu_a|y[0]~5_combout  & ( !\cpu|alu_b|y[11]~10_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_b|y[12]~9_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[14]~8_combout ))) ) ) ) # ( !\cpu|alu_a|y[0]~5_combout  & ( !\cpu|alu_b|y[11]~10_combout  & ( (\cpu|alu_b|y[13]~7_combout  & \cpu|alu_a|y[1]~2_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[12]~9_combout ),
	.datab(!\cpu|alu_b|y[13]~7_combout ),
	.datac(!\cpu|alu_b|y[14]~8_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|alu_a|y[0]~5_combout ),
	.dataf(!\cpu|alu_b|y[11]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~2 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~2 .lut_mask = 64'h0033550FFF33550F;
defparam \cpu|al_unit|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~0 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~0_combout  = ( \cpu|al_unit|ShiftRight1~2_combout  & ( (!\cpu|al_unit|ShiftRight1~0_combout  & (\cpu|alu_a|y[2]~1_combout  & !\cpu|al_unit|ShiftRight1~1_combout )) ) ) # ( !\cpu|al_unit|ShiftRight1~2_combout  & ( 
// (!\cpu|alu_a|y[2]~1_combout ) # ((!\cpu|al_unit|ShiftRight1~0_combout  & !\cpu|al_unit|ShiftRight1~1_combout )) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~0_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~0 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~0 .lut_mask = 64'hECECECEC20202020;
defparam \cpu|al_unit|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \cpu|al_unit|Mux20~2 (
// Equation(s):
// \cpu|al_unit|Mux20~2_combout  = ( \cpu|al_unit|ShiftRight0~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|alu_a|y[3]~0_combout  & (\cpu|cu|aluc[0]~1_combout  & !\cpu|al_unit|ShiftRight0~1_combout )) ) ) ) # ( !\cpu|al_unit|ShiftRight0~0_combout  & 
// ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout ) # (!\cpu|al_unit|ShiftRight0~1_combout ))) ) ) ) # ( \cpu|al_unit|ShiftRight0~0_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & 
// \cpu|al_unit|Mux20~1_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight0~0_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & \cpu|al_unit|Mux20~1_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|cu|aluc[0]~1_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~1_combout ),
	.datad(!\cpu|al_unit|Mux20~1_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~0_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux20~2 .lut_mask = 64'h0033003332321010;
defparam \cpu|al_unit|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N18
cyclonev_lcell_comb \cpu|al_unit|Mux20~3 (
// Equation(s):
// \cpu|al_unit|Mux20~3_combout  = ( \cpu|al_unit|Mux20~2_combout  & ( \cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|s~8_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|al_unit|Mux20~2_combout  & ( 
// \cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|s~8_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( \cpu|al_unit|Mux20~2_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( ((!\cpu|cu|aluc[0]~1_combout ) # 
// (\cpu|al_unit|ShiftLeft0~52_combout )) # (\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( !\cpu|al_unit|Mux20~2_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~52_combout  & \cpu|cu|aluc[0]~1_combout )) ) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~52_combout ),
	.datac(!\cpu|al_unit|s~8_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|al_unit|Mux20~2_combout ),
	.dataf(!\cpu|al_unit|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux20~3 .lut_mask = 64'h0022FF770F050F05;
defparam \cpu|al_unit|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N54
cyclonev_lcell_comb \cpu|al_unit|Mux20~4 (
// Equation(s):
// \cpu|al_unit|Mux20~4_combout  = ( \cpu|al_unit|Add0~63_sumout  & ( \cpu|al_unit|Mux20~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout ) # ((!\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_a|y[11]~16_combout  & \cpu|alu_b|y[11]~10_combout )) # 
// (\cpu|al_unit|Mux24~2_combout  & ((\cpu|alu_b|y[11]~10_combout ) # (\cpu|alu_a|y[11]~16_combout )))) ) ) ) # ( !\cpu|al_unit|Add0~63_sumout  & ( \cpu|al_unit|Mux20~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (!\cpu|al_unit|Mux24~2_combout )) # 
// (\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_a|y[11]~16_combout  & \cpu|alu_b|y[11]~10_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|alu_b|y[11]~10_combout ) # (\cpu|alu_a|y[11]~16_combout ))))) ) ) ) # ( 
// \cpu|al_unit|Add0~63_sumout  & ( !\cpu|al_unit|Mux20~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux24~2_combout )) # (\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_a|y[11]~16_combout  & 
// \cpu|alu_b|y[11]~10_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|alu_b|y[11]~10_combout ) # (\cpu|alu_a|y[11]~16_combout ))))) ) ) ) # ( !\cpu|al_unit|Add0~63_sumout  & ( !\cpu|al_unit|Mux20~3_combout  & ( (\cpu|al_unit|Mux24~1_combout  & 
// ((!\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_a|y[11]~16_combout  & \cpu|alu_b|y[11]~10_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|alu_b|y[11]~10_combout ) # (\cpu|alu_a|y[11]~16_combout ))))) ) ) )

	.dataa(!\cpu|al_unit|Mux24~1_combout ),
	.datab(!\cpu|al_unit|Mux24~2_combout ),
	.datac(!\cpu|alu_a|y[11]~16_combout ),
	.datad(!\cpu|alu_b|y[11]~10_combout ),
	.datae(!\cpu|al_unit|Add0~63_sumout ),
	.dataf(!\cpu|al_unit|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux20~4 .lut_mask = 64'h01152337899DABBF;
defparam \cpu|al_unit|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N24
cyclonev_lcell_comb \cpu|link|y[11]~74 (
// Equation(s):
// \cpu|link|y[11]~74_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & ((((\cpu|al_unit|Mux20~4_combout ))))) # (\cpu|cu|comb~7_combout  & (((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((\cpu|al_unit|Mux20~4_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|Add0~49_sumout ))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & ((((\cpu|al_unit|Mux20~4_combout 
// ))))) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|al_unit|Mux20~4_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\dmem|dram|altsyncram_component|auto_generated|q_a [11] & 
// (!\cpu|al_unit|Mux24~9_combout ))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\dmem|dram|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\cpu|al_unit|Mux20~4_combout ),
	.datag(!\cpu|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[11]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[11]~74 .extended_lut = "on";
defparam \cpu|link|y[11]~74 .lut_mask = 64'h00050010FFAFFFBA;
defparam \cpu|link|y[11]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N0
cyclonev_lcell_comb \cpu|rf|register[10][11]~feeder (
// Equation(s):
// \cpu|rf|register[10][11]~feeder_combout  = ( \cpu|link|y[11]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[11]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[10][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[10][11]~feeder .extended_lut = "off";
defparam \cpu|rf|register[10][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[10][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N2
dffeas \cpu|rf|register[10][11] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N42
cyclonev_lcell_comb \cpu|rf|qb[11]~126 (
// Equation(s):
// \cpu|rf|qb[11]~126_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[11][11]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[10][11]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][11]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][11]~q  ) ) )

	.dataa(!\cpu|rf|register[10][11]~q ),
	.datab(!\cpu|rf|register[11][11]~q ),
	.datac(!\cpu|rf|register[8][11]~q ),
	.datad(!\cpu|rf|register[9][11]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[11]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~126 .extended_lut = "off";
defparam \cpu|rf|qb[11]~126 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|rf|qb[11]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N24
cyclonev_lcell_comb \cpu|alu_b|y[11]~10 (
// Equation(s):
// \cpu|alu_b|y[11]~10_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [11] ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [11] ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|cu|aluimm~combout  & ( (!\cpu|rf|qb[0]~0_combout  & (\cpu|rf|qb[11]~126_combout )) # (\cpu|rf|qb[0]~0_combout  & ((\cpu|rf|qb[11]~135_combout ))) ) ) )

	.dataa(!\cpu|rf|qb[0]~0_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\cpu|rf|qb[11]~126_combout ),
	.datad(!\cpu|rf|qb[11]~135_combout ),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[11]~10 .extended_lut = "off";
defparam \cpu|alu_b|y[11]~10 .lut_mask = 64'h0A5F000033333333;
defparam \cpu|alu_b|y[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~47 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~47_combout  = ( \cpu|alu_b|y[14]~8_combout  & ( \cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[13]~7_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_b|y[11]~10_combout ))) ) ) ) # ( !\cpu|alu_b|y[14]~8_combout  & ( \cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|alu_b|y[13]~7_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[11]~10_combout )))) ) ) ) # ( \cpu|alu_b|y[14]~8_combout  & ( !\cpu|alu_b|y[12]~9_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout )))) # 
// (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[13]~7_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[11]~10_combout )))) ) ) ) # ( !\cpu|alu_b|y[14]~8_combout  & ( !\cpu|alu_b|y[12]~9_combout  & ( 
// (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[13]~7_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[11]~10_combout )))) ) ) )

	.dataa(!\cpu|alu_b|y[11]~10_combout ),
	.datab(!\cpu|alu_b|y[13]~7_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|alu_b|y[14]~8_combout ),
	.dataf(!\cpu|alu_b|y[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~47 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~47 .lut_mask = 64'h0305F30503F5F3F5;
defparam \cpu|al_unit|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~50 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~50_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftLeft0~21_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftLeft0~44_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~20_combout )) ) 
// ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftLeft0~21_combout  & ( (\cpu|al_unit|ShiftLeft0~47_combout ) # (\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( \cpu|alu_a|y[2]~1_combout  & ( !\cpu|al_unit|ShiftLeft0~21_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftLeft0~44_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~20_combout )) ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( !\cpu|al_unit|ShiftLeft0~21_combout  & ( (!\cpu|alu_a|y[3]~0_combout  
// & \cpu|al_unit|ShiftLeft0~47_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~20_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~44_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~47_combout ),
	.datae(!\cpu|alu_a|y[2]~1_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~50 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~50 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \cpu|al_unit|ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N9
cyclonev_lcell_comb \cpu|al_unit|s~6 (
// Equation(s):
// \cpu|al_unit|s~6_combout  = ( \cpu|alu_b|y[14]~8_combout  & ( !\cpu|alu_a|y[14]~9_combout  ) ) # ( !\cpu|alu_b|y[14]~8_combout  & ( \cpu|alu_a|y[14]~9_combout  ) )

	.dataa(!\cpu|alu_a|y[14]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[14]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~6 .extended_lut = "off";
defparam \cpu|al_unit|s~6 .lut_mask = 64'h55555555AAAAAAAA;
defparam \cpu|al_unit|s~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N9
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~10 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~10_combout  = ( \cpu|al_unit|ShiftRight1~19_combout  & ( (\cpu|alu_a|y[2]~1_combout  & (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftRight1~24_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~19_combout  & ( (!\cpu|alu_a|y[2]~1_combout ) # ((!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # (!\cpu|al_unit|ShiftRight1~24_combout )))) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~24_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~10 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~10 .lut_mask = 64'hFAEAFAEA50405040;
defparam \cpu|al_unit|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N45
cyclonev_lcell_comb \cpu|al_unit|Mux17~0 (
// Equation(s):
// \cpu|al_unit|Mux17~0_combout  = ( \cpu|al_unit|ShiftRight1~58_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( (\cpu|al_unit|ShiftRight0~6_combout  & (\cpu|al_unit|Mux12~0_combout  & \cpu|al_unit|Mux24~0_combout )) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~58_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|al_unit|Mux12~0_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout  & \cpu|al_unit|Mux24~0_combout )) ) ) ) # ( \cpu|al_unit|ShiftRight1~58_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & \cpu|alu_b|y[31]~18_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight1~58_combout  & ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & 
// \cpu|alu_b|y[31]~18_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(!\cpu|al_unit|Mux12~0_combout ),
	.datac(!\cpu|alu_b|y[31]~18_combout ),
	.datad(!\cpu|al_unit|Mux24~0_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~58_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux17~0 .lut_mask = 64'h0C0C0C0CCCDD0011;
defparam \cpu|al_unit|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N36
cyclonev_lcell_comb \cpu|al_unit|Mux17~1 (
// Equation(s):
// \cpu|al_unit|Mux17~1_combout  = ( \cpu|al_unit|Mux16~0_combout  & ( \cpu|al_unit|ShiftRight0~8_combout  & ( (!\cpu|al_unit|ShiftRight0~10_combout  & (\cpu|cu|aluc[0]~1_combout  & !\cpu|alu_a|y[3]~0_combout )) ) ) ) # ( !\cpu|al_unit|Mux16~0_combout  & ( 
// \cpu|al_unit|ShiftRight0~8_combout  & ( (\cpu|cu|aluc[0]~1_combout  & \cpu|al_unit|Mux17~0_combout ) ) ) ) # ( \cpu|al_unit|Mux16~0_combout  & ( !\cpu|al_unit|ShiftRight0~8_combout  & ( (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|al_unit|ShiftRight0~10_combout 
// ) # (\cpu|alu_a|y[3]~0_combout ))) ) ) ) # ( !\cpu|al_unit|Mux16~0_combout  & ( !\cpu|al_unit|ShiftRight0~8_combout  & ( (\cpu|cu|aluc[0]~1_combout  & \cpu|al_unit|Mux17~0_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~10_combout ),
	.datab(!\cpu|cu|aluc[0]~1_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|al_unit|Mux17~0_combout ),
	.datae(!\cpu|al_unit|Mux16~0_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux17~1 .lut_mask = 64'h0033232300332020;
defparam \cpu|al_unit|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N36
cyclonev_lcell_comb \cpu|al_unit|Mux17~2 (
// Equation(s):
// \cpu|al_unit|Mux17~2_combout  = ( \cpu|al_unit|Mux17~1_combout  & ( \cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|s~6_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|al_unit|Mux17~1_combout  & ( 
// \cpu|al_unit|Mux20~0_combout  & ( (\cpu|al_unit|s~6_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( \cpu|al_unit|Mux17~1_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( (!\cpu|cu|aluc[0]~1_combout ) # 
// ((\cpu|cu|aluc[2]~3_combout ) # (\cpu|al_unit|ShiftLeft0~50_combout )) ) ) ) # ( !\cpu|al_unit|Mux17~1_combout  & ( !\cpu|al_unit|Mux20~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & (\cpu|al_unit|ShiftLeft0~50_combout  & !\cpu|cu|aluc[2]~3_combout )) ) ) )

	.dataa(!\cpu|cu|aluc[0]~1_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~50_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|al_unit|s~6_combout ),
	.datae(!\cpu|al_unit|Mux17~1_combout ),
	.dataf(!\cpu|al_unit|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux17~2 .lut_mask = 64'h1010BFBF00AF00AF;
defparam \cpu|al_unit|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N45
cyclonev_lcell_comb \cpu|al_unit|Add0~55 (
// Equation(s):
// \cpu|al_unit|Add0~55_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[14]~340_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[14]~8_combout ) ) + ( \cpu|al_unit|Add0~52  ))
// \cpu|al_unit|Add0~56  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[14]~340_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[14]~8_combout ) ) + ( \cpu|al_unit|Add0~52  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[14]~340_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[14]~8_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~52 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~55_sumout ),
	.cout(\cpu|al_unit|Add0~56 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~55 .extended_lut = "off";
defparam \cpu|al_unit|Add0~55 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N45
cyclonev_lcell_comb \cpu|al_unit|Mux17~3 (
// Equation(s):
// \cpu|al_unit|Mux17~3_combout  = ( \cpu|al_unit|Mux24~1_combout  & ( \cpu|al_unit|Add0~55_sumout  & ( (!\cpu|alu_a|y[14]~9_combout  & (\cpu|al_unit|Mux24~2_combout  & \cpu|alu_b|y[14]~8_combout )) # (\cpu|alu_a|y[14]~9_combout  & 
// ((\cpu|alu_b|y[14]~8_combout ) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( !\cpu|al_unit|Mux24~1_combout  & ( \cpu|al_unit|Add0~55_sumout  & ( (\cpu|al_unit|Mux24~2_combout ) # (\cpu|al_unit|Mux17~2_combout ) ) ) ) # ( \cpu|al_unit|Mux24~1_combout  & ( 
// !\cpu|al_unit|Add0~55_sumout  & ( (!\cpu|alu_a|y[14]~9_combout  & (\cpu|al_unit|Mux24~2_combout  & \cpu|alu_b|y[14]~8_combout )) # (\cpu|alu_a|y[14]~9_combout  & ((\cpu|alu_b|y[14]~8_combout ) # (\cpu|al_unit|Mux24~2_combout ))) ) ) ) # ( 
// !\cpu|al_unit|Mux24~1_combout  & ( !\cpu|al_unit|Add0~55_sumout  & ( (\cpu|al_unit|Mux17~2_combout  & !\cpu|al_unit|Mux24~2_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[14]~9_combout ),
	.datab(!\cpu|al_unit|Mux17~2_combout ),
	.datac(!\cpu|al_unit|Mux24~2_combout ),
	.datad(!\cpu|alu_b|y[14]~8_combout ),
	.datae(!\cpu|al_unit|Mux24~1_combout ),
	.dataf(!\cpu|al_unit|Add0~55_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux17~3 .lut_mask = 64'h3030055F3F3F055F;
defparam \cpu|al_unit|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N21
cyclonev_lcell_comb \cpu|link|y[14]~82 (
// Equation(s):
// \cpu|link|y[14]~82_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux17~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux17~3_combout )) # (\cpu|cu|comb~7_combout  & (((\cpu|Add0~41_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux17~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux17~3_combout )) # (\cpu|cu|comb~7_combout  & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [14])))))) ) )

	.dataa(!\cpu|al_unit|Mux17~3_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|cu|comb~7_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [14]),
	.datag(!\cpu|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[14]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[14]~82 .extended_lut = "on";
defparam \cpu|link|y[14]~82 .lut_mask = 64'h5547554455475574;
defparam \cpu|link|y[14]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y31_N47
dffeas \cpu|rf|register[9][14] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~82_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N3
cyclonev_lcell_comb \cpu|rf|qa[14]~293 (
// Equation(s):
// \cpu|rf|qa[14]~293_combout  = ( \cpu|rf|register[11][14]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[10][14]~q ) ) ) ) # ( !\cpu|rf|register[11][14]~q  & 
// ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[10][14]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \cpu|rf|register[11][14]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][14]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][14]~q )) ) ) ) # ( !\cpu|rf|register[11][14]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][14]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][14]~q )) ) ) )

	.dataa(!\cpu|rf|register[9][14]~q ),
	.datab(!\cpu|rf|register[8][14]~q ),
	.datac(!\cpu|rf|register[10][14]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\cpu|rf|register[11][14]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~293 .extended_lut = "off";
defparam \cpu|rf|qa[14]~293 .lut_mask = 64'h335533550F000FFF;
defparam \cpu|rf|qa[14]~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N45
cyclonev_lcell_comb \cpu|rf|qa[14]~340 (
// Equation(s):
// \cpu|rf|qa[14]~340_combout  = ( \cpu|rf|qa[14]~302_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[14]~293_combout ) ) ) # ( !\cpu|rf|qa[14]~302_combout  & ( (\cpu|rf|qa[14]~293_combout  & \cpu|rf|qa[28]~0_combout ) ) )

	.dataa(!\cpu|rf|qa[14]~293_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[14]~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[14]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~340 .extended_lut = "off";
defparam \cpu|rf|qa[14]~340 .lut_mask = 64'h00550055FF55FF55;
defparam \cpu|rf|qa[14]~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N48
cyclonev_lcell_comb \cpu|al_unit|Add0~33 (
// Equation(s):
// \cpu|al_unit|Add0~33_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[15]~324_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[15]~4_combout ) ) + ( \cpu|al_unit|Add0~56  ))
// \cpu|al_unit|Add0~34  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[15]~324_combout )) ) + ( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[15]~4_combout ) ) + ( \cpu|al_unit|Add0~56  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|rf|qa[15]~324_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[15]~4_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~56 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~33_sumout ),
	.cout(\cpu|al_unit|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~33 .extended_lut = "off";
defparam \cpu|al_unit|Add0~33 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|al_unit|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N0
cyclonev_lcell_comb \cpu|al_unit|Mux16~1 (
// Equation(s):
// \cpu|al_unit|Mux16~1_combout  = ( \cpu|alu_b|y[15]~4_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & ((!\cpu|alu_a|y[1]~3_combout ) # (!\cpu|rf|qa[15]~324_combout ))) ) ) # ( !\cpu|alu_b|y[15]~4_combout  & ( (\cpu|alu_a|y[1]~3_combout  & 
// (!\cpu|cu|aluc[2]~3_combout  & \cpu|rf|qa[15]~324_combout )) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(!\cpu|rf|qa[15]~324_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux16~1 .lut_mask = 64'h00440044CC88CC88;
defparam \cpu|al_unit|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N27
cyclonev_lcell_comb \cpu|al_unit|Mux16~2 (
// Equation(s):
// \cpu|al_unit|Mux16~2_combout  = ( \cpu|alu_b|y[15]~4_combout  & ( ((\cpu|alu_a|y[1]~3_combout  & \cpu|rf|qa[15]~324_combout )) # (\cpu|cu|aluc[2]~3_combout ) ) ) # ( !\cpu|alu_b|y[15]~4_combout  & ( (\cpu|alu_a|y[1]~3_combout  & (\cpu|cu|aluc[2]~3_combout 
//  & \cpu|rf|qa[15]~324_combout )) ) )

	.dataa(!\cpu|alu_a|y[1]~3_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(!\cpu|rf|qa[15]~324_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux16~2 .lut_mask = 64'h0011001133773377;
defparam \cpu|al_unit|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \cpu|al_unit|Mux16~4 (
// Equation(s):
// \cpu|al_unit|Mux16~4_combout  = ( \cpu|al_unit|Mux16~3_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( (\cpu|alu_a|y[4]~6_combout  & \cpu|alu_b|y[31]~18_combout ) ) ) ) # ( !\cpu|al_unit|Mux16~3_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( 
// (\cpu|alu_a|y[4]~6_combout  & (\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout )) ) ) ) # ( \cpu|al_unit|Mux16~3_combout  & ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( (\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout ) ) ) ) # ( 
// !\cpu|al_unit|Mux16~3_combout  & ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( (\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout ) ) ) )

	.dataa(!\cpu|alu_a|y[4]~6_combout ),
	.datab(!\cpu|alu_b|y[31]~18_combout ),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux16~3_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux16~4 .lut_mask = 64'h3030303010101111;
defparam \cpu|al_unit|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N3
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~15 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~15_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|al_unit|ShiftRight1~4_combout  & !\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( 
// \cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|al_unit|ShiftRight1~1_combout  & !\cpu|al_unit|ShiftRight1~0_combout ) ) ) ) # ( \cpu|alu_a|y[2]~1_combout  & ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) ) ) # ( 
// !\cpu|alu_a|y[2]~1_combout  & ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( (!\cpu|al_unit|ShiftRight1~1_combout  & !\cpu|al_unit|ShiftRight1~0_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~1_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~4_combout ),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~0_combout ),
	.datae(!\cpu|alu_a|y[2]~1_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~15 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~15 .lut_mask = 64'hAA00F0F0AA00C0C0;
defparam \cpu|al_unit|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~29 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~29_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( \cpu|al_unit|ShiftRight0~12_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & \cpu|al_unit|ShiftRight0~15_combout ) ) ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( 
// \cpu|al_unit|ShiftRight0~12_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftRight0~15_combout )) # (\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) ) # ( \cpu|alu_b|y[31]~5_combout  & ( 
// !\cpu|al_unit|ShiftRight0~12_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & \cpu|al_unit|ShiftRight0~15_combout ) ) ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( !\cpu|al_unit|ShiftRight0~12_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & 
// (((\cpu|al_unit|ShiftRight0~15_combout )))) # (\cpu|alu_a|y[3]~0_combout  & ((!\cpu|al_unit|ShiftRight0~13_combout ) # ((!\cpu|al_unit|ShiftLeft0~2_combout )))) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~13_combout ),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~15_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~29 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~29 .lut_mask = 64'h3F2E0C0C3F0C0C0C;
defparam \cpu|al_unit|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \cpu|al_unit|Mux16~5 (
// Equation(s):
// \cpu|al_unit|Mux16~5_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|ShiftRight0~29_combout ) # (\cpu|al_unit|Mux16~4_combout ) ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( 
// (\cpu|al_unit|ShiftLeft0~34_combout  & \cpu|al_unit|Mux12~0_combout ) ) ) ) # ( \cpu|cu|aluc[2]~3_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( \cpu|al_unit|Mux16~4_combout  ) ) )

	.dataa(!\cpu|al_unit|Mux16~4_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~34_combout ),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~29_combout ),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~5 .extended_lut = "off";
defparam \cpu|al_unit|Mux16~5 .lut_mask = 64'h000055550303FF55;
defparam \cpu|al_unit|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
cyclonev_lcell_comb \cpu|al_unit|Mux16~6 (
// Equation(s):
// \cpu|al_unit|Mux16~6_combout  = ( \cpu|al_unit|Mux16~5_combout  & ( \cpu|cu|aluc[0]~1_combout  & ( (!\cpu|cu|aluc[1]~4_combout ) # (\cpu|al_unit|Mux16~2_combout ) ) ) ) # ( !\cpu|al_unit|Mux16~5_combout  & ( \cpu|cu|aluc[0]~1_combout  & ( 
// (\cpu|cu|aluc[1]~4_combout  & \cpu|al_unit|Mux16~2_combout ) ) ) ) # ( \cpu|al_unit|Mux16~5_combout  & ( !\cpu|cu|aluc[0]~1_combout  & ( (!\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux16~1_combout ))) # (\cpu|cu|aluc[1]~4_combout  & 
// (\cpu|al_unit|Add0~33_sumout )) ) ) ) # ( !\cpu|al_unit|Mux16~5_combout  & ( !\cpu|cu|aluc[0]~1_combout  & ( (!\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux16~1_combout ))) # (\cpu|cu|aluc[1]~4_combout  & (\cpu|al_unit|Add0~33_sumout )) ) ) )

	.dataa(!\cpu|cu|aluc[1]~4_combout ),
	.datab(!\cpu|al_unit|Add0~33_sumout ),
	.datac(!\cpu|al_unit|Mux16~1_combout ),
	.datad(!\cpu|al_unit|Mux16~2_combout ),
	.datae(!\cpu|al_unit|Mux16~5_combout ),
	.dataf(!\cpu|cu|aluc[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~6 .extended_lut = "off";
defparam \cpu|al_unit|Mux16~6 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \cpu|al_unit|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N54
cyclonev_lcell_comb \cpu|link|y[15]~102 (
// Equation(s):
// \cpu|link|y[15]~102_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux16~6_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux16~6_combout )) # (\cpu|cu|comb~7_combout  & (((\cpu|Add0~21_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux16~6_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux16~6_combout )) # (\cpu|cu|comb~7_combout  & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [15])))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\cpu|al_unit|Mux16~6_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|cu|comb~7_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [15]),
	.datag(!\cpu|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[15]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[15]~102 .extended_lut = "on";
defparam \cpu|link|y[15]~102 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[15]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N38
dffeas \cpu|rf|register[11][15] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~102_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N39
cyclonev_lcell_comb \cpu|rf|qa[15]~123 (
// Equation(s):
// \cpu|rf|qa[15]~123_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[9][15]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][15]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][15]~q  & ( (\cpu|rf|register[8][15]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[10][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[9][15]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[11][15]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[10][15]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[8][15]~q ) ) ) )

	.dataa(!\cpu|rf|register[11][15]~q ),
	.datab(!\cpu|rf|register[9][15]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\cpu|rf|register[8][15]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[10][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~123 .extended_lut = "off";
defparam \cpu|rf|qa[15]~123 .lut_mask = 64'h00F035350FFF3535;
defparam \cpu|rf|qa[15]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N54
cyclonev_lcell_comb \cpu|rf|qa[15]~324 (
// Equation(s):
// \cpu|rf|qa[15]~324_combout  = ( \cpu|rf|qa[15]~132_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[15]~123_combout ) ) ) # ( !\cpu|rf|qa[15]~132_combout  & ( (\cpu|rf|qa[15]~123_combout  & \cpu|rf|qa[28]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[15]~123_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[15]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[15]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~324 .extended_lut = "off";
defparam \cpu|rf|qa[15]~324 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|rf|qa[15]~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N51
cyclonev_lcell_comb \cpu|al_unit|Add0~41 (
// Equation(s):
// \cpu|al_unit|Add0~41_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[16]~19_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[16]~325_combout )) ) + ( \cpu|al_unit|Add0~34  ))
// \cpu|al_unit|Add0~42  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[16]~19_combout ) ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[16]~325_combout )) ) + ( \cpu|al_unit|Add0~34  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|alu_b|y[16]~19_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[16]~325_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~41_sumout ),
	.cout(\cpu|al_unit|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~41 .extended_lut = "off";
defparam \cpu|al_unit|Add0~41 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|al_unit|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~52 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~52_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftRight1~51_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftRight1~45_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftRight1~43_combout 
// )) ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftRight1~51_combout  & ( (!\cpu|alu_a|y[3]~0_combout ) # (\cpu|al_unit|ShiftRight1~44_combout ) ) ) ) # ( \cpu|alu_a|y[2]~1_combout  & ( !\cpu|al_unit|ShiftRight1~51_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftRight1~45_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftRight1~43_combout )) ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( !\cpu|al_unit|ShiftRight1~51_combout  & ( 
// (\cpu|al_unit|ShiftRight1~44_combout  & \cpu|alu_a|y[3]~0_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~43_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~44_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~45_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|alu_a|y[2]~1_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~52 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~52 .lut_mask = 64'h00330F55FF330F55;
defparam \cpu|al_unit|ShiftRight1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N48
cyclonev_lcell_comb \cpu|al_unit|Mux15~0 (
// Equation(s):
// \cpu|al_unit|Mux15~0_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|alu_b|y[31]~5_combout ) # (\cpu|al_unit|ShiftRight1~52_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( 
// \cpu|al_unit|Mux16~0_combout  & ( \cpu|alu_b|y[31]~5_combout  ) ) ) # ( \cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((\cpu|rf|qb[31]~324_combout ) # (\cpu|alu_b|y[31]~5_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (\cpu|alu_b|y[31]~5_combout  & !\cpu|al_unit|Mux12~0_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~52_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(!\cpu|rf|qb[31]~324_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux15~0 .lut_mask = 64'h303030F033337777;
defparam \cpu|al_unit|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N12
cyclonev_lcell_comb \cpu|al_unit|Mux15~3 (
// Equation(s):
// \cpu|al_unit|Mux15~3_combout  = ( !\cpu|alu_a|y[4]~6_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (((\cpu|al_unit|ShiftLeft0~42_combout )))) # (\cpu|alu_a|y[2]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout  & (((\cpu|al_unit|ShiftLeft0~43_combout )))) # 
// (\cpu|alu_a|y[3]~0_combout  & (((\cpu|al_unit|ShiftLeft0~28_combout )))))) ) ) # ( \cpu|alu_a|y[4]~6_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (!\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~29_combout ))) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~29_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~43_combout ),
	.datae(!\cpu|alu_a|y[4]~6_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~28_combout ),
	.datag(!\cpu|al_unit|ShiftLeft0~42_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux15~3 .lut_mask = 64'h0A4E08081B5F0808;
defparam \cpu|al_unit|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N15
cyclonev_lcell_comb \cpu|al_unit|Mux15~1 (
// Equation(s):
// \cpu|al_unit|Mux15~1_combout  = ( \cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|cu|aluc[2]~3_combout  & (((\cpu|al_unit|Mux12~0_combout  & \cpu|al_unit|Mux15~3_combout )))) # (\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|Mux15~0_combout )) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~18_combout  & ( (\cpu|cu|aluc[2]~3_combout  & \cpu|al_unit|Mux15~0_combout ) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|al_unit|Mux15~0_combout ),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(!\cpu|al_unit|Mux15~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux15~1 .lut_mask = 64'h11111111111B111B;
defparam \cpu|al_unit|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \cpu|al_unit|Mux15~2 (
// Equation(s):
// \cpu|al_unit|Mux15~2_combout  = ( \cpu|al_unit|Add0~41_sumout  & ( \cpu|al_unit|Mux15~1_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & (((\cpu|al_unit|Add0~45_combout ) # (\cpu|cu|aluc[1]~4_combout )))) # (\cpu|cu|aluc[0]~1_combout  & 
// (((!\cpu|cu|aluc[1]~4_combout )) # (\cpu|al_unit|Add0~44_combout ))) ) ) ) # ( !\cpu|al_unit|Add0~41_sumout  & ( \cpu|al_unit|Mux15~1_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & (((!\cpu|cu|aluc[1]~4_combout  & \cpu|al_unit|Add0~45_combout )))) # 
// (\cpu|cu|aluc[0]~1_combout  & (((!\cpu|cu|aluc[1]~4_combout )) # (\cpu|al_unit|Add0~44_combout ))) ) ) ) # ( \cpu|al_unit|Add0~41_sumout  & ( !\cpu|al_unit|Mux15~1_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & (((\cpu|al_unit|Add0~45_combout ) # 
// (\cpu|cu|aluc[1]~4_combout )))) # (\cpu|cu|aluc[0]~1_combout  & (\cpu|al_unit|Add0~44_combout  & (\cpu|cu|aluc[1]~4_combout ))) ) ) ) # ( !\cpu|al_unit|Add0~41_sumout  & ( !\cpu|al_unit|Mux15~1_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & 
// (((!\cpu|cu|aluc[1]~4_combout  & \cpu|al_unit|Add0~45_combout )))) # (\cpu|cu|aluc[0]~1_combout  & (\cpu|al_unit|Add0~44_combout  & (\cpu|cu|aluc[1]~4_combout ))) ) ) )

	.dataa(!\cpu|cu|aluc[0]~1_combout ),
	.datab(!\cpu|al_unit|Add0~44_combout ),
	.datac(!\cpu|cu|aluc[1]~4_combout ),
	.datad(!\cpu|al_unit|Add0~45_combout ),
	.datae(!\cpu|al_unit|Add0~41_sumout ),
	.dataf(!\cpu|al_unit|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux15~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \cpu|al_unit|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \cpu|link|y[16]~94 (
// Equation(s):
// \cpu|link|y[16]~94_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux15~2_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux15~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~29_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux15~2_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux15~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [16])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux15~2_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [16]),
	.datag(!\cpu|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[16]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[16]~94 .extended_lut = "on";
defparam \cpu|link|y[16]~94 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[16]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N44
dffeas \cpu|rf|register[11][16] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~94_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N39
cyclonev_lcell_comb \cpu|rf|qb[16]~74 (
// Equation(s):
// \cpu|rf|qb[16]~74_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[10][16]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][16]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][16]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # 
// (\cpu|rf|register[8][16]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[9][16]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[10][16]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[11][16]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( !\cpu|rf|register[9][16]~q  & ( (\cpu|rf|register[8][16]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[11][16]~q ),
	.datab(!\cpu|rf|register[10][16]~q ),
	.datac(!\cpu|rf|register[8][16]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\cpu|rf|register[9][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[16]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~74 .extended_lut = "off";
defparam \cpu|rf|qb[16]~74 .lut_mask = 64'h0F0033550FFF3355;
defparam \cpu|rf|qb[16]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N3
cyclonev_lcell_comb \cpu|alu_b|y[16]~19 (
// Equation(s):
// \cpu|alu_b|y[16]~19_combout  = ( \cpu|alu_b|y[31]~5_combout  & ( \cpu|rf|qb[16]~83_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( \cpu|rf|qb[16]~83_combout  & ( (!\cpu|rf|Equal1~0_combout  & (!\cpu|cu|aluimm~combout  & ((\cpu|rf|qb[0]~0_combout ) # 
// (\cpu|rf|qb[16]~74_combout )))) ) ) ) # ( \cpu|alu_b|y[31]~5_combout  & ( !\cpu|rf|qb[16]~83_combout  ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( !\cpu|rf|qb[16]~83_combout  & ( (!\cpu|rf|Equal1~0_combout  & (\cpu|rf|qb[16]~74_combout  & 
// (!\cpu|cu|aluimm~combout  & !\cpu|rf|qb[0]~0_combout ))) ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(!\cpu|rf|qb[16]~74_combout ),
	.datac(!\cpu|cu|aluimm~combout ),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(!\cpu|rf|qb[16]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[16]~19 .extended_lut = "off";
defparam \cpu|alu_b|y[16]~19 .lut_mask = 64'h2000FFFF20A0FFFF;
defparam \cpu|alu_b|y[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N3
cyclonev_lcell_comb \cpu|alu_a|y[17]~13 (
// Equation(s):
// \cpu|alu_a|y[17]~13_combout  = ( \cpu|rf|qa[17]~162_combout  & ( \cpu|alu_a|y[1]~3_combout  & ( (!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[17]~153_combout ) ) ) ) # ( !\cpu|rf|qa[17]~162_combout  & ( \cpu|alu_a|y[1]~3_combout  & ( 
// (\cpu|rf|qa[17]~153_combout  & \cpu|rf|qa[28]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[17]~153_combout ),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qa[17]~162_combout ),
	.dataf(!\cpu|alu_a|y[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[17]~13 .extended_lut = "off";
defparam \cpu|alu_a|y[17]~13 .lut_mask = 64'h000000000303F3F3;
defparam \cpu|alu_a|y[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N6
cyclonev_lcell_comb \cpu|al_unit|Mux14~1 (
// Equation(s):
// \cpu|al_unit|Mux14~1_combout  = ( \cpu|al_unit|ShiftLeft0~35_combout  & ( (!\cpu|alu_a|y[3]~0_combout ) # (\cpu|al_unit|ShiftLeft0~25_combout ) ) ) # ( !\cpu|al_unit|ShiftLeft0~35_combout  & ( (\cpu|alu_a|y[3]~0_combout  & 
// \cpu|al_unit|ShiftLeft0~25_combout ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux14~1 .lut_mask = 64'h11111111BBBBBBBB;
defparam \cpu|al_unit|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N48
cyclonev_lcell_comb \cpu|al_unit|Mux14~2 (
// Equation(s):
// \cpu|al_unit|Mux14~2_combout  = ( \cpu|al_unit|ShiftLeft0~39_combout  & ( \cpu|al_unit|Mux12~1_combout  & ( (!\cpu|al_unit|Mux12~2_combout ) # ((\cpu|al_unit|ShiftLeft0~26_combout  & \cpu|al_unit|Mux24~0_combout )) ) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~39_combout  & ( \cpu|al_unit|Mux12~1_combout  & ( (\cpu|al_unit|ShiftLeft0~26_combout  & (\cpu|al_unit|Mux24~0_combout  & \cpu|al_unit|Mux12~2_combout )) ) ) ) # ( \cpu|al_unit|ShiftLeft0~39_combout  & ( 
// !\cpu|al_unit|Mux12~1_combout  & ( (\cpu|al_unit|Mux14~1_combout  & \cpu|al_unit|Mux12~2_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~39_combout  & ( !\cpu|al_unit|Mux12~1_combout  & ( (\cpu|al_unit|Mux14~1_combout  & \cpu|al_unit|Mux12~2_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~26_combout ),
	.datab(!\cpu|al_unit|Mux14~1_combout ),
	.datac(!\cpu|al_unit|Mux24~0_combout ),
	.datad(!\cpu|al_unit|Mux12~2_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~39_combout ),
	.dataf(!\cpu|al_unit|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux14~2 .lut_mask = 64'h003300330005FF05;
defparam \cpu|al_unit|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~28 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~28_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight0~17_combout  & ( ((\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftRight1~37_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( \cpu|alu_a|y[3]~0_combout  & 
// ( !\cpu|al_unit|ShiftRight0~17_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (((\cpu|al_unit|ShiftRight1~37_combout )) # (\cpu|alu_b|y[31]~5_combout ))) # (\cpu|alu_a|y[2]~1_combout  & (((\cpu|al_unit|ShiftRight0~16_combout )))) ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~37_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~28 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~28 .lut_mask = 64'h00005F3300005FFF;
defparam \cpu|al_unit|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~27 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~27_combout  = ( \cpu|al_unit|ShiftLeft0~2_combout  & ( \cpu|al_unit|ShiftRight1~40_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (((!\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftRight1~35_combout )) # (\cpu|alu_b|y[31]~5_combout 
// ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( \cpu|al_unit|ShiftRight1~40_combout  & ( (\cpu|alu_b|y[31]~5_combout  & !\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|al_unit|ShiftRight1~40_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|alu_a|y[2]~1_combout  & \cpu|al_unit|ShiftRight1~35_combout )) # (\cpu|alu_b|y[31]~5_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~2_combout  & ( !\cpu|al_unit|ShiftRight1~40_combout  & ( (\cpu|alu_b|y[31]~5_combout 
//  & !\cpu|alu_a|y[3]~0_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~35_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~27 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~27 .lut_mask = 64'h505050705050D0F0;
defparam \cpu|al_unit|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~54 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~54_combout  = ( \cpu|al_unit|ShiftRight1~40_combout  & ( \cpu|al_unit|ShiftRight1~34_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[2]~1_combout ) # ((\cpu|al_unit|ShiftRight1~35_combout )))) # 
// (\cpu|alu_a|y[3]~0_combout  & (\cpu|alu_a|y[2]~1_combout  & (!\cpu|al_unit|ShiftRight1~53_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftRight1~40_combout  & ( \cpu|al_unit|ShiftRight1~34_combout  & ( (\cpu|alu_a|y[2]~1_combout  & ((!\cpu|alu_a|y[3]~0_combout  
// & ((\cpu|al_unit|ShiftRight1~35_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (!\cpu|al_unit|ShiftRight1~53_combout )))) ) ) ) # ( \cpu|al_unit|ShiftRight1~40_combout  & ( !\cpu|al_unit|ShiftRight1~34_combout  & ( (!\cpu|alu_a|y[2]~1_combout ) # 
// ((!\cpu|alu_a|y[3]~0_combout  & ((\cpu|al_unit|ShiftRight1~35_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (!\cpu|al_unit|ShiftRight1~53_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftRight1~40_combout  & ( !\cpu|al_unit|ShiftRight1~34_combout  & ( 
// (!\cpu|alu_a|y[3]~0_combout  & (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftRight1~35_combout )))) # (\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[2]~1_combout ) # ((!\cpu|al_unit|ShiftRight1~53_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~53_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~35_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~40_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~54 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~54 .lut_mask = 64'h5476DCFE103298BA;
defparam \cpu|al_unit|ShiftRight1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N45
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~55 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~55_combout  = ( \cpu|al_unit|ShiftRight1~54_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & !\cpu|al_unit|ShiftLeft0~2_combout ) ) ) # ( !\cpu|al_unit|ShiftRight1~54_combout  & ( !\cpu|alu_b|y[31]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[31]~5_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~55 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~55 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \cpu|al_unit|ShiftRight1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \cpu|al_unit|Mux14~0 (
// Equation(s):
// \cpu|al_unit|Mux14~0_combout  = ( \cpu|al_unit|ShiftRight0~27_combout  & ( \cpu|al_unit|ShiftRight1~55_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & ((!\cpu|al_unit|Mux1~0_combout ) # (\cpu|alu_b|y[31]~18_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~27_combout  & ( \cpu|al_unit|ShiftRight1~55_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & ((!\cpu|al_unit|Mux1~0_combout  & ((\cpu|al_unit|ShiftRight0~28_combout ))) # (\cpu|al_unit|Mux1~0_combout  & (\cpu|alu_b|y[31]~18_combout 
// )))) ) ) ) # ( \cpu|al_unit|ShiftRight0~27_combout  & ( !\cpu|al_unit|ShiftRight1~55_combout  & ( (!\cpu|al_unit|Mux1~0_combout ) # ((\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux1~1_combout )) ) ) ) # ( !\cpu|al_unit|ShiftRight0~27_combout  & ( 
// !\cpu|al_unit|ShiftRight1~55_combout  & ( (!\cpu|al_unit|Mux1~1_combout  & ((!\cpu|al_unit|Mux1~0_combout  & ((\cpu|al_unit|ShiftRight0~28_combout ))) # (\cpu|al_unit|Mux1~0_combout  & (\cpu|alu_b|y[31]~18_combout )))) # (\cpu|al_unit|Mux1~1_combout  & 
// (((!\cpu|al_unit|Mux1~0_combout )))) ) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(!\cpu|al_unit|ShiftRight0~28_combout ),
	.datac(!\cpu|al_unit|Mux1~1_combout ),
	.datad(!\cpu|al_unit|Mux1~0_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~27_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux14~0 .lut_mask = 64'h3F50FF503050F050;
defparam \cpu|al_unit|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N12
cyclonev_lcell_comb \cpu|al_unit|Mux14~5 (
// Equation(s):
// \cpu|al_unit|Mux14~5_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & (!\cpu|alu_a|y[17]~13_combout  $ ((!\cpu|alu_b|y[17]~6_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (((\cpu|alu_b|y[1]~16_combout ))))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux14~0_combout ))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux14~2_combout )))) ) )

	.dataa(!\cpu|alu_a|y[17]~13_combout ),
	.datab(!\cpu|al_unit|Mux14~2_combout ),
	.datac(!\cpu|al_unit|Mux14~0_combout ),
	.datad(!\cpu|alu_b|y[1]~16_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_b|y[17]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~5 .extended_lut = "on";
defparam \cpu|al_unit|Mux14~5 .lut_mask = 64'h5A5A0F0F00FF3333;
defparam \cpu|al_unit|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N30
cyclonev_lcell_comb \cpu|al_unit|Mux14~3 (
// Equation(s):
// \cpu|al_unit|Mux14~3_combout  = ( \cpu|alu_a|y[17]~13_combout  & ( \cpu|al_unit|Mux14~5_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (((!\cpu|al_unit|Mux24~2_combout )) # (\cpu|al_unit|Add0~37_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & 
// (((\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_b|y[17]~6_combout )))) ) ) ) # ( !\cpu|alu_a|y[17]~13_combout  & ( \cpu|al_unit|Mux14~5_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (((!\cpu|al_unit|Mux24~2_combout )) # (\cpu|al_unit|Add0~37_sumout ))) # 
// (\cpu|al_unit|Mux24~1_combout  & (((\cpu|alu_b|y[17]~6_combout  & \cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( \cpu|alu_a|y[17]~13_combout  & ( !\cpu|al_unit|Mux14~5_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~37_sumout  & 
// ((\cpu|al_unit|Mux24~2_combout )))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_b|y[17]~6_combout )))) ) ) ) # ( !\cpu|alu_a|y[17]~13_combout  & ( !\cpu|al_unit|Mux14~5_combout  & ( (\cpu|al_unit|Mux24~2_combout  & 
// ((!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~37_sumout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_b|y[17]~6_combout ))))) ) ) )

	.dataa(!\cpu|al_unit|Mux24~1_combout ),
	.datab(!\cpu|al_unit|Add0~37_sumout ),
	.datac(!\cpu|alu_b|y[17]~6_combout ),
	.datad(!\cpu|al_unit|Mux24~2_combout ),
	.datae(!\cpu|alu_a|y[17]~13_combout ),
	.dataf(!\cpu|al_unit|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux14~3 .lut_mask = 64'h00270577AA27AF77;
defparam \cpu|al_unit|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N51
cyclonev_lcell_comb \cpu|link|y[17]~98 (
// Equation(s):
// \cpu|link|y[17]~98_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & ((((\cpu|al_unit|Mux14~3_combout ))))) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (((\cpu|al_unit|Mux14~3_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|Add0~25_sumout )))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & ((((\cpu|al_unit|Mux14~3_combout 
// ))))) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|al_unit|Mux14~3_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (!\cpu|al_unit|Mux24~9_combout  & 
// ((\dmem|dram|altsyncram_component|auto_generated|q_a [17])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|al_unit|Mux14~3_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [17]),
	.datag(!\cpu|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[17]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[17]~98 .extended_lut = "on";
defparam \cpu|link|y[17]~98 .lut_mask = 64'h01EF00EE01EF10FE;
defparam \cpu|link|y[17]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N23
dffeas \cpu|rf|register[10][17] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~98_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N18
cyclonev_lcell_comb \cpu|rf|qb[17]~64 (
// Equation(s):
// \cpu|rf|qb[17]~64_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[11][17]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[10][17]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][17]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][17]~q  ) ) )

	.dataa(!\cpu|rf|register[10][17]~q ),
	.datab(!\cpu|rf|register[8][17]~q ),
	.datac(!\cpu|rf|register[11][17]~q ),
	.datad(!\cpu|rf|register[9][17]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~64 .extended_lut = "off";
defparam \cpu|rf|qb[17]~64 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|rf|qb[17]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N18
cyclonev_lcell_comb \cpu|rf|qb[17]~330 (
// Equation(s):
// \cpu|rf|qb[17]~330_combout  = ( \cpu|rf|qb[17]~73_combout  & ( \cpu|rf|qb[0]~0_combout  ) ) # ( \cpu|rf|qb[17]~73_combout  & ( !\cpu|rf|qb[0]~0_combout  & ( \cpu|rf|qb[17]~64_combout  ) ) ) # ( !\cpu|rf|qb[17]~73_combout  & ( !\cpu|rf|qb[0]~0_combout  & ( 
// \cpu|rf|qb[17]~64_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[17]~64_combout ),
	.datad(gnd),
	.datae(!\cpu|rf|qb[17]~73_combout ),
	.dataf(!\cpu|rf|qb[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[17]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~330 .extended_lut = "off";
defparam \cpu|rf|qb[17]~330 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \cpu|rf|qb[17]~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~40 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~40_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[20]~237_combout  ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[18]~95_combout  ) ) ) # ( 
// \cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[19]~248_combout  ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_a|y[0]~5_combout  & ( \cpu|rf|qb[17]~330_combout  ) ) )

	.dataa(!\cpu|rf|qb[17]~330_combout ),
	.datab(!\cpu|rf|qb[19]~248_combout ),
	.datac(!\cpu|rf|qb[18]~95_combout ),
	.datad(!\cpu|rf|qb[20]~237_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~40 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~40 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|al_unit|ShiftRight1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N33
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~31 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~31_combout  = ( \cpu|al_unit|ShiftRight1~35_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|al_unit|ShiftRight1~40_combout  & !\cpu|alu_a|y[2]~1_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~35_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftLeft0~2_combout ) # ((!\cpu|al_unit|ShiftRight1~40_combout ) # (\cpu|alu_a|y[2]~1_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~40_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~31 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~31 .lut_mask = 64'hC8CCC8CCC888C888;
defparam \cpu|al_unit|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \cpu|al_unit|Mux22~0 (
// Equation(s):
// \cpu|al_unit|Mux22~0_combout  = ( \cpu|al_unit|ShiftRight0~32_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( ((\cpu|al_unit|ShiftRight1~61_combout ) # (\cpu|al_unit|Mux12~0_combout )) # (\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~32_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((\cpu|al_unit|ShiftRight1~61_combout ) # (\cpu|alu_b|y[31]~5_combout ))) ) ) ) # ( \cpu|al_unit|ShiftRight0~32_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & \cpu|alu_b|y[31]~18_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight0~32_combout  & ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & 
// \cpu|alu_b|y[31]~18_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[31]~5_combout ),
	.datab(!\cpu|al_unit|Mux12~0_combout ),
	.datac(!\cpu|alu_b|y[31]~18_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~61_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~32_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux22~0 .lut_mask = 64'h0C0C0C0C44CC77FF;
defparam \cpu|al_unit|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~33 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~33_combout  = ( \cpu|alu_b|y[10]~12_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # ((!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[11]~10_combout ))) # (\cpu|alu_a|y[0]~5_combout  & 
// (\cpu|alu_b|y[12]~9_combout ))) ) ) ) # ( !\cpu|alu_b|y[10]~12_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout )))) # (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & 
// ((\cpu|alu_b|y[11]~10_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[12]~9_combout )))) ) ) ) # ( \cpu|alu_b|y[10]~12_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_a|y[0]~5_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[11]~10_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[12]~9_combout )))) ) ) ) # ( !\cpu|alu_b|y[10]~12_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( 
// (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[11]~10_combout ))) # (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[12]~9_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|alu_b|y[12]~9_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_b|y[11]~10_combout ),
	.datae(!\cpu|alu_b|y[10]~12_combout ),
	.dataf(!\cpu|alu_b|y[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~33 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~33 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu|al_unit|ShiftRight1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N36
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~26 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~26_combout  = ( \cpu|al_unit|ShiftRight1~39_combout  & ( (\cpu|alu_a|y[2]~1_combout ) # (\cpu|al_unit|ShiftRight1~33_combout ) ) ) # ( !\cpu|al_unit|ShiftRight1~39_combout  & ( (\cpu|al_unit|ShiftRight1~33_combout  & 
// !\cpu|alu_a|y[2]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftRight1~33_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~26 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~26 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|al_unit|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
cyclonev_lcell_comb \cpu|al_unit|Mux22~1 (
// Equation(s):
// \cpu|al_unit|Mux22~1_combout  = ( \cpu|al_unit|ShiftRight0~26_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|cu|aluc[0]~1_combout  & ((!\cpu|al_unit|ShiftRight0~31_combout ) # (!\cpu|alu_a|y[3]~0_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~26_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|al_unit|ShiftRight0~31_combout  & (\cpu|alu_a|y[3]~0_combout  & \cpu|cu|aluc[0]~1_combout )) ) ) ) # ( \cpu|al_unit|ShiftRight0~26_combout  & ( 
// !\cpu|al_unit|Mux16~0_combout  & ( (\cpu|al_unit|Mux22~0_combout  & \cpu|cu|aluc[0]~1_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight0~26_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (\cpu|al_unit|Mux22~0_combout  & \cpu|cu|aluc[0]~1_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~31_combout ),
	.datab(!\cpu|al_unit|Mux22~0_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~26_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux22~1 .lut_mask = 64'h00330033000A00FA;
defparam \cpu|al_unit|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N36
cyclonev_lcell_comb \cpu|alu_a|y[9]~17 (
// Equation(s):
// \cpu|alu_a|y[9]~17_combout  = ( \cpu|rf|qa[9]~72_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[9]~63_combout ))) ) ) # ( !\cpu|rf|qa[9]~72_combout  & ( (\cpu|rf|qa[28]~0_combout  & (\cpu|alu_a|y[1]~3_combout  & 
// \cpu|rf|qa[9]~63_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[28]~0_combout ),
	.datac(!\cpu|alu_a|y[1]~3_combout ),
	.datad(!\cpu|rf|qa[9]~63_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[9]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[9]~17 .extended_lut = "off";
defparam \cpu|alu_a|y[9]~17 .lut_mask = 64'h000300030C0F0C0F;
defparam \cpu|alu_a|y[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \cpu|al_unit|s~9 (
// Equation(s):
// \cpu|al_unit|s~9_combout  = ( \cpu|alu_b|y[9]~11_combout  & ( !\cpu|alu_a|y[9]~17_combout  ) ) # ( !\cpu|alu_b|y[9]~11_combout  & ( \cpu|alu_a|y[9]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[9]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~9 .extended_lut = "off";
defparam \cpu|al_unit|s~9 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \cpu|al_unit|s~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \cpu|al_unit|Mux22~2 (
// Equation(s):
// \cpu|al_unit|Mux22~2_combout  = ( \cpu|al_unit|Mux20~0_combout  & ( \cpu|al_unit|ShiftLeft0~53_combout  & ( (\cpu|al_unit|s~9_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|al_unit|Mux20~0_combout  & ( 
// \cpu|al_unit|ShiftLeft0~53_combout  & ( ((\cpu|cu|aluc[0]~1_combout  & !\cpu|cu|aluc[2]~3_combout )) # (\cpu|al_unit|Mux22~1_combout ) ) ) ) # ( \cpu|al_unit|Mux20~0_combout  & ( !\cpu|al_unit|ShiftLeft0~53_combout  & ( (\cpu|al_unit|s~9_combout  & 
// ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|al_unit|Mux20~0_combout  & ( !\cpu|al_unit|ShiftLeft0~53_combout  & ( (\cpu|al_unit|Mux22~1_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) )

	.dataa(!\cpu|cu|aluc[0]~1_combout ),
	.datab(!\cpu|al_unit|Mux22~1_combout ),
	.datac(!\cpu|al_unit|s~9_combout ),
	.datad(!\cpu|cu|aluc[2]~3_combout ),
	.datae(!\cpu|al_unit|Mux20~0_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux22~2 .lut_mask = 64'h22330A0F77330A0F;
defparam \cpu|al_unit|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N12
cyclonev_lcell_comb \cpu|al_unit|Mux22~3 (
// Equation(s):
// \cpu|al_unit|Mux22~3_combout  = ( \cpu|al_unit|Mux24~1_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( (\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_a|y[9]~17_combout ) ) ) ) # ( !\cpu|al_unit|Mux24~1_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( 
// (!\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Mux22~2_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Add0~67_sumout ))) ) ) ) # ( \cpu|al_unit|Mux24~1_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( (\cpu|alu_a|y[9]~17_combout  & 
// \cpu|al_unit|Mux24~2_combout ) ) ) ) # ( !\cpu|al_unit|Mux24~1_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Mux22~2_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Add0~67_sumout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux22~2_combout ),
	.datab(!\cpu|al_unit|Add0~67_sumout ),
	.datac(!\cpu|alu_a|y[9]~17_combout ),
	.datad(!\cpu|al_unit|Mux24~2_combout ),
	.datae(!\cpu|al_unit|Mux24~1_combout ),
	.dataf(!\cpu|alu_b|y[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux22~3 .lut_mask = 64'h5533000F55330FFF;
defparam \cpu|al_unit|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N18
cyclonev_lcell_comb \cpu|link|y[9]~70 (
// Equation(s):
// \cpu|link|y[9]~70_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux22~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux22~3_combout )) # (\cpu|cu|comb~7_combout  & (((\cpu|Add0~53_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux22~3_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux22~3_combout )) # (\cpu|cu|comb~7_combout  & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [9])))))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\cpu|al_unit|Mux22~3_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\cpu|cu|comb~7_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [9]),
	.datag(!\cpu|Add0~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[9]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[9]~70 .extended_lut = "on";
defparam \cpu|link|y[9]~70 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[9]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N2
dffeas \cpu|rf|register[24][9] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~70_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N3
cyclonev_lcell_comb \cpu|rf|qb[9]~140 (
// Equation(s):
// \cpu|rf|qb[9]~140_combout  = ( \cpu|rf|register[20][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[28][9]~q ) ) ) ) # ( !\cpu|rf|register[20][9]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (\cpu|rf|register[28][9]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \cpu|rf|register[20][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][9]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][9]~q )) ) ) ) # ( !\cpu|rf|register[20][9]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][9]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][9]~q )) ) ) )

	.dataa(!\cpu|rf|register[24][9]~q ),
	.datab(!\cpu|rf|register[28][9]~q ),
	.datac(!\cpu|rf|register[16][9]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[20][9]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~140 .extended_lut = "off";
defparam \cpu|rf|qb[9]~140 .lut_mask = 64'h0F550F550033FF33;
defparam \cpu|rf|qb[9]~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N39
cyclonev_lcell_comb \cpu|rf|qb[9]~141 (
// Equation(s):
// \cpu|rf|qb[9]~141_combout  = ( \cpu|rf|register[21][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[25][9]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][9]~q )) ) ) ) # ( !\cpu|rf|register[21][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|rf|register[25][9]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[29][9]~q )) ) ) ) # ( \cpu|rf|register[21][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[17][9]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|rf|register[21][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[17][9]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[29][9]~q ),
	.datac(!\cpu|rf|register[17][9]~q ),
	.datad(!\cpu|rf|register[25][9]~q ),
	.datae(!\cpu|rf|register[21][9]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~141 .extended_lut = "off";
defparam \cpu|rf|qb[9]~141 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \cpu|rf|qb[9]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N27
cyclonev_lcell_comb \cpu|rf|qb[9]~143 (
// Equation(s):
// \cpu|rf|qb[9]~143_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][9]~q  & ( (\cpu|rf|register[23][9]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[19][9]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[27][9]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[31][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[23][9]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[31][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[19][9]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[27][9]~q )) ) ) )

	.dataa(!\cpu|rf|register[27][9]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[19][9]~q ),
	.datad(!\cpu|rf|register[23][9]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[31][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~143 .extended_lut = "off";
defparam \cpu|rf|qb[9]~143 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \cpu|rf|qb[9]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N21
cyclonev_lcell_comb \cpu|rf|qb[9]~142 (
// Equation(s):
// \cpu|rf|qb[9]~142_combout  = ( \cpu|rf|register[22][9]~q  & ( \cpu|rf|register[26][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[18][9]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|register[30][9]~q )))) ) ) ) # ( !\cpu|rf|register[22][9]~q  & ( \cpu|rf|register[26][9]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[18][9]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[30][9]~q )))) ) ) ) # ( \cpu|rf|register[22][9]~q  & ( !\cpu|rf|register[26][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][9]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|register[30][9]~q )))) ) ) ) # 
// ( !\cpu|rf|register[22][9]~q  & ( !\cpu|rf|register[26][9]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][9]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[30][9]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[18][9]~q ),
	.datad(!\cpu|rf|register[30][9]~q ),
	.datae(!\cpu|rf|register[22][9]~q ),
	.dataf(!\cpu|rf|register[26][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~142 .extended_lut = "off";
defparam \cpu|rf|qb[9]~142 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpu|rf|qb[9]~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N0
cyclonev_lcell_comb \cpu|rf|qb[9]~144 (
// Equation(s):
// \cpu|rf|qb[9]~144_combout  = ( \cpu|rf|qb[9]~143_combout  & ( \cpu|rf|qb[9]~142_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[9]~140_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|rf|qb[9]~141_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\cpu|rf|qb[9]~143_combout  & ( \cpu|rf|qb[9]~142_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (\cpu|rf|qb[9]~140_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|qb[9]~141_combout )))) ) ) ) # 
// ( \cpu|rf|qb[9]~143_combout  & ( !\cpu|rf|qb[9]~142_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[9]~140_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[9]~141_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\cpu|rf|qb[9]~143_combout  & ( !\cpu|rf|qb[9]~142_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[9]~140_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[9]~141_combout ))))) ) ) )

	.dataa(!\cpu|rf|qb[9]~140_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|rf|qb[9]~141_combout ),
	.datae(!\cpu|rf|qb[9]~143_combout ),
	.dataf(!\cpu|rf|qb[9]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~144 .extended_lut = "off";
defparam \cpu|rf|qb[9]~144 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpu|rf|qb[9]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N3
cyclonev_lcell_comb \cpu|rf|qb[9]~137 (
// Equation(s):
// \cpu|rf|qb[9]~137_combout  = ( \cpu|rf|register[13][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[14][9]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][9]~q ))) ) ) ) # ( !\cpu|rf|register[13][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[14][9]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[15][9]~q ))) ) ) ) # ( \cpu|rf|register[13][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[12][9]~q ) ) ) ) # ( !\cpu|rf|register[13][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\cpu|rf|register[12][9]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\cpu|rf|register[14][9]~q ),
	.datab(!\cpu|rf|register[15][9]~q ),
	.datac(!\cpu|rf|register[12][9]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\cpu|rf|register[13][9]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~137 .extended_lut = "off";
defparam \cpu|rf|qb[9]~137 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu|rf|qb[9]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N57
cyclonev_lcell_comb \cpu|rf|qb[9]~138 (
// Equation(s):
// \cpu|rf|qb[9]~138_combout  = ( \cpu|rf|register[7][9]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[5][9]~q ) ) ) ) # ( !\cpu|rf|register[7][9]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\cpu|rf|register[5][9]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \cpu|rf|register[7][9]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][9]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][9]~q ))) ) ) ) # ( !\cpu|rf|register[7][9]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][9]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][9]~q ))) ) ) )

	.dataa(!\cpu|rf|register[5][9]~q ),
	.datab(!\cpu|rf|register[4][9]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|rf|register[6][9]~q ),
	.datae(!\cpu|rf|register[7][9]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~138 .extended_lut = "off";
defparam \cpu|rf|qb[9]~138 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu|rf|qb[9]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N33
cyclonev_lcell_comb \cpu|rf|qb[9]~139 (
// Equation(s):
// \cpu|rf|qb[9]~139_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|register[2][9]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[1][9]~q )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[3][9]~q ))) ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( 
// \cpu|rf|register[2][9]~q  & ( (\cpu|rf|qb[0]~5_combout ) # (\cpu|rf|qb[9]~138_combout ) ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|register[2][9]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|register[1][9]~q )) # (\cpu|rf|qb[0]~5_combout  & 
// ((\cpu|rf|register[3][9]~q ))) ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|register[2][9]~q  & ( (\cpu|rf|qb[9]~138_combout  & !\cpu|rf|qb[0]~5_combout ) ) ) )

	.dataa(!\cpu|rf|register[1][9]~q ),
	.datab(!\cpu|rf|qb[9]~138_combout ),
	.datac(!\cpu|rf|qb[0]~5_combout ),
	.datad(!\cpu|rf|register[3][9]~q ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|register[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~139 .extended_lut = "off";
defparam \cpu|rf|qb[9]~139 .lut_mask = 64'h3030505F3F3F505F;
defparam \cpu|rf|qb[9]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N54
cyclonev_lcell_comb \cpu|rf|qb[9]~145 (
// Equation(s):
// \cpu|rf|qb[9]~145_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[9]~139_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[9]~137_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[9]~144_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|qb[9]~139_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20]) # 
// (\cpu|rf|qb[9]~144_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|qb[9]~139_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|qb[9]~137_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|qb[9]~144_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|qb[9]~139_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [20] & 
// \cpu|rf|qb[9]~144_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\cpu|rf|qb[9]~144_combout ),
	.datad(!\cpu|rf|qb[9]~137_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|qb[9]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[9]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~145 .extended_lut = "off";
defparam \cpu|rf|qb[9]~145 .lut_mask = 64'h050505AFAFAF05AF;
defparam \cpu|rf|qb[9]~145 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N6
cyclonev_lcell_comb \cpu|alu_b|y[9]~11 (
// Equation(s):
// \cpu|alu_b|y[9]~11_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|rf|qb[9]~136_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( \cpu|rf|qb[9]~136_combout  & ( (!\cpu|rf|Equal1~0_combout  & 
// ((!\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[9]~145_combout ))) ) ) ) # ( \cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[9]~136_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[9]~136_combout  & 
// ( (\cpu|rf|qb[9]~145_combout  & (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[0]~0_combout )) ) ) )

	.dataa(!\cpu|rf|qb[9]~145_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\cpu|rf|Equal1~0_combout ),
	.datad(!\cpu|rf|qb[0]~0_combout ),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|rf|qb[9]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[9]~11 .extended_lut = "off";
defparam \cpu|alu_b|y[9]~11 .lut_mask = 64'h00503333F0503333;
defparam \cpu|alu_b|y[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N12
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~44 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~44_combout  = ( \cpu|alu_b|y[10]~12_combout  & ( \cpu|alu_b|y[8]~13_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[9]~11_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_b|y[7]~14_combout ))) ) ) ) # ( !\cpu|alu_b|y[10]~12_combout  & ( \cpu|alu_b|y[8]~13_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[9]~11_combout )))) # (\cpu|alu_a|y[1]~2_combout  & 
// ((!\cpu|alu_a|y[0]~5_combout ) # ((\cpu|alu_b|y[7]~14_combout )))) ) ) ) # ( \cpu|alu_b|y[10]~12_combout  & ( !\cpu|alu_b|y[8]~13_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout ) # ((\cpu|alu_b|y[9]~11_combout )))) # 
// (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[7]~14_combout ))) ) ) ) # ( !\cpu|alu_b|y[10]~12_combout  & ( !\cpu|alu_b|y[8]~13_combout  & ( (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|alu_b|y[9]~11_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[7]~14_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[1]~2_combout ),
	.datab(!\cpu|alu_a|y[0]~5_combout ),
	.datac(!\cpu|alu_b|y[7]~14_combout ),
	.datad(!\cpu|alu_b|y[9]~11_combout ),
	.datae(!\cpu|alu_b|y[10]~12_combout ),
	.dataf(!\cpu|alu_b|y[8]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~44 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~44 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu|al_unit|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N33
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~46 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~46_combout  = ( \cpu|al_unit|ShiftLeft0~45_combout  & ( \cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((\cpu|alu_a|y[0]~5_combout ))) # (\cpu|alu_a|y[3]~0_combout  & (\cpu|al_unit|ShiftLeft0~44_combout )) ) 
// ) ) # ( !\cpu|al_unit|ShiftLeft0~45_combout  & ( \cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout ) # (\cpu|al_unit|ShiftLeft0~44_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~45_combout  & ( !\cpu|al_unit|ShiftLeft0~38_combout  & ( 
// (\cpu|al_unit|ShiftLeft0~44_combout  & \cpu|alu_a|y[3]~0_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~45_combout  & ( !\cpu|al_unit|ShiftLeft0~38_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((!\cpu|alu_a|y[0]~5_combout ))) # (\cpu|alu_a|y[3]~0_combout  & 
// (\cpu|al_unit|ShiftLeft0~44_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~44_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~45_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~46 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~46 .lut_mask = 64'hF0550055FF550F55;
defparam \cpu|al_unit|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N57
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~48 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~48_combout  = ( \cpu|al_unit|ShiftLeft0~21_combout  & ( (\cpu|al_unit|ShiftLeft0~47_combout ) # (\cpu|alu_a|y[3]~0_combout ) ) ) # ( !\cpu|al_unit|ShiftLeft0~21_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & 
// \cpu|al_unit|ShiftLeft0~47_combout ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~48 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~48 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cpu|al_unit|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N24
cyclonev_lcell_comb \cpu|al_unit|Mux13~1 (
// Equation(s):
// \cpu|al_unit|Mux13~1_combout  = ( \cpu|al_unit|Mux24~0_combout  & ( \cpu|al_unit|ShiftLeft0~20_combout  & ( (!\cpu|al_unit|Mux12~2_combout  & (\cpu|al_unit|ShiftLeft0~46_combout  & ((\cpu|al_unit|Mux12~1_combout )))) # (\cpu|al_unit|Mux12~2_combout  & 
// (((\cpu|al_unit|Mux12~1_combout ) # (\cpu|al_unit|ShiftLeft0~48_combout )))) ) ) ) # ( !\cpu|al_unit|Mux24~0_combout  & ( \cpu|al_unit|ShiftLeft0~20_combout  & ( (!\cpu|al_unit|Mux12~2_combout  & (\cpu|al_unit|ShiftLeft0~46_combout  & 
// ((\cpu|al_unit|Mux12~1_combout )))) # (\cpu|al_unit|Mux12~2_combout  & (((\cpu|al_unit|ShiftLeft0~48_combout  & !\cpu|al_unit|Mux12~1_combout )))) ) ) ) # ( \cpu|al_unit|Mux24~0_combout  & ( !\cpu|al_unit|ShiftLeft0~20_combout  & ( 
// (!\cpu|al_unit|Mux12~2_combout  & (\cpu|al_unit|ShiftLeft0~46_combout  & ((\cpu|al_unit|Mux12~1_combout )))) # (\cpu|al_unit|Mux12~2_combout  & (((\cpu|al_unit|ShiftLeft0~48_combout  & !\cpu|al_unit|Mux12~1_combout )))) ) ) ) # ( 
// !\cpu|al_unit|Mux24~0_combout  & ( !\cpu|al_unit|ShiftLeft0~20_combout  & ( (!\cpu|al_unit|Mux12~2_combout  & (\cpu|al_unit|ShiftLeft0~46_combout  & ((\cpu|al_unit|Mux12~1_combout )))) # (\cpu|al_unit|Mux12~2_combout  & 
// (((\cpu|al_unit|ShiftLeft0~48_combout  & !\cpu|al_unit|Mux12~1_combout )))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~46_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~48_combout ),
	.datac(!\cpu|al_unit|Mux12~2_combout ),
	.datad(!\cpu|al_unit|Mux12~1_combout ),
	.datae(!\cpu|al_unit|Mux24~0_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux13~1 .lut_mask = 64'h035003500350035F;
defparam \cpu|al_unit|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~7 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~7_combout  = ( \cpu|al_unit|ShiftRight1~25_combout  & ( \cpu|al_unit|ShiftRight0~6_combout  & ( (\cpu|alu_a|y[3]~0_combout  & (((\cpu|alu_b|y[31]~5_combout ) # (\cpu|al_unit|ShiftLeft0~2_combout )) # (\cpu|alu_a|y[2]~1_combout ))) 
// ) ) ) # ( !\cpu|al_unit|ShiftRight1~25_combout  & ( \cpu|al_unit|ShiftRight0~6_combout  & ( (\cpu|alu_a|y[3]~0_combout  & ((\cpu|alu_b|y[31]~5_combout ) # (\cpu|alu_a|y[2]~1_combout ))) ) ) ) # ( \cpu|al_unit|ShiftRight1~25_combout  & ( 
// !\cpu|al_unit|ShiftRight0~6_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (\cpu|alu_a|y[3]~0_combout  & ((\cpu|alu_b|y[31]~5_combout ) # (\cpu|al_unit|ShiftLeft0~2_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight1~25_combout  & ( 
// !\cpu|al_unit|ShiftRight0~6_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (\cpu|alu_a|y[3]~0_combout  & \cpu|alu_b|y[31]~5_combout )) ) ) )

	.dataa(!\cpu|alu_a|y[2]~1_combout ),
	.datab(!\cpu|alu_a|y[3]~0_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~25_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~7 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~7 .lut_mask = 64'h0022022211331333;
defparam \cpu|al_unit|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~26 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~26_combout  = ( \cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight1~22_combout  & ( (!\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftRight1~25_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftRight1~23_combout 
// ))) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight1~22_combout  & ( (\cpu|al_unit|ShiftRight1~24_combout ) # (\cpu|alu_a|y[2]~1_combout ) ) ) ) # ( \cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|ShiftRight1~22_combout  & ( 
// (!\cpu|alu_a|y[2]~1_combout  & (\cpu|al_unit|ShiftRight1~25_combout )) # (\cpu|alu_a|y[2]~1_combout  & ((\cpu|al_unit|ShiftRight1~23_combout ))) ) ) ) # ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|al_unit|ShiftRight1~22_combout  & ( 
// (!\cpu|alu_a|y[2]~1_combout  & \cpu|al_unit|ShiftRight1~24_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~25_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~23_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~24_combout ),
	.datae(!\cpu|alu_a|y[3]~0_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~26 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~26 .lut_mask = 64'h00F053530FFF5353;
defparam \cpu|al_unit|ShiftRight1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N21
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~56 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~56_combout  = ( !\cpu|alu_b|y[31]~5_combout  & ( \cpu|al_unit|ShiftRight1~26_combout  & ( !\cpu|al_unit|ShiftLeft0~2_combout  ) ) ) # ( !\cpu|alu_b|y[31]~5_combout  & ( !\cpu|al_unit|ShiftRight1~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(!\cpu|alu_b|y[31]~5_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~56 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~56 .lut_mask = 64'hFFFF0000F0F00000;
defparam \cpu|al_unit|ShiftRight1~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N54
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~5 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~5_combout  = ( \cpu|al_unit|ShiftRight1~24_combout  & ( \cpu|al_unit|ShiftRight1~22_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & ((\cpu|alu_b|y[31]~5_combout ) # (\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~24_combout  & ( \cpu|al_unit|ShiftRight1~22_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|al_unit|ShiftLeft0~2_combout  & \cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_b|y[31]~5_combout ))) ) ) ) # ( 
// \cpu|al_unit|ShiftRight1~24_combout  & ( !\cpu|al_unit|ShiftRight1~22_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (((\cpu|al_unit|ShiftLeft0~2_combout  & !\cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_b|y[31]~5_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~24_combout  & ( !\cpu|al_unit|ShiftRight1~22_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & \cpu|alu_b|y[31]~5_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~24_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~5 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~5 .lut_mask = 64'h00F040F010F050F0;
defparam \cpu|al_unit|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \cpu|al_unit|Mux13~0 (
// Equation(s):
// \cpu|al_unit|Mux13~0_combout  = ( !\cpu|al_unit|Mux1~0_combout  & ( \cpu|al_unit|Mux1~1_combout  & ( !\cpu|al_unit|ShiftRight1~56_combout  ) ) ) # ( \cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( \cpu|alu_b|y[31]~18_combout  ) ) ) # ( 
// !\cpu|al_unit|Mux1~0_combout  & ( !\cpu|al_unit|Mux1~1_combout  & ( (\cpu|al_unit|ShiftRight0~5_combout ) # (\cpu|al_unit|ShiftRight0~7_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~7_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~56_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~5_combout ),
	.datad(!\cpu|alu_b|y[31]~18_combout ),
	.datae(!\cpu|al_unit|Mux1~0_combout ),
	.dataf(!\cpu|al_unit|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux13~0 .lut_mask = 64'h5F5F00FFCCCC0000;
defparam \cpu|al_unit|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \cpu|al_unit|Mux13~3 (
// Equation(s):
// \cpu|al_unit|Mux13~3_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( ((!\cpu|al_unit|Mux12~3_combout  & (!\cpu|alu_b|y[18]~21_combout  $ ((!\cpu|alu_a|y[18]~8_combout )))) # (\cpu|al_unit|Mux12~3_combout  & (((\cpu|alu_b|y[2]~17_combout ))))) ) ) # ( 
// \cpu|cu|aluc[0]~1_combout  & ( (((!\cpu|al_unit|Mux12~3_combout  & ((\cpu|al_unit|Mux13~0_combout ))) # (\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|Mux13~1_combout )))) ) )

	.dataa(!\cpu|al_unit|Mux13~1_combout ),
	.datab(!\cpu|alu_b|y[18]~21_combout ),
	.datac(!\cpu|al_unit|Mux13~0_combout ),
	.datad(!\cpu|alu_b|y[2]~17_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux12~3_combout ),
	.datag(!\cpu|alu_a|y[18]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~3 .extended_lut = "on";
defparam \cpu|al_unit|Mux13~3 .lut_mask = 64'h3C3C0F0F00FF5555;
defparam \cpu|al_unit|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N54
cyclonev_lcell_comb \cpu|al_unit|Mux13~2 (
// Equation(s):
// \cpu|al_unit|Mux13~2_combout  = ( \cpu|al_unit|Mux24~2_combout  & ( \cpu|al_unit|Add0~47_sumout  & ( ((!\cpu|al_unit|Mux24~1_combout ) # (\cpu|alu_b|y[18]~21_combout )) # (\cpu|alu_a|y[18]~8_combout ) ) ) ) # ( !\cpu|al_unit|Mux24~2_combout  & ( 
// \cpu|al_unit|Add0~47_sumout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Mux13~3_combout )) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|alu_a|y[18]~8_combout  & \cpu|alu_b|y[18]~21_combout )))) ) ) ) # ( \cpu|al_unit|Mux24~2_combout  & ( 
// !\cpu|al_unit|Add0~47_sumout  & ( (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_b|y[18]~21_combout ) # (\cpu|alu_a|y[18]~8_combout ))) ) ) ) # ( !\cpu|al_unit|Mux24~2_combout  & ( !\cpu|al_unit|Add0~47_sumout  & ( (!\cpu|al_unit|Mux24~1_combout  & 
// (\cpu|al_unit|Mux13~3_combout )) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|alu_a|y[18]~8_combout  & \cpu|alu_b|y[18]~21_combout )))) ) ) )

	.dataa(!\cpu|al_unit|Mux13~3_combout ),
	.datab(!\cpu|alu_a|y[18]~8_combout ),
	.datac(!\cpu|al_unit|Mux24~1_combout ),
	.datad(!\cpu|alu_b|y[18]~21_combout ),
	.datae(!\cpu|al_unit|Mux24~2_combout ),
	.dataf(!\cpu|al_unit|Add0~47_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux13~2 .lut_mask = 64'h5053030F5053F3FF;
defparam \cpu|al_unit|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N36
cyclonev_lcell_comb \cpu|link|y[18]~90 (
// Equation(s):
// \cpu|link|y[18]~90_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux13~2_combout )) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// (\cpu|al_unit|Mux13~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|Add0~33_sumout )))))) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( (!\cpu|cu|comb~7_combout  & (\cpu|al_unit|Mux13~2_combout )) # 
// (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\cpu|al_unit|Mux13~2_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((!\cpu|al_unit|Mux24~9_combout  & 
// \dmem|dram|altsyncram_component|auto_generated|q_a [18])))))) ) )

	.dataa(!\cpu|cu|comb~7_combout ),
	.datab(!\cpu|al_unit|Mux13~2_combout ),
	.datac(!\cpu|al_unit|Mux24~9_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [18]),
	.datag(!\cpu|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[18]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[18]~90 .extended_lut = "on";
defparam \cpu|link|y[18]~90 .lut_mask = 64'h3327332233273372;
defparam \cpu|link|y[18]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N26
dffeas \cpu|rf|register[10][18] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~90_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N18
cyclonev_lcell_comb \cpu|rf|qa[18]~283 (
// Equation(s):
// \cpu|rf|qa[18]~283_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[11][18]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[9][18]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[10][18]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[8][18]~q  ) ) )

	.dataa(!\cpu|rf|register[10][18]~q ),
	.datab(!\cpu|rf|register[9][18]~q ),
	.datac(!\cpu|rf|register[8][18]~q ),
	.datad(!\cpu|rf|register[11][18]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[18]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~283 .extended_lut = "off";
defparam \cpu|rf|qa[18]~283 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|rf|qa[18]~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N21
cyclonev_lcell_comb \cpu|alu_a|y[18]~8 (
// Equation(s):
// \cpu|alu_a|y[18]~8_combout  = ( \cpu|rf|qa[18]~292_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[18]~283_combout ))) ) ) # ( !\cpu|rf|qa[18]~292_combout  & ( (\cpu|alu_a|y[1]~3_combout  & 
// (\cpu|rf|qa[18]~283_combout  & \cpu|rf|qa[28]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|rf|qa[18]~283_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[18]~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[18]~8 .extended_lut = "off";
defparam \cpu|alu_a|y[18]~8 .lut_mask = 64'h0003000333033303;
defparam \cpu|alu_a|y[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y31_N51
cyclonev_lcell_comb \cpu|rf|qa[7]~308 (
// Equation(s):
// \cpu|rf|qa[7]~308_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[29][7]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[25][7]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][7]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[17][7]~q  ) ) )

	.dataa(!\cpu|rf|register[29][7]~q ),
	.datab(!\cpu|rf|register[17][7]~q ),
	.datac(!\cpu|rf|register[25][7]~q ),
	.datad(!\cpu|rf|register[21][7]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~308 .extended_lut = "off";
defparam \cpu|rf|qa[7]~308 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|rf|qa[7]~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N15
cyclonev_lcell_comb \cpu|rf|qa[7]~309 (
// Equation(s):
// \cpu|rf|qa[7]~309_combout  = ( \cpu|rf|register[22][7]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[26][7]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[30][7]~q )) ) ) ) # ( !\cpu|rf|register[22][7]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[26][7]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[30][7]~q )) ) ) ) # ( \cpu|rf|register[22][7]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[18][7]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[22][7]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[18][7]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[30][7]~q ),
	.datac(!\cpu|rf|register[26][7]~q ),
	.datad(!\cpu|rf|register[18][7]~q ),
	.datae(!\cpu|rf|register[22][7]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~309 .extended_lut = "off";
defparam \cpu|rf|qa[7]~309 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \cpu|rf|qa[7]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y28_N51
cyclonev_lcell_comb \cpu|rf|qa[7]~307 (
// Equation(s):
// \cpu|rf|qa[7]~307_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[28][7]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[24][7]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[20][7]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][7]~q  ) ) )

	.dataa(!\cpu|rf|register[16][7]~q ),
	.datab(!\cpu|rf|register[24][7]~q ),
	.datac(!\cpu|rf|register[28][7]~q ),
	.datad(!\cpu|rf|register[20][7]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~307 .extended_lut = "off";
defparam \cpu|rf|qa[7]~307 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|rf|qa[7]~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N30
cyclonev_lcell_comb \cpu|rf|qa[7]~310 (
// Equation(s):
// \cpu|rf|qa[7]~310_combout  = ( \cpu|rf|register[31][7]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\cpu|rf|register[23][7]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\cpu|rf|register[31][7]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[23][7]~q ) ) ) ) # ( \cpu|rf|register[31][7]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[19][7]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[27][7]~q )) ) ) ) # ( !\cpu|rf|register[31][7]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[19][7]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[27][7]~q )) ) ) )

	.dataa(!\cpu|rf|register[27][7]~q ),
	.datab(!\cpu|rf|register[19][7]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|register[23][7]~q ),
	.datae(!\cpu|rf|register[31][7]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~310 .extended_lut = "off";
defparam \cpu|rf|qa[7]~310 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu|rf|qa[7]~310 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N33
cyclonev_lcell_comb \cpu|rf|qa[7]~311 (
// Equation(s):
// \cpu|rf|qa[7]~311_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[7]~310_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|qa[7]~308_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|qa[7]~310_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[7]~307_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[7]~309_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[7]~310_combout  & ( (\cpu|rf|qa[7]~308_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|qa[7]~310_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[7]~307_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[7]~309_combout )) ) ) )

	.dataa(!\cpu|rf|qa[7]~308_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\cpu|rf|qa[7]~309_combout ),
	.datad(!\cpu|rf|qa[7]~307_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|qa[7]~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~311 .extended_lut = "off";
defparam \cpu|rf|qa[7]~311 .lut_mask = 64'h03CF444403CF7777;
defparam \cpu|rf|qa[7]~311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y28_N54
cyclonev_lcell_comb \cpu|rf|qa[7]~305 (
// Equation(s):
// \cpu|rf|qa[7]~305_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[4][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][7]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][7]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[4][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # 
// (\cpu|rf|register[5][7]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[4][7]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[6][7]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[7][7]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[4][7]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// \cpu|rf|register[5][7]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[6][7]~q ),
	.datac(!\cpu|rf|register[7][7]~q ),
	.datad(!\cpu|rf|register[5][7]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~305 .extended_lut = "off";
defparam \cpu|rf|qa[7]~305 .lut_mask = 64'h00552727AAFF2727;
defparam \cpu|rf|qa[7]~305 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y28_N15
cyclonev_lcell_comb \cpu|rf|qa[7]~306 (
// Equation(s):
// \cpu|rf|qa[7]~306_combout  = ( \cpu|rf|register[1][7]~q  & ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[2][7]~q )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[3][7]~q ))) ) ) ) # ( !\cpu|rf|register[1][7]~q  & ( 
// \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[2][7]~q )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[3][7]~q ))) ) ) ) # ( \cpu|rf|register[1][7]~q  & ( !\cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|qa[28]~4_combout ) # 
// (\cpu|rf|qa[7]~305_combout ) ) ) ) # ( !\cpu|rf|register[1][7]~q  & ( !\cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|qa[7]~305_combout  & !\cpu|rf|qa[28]~4_combout ) ) ) )

	.dataa(!\cpu|rf|qa[7]~305_combout ),
	.datab(!\cpu|rf|register[2][7]~q ),
	.datac(!\cpu|rf|register[3][7]~q ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|register[1][7]~q ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~306 .extended_lut = "off";
defparam \cpu|rf|qa[7]~306 .lut_mask = 64'h550055FF330F330F;
defparam \cpu|rf|qa[7]~306 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N45
cyclonev_lcell_comb \cpu|rf|qa[7]~304 (
// Equation(s):
// \cpu|rf|qa[7]~304_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][7]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[14][7]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][7]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][7]~q  ) ) )

	.dataa(!\cpu|rf|register[14][7]~q ),
	.datab(!\cpu|rf|register[12][7]~q ),
	.datac(!\cpu|rf|register[15][7]~q ),
	.datad(!\cpu|rf|register[13][7]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~304 .extended_lut = "off";
defparam \cpu|rf|qa[7]~304 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|rf|qa[7]~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N33
cyclonev_lcell_comb \cpu|rf|qa[7]~312 (
// Equation(s):
// \cpu|rf|qa[7]~312_combout  = ( \cpu|rf|qa[7]~306_combout  & ( \cpu|rf|qa[7]~304_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (\cpu|rf|qa[7]~311_combout ) ) ) ) # ( !\cpu|rf|qa[7]~306_combout  & ( \cpu|rf|qa[7]~304_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[7]~311_combout ))) ) ) ) # ( \cpu|rf|qa[7]~306_combout  & ( 
// !\cpu|rf|qa[7]~304_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (!\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((\cpu|rf|qa[7]~311_combout ))) ) ) ) # ( 
// !\cpu|rf|qa[7]~306_combout  & ( !\cpu|rf|qa[7]~304_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [25] & \cpu|rf|qa[7]~311_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|qa[7]~311_combout ),
	.datae(!\cpu|rf|qa[7]~306_combout ),
	.dataf(!\cpu|rf|qa[7]~304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~312 .extended_lut = "off";
defparam \cpu|rf|qa[7]~312 .lut_mask = 64'h0033C0F30C3FCCFF;
defparam \cpu|rf|qa[7]~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N42
cyclonev_lcell_comb \cpu|alu_a|y[7]~10 (
// Equation(s):
// \cpu|alu_a|y[7]~10_combout  = ( \cpu|alu_a|y[1]~3_combout  & ( (!\cpu|rf|qa[28]~0_combout  & (\cpu|rf|qa[7]~312_combout )) # (\cpu|rf|qa[28]~0_combout  & ((\cpu|rf|qa[7]~303_combout ))) ) )

	.dataa(!\cpu|rf|qa[7]~312_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[7]~303_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[7]~10 .extended_lut = "off";
defparam \cpu|alu_a|y[7]~10 .lut_mask = 64'h00000000550F550F;
defparam \cpu|alu_a|y[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N54
cyclonev_lcell_comb \cpu|alu_a|y[6]~11 (
// Equation(s):
// \cpu|alu_a|y[6]~11_combout  = ( \cpu|rf|qa[6]~322_combout  & ( (\cpu|alu_a|y[1]~3_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[6]~313_combout ))) ) ) # ( !\cpu|rf|qa[6]~322_combout  & ( (\cpu|alu_a|y[1]~3_combout  & (\cpu|rf|qa[6]~313_combout  & 
// \cpu|rf|qa[28]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_a|y[1]~3_combout ),
	.datac(!\cpu|rf|qa[6]~313_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[6]~322_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[6]~11 .extended_lut = "off";
defparam \cpu|alu_a|y[6]~11 .lut_mask = 64'h0003000333033303;
defparam \cpu|alu_a|y[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N57
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~16 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~16_combout  = ( !\cpu|alu_a|y[14]~9_combout  & ( (!\cpu|alu_a|y[18]~8_combout  & (!\cpu|alu_a|y[7]~10_combout  & !\cpu|alu_a|y[6]~11_combout )) ) )

	.dataa(!\cpu|alu_a|y[18]~8_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[7]~10_combout ),
	.datad(!\cpu|alu_a|y[6]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~16 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~16 .lut_mask = 64'hA000A00000000000;
defparam \cpu|al_unit|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N3
cyclonev_lcell_comb \cpu|al_unit|Mux16~0 (
// Equation(s):
// \cpu|al_unit|Mux16~0_combout  = ( !\cpu|alu_a|y[4]~6_combout  & ( (\cpu|al_unit|ShiftLeft0~16_combout  & (\cpu|al_unit|ShiftLeft0~9_combout  & \cpu|al_unit|ShiftLeft0~15_combout )) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux16~0 .lut_mask = 64'h0005000500000000;
defparam \cpu|al_unit|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N15
cyclonev_lcell_comb \cpu|al_unit|Mux24~3 (
// Equation(s):
// \cpu|al_unit|Mux24~3_combout  = ( \cpu|cu|aluc[0]~1_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (!\cpu|cu|wmem~0_combout ) # (\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( \cpu|cu|aluc[0]~1_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( 
// \cpu|cu|aluc[2]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|cu|wmem~0_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~3 .lut_mask = 64'h00000F0F0000FF0F;
defparam \cpu|al_unit|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N18
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~32 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~32_combout  = ( \cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_b|y[5]~1_combout  & ( (!\cpu|alu_a|y[1]~2_combout ) # ((!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[7]~14_combout )) # (\cpu|alu_a|y[0]~5_combout  & 
// ((\cpu|alu_b|y[8]~13_combout )))) ) ) ) # ( !\cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_b|y[5]~1_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout )) # (\cpu|alu_b|y[7]~14_combout ))) # (\cpu|alu_a|y[0]~5_combout  & 
// (((\cpu|alu_b|y[8]~13_combout  & \cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( \cpu|alu_b|y[6]~2_combout  & ( !\cpu|alu_b|y[5]~1_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[7]~14_combout  & ((\cpu|alu_a|y[1]~2_combout )))) # 
// (\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[8]~13_combout )))) ) ) ) # ( !\cpu|alu_b|y[6]~2_combout  & ( !\cpu|alu_b|y[5]~1_combout  & ( (\cpu|alu_a|y[1]~2_combout  & ((!\cpu|alu_a|y[0]~5_combout  & 
// (\cpu|alu_b|y[7]~14_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[8]~13_combout ))))) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|alu_b|y[7]~14_combout ),
	.datac(!\cpu|alu_b|y[8]~13_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|alu_b|y[6]~2_combout ),
	.dataf(!\cpu|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~32 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~32 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu|al_unit|ShiftRight1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N39
cyclonev_lcell_comb \cpu|al_unit|Mux24~4 (
// Equation(s):
// \cpu|al_unit|Mux24~4_combout  = ( !\cpu|alu_a|y[4]~6_combout  & ( (\cpu|al_unit|ShiftLeft0~16_combout  & (!\cpu|al_unit|Mux24~0_combout  & (\cpu|al_unit|ShiftLeft0~9_combout  & \cpu|al_unit|ShiftLeft0~15_combout ))) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datab(!\cpu|al_unit|Mux24~0_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~4 .lut_mask = 64'h0004000400000000;
defparam \cpu|al_unit|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N42
cyclonev_lcell_comb \cpu|al_unit|Mux24~5 (
// Equation(s):
// \cpu|al_unit|Mux24~5_combout  = ( \cpu|al_unit|ShiftLeft0~15_combout  & ( \cpu|al_unit|ShiftLeft0~9_combout  & ( (!\cpu|alu_a|y[4]~6_combout  & (!\cpu|alu_a|y[3]~0_combout  & \cpu|al_unit|ShiftLeft0~16_combout )) ) ) )

	.dataa(!\cpu|alu_a|y[4]~6_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~5 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~5 .lut_mask = 64'h00000000000000A0;
defparam \cpu|al_unit|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N42
cyclonev_lcell_comb \cpu|al_unit|Mux26~0 (
// Equation(s):
// \cpu|al_unit|Mux26~0_combout  = ( \cpu|alu_b|y[31]~18_combout  & ( \cpu|al_unit|ShiftRight0~20_combout  & ( (!\cpu|al_unit|ShiftLeft0~18_combout  & (!\cpu|al_unit|Mux12~0_combout )) # (\cpu|al_unit|ShiftLeft0~18_combout  & 
// ((\cpu|al_unit|ShiftRight1~64_combout ) # (\cpu|al_unit|Mux12~0_combout ))) ) ) ) # ( !\cpu|alu_b|y[31]~18_combout  & ( \cpu|al_unit|ShiftRight0~20_combout  & ( (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight1~64_combout ) # 
// (\cpu|al_unit|Mux12~0_combout ))) ) ) ) # ( \cpu|alu_b|y[31]~18_combout  & ( !\cpu|al_unit|ShiftRight0~20_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & ((!\cpu|al_unit|ShiftLeft0~18_combout ) # (\cpu|al_unit|ShiftRight1~64_combout ))) ) ) ) # ( 
// !\cpu|alu_b|y[31]~18_combout  & ( !\cpu|al_unit|ShiftRight0~20_combout  & ( (\cpu|al_unit|ShiftLeft0~18_combout  & (!\cpu|al_unit|Mux12~0_combout  & \cpu|al_unit|ShiftRight1~64_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~64_combout ),
	.datae(!\cpu|alu_b|y[31]~18_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux26~0 .lut_mask = 64'h0050A0F00555A5F5;
defparam \cpu|al_unit|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
cyclonev_lcell_comb \cpu|al_unit|Mux26~1 (
// Equation(s):
// \cpu|al_unit|Mux26~1_combout  = ( \cpu|al_unit|Mux24~5_combout  & ( \cpu|al_unit|Mux26~0_combout  & ( (!\cpu|al_unit|Mux24~4_combout  & (\cpu|al_unit|ShiftRight1~32_combout )) # (\cpu|al_unit|Mux24~4_combout  & ((\cpu|al_unit|ShiftRight1~33_combout ))) ) 
// ) ) # ( !\cpu|al_unit|Mux24~5_combout  & ( \cpu|al_unit|Mux26~0_combout  & ( (!\cpu|al_unit|ShiftRight0~21_combout ) # (!\cpu|al_unit|Mux24~4_combout ) ) ) ) # ( \cpu|al_unit|Mux24~5_combout  & ( !\cpu|al_unit|Mux26~0_combout  & ( 
// (!\cpu|al_unit|Mux24~4_combout  & (\cpu|al_unit|ShiftRight1~32_combout )) # (\cpu|al_unit|Mux24~4_combout  & ((\cpu|al_unit|ShiftRight1~33_combout ))) ) ) ) # ( !\cpu|al_unit|Mux24~5_combout  & ( !\cpu|al_unit|Mux26~0_combout  & ( 
// (!\cpu|al_unit|ShiftRight0~21_combout  & \cpu|al_unit|Mux24~4_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~21_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~32_combout ),
	.datac(!\cpu|al_unit|Mux24~4_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~33_combout ),
	.datae(!\cpu|al_unit|Mux24~5_combout ),
	.dataf(!\cpu|al_unit|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux26~1 .lut_mask = 64'h0A0A303FFAFA303F;
defparam \cpu|al_unit|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N0
cyclonev_lcell_comb \cpu|al_unit|Mux26~2 (
// Equation(s):
// \cpu|al_unit|Mux26~2_combout  = ( \cpu|al_unit|Mux24~3_combout  & ( \cpu|al_unit|Mux26~1_combout  & ( (!\cpu|cu|aluc[2]~3_combout  $ (\cpu|cu|aluc[0]~1_combout )) # (\cpu|al_unit|ShiftLeft0~27_combout ) ) ) ) # ( !\cpu|al_unit|Mux24~3_combout  & ( 
// \cpu|al_unit|Mux26~1_combout  & ( (\cpu|al_unit|s~3_combout  & (!\cpu|cu|aluc[2]~3_combout  $ (\cpu|cu|aluc[0]~1_combout ))) ) ) ) # ( \cpu|al_unit|Mux24~3_combout  & ( !\cpu|al_unit|Mux26~1_combout  & ( (\cpu|al_unit|ShiftLeft0~27_combout  & 
// (!\cpu|cu|aluc[2]~3_combout  $ (!\cpu|cu|aluc[0]~1_combout ))) ) ) ) # ( !\cpu|al_unit|Mux24~3_combout  & ( !\cpu|al_unit|Mux26~1_combout  & ( (\cpu|al_unit|s~3_combout  & (!\cpu|cu|aluc[2]~3_combout  $ (\cpu|cu|aluc[0]~1_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~27_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|cu|aluc[0]~1_combout ),
	.datad(!\cpu|al_unit|s~3_combout ),
	.datae(!\cpu|al_unit|Mux24~3_combout ),
	.dataf(!\cpu|al_unit|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux26~2 .lut_mask = 64'h00C3141400C3D7D7;
defparam \cpu|al_unit|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
cyclonev_lcell_comb \cpu|al_unit|Mux26~3 (
// Equation(s):
// \cpu|al_unit|Mux26~3_combout  = ( \cpu|al_unit|Mux26~2_combout  & ( \cpu|alu_b|y[5]~1_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (((!\cpu|al_unit|Mux24~2_combout )) # (\cpu|al_unit|Add0~17_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & 
// (((\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_a|y[5]~12_combout )))) ) ) ) # ( !\cpu|al_unit|Mux26~2_combout  & ( \cpu|alu_b|y[5]~1_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~17_sumout  & ((\cpu|al_unit|Mux24~2_combout )))) # 
// (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout ) # (\cpu|alu_a|y[5]~12_combout )))) ) ) ) # ( \cpu|al_unit|Mux26~2_combout  & ( !\cpu|alu_b|y[5]~1_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & (((!\cpu|al_unit|Mux24~2_combout )) # 
// (\cpu|al_unit|Add0~17_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|alu_a|y[5]~12_combout  & \cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( !\cpu|al_unit|Mux26~2_combout  & ( !\cpu|alu_b|y[5]~1_combout  & ( (\cpu|al_unit|Mux24~2_combout  & 
// ((!\cpu|al_unit|Mux24~1_combout  & (\cpu|al_unit|Add0~17_sumout )) # (\cpu|al_unit|Mux24~1_combout  & ((\cpu|alu_a|y[5]~12_combout ))))) ) ) )

	.dataa(!\cpu|al_unit|Add0~17_sumout ),
	.datab(!\cpu|al_unit|Mux24~1_combout ),
	.datac(!\cpu|alu_a|y[5]~12_combout ),
	.datad(!\cpu|al_unit|Mux24~2_combout ),
	.datae(!\cpu|al_unit|Mux26~2_combout ),
	.dataf(!\cpu|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux26~3 .lut_mask = 64'h0047CC470377CF77;
defparam \cpu|al_unit|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N51
cyclonev_lcell_comb \dmem|io_output_regx2|Decoder0~5 (
// Equation(s):
// \dmem|io_output_regx2|Decoder0~5_combout  = ( !\cpu|al_unit|Mux27~3_combout  & ( !\cpu|al_unit|Mux26~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux27~3_combout ),
	.dataf(!\cpu|al_unit|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|Decoder0~5 .extended_lut = "off";
defparam \dmem|io_output_regx2|Decoder0~5 .lut_mask = 64'hFFFF000000000000;
defparam \dmem|io_output_regx2|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N33
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~31 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~31_combout  = ( \cpu|alu_b|y[1]~16_combout  & ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[3]~0_combout  ) ) ) # ( !\cpu|alu_b|y[1]~16_combout  & ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[3]~0_combout  ) ) ) # ( 
// \cpu|alu_b|y[1]~16_combout  & ( !\cpu|alu_a|y[1]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[3]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|alu_b|y[1]~16_combout ),
	.dataf(!\cpu|alu_a|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~31 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~31 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \cpu|al_unit|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N0
cyclonev_lcell_comb \cpu|al_unit|Mux30~1 (
// Equation(s):
// \cpu|al_unit|Mux30~1_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( !\cpu|alu_a|y[3]~0_combout  ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & \cpu|alu_a|y[0]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[3]~0_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~1 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \cpu|al_unit|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N21
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~19 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~19_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[4]~3_combout  ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[2]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[2]~17_combout ),
	.datad(!\cpu|alu_b|y[4]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~19 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|al_unit|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N12
cyclonev_lcell_comb \cpu|al_unit|Mux30~5 (
// Equation(s):
// \cpu|al_unit|Mux30~5_combout  = ( \cpu|al_unit|ShiftRight0~26_combout  & ( \cpu|al_unit|ShiftLeft0~19_combout  & ( (!\cpu|al_unit|Mux30~1_combout  & (((!\cpu|al_unit|Mux24~0_combout )) # (\cpu|al_unit|ShiftLeft0~31_combout ))) # 
// (\cpu|al_unit|Mux30~1_combout  & (((\cpu|al_unit|Mux24~0_combout ) # (\cpu|al_unit|ShiftRight1~32_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight0~26_combout  & ( \cpu|al_unit|ShiftLeft0~19_combout  & ( (!\cpu|al_unit|Mux30~1_combout  & 
// (\cpu|al_unit|ShiftLeft0~31_combout  & ((\cpu|al_unit|Mux24~0_combout )))) # (\cpu|al_unit|Mux30~1_combout  & (((\cpu|al_unit|Mux24~0_combout ) # (\cpu|al_unit|ShiftRight1~32_combout )))) ) ) ) # ( \cpu|al_unit|ShiftRight0~26_combout  & ( 
// !\cpu|al_unit|ShiftLeft0~19_combout  & ( (!\cpu|al_unit|Mux30~1_combout  & (((!\cpu|al_unit|Mux24~0_combout )) # (\cpu|al_unit|ShiftLeft0~31_combout ))) # (\cpu|al_unit|Mux30~1_combout  & (((\cpu|al_unit|ShiftRight1~32_combout  & 
// !\cpu|al_unit|Mux24~0_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight0~26_combout  & ( !\cpu|al_unit|ShiftLeft0~19_combout  & ( (!\cpu|al_unit|Mux30~1_combout  & (\cpu|al_unit|ShiftLeft0~31_combout  & ((\cpu|al_unit|Mux24~0_combout )))) # 
// (\cpu|al_unit|Mux30~1_combout  & (((\cpu|al_unit|ShiftRight1~32_combout  & !\cpu|al_unit|Mux24~0_combout )))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~31_combout ),
	.datab(!\cpu|al_unit|Mux30~1_combout ),
	.datac(!\cpu|al_unit|ShiftRight1~32_combout ),
	.datad(!\cpu|al_unit|Mux24~0_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~26_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~5 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~5 .lut_mask = 64'h0344CF440377CF77;
defparam \cpu|al_unit|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N18
cyclonev_lcell_comb \cpu|al_unit|Mux30~3 (
// Equation(s):
// \cpu|al_unit|Mux30~3_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( (!\cpu|al_unit|Mux16~0_combout  & \cpu|cu|aluc[0]~1_combout ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( (!\cpu|cu|aluc[0]~1_combout ) # ((\cpu|al_unit|Mux16~0_combout  & 
// \cpu|al_unit|Mux12~0_combout )) ) )

	.dataa(!\cpu|al_unit|Mux16~0_combout ),
	.datab(gnd),
	.datac(!\cpu|cu|aluc[0]~1_combout ),
	.datad(!\cpu|al_unit|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|aluc[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~3 .lut_mask = 64'hF0F5F0F50A0A0A0A;
defparam \cpu|al_unit|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N21
cyclonev_lcell_comb \cpu|al_unit|Mux30~2 (
// Equation(s):
// \cpu|al_unit|Mux30~2_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( (\cpu|al_unit|Mux16~0_combout  & \cpu|cu|aluc[0]~1_combout ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( (!\cpu|cu|aluc[0]~1_combout ) # ((\cpu|al_unit|Mux16~0_combout  & 
// \cpu|al_unit|Mux12~0_combout )) ) )

	.dataa(!\cpu|al_unit|Mux16~0_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|aluc[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~2 .lut_mask = 64'hFF05FF0500550055;
defparam \cpu|al_unit|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N39
cyclonev_lcell_comb \cpu|al_unit|Mux30~6 (
// Equation(s):
// \cpu|al_unit|Mux30~6_combout  = ( !\cpu|al_unit|Mux30~3_combout  & ( \cpu|al_unit|Mux30~2_combout  & ( \cpu|al_unit|Mux30~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|Mux30~5_combout ),
	.datae(!\cpu|al_unit|Mux30~3_combout ),
	.dataf(!\cpu|al_unit|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~6 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~6 .lut_mask = 64'h0000000000FF0000;
defparam \cpu|al_unit|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N24
cyclonev_lcell_comb \cpu|rf|qa[0]~335 (
// Equation(s):
// \cpu|rf|qa[0]~335_combout  = ( \cpu|rf|qa[0]~33_combout  ) # ( !\cpu|rf|qa[0]~33_combout  & ( \cpu|rf|qa[0]~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[0]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[0]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~335 .extended_lut = "off";
defparam \cpu|rf|qa[0]~335 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cpu|rf|qa[0]~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N6
cyclonev_lcell_comb \cpu|al_unit|Add0~135 (
// Equation(s):
// \cpu|al_unit|Add0~135_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|rf|qb[0]~1_combout  & ( !\cpu|cu|aluc[2]~3_combout  $ (((!\imem|irom|altsyncram_component|auto_generated|q_a [0]) # (!\cpu|cu|aluimm~combout ))) ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( 
// \cpu|rf|qb[0]~1_combout  & ( !\cpu|cu|aluc[2]~3_combout  $ (((!\imem|irom|altsyncram_component|auto_generated|q_a [0] & \cpu|cu|aluimm~combout ))) ) ) ) # ( \cpu|rf|Equal1~0_combout  & ( !\cpu|rf|qb[0]~1_combout  & ( !\cpu|cu|aluc[2]~3_combout  $ 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [0]) # (!\cpu|cu|aluimm~combout ))) ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|rf|qb[0]~1_combout  & ( !\cpu|cu|aluc[2]~3_combout  $ (((!\cpu|cu|aluimm~combout  & ((!\cpu|rf|qb[0]~12_combout ))) # 
// (\cpu|cu|aluimm~combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [0])))) ) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\cpu|rf|qb[0]~12_combout ),
	.datad(!\cpu|cu|aluimm~combout ),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|rf|qb[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~135 .extended_lut = "off";
defparam \cpu|al_unit|Add0~135 .lut_mask = 64'h5A665566AA665566;
defparam \cpu|al_unit|Add0~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N30
cyclonev_lcell_comb \cpu|al_unit|Add0~138 (
// Equation(s):
// \cpu|al_unit|Add0~138_cout  = CARRY(( \cpu|cu|aluc[2]~3_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|al_unit|Add0~138_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~138 .extended_lut = "off";
defparam \cpu|al_unit|Add0~138 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|al_unit|Add0~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \cpu|al_unit|Add0~25 (
// Equation(s):
// \cpu|al_unit|Add0~25_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[0]~335_combout )))) # (\cpu|cu|shift~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [6])) ) + ( \cpu|al_unit|Add0~135_combout  ) 
// + ( \cpu|al_unit|Add0~138_cout  ))
// \cpu|al_unit|Add0~26  = CARRY(( (!\cpu|cu|shift~0_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[0]~335_combout )))) # (\cpu|cu|shift~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [6])) ) + ( \cpu|al_unit|Add0~135_combout  ) + ( 
// \cpu|al_unit|Add0~138_cout  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[0]~335_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Add0~135_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~138_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~25_sumout ),
	.cout(\cpu|al_unit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~25 .extended_lut = "off";
defparam \cpu|al_unit|Add0~25 .lut_mask = 64'h0000FF00000011B1;
defparam \cpu|al_unit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \cpu|al_unit|Add0~29 (
// Equation(s):
// \cpu|al_unit|Add0~29_sumout  = SUM(( \cpu|al_unit|Add0~140_combout  ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & ((\cpu|rf|qa[1]~336_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a 
// [7])))) ) + ( \cpu|al_unit|Add0~26  ))
// \cpu|al_unit|Add0~30  = CARRY(( \cpu|al_unit|Add0~140_combout  ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & ((\cpu|rf|qa[1]~336_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [7])))) ) 
// + ( \cpu|al_unit|Add0~26  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\cpu|al_unit|Add0~140_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[1]~336_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~29_sumout ),
	.cout(\cpu|al_unit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~29 .extended_lut = "off";
defparam \cpu|al_unit|Add0~29 .lut_mask = 64'h0000FA72000000FF;
defparam \cpu|al_unit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N3
cyclonev_lcell_comb \cpu|al_unit|Mux30~10 (
// Equation(s):
// \cpu|al_unit|Mux30~10_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|al_unit|Add0~29_sumout  & ( ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|alu_b|y[1]~16_combout )) # (\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( 
// \cpu|al_unit|Add0~29_sumout  & ( (!\cpu|cu|aluc[0]~1_combout ) # ((\cpu|cu|aluc[2]~3_combout  & \cpu|alu_b|y[1]~16_combout )) ) ) ) # ( \cpu|alu_a|y[1]~2_combout  & ( !\cpu|al_unit|Add0~29_sumout  & ( (\cpu|cu|aluc[0]~1_combout  & 
// ((\cpu|alu_b|y[1]~16_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( !\cpu|al_unit|Add0~29_sumout  & ( (\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_b|y[1]~16_combout  & \cpu|cu|aluc[0]~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|alu_b|y[1]~16_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|al_unit|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~10 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~10 .lut_mask = 64'h0003003FFF03FF3F;
defparam \cpu|al_unit|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N30
cyclonev_lcell_comb \cpu|al_unit|Mux30~4 (
// Equation(s):
// \cpu|al_unit|Mux30~4_combout  = ( \cpu|al_unit|Mux12~0_combout  & ( (\cpu|al_unit|ShiftLeft0~15_combout  & (\cpu|al_unit|ShiftLeft0~16_combout  & \cpu|al_unit|ShiftLeft0~9_combout )) ) ) # ( !\cpu|al_unit|Mux12~0_combout  & ( 
// (!\cpu|al_unit|ShiftLeft0~15_combout ) # ((!\cpu|al_unit|ShiftLeft0~16_combout ) # (!\cpu|al_unit|ShiftLeft0~9_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~4 .lut_mask = 64'hFFFCFFFC00030003;
defparam \cpu|al_unit|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \cpu|al_unit|Mux30~8 (
// Equation(s):
// \cpu|al_unit|Mux30~8_combout  = ( !\cpu|al_unit|ShiftRight0~28_combout  & ( \cpu|al_unit|Mux30~4_combout  & ( !\cpu|al_unit|ShiftRight0~27_combout  ) ) ) # ( \cpu|al_unit|ShiftRight0~28_combout  & ( !\cpu|al_unit|Mux30~4_combout  & ( 
// (!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftRight1~54_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftRight0~28_combout  & ( !\cpu|al_unit|Mux30~4_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & 
// ((!\cpu|al_unit|ShiftRight1~54_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~54_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(!\cpu|al_unit|ShiftRight0~27_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~28_combout ),
	.dataf(!\cpu|al_unit|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~8 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~8 .lut_mask = 64'hC8C8C8C8FF000000;
defparam \cpu|al_unit|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \cpu|al_unit|Mux30~7 (
// Equation(s):
// \cpu|al_unit|Mux30~7_combout  = ( \cpu|al_unit|Mux24~0_combout  & ( \cpu|al_unit|Mux16~0_combout  & ( (\cpu|al_unit|ShiftLeft0~26_combout  & ((!\cpu|cu|aluc[2]~3_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # (\cpu|al_unit|Mux12~0_combout ))) # 
// (\cpu|cu|aluc[2]~3_combout  & ((\cpu|cu|aluc[0]~1_combout ))))) ) ) ) # ( \cpu|al_unit|Mux24~0_combout  & ( !\cpu|al_unit|Mux16~0_combout  & ( (\cpu|al_unit|ShiftLeft0~26_combout  & (!\cpu|cu|aluc[2]~3_combout  & !\cpu|cu|aluc[0]~1_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~26_combout ),
	.datab(!\cpu|cu|aluc[2]~3_combout ),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|al_unit|Mux24~0_combout ),
	.dataf(!\cpu|al_unit|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~7 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~7 .lut_mask = 64'h0000440000004415;
defparam \cpu|al_unit|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N51
cyclonev_lcell_comb \cpu|al_unit|Mux29~2 (
// Equation(s):
// \cpu|al_unit|Mux29~2_combout  = ( \cpu|al_unit|ShiftLeft0~15_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & (\cpu|alu_b|y[31]~18_combout  & ((!\cpu|al_unit|ShiftLeft0~9_combout ) # (!\cpu|al_unit|ShiftLeft0~16_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftLeft0~15_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & \cpu|alu_b|y[31]~18_combout ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~9_combout ),
	.datab(!\cpu|al_unit|Mux12~0_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~16_combout ),
	.datad(!\cpu|alu_b|y[31]~18_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux29~2 .lut_mask = 64'h00CC00CC00C800C8;
defparam \cpu|al_unit|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \cpu|al_unit|Mux30~9 (
// Equation(s):
// \cpu|al_unit|Mux30~9_combout  = ( \cpu|al_unit|Mux29~2_combout  & ( \cpu|al_unit|Mux30~2_combout  & ( (\cpu|al_unit|Mux30~7_combout  & \cpu|al_unit|Mux30~3_combout ) ) ) ) # ( !\cpu|al_unit|Mux29~2_combout  & ( \cpu|al_unit|Mux30~2_combout  & ( 
// (\cpu|al_unit|Mux30~7_combout  & \cpu|al_unit|Mux30~3_combout ) ) ) ) # ( \cpu|al_unit|Mux29~2_combout  & ( !\cpu|al_unit|Mux30~2_combout  & ( \cpu|al_unit|Mux30~3_combout  ) ) ) # ( !\cpu|al_unit|Mux29~2_combout  & ( !\cpu|al_unit|Mux30~2_combout  & ( 
// (\cpu|al_unit|Mux30~3_combout  & (((!\cpu|al_unit|Mux30~8_combout  & \cpu|al_unit|ShiftLeft0~18_combout )) # (\cpu|al_unit|Mux30~7_combout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux30~8_combout ),
	.datab(!\cpu|al_unit|Mux30~7_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(!\cpu|al_unit|Mux30~3_combout ),
	.datae(!\cpu|al_unit|Mux29~2_combout ),
	.dataf(!\cpu|al_unit|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~9 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~9 .lut_mask = 64'h003B00FF00330033;
defparam \cpu|al_unit|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N0
cyclonev_lcell_comb \cpu|al_unit|Mux30~12 (
// Equation(s):
// \cpu|al_unit|Mux30~12_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [28] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & !\imem|irom|altsyncram_component|auto_generated|q_a [30]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~12 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~12 .lut_mask = 64'h00000000F000F000;
defparam \cpu|al_unit|Mux30~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N39
cyclonev_lcell_comb \cpu|al_unit|Mux30~11 (
// Equation(s):
// \cpu|al_unit|Mux30~11_combout  = ( \cpu|cu|comb~3_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [0]) # (\imem|irom|altsyncram_component|auto_generated|q_a [1]) ) ) # ( !\cpu|cu|comb~3_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [0] & (\cpu|cu|comb~4_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [1] & !\imem|irom|altsyncram_component|auto_generated|q_a [2]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\cpu|cu|comb~4_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\cpu|cu|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~11 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~11 .lut_mask = 64'h02000200AFAFAFAF;
defparam \cpu|al_unit|Mux30~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N42
cyclonev_lcell_comb \cpu|al_unit|Mux30~0 (
// Equation(s):
// \cpu|al_unit|Mux30~0_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [26] & ( \imem|irom|altsyncram_component|auto_generated|q_a [27] & ( (!\cpu|cu|aluc[0]~0_combout ) # (((\imem|irom|altsyncram_component|auto_generated|q_a [29] & 
// \cpu|al_unit|Mux30~12_combout )) # (\cpu|al_unit|Mux30~11_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [26] & ( \imem|irom|altsyncram_component|auto_generated|q_a [27] & ( (!\cpu|cu|aluc[0]~0_combout ) # 
// (\cpu|al_unit|Mux30~11_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [26] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [27] & ( (!\cpu|cu|aluc[0]~0_combout ) # (((!\imem|irom|altsyncram_component|auto_generated|q_a [29] 
// & \cpu|al_unit|Mux30~12_combout )) # (\cpu|al_unit|Mux30~11_combout )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [26] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [27] & ( (!\cpu|cu|aluc[0]~0_combout ) # 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [29] & \cpu|al_unit|Mux30~12_combout )) # (\cpu|al_unit|Mux30~11_combout )) ) ) )

	.dataa(!\cpu|cu|aluc[0]~0_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datac(!\cpu|al_unit|Mux30~12_combout ),
	.datad(!\cpu|al_unit|Mux30~11_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux30~0 .lut_mask = 64'hAEFFAEFFAAFFABFF;
defparam \cpu|al_unit|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N6
cyclonev_lcell_comb \cpu|al_unit|Mux30~13 (
// Equation(s):
// \cpu|al_unit|Mux30~13_combout  = ( !\cpu|cu|aluc[1]~4_combout  & ( (!\cpu|al_unit|Mux30~0_combout  & ((!\cpu|alu_b|y[1]~16_combout  $ ((!\cpu|alu_a|y[1]~2_combout ))))) # (\cpu|al_unit|Mux30~0_combout  & ((((\cpu|al_unit|Mux30~9_combout ))) # 
// (\cpu|al_unit|Mux30~6_combout ))) ) ) # ( \cpu|cu|aluc[1]~4_combout  & ( (((\cpu|al_unit|Mux30~10_combout ))) ) )

	.dataa(!\cpu|al_unit|Mux30~6_combout ),
	.datab(!\cpu|alu_b|y[1]~16_combout ),
	.datac(!\cpu|al_unit|Mux30~10_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|cu|aluc[1]~4_combout ),
	.dataf(!\cpu|al_unit|Mux30~9_combout ),
	.datag(!\cpu|al_unit|Mux30~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux30~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~13 .extended_lut = "on";
defparam \cpu|al_unit|Mux30~13 .lut_mask = 64'h35C50F0F3FCF0F0F;
defparam \cpu|al_unit|Mux30~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N27
cyclonev_lcell_comb \cpu|al_unit|Equal0~3 (
// Equation(s):
// \cpu|al_unit|Equal0~3_combout  = ( !\cpu|al_unit|Mux29~7_combout  & ( (!\cpu|al_unit|Mux30~13_combout  & !\cpu|al_unit|Mux4~2_combout ) ) )

	.dataa(!\cpu|al_unit|Mux30~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|Mux4~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux29~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~3 .extended_lut = "off";
defparam \cpu|al_unit|Equal0~3 .lut_mask = 64'hAA00AA0000000000;
defparam \cpu|al_unit|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N6
cyclonev_lcell_comb \cpu|al_unit|Equal0~2 (
// Equation(s):
// \cpu|al_unit|Equal0~2_combout  = ( !\cpu|al_unit|Mux7~2_combout  & ( !\cpu|al_unit|Mux8~2_combout  & ( (!\cpu|al_unit|Mux31~2_combout  & (!\cpu|al_unit|Mux16~6_combout  & (!\cpu|al_unit|Mux6~2_combout  & !\cpu|al_unit|Mux5~2_combout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux31~2_combout ),
	.datab(!\cpu|al_unit|Mux16~6_combout ),
	.datac(!\cpu|al_unit|Mux6~2_combout ),
	.datad(!\cpu|al_unit|Mux5~2_combout ),
	.datae(!\cpu|al_unit|Mux7~2_combout ),
	.dataf(!\cpu|al_unit|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~2 .extended_lut = "off";
defparam \cpu|al_unit|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \cpu|al_unit|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N18
cyclonev_lcell_comb \cpu|al_unit|Equal0~4 (
// Equation(s):
// \cpu|al_unit|Equal0~4_combout  = ( \cpu|al_unit|Equal0~3_combout  & ( \cpu|al_unit|Equal0~2_combout  & ( (!\cpu|al_unit|Mux28~4_combout  & (!\cpu|al_unit|Mux24~9_combout  & (!\cpu|al_unit|Mux2~5_combout  & !\cpu|al_unit|Mux23~4_combout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux28~4_combout ),
	.datab(!\cpu|al_unit|Mux24~9_combout ),
	.datac(!\cpu|al_unit|Mux2~5_combout ),
	.datad(!\cpu|al_unit|Mux23~4_combout ),
	.datae(!\cpu|al_unit|Equal0~3_combout ),
	.dataf(!\cpu|al_unit|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~4 .extended_lut = "off";
defparam \cpu|al_unit|Equal0~4 .lut_mask = 64'h0000000000008000;
defparam \cpu|al_unit|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N48
cyclonev_lcell_comb \cpu|al_unit|Equal0~5 (
// Equation(s):
// \cpu|al_unit|Equal0~5_combout  = ( !\cpu|al_unit|Mux19~4_combout  & ( !\cpu|al_unit|Mux18~3_combout  & ( (!\cpu|al_unit|Mux14~3_combout  & (!\cpu|al_unit|Mux20~4_combout  & (!\cpu|al_unit|Mux10~2_combout  & !\cpu|al_unit|Mux9~2_combout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux14~3_combout ),
	.datab(!\cpu|al_unit|Mux20~4_combout ),
	.datac(!\cpu|al_unit|Mux10~2_combout ),
	.datad(!\cpu|al_unit|Mux9~2_combout ),
	.datae(!\cpu|al_unit|Mux19~4_combout ),
	.dataf(!\cpu|al_unit|Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~5 .extended_lut = "off";
defparam \cpu|al_unit|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \cpu|al_unit|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N57
cyclonev_lcell_comb \cpu|al_unit|Equal0~0 (
// Equation(s):
// \cpu|al_unit|Equal0~0_combout  = ( !\cpu|al_unit|Mux0~3_combout  & ( !\cpu|al_unit|Mux15~2_combout  & ( !\cpu|al_unit|Mux1~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|Mux1~9_combout ),
	.datae(!\cpu|al_unit|Mux0~3_combout ),
	.dataf(!\cpu|al_unit|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~0 .extended_lut = "off";
defparam \cpu|al_unit|Equal0~0 .lut_mask = 64'hFF00000000000000;
defparam \cpu|al_unit|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N30
cyclonev_lcell_comb \cpu|al_unit|Equal0~1 (
// Equation(s):
// \cpu|al_unit|Equal0~1_combout  = ( !\cpu|al_unit|Mux13~2_combout  & ( !\cpu|al_unit|Mux11~2_combout  & ( (!\cpu|al_unit|Mux21~3_combout  & (!\cpu|al_unit|Mux17~3_combout  & (!\cpu|al_unit|Mux12~7_combout  & !\cpu|al_unit|Mux22~3_combout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux21~3_combout ),
	.datab(!\cpu|al_unit|Mux17~3_combout ),
	.datac(!\cpu|al_unit|Mux12~7_combout ),
	.datad(!\cpu|al_unit|Mux22~3_combout ),
	.datae(!\cpu|al_unit|Mux13~2_combout ),
	.dataf(!\cpu|al_unit|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~1 .extended_lut = "off";
defparam \cpu|al_unit|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|al_unit|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N30
cyclonev_lcell_comb \cpu|al_unit|Equal0~6 (
// Equation(s):
// \cpu|al_unit|Equal0~6_combout  = ( \cpu|al_unit|Equal0~0_combout  & ( \cpu|al_unit|Equal0~1_combout  & ( (!\cpu|al_unit|Mux25~3_combout  & (!\cpu|al_unit|Mux3~5_combout  & (\cpu|al_unit|Equal0~4_combout  & \cpu|al_unit|Equal0~5_combout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux25~3_combout ),
	.datab(!\cpu|al_unit|Mux3~5_combout ),
	.datac(!\cpu|al_unit|Equal0~4_combout ),
	.datad(!\cpu|al_unit|Equal0~5_combout ),
	.datae(!\cpu|al_unit|Equal0~0_combout ),
	.dataf(!\cpu|al_unit|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~6 .extended_lut = "off";
defparam \cpu|al_unit|Equal0~6 .lut_mask = 64'h0000000000000008;
defparam \cpu|al_unit|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N0
cyclonev_lcell_comb \cpu|cu|pcsource[0]~1 (
// Equation(s):
// \cpu|cu|pcsource[0]~1_combout  = ( \dmem|io_output_regx2|Decoder0~5_combout  & ( \cpu|al_unit|Equal0~6_combout  & ( (\cpu|cu|pcsource[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [27] & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [28] & !\imem|irom|altsyncram_component|auto_generated|q_a [26])) # (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28])))) ) ) ) # ( 
// !\dmem|io_output_regx2|Decoder0~5_combout  & ( \cpu|al_unit|Equal0~6_combout  & ( (\cpu|cu|pcsource[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [27] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & 
// \imem|irom|altsyncram_component|auto_generated|q_a [26])) # (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28])))) ) ) ) # ( \dmem|io_output_regx2|Decoder0~5_combout  & ( 
// !\cpu|al_unit|Equal0~6_combout  & ( (\cpu|cu|pcsource[0]~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [27] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & \imem|irom|altsyncram_component|auto_generated|q_a [26])) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28])))) ) ) ) # ( !\dmem|io_output_regx2|Decoder0~5_combout  & ( !\cpu|al_unit|Equal0~6_combout  & ( (\cpu|cu|pcsource[0]~0_combout  & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [27] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & \imem|irom|altsyncram_component|auto_generated|q_a [26])) # (\imem|irom|altsyncram_component|auto_generated|q_a [27] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [28])))) ) ) )

	.dataa(!\cpu|cu|pcsource[0]~0_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\dmem|io_output_regx2|Decoder0~5_combout ),
	.dataf(!\cpu|al_unit|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|pcsource[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|pcsource[0]~1 .extended_lut = "off";
defparam \cpu|cu|pcsource[0]~1 .lut_mask = 64'h1014101410141410;
defparam \cpu|cu|pcsource[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N57
cyclonev_lcell_comb \cpu|nextpc|Mux30~0 (
// Equation(s):
// \cpu|nextpc|Mux30~0_combout  = ( !\cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[1]~336_combout ) ) )

	.dataa(!\cpu|rf|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[1]~336_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux30~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux30~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \cpu|nextpc|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N58
dffeas \cpu|ip|q[1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|pcsource[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[1] .is_wysiwyg = "true";
defparam \cpu|ip|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|Equal1~0 (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout  = ( \cpu|al_unit|Mux24~9_combout  & ( (!\cpu|al_unit|Mux26~3_combout  & (!\cpu|al_unit|Mux27~3_combout  & (\cpu|al_unit|Mux25~3_combout  & !\cpu|al_unit|Mux28~4_combout ))) ) )

	.dataa(!\cpu|al_unit|Mux26~3_combout ),
	.datab(!\cpu|al_unit|Mux27~3_combout ),
	.datac(!\cpu|al_unit|Mux25~3_combout ),
	.datad(!\cpu|al_unit|Mux28~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|Equal1~0 .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|Equal1~0 .lut_mask = 64'h0000000008000800;
defparam \dmem|io_input_regx2|io_imput_mux2x32|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \in_port1[1]~input (
	.i(in_port1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[1]~input_o ));
// synopsys translate_off
defparam \in_port1[1]~input .bus_hold = "false";
defparam \in_port1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y24_N29
dffeas \dmem|io_input_regx2|in_reg1[1] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_regx2|in_reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg1[1] .is_wysiwyg = "true";
defparam \dmem|io_input_regx2|in_reg1[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \in_port0[1]~input (
	.i(in_port0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[1]~input_o ));
// synopsys translate_off
defparam \in_port0[1]~input .bus_hold = "false";
defparam \in_port0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y24_N59
dffeas \dmem|io_input_regx2|in_reg0[1] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port0[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_regx2|in_reg0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg0[1] .is_wysiwyg = "true";
defparam \dmem|io_input_regx2|in_reg0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|Selector1~0 (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|Selector1~0_combout  = ( \cpu|al_unit|Mux29~7_combout  & ( \dmem|io_input_regx2|in_reg1 [1] ) ) # ( !\cpu|al_unit|Mux29~7_combout  & ( \dmem|io_input_regx2|in_reg0 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_input_regx2|in_reg1 [1]),
	.datad(!\dmem|io_input_regx2|in_reg0 [1]),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux29~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector1~0 .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector1~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N21
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|y[1] (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|y [1] = ( \dmem|io_input_regx2|io_imput_mux2x32|Selector1~0_combout  & ( (\dmem|io_input_regx2|io_imput_mux2x32|y [1]) # (\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ) ) ) # ( 
// !\dmem|io_input_regx2|io_imput_mux2x32|Selector1~0_combout  & ( (!\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout  & \dmem|io_input_regx2|io_imput_mux2x32|y [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ),
	.datad(!\dmem|io_input_regx2|io_imput_mux2x32|y [1]),
	.datae(gnd),
	.dataf(!\dmem|io_input_regx2|io_imput_mux2x32|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|y [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[1] .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N39
cyclonev_lcell_comb \cpu|link|y[1]~5 (
// Equation(s):
// \cpu|link|y[1]~5_combout  = ( \cpu|link|y[3]~0_combout  & ( \dmem|dram|altsyncram_component|auto_generated|q_a [1] & ( (\cpu|link|y[3]~1_combout ) # (\cpu|ip|q [1]) ) ) ) # ( !\cpu|link|y[3]~0_combout  & ( 
// \dmem|dram|altsyncram_component|auto_generated|q_a [1] & ( (!\cpu|link|y[3]~1_combout  & (\cpu|al_unit|Mux30~13_combout )) # (\cpu|link|y[3]~1_combout  & ((\dmem|io_input_regx2|io_imput_mux2x32|y [1]))) ) ) ) # ( \cpu|link|y[3]~0_combout  & ( 
// !\dmem|dram|altsyncram_component|auto_generated|q_a [1] & ( (\cpu|ip|q [1] & !\cpu|link|y[3]~1_combout ) ) ) ) # ( !\cpu|link|y[3]~0_combout  & ( !\dmem|dram|altsyncram_component|auto_generated|q_a [1] & ( (!\cpu|link|y[3]~1_combout  & 
// (\cpu|al_unit|Mux30~13_combout )) # (\cpu|link|y[3]~1_combout  & ((\dmem|io_input_regx2|io_imput_mux2x32|y [1]))) ) ) )

	.dataa(!\cpu|ip|q [1]),
	.datab(!\cpu|al_unit|Mux30~13_combout ),
	.datac(!\dmem|io_input_regx2|io_imput_mux2x32|y [1]),
	.datad(!\cpu|link|y[3]~1_combout ),
	.datae(!\cpu|link|y[3]~0_combout ),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[1]~5 .extended_lut = "off";
defparam \cpu|link|y[1]~5 .lut_mask = 64'h330F5500330F55FF;
defparam \cpu|link|y[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N51
cyclonev_lcell_comb \cpu|rf|register[1][1]~feeder (
// Equation(s):
// \cpu|rf|register[1][1]~feeder_combout  = \cpu|link|y[1]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|link|y[1]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[1][1]~feeder .extended_lut = "off";
defparam \cpu|rf|register[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|rf|register[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N53
dffeas \cpu|rf|register[1][1] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N15
cyclonev_lcell_comb \cpu|rf|qb[1]~178 (
// Equation(s):
// \cpu|rf|qb[1]~178_combout  = ( \cpu|rf|register[6][1]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[7][1]~q ) ) ) ) # ( !\cpu|rf|register[6][1]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|register[7][1]~q ) ) ) ) # ( \cpu|rf|register[6][1]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][1]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][1]~q )) ) ) ) # ( !\cpu|rf|register[6][1]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][1]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][1]~q )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\cpu|rf|register[5][1]~q ),
	.datac(!\cpu|rf|register[7][1]~q ),
	.datad(!\cpu|rf|register[4][1]~q ),
	.datae(!\cpu|rf|register[6][1]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~178 .extended_lut = "off";
defparam \cpu|rf|qb[1]~178 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \cpu|rf|qb[1]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N9
cyclonev_lcell_comb \cpu|rf|qb[1]~179 (
// Equation(s):
// \cpu|rf|qb[1]~179_combout  = ( \cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[2][1]~q  & ( (!\cpu|rf|qb[0]~4_combout ) # (\cpu|rf|register[3][1]~q ) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( \cpu|rf|register[2][1]~q  & ( (!\cpu|rf|qb[0]~4_combout  & 
// ((\cpu|rf|qb[1]~178_combout ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[1][1]~q )) ) ) ) # ( \cpu|rf|qb[0]~5_combout  & ( !\cpu|rf|register[2][1]~q  & ( (\cpu|rf|register[3][1]~q  & \cpu|rf|qb[0]~4_combout ) ) ) ) # ( !\cpu|rf|qb[0]~5_combout  & ( 
// !\cpu|rf|register[2][1]~q  & ( (!\cpu|rf|qb[0]~4_combout  & ((\cpu|rf|qb[1]~178_combout ))) # (\cpu|rf|qb[0]~4_combout  & (\cpu|rf|register[1][1]~q )) ) ) )

	.dataa(!\cpu|rf|register[1][1]~q ),
	.datab(!\cpu|rf|register[3][1]~q ),
	.datac(!\cpu|rf|qb[0]~4_combout ),
	.datad(!\cpu|rf|qb[1]~178_combout ),
	.datae(!\cpu|rf|qb[0]~5_combout ),
	.dataf(!\cpu|rf|register[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~179 .extended_lut = "off";
defparam \cpu|rf|qb[1]~179 .lut_mask = 64'h05F5030305F5F3F3;
defparam \cpu|rf|qb[1]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N27
cyclonev_lcell_comb \cpu|rf|qb[1]~177 (
// Equation(s):
// \cpu|rf|qb[1]~177_combout  = ( \cpu|rf|register[13][1]~q  & ( \cpu|rf|register[14][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[12][1]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (\cpu|rf|register[15][1]~q ))) ) ) ) # ( !\cpu|rf|register[13][1]~q  & ( \cpu|rf|register[14][1]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[12][1]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[15][1]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \cpu|rf|register[13][1]~q  & ( !\cpu|rf|register[14][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[12][1]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (\cpu|rf|register[15][1]~q ))) ) ) ) # ( !\cpu|rf|register[13][1]~q  
// & ( !\cpu|rf|register[14][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[12][1]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[15][1]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\cpu|rf|register[15][1]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\cpu|rf|register[12][1]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\cpu|rf|register[13][1]~q ),
	.dataf(!\cpu|rf|register[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~177 .extended_lut = "off";
defparam \cpu|rf|qb[1]~177 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \cpu|rf|qb[1]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N39
cyclonev_lcell_comb \cpu|rf|qb[1]~181 (
// Equation(s):
// \cpu|rf|qb[1]~181_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[21][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[29][1]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[21][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][1]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][1]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[21][1]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[29][1]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[21][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][1]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][1]~q ))) ) ) )

	.dataa(!\cpu|rf|register[17][1]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|register[25][1]~q ),
	.datad(!\cpu|rf|register[29][1]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[21][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~181 .extended_lut = "off";
defparam \cpu|rf|qb[1]~181 .lut_mask = 64'h474700334747CCFF;
defparam \cpu|rf|qb[1]~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N57
cyclonev_lcell_comb \cpu|rf|qb[1]~182 (
// Equation(s):
// \cpu|rf|qb[1]~182_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[30][1]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \cpu|rf|register[26][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[18][1]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[22][1]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[26][1]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[30][1]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\cpu|rf|register[26][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[18][1]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[22][1]~q )) ) ) )

	.dataa(!\cpu|rf|register[22][1]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[18][1]~q ),
	.datad(!\cpu|rf|register[30][1]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\cpu|rf|register[26][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~182 .extended_lut = "off";
defparam \cpu|rf|qb[1]~182 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \cpu|rf|qb[1]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N33
cyclonev_lcell_comb \cpu|rf|qb[1]~180 (
// Equation(s):
// \cpu|rf|qb[1]~180_combout  = ( \cpu|rf|register[20][1]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[24][1]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][1]~q ))) ) ) ) # ( !\cpu|rf|register[20][1]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[24][1]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[28][1]~q ))) ) ) ) # ( \cpu|rf|register[20][1]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\cpu|rf|register[16][1]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\cpu|rf|register[20][1]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \cpu|rf|register[16][1]~q ) ) ) )

	.dataa(!\cpu|rf|register[24][1]~q ),
	.datab(!\cpu|rf|register[28][1]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\cpu|rf|register[16][1]~q ),
	.datae(!\cpu|rf|register[20][1]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~180 .extended_lut = "off";
defparam \cpu|rf|qb[1]~180 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu|rf|qb[1]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N45
cyclonev_lcell_comb \cpu|rf|qb[1]~183 (
// Equation(s):
// \cpu|rf|qb[1]~183_combout  = ( \cpu|rf|register[19][1]~q  & ( \cpu|rf|register[31][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[27][1]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[23][1]~q ))) ) ) ) # ( !\cpu|rf|register[19][1]~q  & ( \cpu|rf|register[31][1]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[27][1]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[23][1]~q ))) ) ) ) # ( \cpu|rf|register[19][1]~q  & ( !\cpu|rf|register[31][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[27][1]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][1]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) ) 
// # ( !\cpu|rf|register[19][1]~q  & ( !\cpu|rf|register[31][1]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[27][1]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][1]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\cpu|rf|register[23][1]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\cpu|rf|register[27][1]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[19][1]~q ),
	.dataf(!\cpu|rf|register[31][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~183 .extended_lut = "off";
defparam \cpu|rf|qb[1]~183 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \cpu|rf|qb[1]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N36
cyclonev_lcell_comb \cpu|rf|qb[1]~184 (
// Equation(s):
// \cpu|rf|qb[1]~184_combout  = ( \cpu|rf|qb[1]~180_combout  & ( \cpu|rf|qb[1]~183_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[1]~182_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[1]~181_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\cpu|rf|qb[1]~180_combout  & ( \cpu|rf|qb[1]~183_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[1]~182_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[1]~181_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \cpu|rf|qb[1]~180_combout  & ( !\cpu|rf|qb[1]~183_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # 
// ((\cpu|rf|qb[1]~182_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[1]~181_combout ))) ) ) ) # ( !\cpu|rf|qb[1]~180_combout  & ( !\cpu|rf|qb[1]~183_combout  
// & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[1]~182_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[1]~181_combout ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|qb[1]~181_combout ),
	.datad(!\cpu|rf|qb[1]~182_combout ),
	.datae(!\cpu|rf|qb[1]~180_combout ),
	.dataf(!\cpu|rf|qb[1]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~184 .extended_lut = "off";
defparam \cpu|rf|qb[1]~184 .lut_mask = 64'h04268CAE15379DBF;
defparam \cpu|rf|qb[1]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N57
cyclonev_lcell_comb \cpu|rf|qb[1]~185 (
// Equation(s):
// \cpu|rf|qb[1]~185_combout  = ( \cpu|rf|qb[1]~184_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[1]~179_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[1]~177_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\cpu|rf|qb[1]~184_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[1]~179_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[1]~177_combout ))))) ) ) ) # ( 
// \cpu|rf|qb[1]~184_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|qb[1]~179_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( 
// !\cpu|rf|qb[1]~184_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|qb[1]~179_combout )) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\cpu|rf|qb[1]~179_combout ),
	.datad(!\cpu|rf|qb[1]~177_combout ),
	.datae(!\cpu|rf|qb[1]~184_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[1]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~185 .extended_lut = "off";
defparam \cpu|rf|qb[1]~185 .lut_mask = 64'h08085D5D082A5D7F;
defparam \cpu|rf|qb[1]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N0
cyclonev_lcell_comb \cpu|al_unit|Add0~140 (
// Equation(s):
// \cpu|al_unit|Add0~140_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( !\cpu|cu|aluc[2]~3_combout  $ (!\imem|irom|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( 
// !\cpu|cu|aluc[2]~3_combout  $ (!\imem|irom|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( \cpu|rf|Equal1~0_combout  & ( !\cpu|cu|aluimm~combout  & ( \cpu|cu|aluc[2]~3_combout  ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|cu|aluimm~combout  & ( 
// !\cpu|cu|aluc[2]~3_combout  $ (((!\cpu|rf|qb[1]~185_combout  & !\cpu|rf|qb[1]~176_combout ))) ) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|rf|qb[1]~185_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\cpu|rf|qb[1]~176_combout ),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~140 .extended_lut = "off";
defparam \cpu|al_unit|Add0~140 .lut_mask = 64'h66AA55555A5A5A5A;
defparam \cpu|al_unit|Add0~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N39
cyclonev_lcell_comb \cpu|al_unit|Add0~5 (
// Equation(s):
// \cpu|al_unit|Add0~5_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & ((\cpu|rf|qa[2]~328_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [8])))) ) + ( \cpu|al_unit|Add0~133_combout 
//  ) + ( \cpu|al_unit|Add0~30  ))
// \cpu|al_unit|Add0~6  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & ((\cpu|rf|qa[2]~328_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [8])))) ) + ( \cpu|al_unit|Add0~133_combout  ) + 
// ( \cpu|al_unit|Add0~30  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\cpu|rf|qa[2]~328_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Add0~133_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~5_sumout ),
	.cout(\cpu|al_unit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~5 .extended_lut = "off";
defparam \cpu|al_unit|Add0~5 .lut_mask = 64'h0000FF000000058D;
defparam \cpu|al_unit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \cpu|al_unit|Mux29~6 (
// Equation(s):
// \cpu|al_unit|Mux29~6_combout  = ( \cpu|cu|aluc[0]~1_combout  & ( \cpu|al_unit|Add0~5_sumout  & ( (!\cpu|alu_b|y[2]~17_combout  & (\cpu|cu|aluc[2]~3_combout  & \cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_b|y[2]~17_combout  & ((\cpu|alu_a|y[2]~1_combout ) # 
// (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|cu|aluc[0]~1_combout  & ( \cpu|al_unit|Add0~5_sumout  ) ) # ( \cpu|cu|aluc[0]~1_combout  & ( !\cpu|al_unit|Add0~5_sumout  & ( (!\cpu|alu_b|y[2]~17_combout  & (\cpu|cu|aluc[2]~3_combout  & 
// \cpu|alu_a|y[2]~1_combout )) # (\cpu|alu_b|y[2]~17_combout  & ((\cpu|alu_a|y[2]~1_combout ) # (\cpu|cu|aluc[2]~3_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|alu_b|y[2]~17_combout ),
	.datac(!\cpu|cu|aluc[2]~3_combout ),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|al_unit|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~6 .extended_lut = "off";
defparam \cpu|al_unit|Mux29~6 .lut_mask = 64'h0000033FFFFF033F;
defparam \cpu|al_unit|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \cpu|al_unit|Mux29~4 (
// Equation(s):
// \cpu|al_unit|Mux29~4_combout  = ( \cpu|al_unit|ShiftRight0~5_combout  & ( \cpu|al_unit|ShiftRight1~26_combout  & ( (!\cpu|al_unit|ShiftLeft0~2_combout  & (!\cpu|al_unit|Mux30~4_combout  & !\cpu|alu_b|y[31]~5_combout )) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~5_combout  & ( \cpu|al_unit|ShiftRight1~26_combout  & ( (!\cpu|al_unit|Mux30~4_combout  & (!\cpu|al_unit|ShiftLeft0~2_combout  & ((!\cpu|alu_b|y[31]~5_combout )))) # (\cpu|al_unit|Mux30~4_combout  & 
// (((!\cpu|al_unit|ShiftRight0~7_combout )))) ) ) ) # ( \cpu|al_unit|ShiftRight0~5_combout  & ( !\cpu|al_unit|ShiftRight1~26_combout  & ( (!\cpu|al_unit|Mux30~4_combout  & !\cpu|alu_b|y[31]~5_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight0~5_combout  & ( 
// !\cpu|al_unit|ShiftRight1~26_combout  & ( (!\cpu|al_unit|Mux30~4_combout  & ((!\cpu|alu_b|y[31]~5_combout ))) # (\cpu|al_unit|Mux30~4_combout  & (!\cpu|al_unit|ShiftRight0~7_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datab(!\cpu|al_unit|Mux30~4_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~7_combout ),
	.datad(!\cpu|alu_b|y[31]~5_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~5_combout ),
	.dataf(!\cpu|al_unit|ShiftRight1~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux29~4 .lut_mask = 64'hFC30CC00B8308800;
defparam \cpu|al_unit|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \cpu|al_unit|Mux29~3 (
// Equation(s):
// \cpu|al_unit|Mux29~3_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|ShiftLeft0~20_combout  & ( (\cpu|al_unit|Mux16~0_combout  & (\cpu|al_unit|Mux24~0_combout  & \cpu|cu|aluc[0]~1_combout )) ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( 
// \cpu|al_unit|ShiftLeft0~20_combout  & ( (\cpu|al_unit|Mux24~0_combout  & ((!\cpu|cu|aluc[0]~1_combout ) # ((\cpu|al_unit|Mux16~0_combout  & \cpu|al_unit|Mux12~0_combout )))) ) ) )

	.dataa(!\cpu|al_unit|Mux16~0_combout ),
	.datab(!\cpu|al_unit|Mux12~0_combout ),
	.datac(!\cpu|al_unit|Mux24~0_combout ),
	.datad(!\cpu|cu|aluc[0]~1_combout ),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux29~3 .lut_mask = 64'h000000000F010005;
defparam \cpu|al_unit|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N0
cyclonev_lcell_comb \cpu|al_unit|Mux29~5 (
// Equation(s):
// \cpu|al_unit|Mux29~5_combout  = ( \cpu|al_unit|Mux30~2_combout  & ( \cpu|al_unit|Mux30~3_combout  & ( \cpu|al_unit|Mux29~3_combout  ) ) ) # ( !\cpu|al_unit|Mux30~2_combout  & ( \cpu|al_unit|Mux30~3_combout  & ( (((\cpu|al_unit|ShiftLeft0~18_combout  & 
// !\cpu|al_unit|Mux29~4_combout )) # (\cpu|al_unit|Mux29~3_combout )) # (\cpu|al_unit|Mux29~2_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux29~2_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(!\cpu|al_unit|Mux29~4_combout ),
	.datad(!\cpu|al_unit|Mux29~3_combout ),
	.datae(!\cpu|al_unit|Mux30~2_combout ),
	.dataf(!\cpu|al_unit|Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~5 .extended_lut = "off";
defparam \cpu|al_unit|Mux29~5 .lut_mask = 64'h0000000075FF00FF;
defparam \cpu|al_unit|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N48
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~21 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~21_combout  = ( \cpu|alu_b|y[7]~14_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[6]~2_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[8]~13_combout ))) # 
// (\cpu|alu_a|y[0]~5_combout ) ) ) ) # ( !\cpu|alu_b|y[7]~14_combout  & ( \cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[6]~2_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_b|y[8]~13_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( \cpu|alu_b|y[7]~14_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|alu_b|y[6]~2_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[8]~13_combout )))) # (\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout )))) ) ) ) # ( !\cpu|alu_b|y[7]~14_combout  & ( !\cpu|alu_b|y[9]~11_combout  & ( 
// (!\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[6]~2_combout ))) # (\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[8]~13_combout )))) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|alu_b|y[8]~13_combout ),
	.datac(!\cpu|alu_b|y[6]~2_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(!\cpu|alu_b|y[7]~14_combout ),
	.dataf(!\cpu|alu_b|y[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~21 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~21 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu|al_unit|ShiftRight1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N15
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~0 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~0_combout  = ( \cpu|alu_b|y[5]~1_combout  & ( (\cpu|alu_a|y[1]~2_combout ) # (\cpu|alu_b|y[3]~0_combout ) ) ) # ( !\cpu|alu_b|y[5]~1_combout  & ( (\cpu|alu_b|y[3]~0_combout  & !\cpu|alu_a|y[1]~2_combout ) ) )

	.dataa(!\cpu|alu_b|y[3]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~0 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \cpu|al_unit|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N6
cyclonev_lcell_comb \cpu|al_unit|Mux29~0 (
// Equation(s):
// \cpu|al_unit|Mux29~0_combout  = ( \cpu|al_unit|ShiftLeft0~0_combout  & ( \cpu|al_unit|ShiftRight0~4_combout  & ( (!\cpu|al_unit|Mux30~1_combout  & (((!\cpu|al_unit|Mux24~0_combout ) # (\cpu|al_unit|ShiftLeft0~19_combout )))) # 
// (\cpu|al_unit|Mux30~1_combout  & (((\cpu|al_unit|Mux24~0_combout )) # (\cpu|al_unit|ShiftRight1~21_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~0_combout  & ( \cpu|al_unit|ShiftRight0~4_combout  & ( (!\cpu|al_unit|Mux30~1_combout  & 
// (((!\cpu|al_unit|Mux24~0_combout ) # (\cpu|al_unit|ShiftLeft0~19_combout )))) # (\cpu|al_unit|Mux30~1_combout  & (\cpu|al_unit|ShiftRight1~21_combout  & ((!\cpu|al_unit|Mux24~0_combout )))) ) ) ) # ( \cpu|al_unit|ShiftLeft0~0_combout  & ( 
// !\cpu|al_unit|ShiftRight0~4_combout  & ( (!\cpu|al_unit|Mux30~1_combout  & (((\cpu|al_unit|ShiftLeft0~19_combout  & \cpu|al_unit|Mux24~0_combout )))) # (\cpu|al_unit|Mux30~1_combout  & (((\cpu|al_unit|Mux24~0_combout )) # 
// (\cpu|al_unit|ShiftRight1~21_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~0_combout  & ( !\cpu|al_unit|ShiftRight0~4_combout  & ( (!\cpu|al_unit|Mux30~1_combout  & (((\cpu|al_unit|ShiftLeft0~19_combout  & \cpu|al_unit|Mux24~0_combout )))) # 
// (\cpu|al_unit|Mux30~1_combout  & (\cpu|al_unit|ShiftRight1~21_combout  & ((!\cpu|al_unit|Mux24~0_combout )))) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~21_combout ),
	.datab(!\cpu|al_unit|Mux30~1_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~19_combout ),
	.datad(!\cpu|al_unit|Mux24~0_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~0_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux29~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu|al_unit|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N36
cyclonev_lcell_comb \cpu|al_unit|Mux29~1 (
// Equation(s):
// \cpu|al_unit|Mux29~1_combout  = ( \cpu|al_unit|Mux29~0_combout  & ( (!\cpu|al_unit|Mux30~3_combout  & \cpu|al_unit|Mux30~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|al_unit|Mux30~3_combout ),
	.datad(!\cpu|al_unit|Mux30~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux29~1 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|al_unit|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \cpu|al_unit|Mux29~7 (
// Equation(s):
// \cpu|al_unit|Mux29~7_combout  = ( !\cpu|cu|aluc[1]~4_combout  & ( (!\cpu|al_unit|Mux30~0_combout  & (!\cpu|alu_b|y[2]~17_combout  $ ((!\cpu|alu_a|y[2]~1_combout )))) # (\cpu|al_unit|Mux30~0_combout  & ((((\cpu|al_unit|Mux29~1_combout ) # 
// (\cpu|al_unit|Mux29~5_combout ))))) ) ) # ( \cpu|cu|aluc[1]~4_combout  & ( (((\cpu|al_unit|Mux29~6_combout ))) ) )

	.dataa(!\cpu|alu_b|y[2]~17_combout ),
	.datab(!\cpu|alu_a|y[2]~1_combout ),
	.datac(!\cpu|al_unit|Mux29~6_combout ),
	.datad(!\cpu|al_unit|Mux29~5_combout ),
	.datae(!\cpu|cu|aluc[1]~4_combout ),
	.dataf(!\cpu|al_unit|Mux29~1_combout ),
	.datag(!\cpu|al_unit|Mux30~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~7 .extended_lut = "on";
defparam \cpu|al_unit|Mux29~7 .lut_mask = 64'h606F0F0F6F6F0F0F;
defparam \cpu|al_unit|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \in_port1[2]~input (
	.i(in_port1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[2]~input_o ));
// synopsys translate_off
defparam \in_port1[2]~input .bus_hold = "false";
defparam \in_port1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y24_N41
dffeas \dmem|io_input_regx2|in_reg1[2] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_regx2|in_reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg1[2] .is_wysiwyg = "true";
defparam \dmem|io_input_regx2|in_reg1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \in_port0[2]~input (
	.i(in_port0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[2]~input_o ));
// synopsys translate_off
defparam \in_port0[2]~input .bus_hold = "false";
defparam \in_port0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y24_N47
dffeas \dmem|io_input_regx2|in_reg0[2] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port0[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_regx2|in_reg0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg0[2] .is_wysiwyg = "true";
defparam \dmem|io_input_regx2|in_reg0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N9
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|Selector2~0 (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|Selector2~0_combout  = ( \cpu|al_unit|Mux29~7_combout  & ( \dmem|io_input_regx2|in_reg1 [2] ) ) # ( !\cpu|al_unit|Mux29~7_combout  & ( \dmem|io_input_regx2|in_reg0 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_input_regx2|in_reg1 [2]),
	.datad(!\dmem|io_input_regx2|in_reg0 [2]),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Mux29~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector2~0 .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector2~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N0
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|y[2] (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|y [2] = ( \dmem|io_input_regx2|io_imput_mux2x32|Selector2~0_combout  & ( (\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ) # (\dmem|io_input_regx2|io_imput_mux2x32|y [2]) ) ) # ( 
// !\dmem|io_input_regx2|io_imput_mux2x32|Selector2~0_combout  & ( (\dmem|io_input_regx2|io_imput_mux2x32|y [2] & !\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_input_regx2|io_imput_mux2x32|y [2]),
	.datad(!\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\dmem|io_input_regx2|io_imput_mux2x32|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|y [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[2] .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N48
cyclonev_lcell_comb \cpu|link|y[2]~4 (
// Equation(s):
// \cpu|link|y[2]~4_combout  = ( \dmem|io_input_regx2|io_imput_mux2x32|y [2] & ( \dmem|dram|altsyncram_component|auto_generated|q_a [2] & ( ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux29~7_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|Add0~5_sumout 
// )))) # (\cpu|link|y[3]~1_combout ) ) ) ) # ( !\dmem|io_input_regx2|io_imput_mux2x32|y [2] & ( \dmem|dram|altsyncram_component|auto_generated|q_a [2] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux29~7_combout )) # 
// (\cpu|link|y[3]~0_combout  & ((\cpu|Add0~5_sumout ))))) # (\cpu|link|y[3]~1_combout  & (((\cpu|link|y[3]~0_combout )))) ) ) ) # ( \dmem|io_input_regx2|io_imput_mux2x32|y [2] & ( !\dmem|dram|altsyncram_component|auto_generated|q_a [2] & ( 
// (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux29~7_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|Add0~5_sumout ))))) # (\cpu|link|y[3]~1_combout  & (((!\cpu|link|y[3]~0_combout )))) ) ) ) # ( 
// !\dmem|io_input_regx2|io_imput_mux2x32|y [2] & ( !\dmem|dram|altsyncram_component|auto_generated|q_a [2] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux29~7_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|Add0~5_sumout 
// ))))) ) ) )

	.dataa(!\cpu|al_unit|Mux29~7_combout ),
	.datab(!\cpu|link|y[3]~1_combout ),
	.datac(!\cpu|Add0~5_sumout ),
	.datad(!\cpu|link|y[3]~0_combout ),
	.datae(!\dmem|io_input_regx2|io_imput_mux2x32|y [2]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[2]~4 .extended_lut = "off";
defparam \cpu|link|y[2]~4 .lut_mask = 64'h440C770C443F773F;
defparam \cpu|link|y[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N26
dffeas \cpu|rf|register[18][2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N51
cyclonev_lcell_comb \cpu|rf|qa[2]~19 (
// Equation(s):
// \cpu|rf|qa[2]~19_combout  = ( \cpu|rf|register[30][2]~q  & ( \cpu|rf|register[26][2]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[18][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|rf|register[22][2]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\cpu|rf|register[30][2]~q  & ( \cpu|rf|register[26][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\cpu|rf|register[18][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[22][2]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # 
// ( \cpu|rf|register[30][2]~q  & ( !\cpu|rf|register[26][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[18][2]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[22][2]~q )))) ) ) ) # ( !\cpu|rf|register[30][2]~q  & ( !\cpu|rf|register[26][2]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[18][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[22][2]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[18][2]~q ),
	.datac(!\cpu|rf|register[22][2]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\cpu|rf|register[30][2]~q ),
	.dataf(!\cpu|rf|register[26][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~19 .extended_lut = "off";
defparam \cpu|rf|qa[2]~19 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu|rf|qa[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N15
cyclonev_lcell_comb \cpu|rf|qa[2]~18 (
// Equation(s):
// \cpu|rf|qa[2]~18_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][2]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[21][2]~q  & ( (\cpu|rf|register[17][2]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[21][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[25][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[29][2]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[21][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|rf|register[17][2]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[29][2]~q ),
	.datac(!\cpu|rf|register[25][2]~q ),
	.datad(!\cpu|rf|register[17][2]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[21][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~18 .extended_lut = "off";
defparam \cpu|rf|qa[2]~18 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \cpu|rf|qa[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N3
cyclonev_lcell_comb \cpu|rf|qa[2]~17 (
// Equation(s):
// \cpu|rf|qa[2]~17_combout  = ( \cpu|rf|register[24][2]~q  & ( \cpu|rf|register[28][2]~q  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[20][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\cpu|rf|register[24][2]~q  & ( \cpu|rf|register[28][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[20][2]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \cpu|rf|register[24][2]~q  & ( !\cpu|rf|register[28][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] 
// & ((\cpu|rf|register[16][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[20][2]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) 
// ) # ( !\cpu|rf|register[24][2]~q  & ( !\cpu|rf|register[28][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[20][2]~q )))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[20][2]~q ),
	.datac(!\cpu|rf|register[16][2]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[24][2]~q ),
	.dataf(!\cpu|rf|register[28][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~17 .extended_lut = "off";
defparam \cpu|rf|qa[2]~17 .lut_mask = 64'h0A225F220A775F77;
defparam \cpu|rf|qa[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N21
cyclonev_lcell_comb \cpu|rf|qa[2]~20 (
// Equation(s):
// \cpu|rf|qa[2]~20_combout  = ( \cpu|rf|register[19][2]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[23][2]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[31][2]~q ))) ) ) ) # ( !\cpu|rf|register[19][2]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[23][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[31][2]~q ))) ) ) ) # ( \cpu|rf|register[19][2]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[27][2]~q ) ) ) ) # ( !\cpu|rf|register[19][2]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// \cpu|rf|register[27][2]~q ) ) ) )

	.dataa(!\cpu|rf|register[23][2]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[31][2]~q ),
	.datad(!\cpu|rf|register[27][2]~q ),
	.datae(!\cpu|rf|register[19][2]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~20 .extended_lut = "off";
defparam \cpu|rf|qa[2]~20 .lut_mask = 64'h0033CCFF47474747;
defparam \cpu|rf|qa[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N42
cyclonev_lcell_comb \cpu|rf|qa[2]~21 (
// Equation(s):
// \cpu|rf|qa[2]~21_combout  = ( \cpu|rf|qa[2]~20_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[2]~19_combout ) ) ) ) # ( !\cpu|rf|qa[2]~20_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|qa[2]~19_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \cpu|rf|qa[2]~20_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[2]~17_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[2]~18_combout )) ) ) ) # ( !\cpu|rf|qa[2]~20_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[2]~17_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[2]~18_combout )) ) ) )

	.dataa(!\cpu|rf|qa[2]~19_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|qa[2]~18_combout ),
	.datad(!\cpu|rf|qa[2]~17_combout ),
	.datae(!\cpu|rf|qa[2]~20_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~21 .extended_lut = "off";
defparam \cpu|rf|qa[2]~21 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu|rf|qa[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N3
cyclonev_lcell_comb \cpu|rf|qa[2]~15 (
// Equation(s):
// \cpu|rf|qa[2]~15_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[7][2]~q  & ( (\cpu|rf|register[6][2]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[7][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][2]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[7][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[6][2]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|register[7][2]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][2]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][2]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][2]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[5][2]~q ),
	.datad(!\cpu|rf|register[6][2]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|register[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~15 .extended_lut = "off";
defparam \cpu|rf|qa[2]~15 .lut_mask = 64'h474700CC474733FF;
defparam \cpu|rf|qa[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N27
cyclonev_lcell_comb \cpu|rf|qa[2]~16 (
// Equation(s):
// \cpu|rf|qa[2]~16_combout  = ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][2]~q  & ( (\cpu|rf|qa[28]~4_combout ) # (\cpu|rf|register[2][2]~q ) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][2]~q  & ( (!\cpu|rf|qa[28]~4_combout  & 
// (\cpu|rf|qa[2]~15_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][2]~q ))) ) ) ) # ( \cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[3][2]~q  & ( (\cpu|rf|register[2][2]~q  & !\cpu|rf|qa[28]~4_combout ) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  
// & ( !\cpu|rf|register[3][2]~q  & ( (!\cpu|rf|qa[28]~4_combout  & (\cpu|rf|qa[2]~15_combout )) # (\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[1][2]~q ))) ) ) )

	.dataa(!\cpu|rf|qa[2]~15_combout ),
	.datab(!\cpu|rf|register[2][2]~q ),
	.datac(!\cpu|rf|register[1][2]~q ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|qa[28]~5_combout ),
	.dataf(!\cpu|rf|register[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~16 .extended_lut = "off";
defparam \cpu|rf|qa[2]~16 .lut_mask = 64'h550F3300550F33FF;
defparam \cpu|rf|qa[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N21
cyclonev_lcell_comb \cpu|rf|qa[2]~14 (
// Equation(s):
// \cpu|rf|qa[2]~14_combout  = ( \cpu|rf|register[12][2]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[14][2]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[15][2]~q )) ) ) ) # ( !\cpu|rf|register[12][2]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[14][2]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[15][2]~q )) ) ) ) # ( \cpu|rf|register[12][2]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[13][2]~q ) ) ) ) # ( !\cpu|rf|register[12][2]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// \cpu|rf|register[13][2]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\cpu|rf|register[15][2]~q ),
	.datac(!\cpu|rf|register[13][2]~q ),
	.datad(!\cpu|rf|register[14][2]~q ),
	.datae(!\cpu|rf|register[12][2]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~14 .extended_lut = "off";
defparam \cpu|rf|qa[2]~14 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \cpu|rf|qa[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N33
cyclonev_lcell_comb \cpu|rf|qa[2]~22 (
// Equation(s):
// \cpu|rf|qa[2]~22_combout  = ( \cpu|rf|qa[2]~14_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[2]~16_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[2]~21_combout )) ) ) # ( !\cpu|rf|qa[2]~14_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\cpu|rf|qa[2]~16_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[2]~21_combout )) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\cpu|rf|qa[2]~21_combout ),
	.datac(!\cpu|rf|qa[2]~16_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~22 .extended_lut = "off";
defparam \cpu|rf|qa[2]~22 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \cpu|rf|qa[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N0
cyclonev_lcell_comb \cpu|alu_a|y[2]~1 (
// Equation(s):
// \cpu|alu_a|y[2]~1_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[2]~13_combout  & ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout )) # (\cpu|cu|shift~0_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( 
// !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[2]~13_combout  & ( (!\cpu|cu|shift~0_combout  & (\cpu|rf|qa[2]~22_combout  & (!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( 
// \cpu|rf|qa[28]~0_combout  & ( !\cpu|rf|qa[2]~13_combout  & ( (\cpu|cu|shift~0_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( !\cpu|rf|qa[2]~13_combout  & ( (!\cpu|cu|shift~0_combout  & 
// (\cpu|rf|qa[2]~22_combout  & (!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [8])))) ) ) )

	.dataa(!\cpu|rf|qa[2]~22_combout ),
	.datab(!\cpu|cu|shift~0_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|rf|qa[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[2]~1 .extended_lut = "off";
defparam \cpu|alu_a|y[2]~1 .lut_mask = 64'h407300334073C0F3;
defparam \cpu|alu_a|y[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N39
cyclonev_lcell_comb \cpu|al_unit|Mux24~0 (
// Equation(s):
// \cpu|al_unit|Mux24~0_combout  = ( !\cpu|alu_a|y[3]~0_combout  & ( !\cpu|alu_a|y[2]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_a|y[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~0 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|al_unit|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N45
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~3 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~3_combout  = ( \cpu|alu_b|y[9]~11_combout  & ( \cpu|alu_b|y[7]~14_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[8]~13_combout )) # (\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|alu_b|y[10]~12_combout )))) ) ) ) # ( !\cpu|alu_b|y[9]~11_combout  & ( \cpu|alu_b|y[7]~14_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((!\cpu|alu_a|y[1]~2_combout )))) # (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_b|y[8]~13_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[10]~12_combout ))))) ) ) ) # ( \cpu|alu_b|y[9]~11_combout  & ( !\cpu|alu_b|y[7]~14_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (((\cpu|alu_a|y[1]~2_combout )))) # 
// (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[8]~13_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[10]~12_combout ))))) ) ) ) # ( !\cpu|alu_b|y[9]~11_combout  & ( !\cpu|alu_b|y[7]~14_combout  & ( 
// (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[8]~13_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[10]~12_combout ))))) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|alu_b|y[8]~13_combout ),
	.datac(!\cpu|alu_a|y[1]~2_combout ),
	.datad(!\cpu|alu_b|y[10]~12_combout ),
	.datae(!\cpu|alu_b|y[9]~11_combout ),
	.dataf(!\cpu|alu_b|y[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~3 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu|al_unit|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N45
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~1 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~1_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[6]~2_combout  ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_b|y[4]~3_combout  ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( 
// !\cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_b|y[4]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_b|y[4]~3_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_b|y[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~1 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~1 .lut_mask = 64'h00FF000000FFFFFF;
defparam \cpu|al_unit|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N54
cyclonev_lcell_comb \cpu|al_unit|Mux28~0 (
// Equation(s):
// \cpu|al_unit|Mux28~0_combout  = ( \cpu|al_unit|Mux30~1_combout  & ( \cpu|al_unit|ShiftLeft0~0_combout  & ( (!\cpu|al_unit|Mux24~0_combout  & (\cpu|al_unit|ShiftRight1~3_combout )) # (\cpu|al_unit|Mux24~0_combout  & ((\cpu|al_unit|ShiftLeft0~1_combout ))) 
// ) ) ) # ( !\cpu|al_unit|Mux30~1_combout  & ( \cpu|al_unit|ShiftLeft0~0_combout  & ( (!\cpu|al_unit|ShiftRight0~0_combout ) # (\cpu|al_unit|Mux24~0_combout ) ) ) ) # ( \cpu|al_unit|Mux30~1_combout  & ( !\cpu|al_unit|ShiftLeft0~0_combout  & ( 
// (!\cpu|al_unit|Mux24~0_combout  & (\cpu|al_unit|ShiftRight1~3_combout )) # (\cpu|al_unit|Mux24~0_combout  & ((\cpu|al_unit|ShiftLeft0~1_combout ))) ) ) ) # ( !\cpu|al_unit|Mux30~1_combout  & ( !\cpu|al_unit|ShiftLeft0~0_combout  & ( 
// (!\cpu|al_unit|Mux24~0_combout  & !\cpu|al_unit|ShiftRight0~0_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux24~0_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~3_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~0_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~1_combout ),
	.datae(!\cpu|al_unit|Mux30~1_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux28~0 .lut_mask = 64'hA0A02277F5F52277;
defparam \cpu|al_unit|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \cpu|al_unit|Mux28~1 (
// Equation(s):
// \cpu|al_unit|Mux28~1_combout  = ( \cpu|al_unit|ShiftRight1~18_combout  & ( \cpu|al_unit|Mux12~0_combout  & ( (\cpu|al_unit|ShiftRight0~3_combout  & \cpu|al_unit|ShiftLeft0~18_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight1~18_combout  & ( 
// \cpu|al_unit|Mux12~0_combout  & ( (\cpu|al_unit|ShiftRight0~3_combout  & \cpu|al_unit|ShiftLeft0~18_combout ) ) ) ) # ( \cpu|al_unit|ShiftRight1~18_combout  & ( !\cpu|al_unit|Mux12~0_combout  & ( (\cpu|al_unit|ShiftLeft0~18_combout ) # 
// (\cpu|alu_b|y[31]~18_combout ) ) ) ) # ( !\cpu|al_unit|ShiftRight1~18_combout  & ( !\cpu|al_unit|Mux12~0_combout  & ( (\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|ShiftLeft0~18_combout ) ) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftRight0~3_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~18_combout ),
	.dataf(!\cpu|al_unit|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux28~1 .lut_mask = 64'h550055FF000F000F;
defparam \cpu|al_unit|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
cyclonev_lcell_comb \cpu|al_unit|Mux28~2 (
// Equation(s):
// \cpu|al_unit|Mux28~2_combout  = ( \cpu|al_unit|Mux30~3_combout  & ( \cpu|al_unit|Mux24~0_combout  & ( (!\cpu|al_unit|Mux30~2_combout  & (\cpu|al_unit|Mux28~1_combout )) # (\cpu|al_unit|Mux30~2_combout  & ((\cpu|al_unit|ShiftLeft0~17_combout ))) ) ) ) # ( 
// !\cpu|al_unit|Mux30~3_combout  & ( \cpu|al_unit|Mux24~0_combout  & ( (\cpu|al_unit|Mux28~0_combout  & \cpu|al_unit|Mux30~2_combout ) ) ) ) # ( \cpu|al_unit|Mux30~3_combout  & ( !\cpu|al_unit|Mux24~0_combout  & ( (\cpu|al_unit|Mux28~1_combout  & 
// !\cpu|al_unit|Mux30~2_combout ) ) ) ) # ( !\cpu|al_unit|Mux30~3_combout  & ( !\cpu|al_unit|Mux24~0_combout  & ( (\cpu|al_unit|Mux28~0_combout  & \cpu|al_unit|Mux30~2_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux28~0_combout ),
	.datab(!\cpu|al_unit|Mux28~1_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~17_combout ),
	.datad(!\cpu|al_unit|Mux30~2_combout ),
	.datae(!\cpu|al_unit|Mux30~3_combout ),
	.dataf(!\cpu|al_unit|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux28~2 .lut_mask = 64'h005533000055330F;
defparam \cpu|al_unit|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N15
cyclonev_lcell_comb \cpu|rf|qa[3]~1 (
// Equation(s):
// \cpu|rf|qa[3]~1_combout  = ( \cpu|rf|register[11][3]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[10][3]~q ) ) ) ) # ( !\cpu|rf|register[11][3]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[10][3]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \cpu|rf|register[11][3]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][3]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][3]~q ))) ) ) ) # ( !\cpu|rf|register[11][3]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][3]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][3]~q ))) ) ) )

	.dataa(!\cpu|rf|register[10][3]~q ),
	.datab(!\cpu|rf|register[8][3]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|register[9][3]~q ),
	.datae(!\cpu|rf|register[11][3]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~1 .extended_lut = "off";
defparam \cpu|rf|qa[3]~1 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu|rf|qa[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N21
cyclonev_lcell_comb \cpu|rf|qa[3]~327 (
// Equation(s):
// \cpu|rf|qa[3]~327_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[3]~1_combout  ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[3]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qa[3]~12_combout ),
	.datad(!\cpu|rf|qa[3]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[28]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~327 .extended_lut = "off";
defparam \cpu|rf|qa[3]~327 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|rf|qa[3]~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N54
cyclonev_lcell_comb \cpu|al_unit|Add0~132 (
// Equation(s):
// \cpu|al_unit|Add0~132_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|cu|aluimm~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( \cpu|cu|aluimm~combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( \cpu|cu|aluc[2]~3_combout  & ( !\cpu|cu|aluimm~combout  & ( ((!\cpu|rf|qb[3]~14_combout  & !\cpu|rf|qb[3]~23_combout )) # (\cpu|rf|Equal1~0_combout ) ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & 
// ( !\cpu|cu|aluimm~combout  & ( (!\cpu|rf|Equal1~0_combout  & ((\cpu|rf|qb[3]~23_combout ) # (\cpu|rf|qb[3]~14_combout ))) ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(!\cpu|rf|qb[3]~14_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\cpu|rf|qb[3]~23_combout ),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~132 .extended_lut = "off";
defparam \cpu|al_unit|Add0~132 .lut_mask = 64'h22AADD550F0FF0F0;
defparam \cpu|al_unit|Add0~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \cpu|al_unit|Add0~1 (
// Equation(s):
// \cpu|al_unit|Add0~1_sumout  = SUM(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & ((\cpu|rf|qa[3]~327_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [9])))) ) + ( \cpu|al_unit|Add0~132_combout 
//  ) + ( \cpu|al_unit|Add0~6  ))
// \cpu|al_unit|Add0~2  = CARRY(( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & ((\cpu|rf|qa[3]~327_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [9])))) ) + ( \cpu|al_unit|Add0~132_combout  ) + 
// ( \cpu|al_unit|Add0~6  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\cpu|rf|qa[3]~327_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|Add0~132_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~1_sumout ),
	.cout(\cpu|al_unit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~1 .extended_lut = "off";
defparam \cpu|al_unit|Add0~1 .lut_mask = 64'h0000FF000000058D;
defparam \cpu|al_unit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N12
cyclonev_lcell_comb \cpu|al_unit|Mux28~3 (
// Equation(s):
// \cpu|al_unit|Mux28~3_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|cu|aluc[0]~1_combout  & ( (\cpu|alu_a|y[3]~0_combout ) # (\cpu|alu_b|y[3]~0_combout ) ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( \cpu|cu|aluc[0]~1_combout  & ( (\cpu|alu_b|y[3]~0_combout 
//  & \cpu|alu_a|y[3]~0_combout ) ) ) ) # ( \cpu|cu|aluc[2]~3_combout  & ( !\cpu|cu|aluc[0]~1_combout  & ( \cpu|al_unit|Add0~1_sumout  ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( !\cpu|cu|aluc[0]~1_combout  & ( \cpu|al_unit|Add0~1_sumout  ) ) )

	.dataa(!\cpu|al_unit|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\cpu|alu_b|y[3]~0_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|cu|aluc[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux28~3 .lut_mask = 64'h55555555000F0FFF;
defparam \cpu|al_unit|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N12
cyclonev_lcell_comb \cpu|al_unit|Mux28~4 (
// Equation(s):
// \cpu|al_unit|Mux28~4_combout  = ( \cpu|cu|aluc[1]~4_combout  & ( \cpu|al_unit|Mux28~3_combout  ) ) # ( !\cpu|cu|aluc[1]~4_combout  & ( (!\cpu|al_unit|Mux30~0_combout  & (\cpu|al_unit|s~0_combout )) # (\cpu|al_unit|Mux30~0_combout  & 
// ((\cpu|al_unit|Mux28~2_combout ))) ) )

	.dataa(!\cpu|al_unit|s~0_combout ),
	.datab(!\cpu|al_unit|Mux28~2_combout ),
	.datac(!\cpu|al_unit|Mux30~0_combout ),
	.datad(!\cpu|al_unit|Mux28~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|aluc[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~4 .extended_lut = "off";
defparam \cpu|al_unit|Mux28~4 .lut_mask = 64'h5353535300FF00FF;
defparam \cpu|al_unit|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \in_port1[3]~input (
	.i(in_port1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[3]~input_o ));
// synopsys translate_off
defparam \in_port1[3]~input .bus_hold = "false";
defparam \in_port1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \dmem|io_input_regx2|in_reg1[3] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_regx2|in_reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg1[3] .is_wysiwyg = "true";
defparam \dmem|io_input_regx2|in_reg1[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \in_port0[3]~input (
	.i(in_port0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[3]~input_o ));
// synopsys translate_off
defparam \in_port0[3]~input .bus_hold = "false";
defparam \in_port0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y24_N52
dffeas \dmem|io_input_regx2|in_reg0[3] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port0[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_regx2|in_reg0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg0[3] .is_wysiwyg = "true";
defparam \dmem|io_input_regx2|in_reg0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N48
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|Selector3~0 (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|Selector3~0_combout  = ( \dmem|io_input_regx2|in_reg0 [3] & ( \cpu|al_unit|Mux29~7_combout  & ( \dmem|io_input_regx2|in_reg1 [3] ) ) ) # ( !\dmem|io_input_regx2|in_reg0 [3] & ( \cpu|al_unit|Mux29~7_combout  & ( 
// \dmem|io_input_regx2|in_reg1 [3] ) ) ) # ( \dmem|io_input_regx2|in_reg0 [3] & ( !\cpu|al_unit|Mux29~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem|io_input_regx2|in_reg1 [3]),
	.datae(!\dmem|io_input_regx2|in_reg0 [3]),
	.dataf(!\cpu|al_unit|Mux29~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector3~0 .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector3~0 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|y[3] (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|y [3] = ( \dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout  & ( \dmem|io_input_regx2|io_imput_mux2x32|Selector3~0_combout  ) ) # ( !\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout  & ( 
// \dmem|io_input_regx2|io_imput_mux2x32|Selector3~0_combout  & ( \dmem|io_input_regx2|io_imput_mux2x32|y [3] ) ) ) # ( !\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout  & ( !\dmem|io_input_regx2|io_imput_mux2x32|Selector3~0_combout  & ( 
// \dmem|io_input_regx2|io_imput_mux2x32|y [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_input_regx2|io_imput_mux2x32|y [3]),
	.datad(gnd),
	.datae(!\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ),
	.dataf(!\dmem|io_input_regx2|io_imput_mux2x32|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|y [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[3] .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[3] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N48
cyclonev_lcell_comb \cpu|link|y[3]~3 (
// Equation(s):
// \cpu|link|y[3]~3_combout  = ( \dmem|dram|altsyncram_component|auto_generated|q_a [3] & ( \dmem|io_input_regx2|io_imput_mux2x32|y [3] & ( ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux28~4_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|Add0~1_sumout 
// )))) # (\cpu|link|y[3]~1_combout ) ) ) ) # ( !\dmem|dram|altsyncram_component|auto_generated|q_a [3] & ( \dmem|io_input_regx2|io_imput_mux2x32|y [3] & ( (!\cpu|link|y[3]~0_combout  & (((\cpu|link|y[3]~1_combout )) # (\cpu|al_unit|Mux28~4_combout ))) # 
// (\cpu|link|y[3]~0_combout  & (((!\cpu|link|y[3]~1_combout  & \cpu|Add0~1_sumout )))) ) ) ) # ( \dmem|dram|altsyncram_component|auto_generated|q_a [3] & ( !\dmem|io_input_regx2|io_imput_mux2x32|y [3] & ( (!\cpu|link|y[3]~0_combout  & 
// (\cpu|al_unit|Mux28~4_combout  & (!\cpu|link|y[3]~1_combout ))) # (\cpu|link|y[3]~0_combout  & (((\cpu|Add0~1_sumout ) # (\cpu|link|y[3]~1_combout )))) ) ) ) # ( !\dmem|dram|altsyncram_component|auto_generated|q_a [3] & ( 
// !\dmem|io_input_regx2|io_imput_mux2x32|y [3] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux28~4_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|Add0~1_sumout ))))) ) ) )

	.dataa(!\cpu|al_unit|Mux28~4_combout ),
	.datab(!\cpu|link|y[3]~0_combout ),
	.datac(!\cpu|link|y[3]~1_combout ),
	.datad(!\cpu|Add0~1_sumout ),
	.datae(!\dmem|dram|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\dmem|io_input_regx2|io_imput_mux2x32|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[3]~3 .extended_lut = "off";
defparam \cpu|link|y[3]~3 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpu|link|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N8
dffeas \cpu|rf|register[24][3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N9
cyclonev_lcell_comb \cpu|rf|qa[3]~7 (
// Equation(s):
// \cpu|rf|qa[3]~7_combout  = ( \cpu|rf|register[20][3]~q  & ( \cpu|rf|register[16][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[24][3]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][3]~q )))) ) ) ) # ( !\cpu|rf|register[20][3]~q  & ( \cpu|rf|register[16][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[24][3]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][3]~q ))))) ) ) ) # ( \cpu|rf|register[20][3]~q  & ( !\cpu|rf|register[16][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[24][3]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][3]~q ))))) ) ) ) # ( !\cpu|rf|register[20][3]~q  & ( !\cpu|rf|register[16][3]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[24][3]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][3]~q ))))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[24][3]~q ),
	.datac(!\cpu|rf|register[28][3]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[20][3]~q ),
	.dataf(!\cpu|rf|register[16][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~7 .extended_lut = "off";
defparam \cpu|rf|qa[3]~7 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu|rf|qa[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y33_N3
cyclonev_lcell_comb \cpu|rf|qa[3]~8 (
// Equation(s):
// \cpu|rf|qa[3]~8_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[17][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[21][3]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[29][3]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[17][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # 
// (\cpu|rf|register[25][3]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[17][3]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[21][3]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[29][3]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[17][3]~q  & ( (\cpu|rf|register[25][3]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\cpu|rf|register[25][3]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[21][3]~q ),
	.datad(!\cpu|rf|register[29][3]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[17][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~8 .extended_lut = "off";
defparam \cpu|rf|qa[3]~8 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \cpu|rf|qa[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N27
cyclonev_lcell_comb \cpu|rf|qa[3]~9 (
// Equation(s):
// \cpu|rf|qa[3]~9_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[30][3]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[26][3]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[22][3]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[18][3]~q  ) ) )

	.dataa(!\cpu|rf|register[30][3]~q ),
	.datab(!\cpu|rf|register[18][3]~q ),
	.datac(!\cpu|rf|register[22][3]~q ),
	.datad(!\cpu|rf|register[26][3]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~9 .extended_lut = "off";
defparam \cpu|rf|qa[3]~9 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|rf|qa[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N33
cyclonev_lcell_comb \cpu|rf|qa[3]~10 (
// Equation(s):
// \cpu|rf|qa[3]~10_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[31][3]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[27][3]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[23][3]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[19][3]~q  ) ) )

	.dataa(!\cpu|rf|register[27][3]~q ),
	.datab(!\cpu|rf|register[23][3]~q ),
	.datac(!\cpu|rf|register[31][3]~q ),
	.datad(!\cpu|rf|register[19][3]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~10 .extended_lut = "off";
defparam \cpu|rf|qa[3]~10 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qa[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N24
cyclonev_lcell_comb \cpu|rf|qa[3]~11 (
// Equation(s):
// \cpu|rf|qa[3]~11_combout  = ( \cpu|rf|qa[3]~10_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|qa[3]~9_combout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|qa[3]~10_combout  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[3]~9_combout ) ) ) ) # ( \cpu|rf|qa[3]~10_combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[3]~7_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[3]~8_combout ))) ) ) ) # ( !\cpu|rf|qa[3]~10_combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[3]~7_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[3]~8_combout ))) ) ) )

	.dataa(!\cpu|rf|qa[3]~7_combout ),
	.datab(!\cpu|rf|qa[3]~8_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|qa[3]~9_combout ),
	.datae(!\cpu|rf|qa[3]~10_combout ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~11 .extended_lut = "off";
defparam \cpu|rf|qa[3]~11 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|rf|qa[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N51
cyclonev_lcell_comb \cpu|rf|qa[3]~3 (
// Equation(s):
// \cpu|rf|qa[3]~3_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[7][3]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[5][3]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[6][3]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[4][3]~q  ) ) )

	.dataa(!\cpu|rf|register[6][3]~q ),
	.datab(!\cpu|rf|register[4][3]~q ),
	.datac(!\cpu|rf|register[7][3]~q ),
	.datad(!\cpu|rf|register[5][3]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~3 .extended_lut = "off";
defparam \cpu|rf|qa[3]~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|rf|qa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N21
cyclonev_lcell_comb \cpu|rf|qa[3]~6 (
// Equation(s):
// \cpu|rf|qa[3]~6_combout  = ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[2][3]~q  & ( (!\cpu|rf|qa[28]~4_combout ) # (\cpu|rf|register[3][3]~q ) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[2][3]~q  & ( (!\cpu|rf|qa[28]~4_combout  & 
// ((\cpu|rf|qa[3]~3_combout ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[1][3]~q )) ) ) ) # ( \cpu|rf|qa[28]~5_combout  & ( !\cpu|rf|register[2][3]~q  & ( (\cpu|rf|qa[28]~4_combout  & \cpu|rf|register[3][3]~q ) ) ) ) # ( !\cpu|rf|qa[28]~5_combout  & 
// ( !\cpu|rf|register[2][3]~q  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|qa[3]~3_combout ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[1][3]~q )) ) ) )

	.dataa(!\cpu|rf|register[1][3]~q ),
	.datab(!\cpu|rf|qa[28]~4_combout ),
	.datac(!\cpu|rf|register[3][3]~q ),
	.datad(!\cpu|rf|qa[3]~3_combout ),
	.datae(!\cpu|rf|qa[28]~5_combout ),
	.dataf(!\cpu|rf|register[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~6 .extended_lut = "off";
defparam \cpu|rf|qa[3]~6 .lut_mask = 64'h11DD030311DDCFCF;
defparam \cpu|rf|qa[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N45
cyclonev_lcell_comb \cpu|rf|qa[3]~2 (
// Equation(s):
// \cpu|rf|qa[3]~2_combout  = ( \cpu|rf|register[13][3]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[14][3]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][3]~q ))) ) ) ) # ( !\cpu|rf|register[13][3]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[14][3]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[15][3]~q ))) ) ) ) # ( \cpu|rf|register[13][3]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[12][3]~q ) ) ) ) # ( !\cpu|rf|register[13][3]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[12][3]~q  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\cpu|rf|register[12][3]~q ),
	.datab(!\cpu|rf|register[14][3]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|register[15][3]~q ),
	.datae(!\cpu|rf|register[13][3]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~2 .extended_lut = "off";
defparam \cpu|rf|qa[3]~2 .lut_mask = 64'h50505F5F303F303F;
defparam \cpu|rf|qa[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N18
cyclonev_lcell_comb \cpu|rf|qa[3]~12 (
// Equation(s):
// \cpu|rf|qa[3]~12_combout  = ( \cpu|rf|qa[3]~2_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|qa[3]~6_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[3]~11_combout )) ) ) # ( !\cpu|rf|qa[3]~2_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & (((\cpu|rf|qa[3]~6_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [25] & (\cpu|rf|qa[3]~11_combout )) ) )

	.dataa(!\cpu|rf|qa[3]~11_combout ),
	.datab(!\cpu|rf|qa[3]~6_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~12 .extended_lut = "off";
defparam \cpu|rf|qa[3]~12 .lut_mask = 64'h3505350535F535F5;
defparam \cpu|rf|qa[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N48
cyclonev_lcell_comb \cpu|alu_a|y[3]~0 (
// Equation(s):
// \cpu|alu_a|y[3]~0_combout  = ( \cpu|rf|qa[3]~1_combout  & ( \cpu|rf|qa[28]~0_combout  & ( (!\cpu|cu|shift~0_combout  & ((!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|shift~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( 
// !\cpu|rf|qa[3]~1_combout  & ( \cpu|rf|qa[28]~0_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [9] & \cpu|cu|shift~0_combout ) ) ) ) # ( \cpu|rf|qa[3]~1_combout  & ( !\cpu|rf|qa[28]~0_combout  & ( (!\cpu|cu|shift~0_combout  & 
// (\cpu|rf|qa[3]~12_combout  & ((!\cpu|rf|Equal0~0_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\cpu|rf|qa[3]~1_combout  & ( !\cpu|rf|qa[28]~0_combout  & ( (!\cpu|cu|shift~0_combout  & 
// (\cpu|rf|qa[3]~12_combout  & ((!\cpu|rf|Equal0~0_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [9])))) ) ) )

	.dataa(!\cpu|rf|qa[3]~12_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|cu|shift~0_combout ),
	.datae(!\cpu|rf|qa[3]~1_combout ),
	.dataf(!\cpu|rf|qa[28]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[3]~0 .extended_lut = "off";
defparam \cpu|alu_a|y[3]~0 .lut_mask = 64'h503350330033F033;
defparam \cpu|alu_a|y[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
cyclonev_lcell_comb \cpu|al_unit|Mux31~0 (
// Equation(s):
// \cpu|al_unit|Mux31~0_combout  = ( !\cpu|alu_a|y[4]~6_combout  & ( !\cpu|alu_a|y[1]~2_combout  & ( (!\cpu|alu_a|y[3]~0_combout  & (\cpu|alu_b|y[0]~15_combout  & (!\cpu|alu_a|y[2]~1_combout  & !\cpu|alu_a|y[0]~5_combout ))) ) ) )

	.dataa(!\cpu|alu_a|y[3]~0_combout ),
	.datab(!\cpu|alu_b|y[0]~15_combout ),
	.datac(!\cpu|alu_a|y[2]~1_combout ),
	.datad(!\cpu|alu_a|y[0]~5_combout ),
	.datae(!\cpu|alu_a|y[4]~6_combout ),
	.dataf(!\cpu|alu_a|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux31~0 .lut_mask = 64'h2000000000000000;
defparam \cpu|al_unit|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~23 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~23_combout  = ( \cpu|alu_b|y[0]~15_combout  & ( \cpu|alu_b|y[2]~17_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # ((!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[1]~16_combout )) # (\cpu|alu_a|y[1]~2_combout  & 
// ((\cpu|alu_b|y[3]~0_combout )))) ) ) ) # ( !\cpu|alu_b|y[0]~15_combout  & ( \cpu|alu_b|y[2]~17_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (\cpu|alu_b|y[1]~16_combout  & (\cpu|alu_a|y[0]~5_combout ))) # (\cpu|alu_a|y[1]~2_combout  & 
// (((!\cpu|alu_a|y[0]~5_combout ) # (\cpu|alu_b|y[3]~0_combout )))) ) ) ) # ( \cpu|alu_b|y[0]~15_combout  & ( !\cpu|alu_b|y[2]~17_combout  & ( (!\cpu|alu_a|y[1]~2_combout  & (((!\cpu|alu_a|y[0]~5_combout )) # (\cpu|alu_b|y[1]~16_combout ))) # 
// (\cpu|alu_a|y[1]~2_combout  & (((\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[3]~0_combout )))) ) ) ) # ( !\cpu|alu_b|y[0]~15_combout  & ( !\cpu|alu_b|y[2]~17_combout  & ( (\cpu|alu_a|y[0]~5_combout  & ((!\cpu|alu_a|y[1]~2_combout  & 
// (\cpu|alu_b|y[1]~16_combout )) # (\cpu|alu_a|y[1]~2_combout  & ((\cpu|alu_b|y[3]~0_combout ))))) ) ) )

	.dataa(!\cpu|alu_b|y[1]~16_combout ),
	.datab(!\cpu|alu_a|y[1]~2_combout ),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_b|y[3]~0_combout ),
	.datae(!\cpu|alu_b|y[0]~15_combout ),
	.dataf(!\cpu|alu_b|y[2]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~23 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~23 .lut_mask = 64'h0407C4C73437F4F7;
defparam \cpu|al_unit|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N39
cyclonev_lcell_comb \cpu|al_unit|ShiftRight1~41 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~41_combout  = ( \cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[6]~2_combout  & ( (!\cpu|alu_a|y[0]~5_combout ) # (\cpu|alu_b|y[7]~14_combout ) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( \cpu|alu_b|y[6]~2_combout  & ( 
// (!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[4]~3_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[5]~1_combout ))) ) ) ) # ( \cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[6]~2_combout  & ( (\cpu|alu_a|y[0]~5_combout  & \cpu|alu_b|y[7]~14_combout 
// ) ) ) ) # ( !\cpu|alu_a|y[1]~2_combout  & ( !\cpu|alu_b|y[6]~2_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & (\cpu|alu_b|y[4]~3_combout )) # (\cpu|alu_a|y[0]~5_combout  & ((\cpu|alu_b|y[5]~1_combout ))) ) ) )

	.dataa(!\cpu|alu_a|y[0]~5_combout ),
	.datab(!\cpu|alu_b|y[4]~3_combout ),
	.datac(!\cpu|alu_b|y[7]~14_combout ),
	.datad(!\cpu|alu_b|y[5]~1_combout ),
	.datae(!\cpu|alu_a|y[1]~2_combout ),
	.dataf(!\cpu|alu_b|y[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~41 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight1~41 .lut_mask = 64'h227705052277AFAF;
defparam \cpu|al_unit|ShiftRight1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~24 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~24_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight1~50_combout  ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( \cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight1~42_combout  ) ) ) 
// # ( \cpu|alu_a|y[2]~1_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight1~41_combout  ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( !\cpu|alu_a|y[3]~0_combout  & ( \cpu|al_unit|ShiftRight0~23_combout  ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~50_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~42_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~23_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~41_combout ),
	.datae(!\cpu|alu_a|y[2]~1_combout ),
	.dataf(!\cpu|alu_a|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~24 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~24 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|al_unit|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N39
cyclonev_lcell_comb \cpu|al_unit|ShiftRight0~25 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~25_combout  = ( \cpu|al_unit|ShiftRight0~24_combout  & ( (!\cpu|alu_b|y[31]~5_combout  & (\cpu|alu_a|y[4]~6_combout  & ((!\cpu|al_unit|ShiftRight1~52_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout )))) ) ) # ( 
// !\cpu|al_unit|ShiftRight0~24_combout  & ( (!\cpu|alu_a|y[4]~6_combout ) # ((!\cpu|alu_b|y[31]~5_combout  & ((!\cpu|al_unit|ShiftRight1~52_combout ) # (!\cpu|al_unit|ShiftLeft0~2_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~52_combout ),
	.datab(!\cpu|alu_b|y[31]~5_combout ),
	.datac(!\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(!\cpu|alu_a|y[4]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~25 .extended_lut = "off";
defparam \cpu|al_unit|ShiftRight0~25 .lut_mask = 64'hFFC8FFC800C800C8;
defparam \cpu|al_unit|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \cpu|al_unit|Mux31~1 (
// Equation(s):
// \cpu|al_unit|Mux31~1_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( !\cpu|al_unit|ShiftRight0~25_combout  ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|ShiftLeft0~18_combout  & ( (\cpu|al_unit|Mux31~0_combout  
// & \cpu|al_unit|Mux12~0_combout ) ) ) ) # ( \cpu|cu|aluc[2]~3_combout  & ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & \cpu|alu_b|y[31]~18_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux31~0_combout ),
	.datab(!\cpu|al_unit|ShiftRight0~25_combout ),
	.datac(!\cpu|al_unit|Mux12~0_combout ),
	.datad(!\cpu|alu_b|y[31]~18_combout ),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux31~1 .lut_mask = 64'h000000F00505CCCC;
defparam \cpu|al_unit|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \cpu|al_unit|Mux31~2 (
// Equation(s):
// \cpu|al_unit|Mux31~2_combout  = ( !\cpu|cu|aluc[0]~1_combout  & ( (!\cpu|cu|aluc[1]~4_combout  & (!\cpu|cu|aluc[2]~3_combout  & (!\cpu|alu_b|y[0]~15_combout  $ (((!\cpu|alu_a|y[0]~5_combout )))))) # (\cpu|cu|aluc[1]~4_combout  & 
// ((((\cpu|al_unit|Add0~25_sumout ))))) ) ) # ( \cpu|cu|aluc[0]~1_combout  & ( (!\cpu|cu|aluc[1]~4_combout  & ((((\cpu|al_unit|Mux31~1_combout ))))) # (\cpu|cu|aluc[1]~4_combout  & ((!\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_b|y[0]~15_combout  & 
// ((\cpu|alu_a|y[0]~5_combout )))) # (\cpu|cu|aluc[2]~3_combout  & (((\cpu|alu_a|y[0]~5_combout )) # (\cpu|alu_b|y[0]~15_combout ))))) ) )

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|alu_b|y[0]~15_combout ),
	.datac(!\cpu|al_unit|Mux31~1_combout ),
	.datad(!\cpu|cu|aluc[1]~4_combout ),
	.datae(!\cpu|cu|aluc[0]~1_combout ),
	.dataf(!\cpu|alu_a|y[0]~5_combout ),
	.datag(!\cpu|al_unit|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~2 .extended_lut = "on";
defparam \cpu|al_unit|Mux31~2 .lut_mask = 64'h220F0F11880F0F77;
defparam \cpu|al_unit|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N36
cyclonev_lcell_comb \cpu|nextpc|Mux31~0 (
// Equation(s):
// \cpu|nextpc|Mux31~0_combout  = ( !\cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[0]~335_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[0]~335_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux31~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux31~0 .lut_mask = 64'h00F000F000000000;
defparam \cpu|nextpc|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N37
dffeas \cpu|ip|q[0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|pcsource[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[0] .is_wysiwyg = "true";
defparam \cpu|ip|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \in_port0[0]~input (
	.i(in_port0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port0[0]~input_o ));
// synopsys translate_off
defparam \in_port0[0]~input .bus_hold = "false";
defparam \in_port0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N3
cyclonev_lcell_comb \dmem|io_input_regx2|in_reg0[0]~feeder (
// Equation(s):
// \dmem|io_input_regx2|in_reg0[0]~feeder_combout  = ( \in_port0[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in_port0[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|in_reg0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg0[0]~feeder .extended_lut = "off";
defparam \dmem|io_input_regx2|in_reg0[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem|io_input_regx2|in_reg0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N5
dffeas \dmem|io_input_regx2|in_reg0[0] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\dmem|io_input_regx2|in_reg0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_regx2|in_reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg0[0] .is_wysiwyg = "true";
defparam \dmem|io_input_regx2|in_reg0[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \in_port1[0]~input (
	.i(in_port1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port1[0]~input_o ));
// synopsys translate_off
defparam \in_port1[0]~input .bus_hold = "false";
defparam \in_port1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y24_N17
dffeas \dmem|io_input_regx2|in_reg1[0] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\in_port1[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_regx2|in_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_regx2|in_reg1[0] .is_wysiwyg = "true";
defparam \dmem|io_input_regx2|in_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|Selector0~0 (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|Selector0~0_combout  = ( \dmem|io_input_regx2|in_reg0 [0] & ( \dmem|io_input_regx2|in_reg1 [0] ) ) # ( !\dmem|io_input_regx2|in_reg0 [0] & ( \dmem|io_input_regx2|in_reg1 [0] & ( \cpu|al_unit|Mux29~7_combout  ) ) ) # ( 
// \dmem|io_input_regx2|in_reg0 [0] & ( !\dmem|io_input_regx2|in_reg1 [0] & ( !\cpu|al_unit|Mux29~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|al_unit|Mux29~7_combout ),
	.datae(!\dmem|io_input_regx2|in_reg0 [0]),
	.dataf(!\dmem|io_input_regx2|in_reg1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector0~0 .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector0~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \dmem|io_input_regx2|io_imput_mux2x32|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N6
cyclonev_lcell_comb \dmem|io_input_regx2|io_imput_mux2x32|y[0] (
// Equation(s):
// \dmem|io_input_regx2|io_imput_mux2x32|y [0] = ( \dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout  & ( \dmem|io_input_regx2|io_imput_mux2x32|Selector0~0_combout  ) ) # ( !\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout  & ( 
// \dmem|io_input_regx2|io_imput_mux2x32|Selector0~0_combout  & ( \dmem|io_input_regx2|io_imput_mux2x32|y [0] ) ) ) # ( !\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout  & ( !\dmem|io_input_regx2|io_imput_mux2x32|Selector0~0_combout  & ( 
// \dmem|io_input_regx2|io_imput_mux2x32|y [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem|io_input_regx2|io_imput_mux2x32|y [0]),
	.datae(!\dmem|io_input_regx2|io_imput_mux2x32|Equal1~0_combout ),
	.dataf(!\dmem|io_input_regx2|io_imput_mux2x32|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_input_regx2|io_imput_mux2x32|y [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[0] .extended_lut = "off";
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[0] .lut_mask = 64'h00FF000000FFFFFF;
defparam \dmem|io_input_regx2|io_imput_mux2x32|y[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \cpu|link|y[0]~2 (
// Equation(s):
// \cpu|link|y[0]~2_combout  = ( \dmem|io_input_regx2|io_imput_mux2x32|y [0] & ( \dmem|dram|altsyncram_component|auto_generated|q_a [0] & ( ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux31~2_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|ip|q [0])))) # 
// (\cpu|link|y[3]~1_combout ) ) ) ) # ( !\dmem|io_input_regx2|io_imput_mux2x32|y [0] & ( \dmem|dram|altsyncram_component|auto_generated|q_a [0] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux31~2_combout )) # 
// (\cpu|link|y[3]~0_combout  & ((\cpu|ip|q [0]))))) # (\cpu|link|y[3]~1_combout  & (((\cpu|link|y[3]~0_combout )))) ) ) ) # ( \dmem|io_input_regx2|io_imput_mux2x32|y [0] & ( !\dmem|dram|altsyncram_component|auto_generated|q_a [0] & ( 
// (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux31~2_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|ip|q [0]))))) # (\cpu|link|y[3]~1_combout  & (((!\cpu|link|y[3]~0_combout )))) ) ) ) # ( 
// !\dmem|io_input_regx2|io_imput_mux2x32|y [0] & ( !\dmem|dram|altsyncram_component|auto_generated|q_a [0] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux31~2_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|ip|q [0]))))) 
// ) ) )

	.dataa(!\cpu|al_unit|Mux31~2_combout ),
	.datab(!\cpu|ip|q [0]),
	.datac(!\cpu|link|y[3]~1_combout ),
	.datad(!\cpu|link|y[3]~0_combout ),
	.datae(!\dmem|io_input_regx2|io_imput_mux2x32|y [0]),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[0]~2 .extended_lut = "off";
defparam \cpu|link|y[0]~2 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu|link|y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y27_N2
dffeas \cpu|rf|register[3][0] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N42
cyclonev_lcell_comb \cpu|rf|qa[0]~35 (
// Equation(s):
// \cpu|rf|qa[0]~35_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[4][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[5][0]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[7][0]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \cpu|rf|register[4][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # 
// (\cpu|rf|register[6][0]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[4][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[5][0]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[7][0]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\cpu|rf|register[4][0]~q  & ( (\cpu|rf|register[6][0]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\cpu|rf|register[7][0]~q ),
	.datab(!\cpu|rf|register[6][0]~q ),
	.datac(!\cpu|rf|register[5][0]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\cpu|rf|register[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~35 .extended_lut = "off";
defparam \cpu|rf|qa[0]~35 .lut_mask = 64'h00330F55FF330F55;
defparam \cpu|rf|qa[0]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N3
cyclonev_lcell_comb \cpu|rf|qa[0]~36 (
// Equation(s):
// \cpu|rf|qa[0]~36_combout  = ( \cpu|rf|qa[0]~35_combout  & ( \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][0]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][0]~q )) ) ) ) # ( !\cpu|rf|qa[0]~35_combout  & ( 
// \cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout  & ((\cpu|rf|register[2][0]~q ))) # (\cpu|rf|qa[28]~4_combout  & (\cpu|rf|register[3][0]~q )) ) ) ) # ( \cpu|rf|qa[0]~35_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( (!\cpu|rf|qa[28]~4_combout ) # 
// (\cpu|rf|register[1][0]~q ) ) ) ) # ( !\cpu|rf|qa[0]~35_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( (\cpu|rf|register[1][0]~q  & \cpu|rf|qa[28]~4_combout ) ) ) )

	.dataa(!\cpu|rf|register[3][0]~q ),
	.datab(!\cpu|rf|register[2][0]~q ),
	.datac(!\cpu|rf|register[1][0]~q ),
	.datad(!\cpu|rf|qa[28]~4_combout ),
	.datae(!\cpu|rf|qa[0]~35_combout ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~36 .extended_lut = "off";
defparam \cpu|rf|qa[0]~36 .lut_mask = 64'h000FFF0F33553355;
defparam \cpu|rf|qa[0]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N39
cyclonev_lcell_comb \cpu|rf|qa[0]~34 (
// Equation(s):
// \cpu|rf|qa[0]~34_combout  = ( \cpu|rf|register[14][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|register[15][0]~q ) ) ) ) # ( !\cpu|rf|register[14][0]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[15][0]~q ) ) ) ) # ( \cpu|rf|register[14][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][0]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][0]~q )) ) ) ) # ( !\cpu|rf|register[14][0]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][0]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][0]~q )) ) ) )

	.dataa(!\cpu|rf|register[13][0]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\cpu|rf|register[12][0]~q ),
	.datad(!\cpu|rf|register[15][0]~q ),
	.datae(!\cpu|rf|register[14][0]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~34 .extended_lut = "off";
defparam \cpu|rf|qa[0]~34 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \cpu|rf|qa[0]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N3
cyclonev_lcell_comb \cpu|rf|qa[0]~38 (
// Equation(s):
// \cpu|rf|qa[0]~38_combout  = ( \cpu|rf|register[21][0]~q  & ( \cpu|rf|register[25][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[17][0]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[29][0]~q )))) ) ) ) # ( !\cpu|rf|register[21][0]~q  & ( \cpu|rf|register[25][0]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][0]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[29][0]~q )))) ) ) ) # ( \cpu|rf|register[21][0]~q  & ( !\cpu|rf|register[25][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (\cpu|rf|register[17][0]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[29][0]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # 
// ( !\cpu|rf|register[21][0]~q  & ( !\cpu|rf|register[25][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][0]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[29][0]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [23])))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\cpu|rf|register[17][0]~q ),
	.datac(!\cpu|rf|register[29][0]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\cpu|rf|register[21][0]~q ),
	.dataf(!\cpu|rf|register[25][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~38 .extended_lut = "off";
defparam \cpu|rf|qa[0]~38 .lut_mask = 64'h220522AF770577AF;
defparam \cpu|rf|qa[0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N57
cyclonev_lcell_comb \cpu|rf|qa[0]~39 (
// Equation(s):
// \cpu|rf|qa[0]~39_combout  = ( \cpu|rf|register[22][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[30][0]~q ) ) ) ) # ( !\cpu|rf|register[22][0]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[30][0]~q ) ) ) ) # ( \cpu|rf|register[22][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][0]~q ))) ) ) ) # ( !\cpu|rf|register[22][0]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][0]~q ))) ) ) )

	.dataa(!\cpu|rf|register[18][0]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|register[26][0]~q ),
	.datad(!\cpu|rf|register[30][0]~q ),
	.datae(!\cpu|rf|register[22][0]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~39 .extended_lut = "off";
defparam \cpu|rf|qa[0]~39 .lut_mask = 64'h474747470033CCFF;
defparam \cpu|rf|qa[0]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N39
cyclonev_lcell_comb \cpu|rf|qa[0]~37 (
// Equation(s):
// \cpu|rf|qa[0]~37_combout  = ( \cpu|rf|register[20][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[24][0]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][0]~q ))) ) ) ) # ( !\cpu|rf|register[20][0]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[24][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[28][0]~q ))) ) ) ) # ( \cpu|rf|register[20][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (\cpu|rf|register[16][0]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\cpu|rf|register[20][0]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \cpu|rf|register[16][0]~q ) ) ) )

	.dataa(!\cpu|rf|register[24][0]~q ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\cpu|rf|register[16][0]~q ),
	.datad(!\cpu|rf|register[28][0]~q ),
	.datae(!\cpu|rf|register[20][0]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~37 .extended_lut = "off";
defparam \cpu|rf|qa[0]~37 .lut_mask = 64'h0C0C3F3F44774477;
defparam \cpu|rf|qa[0]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N9
cyclonev_lcell_comb \cpu|rf|qa[0]~40 (
// Equation(s):
// \cpu|rf|qa[0]~40_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[31][0]~q  & ( (\cpu|rf|register[23][0]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[31][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][0]~q ))) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[31][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & \cpu|rf|register[23][0]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|register[31][0]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][0]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[27][0]~q ))) ) ) )

	.dataa(!\cpu|rf|register[19][0]~q ),
	.datab(!\cpu|rf|register[27][0]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\cpu|rf|register[23][0]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|register[31][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~40 .extended_lut = "off";
defparam \cpu|rf|qa[0]~40 .lut_mask = 64'h535300F053530FFF;
defparam \cpu|rf|qa[0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N48
cyclonev_lcell_comb \cpu|rf|qa[0]~41 (
// Equation(s):
// \cpu|rf|qa[0]~41_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[0]~40_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[0]~39_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[0]~40_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[0]~37_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[0]~38_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|qa[0]~40_combout  & ( (\cpu|rf|qa[0]~39_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( !\cpu|rf|qa[0]~40_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[0]~37_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[0]~38_combout )) ) ) )

	.dataa(!\cpu|rf|qa[0]~38_combout ),
	.datab(!\cpu|rf|qa[0]~39_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|qa[0]~37_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\cpu|rf|qa[0]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~41 .extended_lut = "off";
defparam \cpu|rf|qa[0]~41 .lut_mask = 64'h05F5303005F53F3F;
defparam \cpu|rf|qa[0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N18
cyclonev_lcell_comb \cpu|rf|qa[0]~42 (
// Equation(s):
// \cpu|rf|qa[0]~42_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|qa[0]~41_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[0]~36_combout )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[0]~34_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|qa[0]~41_combout  & ( 
// ((\cpu|rf|qa[0]~36_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|qa[0]~41_combout  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[0]~36_combout )) # (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[0]~34_combout ))))) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( !\cpu|rf|qa[0]~41_combout  & ( (\cpu|rf|qa[0]~36_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & !\imem|irom|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(!\cpu|rf|qa[0]~36_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\cpu|rf|qa[0]~34_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\cpu|rf|qa[0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~42 .extended_lut = "off";
defparam \cpu|rf|qa[0]~42 .lut_mask = 64'h4400470044FF47FF;
defparam \cpu|rf|qa[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N12
cyclonev_lcell_comb \cpu|alu_a|y[0]~5 (
// Equation(s):
// \cpu|alu_a|y[0]~5_combout  = ( \cpu|rf|qa[0]~33_combout  & ( (\cpu|alu_a|y[1]~3_combout ) # (\cpu|alu_a|y[0]~4_combout ) ) ) # ( !\cpu|rf|qa[0]~33_combout  & ( ((\cpu|rf|qa[0]~42_combout  & \cpu|alu_a|y[1]~3_combout )) # (\cpu|alu_a|y[0]~4_combout ) ) )

	.dataa(!\cpu|alu_a|y[0]~4_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[0]~42_combout ),
	.datad(!\cpu|alu_a|y[1]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[0]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_a|y[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_a|y[0]~5 .extended_lut = "off";
defparam \cpu|alu_a|y[0]~5 .lut_mask = 64'h555F555F55FF55FF;
defparam \cpu|alu_a|y[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N21
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~29 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~29_combout  = ( \cpu|alu_b|y[0]~15_combout  & ( (!\cpu|alu_a|y[0]~5_combout  & !\cpu|alu_a|y[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|alu_a|y[0]~5_combout ),
	.datad(!\cpu|alu_a|y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~29 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~29 .lut_mask = 64'h00000000F000F000;
defparam \cpu|al_unit|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N0
cyclonev_lcell_comb \cpu|al_unit|ShiftLeft0~30 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~30_combout  = ( \cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftLeft0~28_combout  & ( (\cpu|al_unit|ShiftLeft0~29_combout  & !\cpu|alu_a|y[3]~0_combout ) ) ) ) # ( !\cpu|alu_a|y[2]~1_combout  & ( \cpu|al_unit|ShiftLeft0~28_combout 
//  & ( !\cpu|alu_a|y[3]~0_combout  ) ) ) # ( \cpu|alu_a|y[2]~1_combout  & ( !\cpu|al_unit|ShiftLeft0~28_combout  & ( (\cpu|al_unit|ShiftLeft0~29_combout  & !\cpu|alu_a|y[3]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|al_unit|ShiftLeft0~29_combout ),
	.datad(!\cpu|alu_a|y[3]~0_combout ),
	.datae(!\cpu|alu_a|y[2]~1_combout ),
	.dataf(!\cpu|al_unit|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~30 .extended_lut = "off";
defparam \cpu|al_unit|ShiftLeft0~30 .lut_mask = 64'h00000F00FF000F00;
defparam \cpu|al_unit|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N6
cyclonev_lcell_comb \cpu|al_unit|s~4 (
// Equation(s):
// \cpu|al_unit|s~4_combout  = ( \cpu|alu_b|y[4]~3_combout  & ( !\cpu|alu_a|y[4]~6_combout  ) ) # ( !\cpu|alu_b|y[4]~3_combout  & ( \cpu|alu_a|y[4]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_a|y[4]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~4 .extended_lut = "off";
defparam \cpu|al_unit|s~4 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cpu|al_unit|s~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N36
cyclonev_lcell_comb \cpu|al_unit|Mux27~0 (
// Equation(s):
// \cpu|al_unit|Mux27~0_combout  = ( \cpu|al_unit|ShiftRight1~49_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & (((\cpu|al_unit|ShiftLeft0~18_combout )) # (\cpu|alu_b|y[31]~18_combout ))) # (\cpu|al_unit|Mux12~0_combout  & 
// (((\cpu|al_unit|ShiftRight0~37_combout  & \cpu|al_unit|ShiftLeft0~18_combout )))) ) ) # ( !\cpu|al_unit|ShiftRight1~49_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & (\cpu|alu_b|y[31]~18_combout  & ((!\cpu|al_unit|ShiftLeft0~18_combout )))) # 
// (\cpu|al_unit|Mux12~0_combout  & (((\cpu|al_unit|ShiftRight0~37_combout  & \cpu|al_unit|ShiftLeft0~18_combout )))) ) )

	.dataa(!\cpu|alu_b|y[31]~18_combout ),
	.datab(!\cpu|al_unit|Mux12~0_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~37_combout ),
	.datad(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux27~0 .lut_mask = 64'h4403440344CF44CF;
defparam \cpu|al_unit|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N42
cyclonev_lcell_comb \cpu|al_unit|Mux27~1 (
// Equation(s):
// \cpu|al_unit|Mux27~1_combout  = ( \cpu|al_unit|ShiftRight0~22_combout  & ( \cpu|al_unit|Mux27~0_combout  & ( (!\cpu|al_unit|Mux24~5_combout  & (((!\cpu|al_unit|Mux24~4_combout )))) # (\cpu|al_unit|Mux24~5_combout  & ((!\cpu|al_unit|Mux24~4_combout  & 
// ((\cpu|al_unit|ShiftRight1~41_combout ))) # (\cpu|al_unit|Mux24~4_combout  & (\cpu|al_unit|ShiftRight1~42_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight0~22_combout  & ( \cpu|al_unit|Mux27~0_combout  & ( (!\cpu|al_unit|Mux24~5_combout ) # 
// ((!\cpu|al_unit|Mux24~4_combout  & ((\cpu|al_unit|ShiftRight1~41_combout ))) # (\cpu|al_unit|Mux24~4_combout  & (\cpu|al_unit|ShiftRight1~42_combout ))) ) ) ) # ( \cpu|al_unit|ShiftRight0~22_combout  & ( !\cpu|al_unit|Mux27~0_combout  & ( 
// (\cpu|al_unit|Mux24~5_combout  & ((!\cpu|al_unit|Mux24~4_combout  & ((\cpu|al_unit|ShiftRight1~41_combout ))) # (\cpu|al_unit|Mux24~4_combout  & (\cpu|al_unit|ShiftRight1~42_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight0~22_combout  & ( 
// !\cpu|al_unit|Mux27~0_combout  & ( (!\cpu|al_unit|Mux24~5_combout  & (((\cpu|al_unit|Mux24~4_combout )))) # (\cpu|al_unit|Mux24~5_combout  & ((!\cpu|al_unit|Mux24~4_combout  & ((\cpu|al_unit|ShiftRight1~41_combout ))) # (\cpu|al_unit|Mux24~4_combout  & 
// (\cpu|al_unit|ShiftRight1~42_combout )))) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~42_combout ),
	.datab(!\cpu|al_unit|Mux24~5_combout ),
	.datac(!\cpu|al_unit|Mux24~4_combout ),
	.datad(!\cpu|al_unit|ShiftRight1~41_combout ),
	.datae(!\cpu|al_unit|ShiftRight0~22_combout ),
	.dataf(!\cpu|al_unit|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux27~1 .lut_mask = 64'h0D3D0131CDFDC1F1;
defparam \cpu|al_unit|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N36
cyclonev_lcell_comb \cpu|al_unit|Mux27~2 (
// Equation(s):
// \cpu|al_unit|Mux27~2_combout  = ( \cpu|al_unit|Mux24~3_combout  & ( \cpu|al_unit|Mux27~1_combout  & ( (!\cpu|cu|aluc[0]~1_combout  $ (\cpu|cu|aluc[2]~3_combout )) # (\cpu|al_unit|ShiftLeft0~30_combout ) ) ) ) # ( !\cpu|al_unit|Mux24~3_combout  & ( 
// \cpu|al_unit|Mux27~1_combout  & ( (\cpu|al_unit|s~4_combout  & (!\cpu|cu|aluc[0]~1_combout  $ (\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( \cpu|al_unit|Mux24~3_combout  & ( !\cpu|al_unit|Mux27~1_combout  & ( (\cpu|al_unit|ShiftLeft0~30_combout  & 
// (!\cpu|cu|aluc[0]~1_combout  $ (!\cpu|cu|aluc[2]~3_combout ))) ) ) ) # ( !\cpu|al_unit|Mux24~3_combout  & ( !\cpu|al_unit|Mux27~1_combout  & ( (\cpu|al_unit|s~4_combout  & (!\cpu|cu|aluc[0]~1_combout  $ (\cpu|cu|aluc[2]~3_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~30_combout ),
	.datab(!\cpu|al_unit|s~4_combout ),
	.datac(!\cpu|cu|aluc[0]~1_combout ),
	.datad(!\cpu|cu|aluc[2]~3_combout ),
	.datae(!\cpu|al_unit|Mux24~3_combout ),
	.dataf(!\cpu|al_unit|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux27~2 .lut_mask = 64'h300305503003F55F;
defparam \cpu|al_unit|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N9
cyclonev_lcell_comb \cpu|rf|qa[4]~331 (
// Equation(s):
// \cpu|rf|qa[4]~331_combout  = ( \cpu|rf|qa[4]~43_combout  & ( (\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[4]~52_combout ) ) ) # ( !\cpu|rf|qa[4]~43_combout  & ( (\cpu|rf|qa[4]~52_combout  & !\cpu|rf|qa[28]~0_combout ) ) )

	.dataa(!\cpu|rf|qa[4]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[4]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~331 .extended_lut = "off";
defparam \cpu|rf|qa[4]~331 .lut_mask = 64'h5500550055FF55FF;
defparam \cpu|rf|qa[4]~331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N45
cyclonev_lcell_comb \cpu|al_unit|Add0~21 (
// Equation(s):
// \cpu|al_unit|Add0~21_sumout  = SUM(( \cpu|al_unit|Add0~134_combout  ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & ((\cpu|rf|qa[4]~331_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a 
// [10])))) ) + ( \cpu|al_unit|Add0~2  ))
// \cpu|al_unit|Add0~22  = CARRY(( \cpu|al_unit|Add0~134_combout  ) + ( (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~0_combout  & ((\cpu|rf|qa[4]~331_combout )))) # (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [10])))) ) 
// + ( \cpu|al_unit|Add0~2  ))

	.dataa(!\cpu|cu|shift~0_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\cpu|al_unit|Add0~134_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[4]~331_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~21_sumout ),
	.cout(\cpu|al_unit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~21 .extended_lut = "off";
defparam \cpu|al_unit|Add0~21 .lut_mask = 64'h0000FA72000000FF;
defparam \cpu|al_unit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N24
cyclonev_lcell_comb \cpu|al_unit|Mux27~3 (
// Equation(s):
// \cpu|al_unit|Mux27~3_combout  = ( \cpu|alu_a|y[4]~6_combout  & ( \cpu|alu_b|y[4]~3_combout  & ( ((!\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Mux27~2_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Add0~21_sumout )))) # 
// (\cpu|al_unit|Mux24~1_combout ) ) ) ) # ( !\cpu|alu_a|y[4]~6_combout  & ( \cpu|alu_b|y[4]~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Mux27~2_combout )) # (\cpu|al_unit|Mux24~2_combout  & 
// ((\cpu|al_unit|Add0~21_sumout ))))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( \cpu|alu_a|y[4]~6_combout  & ( !\cpu|alu_b|y[4]~3_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & 
// (\cpu|al_unit|Mux27~2_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Add0~21_sumout ))))) # (\cpu|al_unit|Mux24~1_combout  & (((\cpu|al_unit|Mux24~2_combout )))) ) ) ) # ( !\cpu|alu_a|y[4]~6_combout  & ( !\cpu|alu_b|y[4]~3_combout  & ( 
// (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Mux27~2_combout )) # (\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Add0~21_sumout ))))) ) ) )

	.dataa(!\cpu|al_unit|Mux27~2_combout ),
	.datab(!\cpu|al_unit|Mux24~1_combout ),
	.datac(!\cpu|al_unit|Add0~21_sumout ),
	.datad(!\cpu|al_unit|Mux24~2_combout ),
	.datae(!\cpu|alu_a|y[4]~6_combout ),
	.dataf(!\cpu|alu_b|y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux27~3 .lut_mask = 64'h440C443F443F773F;
defparam \cpu|al_unit|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N18
cyclonev_lcell_comb \cpu|link|y[4]~8 (
// Equation(s):
// \cpu|link|y[4]~8_combout  = ( \dmem|dram|altsyncram_component|auto_generated|q_a [4] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & ((\cpu|al_unit|Mux27~3_combout ))) # (\cpu|link|y[3]~0_combout  & (\cpu|Add0~17_sumout )))) # 
// (\cpu|link|y[3]~1_combout  & (\cpu|link|y[3]~0_combout )) ) ) # ( !\dmem|dram|altsyncram_component|auto_generated|q_a [4] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & ((\cpu|al_unit|Mux27~3_combout ))) # (\cpu|link|y[3]~0_combout  & 
// (\cpu|Add0~17_sumout )))) ) )

	.dataa(!\cpu|link|y[3]~1_combout ),
	.datab(!\cpu|link|y[3]~0_combout ),
	.datac(!\cpu|Add0~17_sumout ),
	.datad(!\cpu|al_unit|Mux27~3_combout ),
	.datae(gnd),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[4]~8 .extended_lut = "off";
defparam \cpu|link|y[4]~8 .lut_mask = 64'h028A028A139B139B;
defparam \cpu|link|y[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y29_N59
dffeas \cpu|rf|register[8][4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N45
cyclonev_lcell_comb \cpu|rf|qb[4]~364 (
// Equation(s):
// \cpu|rf|qb[4]~364_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[11][4]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[10][4]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[9][4]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[8][4]~q  ) ) )

	.dataa(!\cpu|rf|register[8][4]~q ),
	.datab(!\cpu|rf|register[10][4]~q ),
	.datac(!\cpu|rf|register[11][4]~q ),
	.datad(!\cpu|rf|register[9][4]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~364 .extended_lut = "off";
defparam \cpu|rf|qb[4]~364 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|rf|qb[4]~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N18
cyclonev_lcell_comb \cpu|rf|qb[4]~44 (
// Equation(s):
// \cpu|rf|qb[4]~44_combout  = ( \cpu|rf|qb[4]~364_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & !\imem|irom|altsyncram_component|auto_generated|q_a [20])) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[4]~364_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~44 .extended_lut = "off";
defparam \cpu|rf|qb[4]~44 .lut_mask = 64'h0000000050005000;
defparam \cpu|rf|qb[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N18
cyclonev_lcell_comb \cpu|al_unit|Add0~134 (
// Equation(s):
// \cpu|al_unit|Add0~134_combout  = ( \cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [4] $ (!\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( \cpu|cu|aluimm~combout  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [4] $ (!\cpu|cu|aluc[2]~3_combout ) ) ) ) # ( \cpu|rf|Equal1~0_combout  & ( !\cpu|cu|aluimm~combout  & ( \cpu|cu|aluc[2]~3_combout  ) ) ) # ( !\cpu|rf|Equal1~0_combout  & ( !\cpu|cu|aluimm~combout  & ( 
// !\cpu|cu|aluc[2]~3_combout  $ (((!\cpu|rf|qb[4]~44_combout  & !\cpu|rf|qb[4]~53_combout ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\cpu|rf|qb[4]~44_combout ),
	.datac(!\cpu|rf|qb[4]~53_combout ),
	.datad(!\cpu|cu|aluc[2]~3_combout ),
	.datae(!\cpu|rf|Equal1~0_combout ),
	.dataf(!\cpu|cu|aluimm~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Add0~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~134 .extended_lut = "off";
defparam \cpu|al_unit|Add0~134 .lut_mask = 64'h3FC000FF55AA55AA;
defparam \cpu|al_unit|Add0~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N51
cyclonev_lcell_comb \cpu|al_unit|Add0~9 (
// Equation(s):
// \cpu|al_unit|Add0~9_sumout  = SUM(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[6]~2_combout ) ) + ( (!\cpu|rf|Equal0~0_combout  & (!\cpu|cu|shift~0_combout  & \cpu|rf|qa[6]~329_combout )) ) + ( \cpu|al_unit|Add0~18  ))
// \cpu|al_unit|Add0~10  = CARRY(( !\cpu|cu|aluc[2]~3_combout  $ (!\cpu|alu_b|y[6]~2_combout ) ) + ( (!\cpu|rf|Equal0~0_combout  & (!\cpu|cu|shift~0_combout  & \cpu|rf|qa[6]~329_combout )) ) + ( \cpu|al_unit|Add0~18  ))

	.dataa(!\cpu|cu|aluc[2]~3_combout ),
	.datab(!\cpu|rf|Equal0~0_combout ),
	.datac(!\cpu|cu|shift~0_combout ),
	.datad(!\cpu|alu_b|y[6]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[6]~329_combout ),
	.datag(gnd),
	.cin(\cpu|al_unit|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|al_unit|Add0~9_sumout ),
	.cout(\cpu|al_unit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~9 .extended_lut = "off";
defparam \cpu|al_unit|Add0~9 .lut_mask = 64'h0000FF3F000055AA;
defparam \cpu|al_unit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N33
cyclonev_lcell_comb \cpu|al_unit|Mux25~0 (
// Equation(s):
// \cpu|al_unit|Mux25~0_combout  = ( \cpu|al_unit|ShiftRight1~30_combout  & ( (!\cpu|al_unit|ShiftLeft0~18_combout  & (((\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout )))) # (\cpu|al_unit|ShiftLeft0~18_combout  & 
// (((!\cpu|al_unit|Mux12~0_combout )) # (\cpu|al_unit|ShiftRight0~9_combout ))) ) ) # ( !\cpu|al_unit|ShiftRight1~30_combout  & ( (!\cpu|al_unit|ShiftLeft0~18_combout  & (((\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout )))) # 
// (\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|al_unit|ShiftRight0~9_combout  & ((\cpu|al_unit|Mux12~0_combout )))) ) )

	.dataa(!\cpu|al_unit|ShiftRight0~9_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(!\cpu|alu_b|y[31]~18_combout ),
	.datad(!\cpu|al_unit|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|al_unit|ShiftRight1~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~0 .extended_lut = "off";
defparam \cpu|al_unit|Mux25~0 .lut_mask = 64'h0C110C113F113F11;
defparam \cpu|al_unit|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \cpu|al_unit|Mux25~1 (
// Equation(s):
// \cpu|al_unit|Mux25~1_combout  = ( \cpu|al_unit|ShiftRight1~21_combout  & ( \cpu|al_unit|ShiftRight0~10_combout  & ( (!\cpu|al_unit|Mux24~4_combout  & (((\cpu|al_unit|Mux24~5_combout ) # (\cpu|al_unit|Mux25~0_combout )))) # (\cpu|al_unit|Mux24~4_combout  & 
// (\cpu|al_unit|ShiftRight1~20_combout  & ((\cpu|al_unit|Mux24~5_combout )))) ) ) ) # ( !\cpu|al_unit|ShiftRight1~21_combout  & ( \cpu|al_unit|ShiftRight0~10_combout  & ( (!\cpu|al_unit|Mux24~4_combout  & (((\cpu|al_unit|Mux25~0_combout  & 
// !\cpu|al_unit|Mux24~5_combout )))) # (\cpu|al_unit|Mux24~4_combout  & (\cpu|al_unit|ShiftRight1~20_combout  & ((\cpu|al_unit|Mux24~5_combout )))) ) ) ) # ( \cpu|al_unit|ShiftRight1~21_combout  & ( !\cpu|al_unit|ShiftRight0~10_combout  & ( 
// (!\cpu|al_unit|Mux24~4_combout  & (((\cpu|al_unit|Mux24~5_combout ) # (\cpu|al_unit|Mux25~0_combout )))) # (\cpu|al_unit|Mux24~4_combout  & (((!\cpu|al_unit|Mux24~5_combout )) # (\cpu|al_unit|ShiftRight1~20_combout ))) ) ) ) # ( 
// !\cpu|al_unit|ShiftRight1~21_combout  & ( !\cpu|al_unit|ShiftRight0~10_combout  & ( (!\cpu|al_unit|Mux24~4_combout  & (((\cpu|al_unit|Mux25~0_combout  & !\cpu|al_unit|Mux24~5_combout )))) # (\cpu|al_unit|Mux24~4_combout  & (((!\cpu|al_unit|Mux24~5_combout 
// )) # (\cpu|al_unit|ShiftRight1~20_combout ))) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~20_combout ),
	.datab(!\cpu|al_unit|Mux24~4_combout ),
	.datac(!\cpu|al_unit|Mux25~0_combout ),
	.datad(!\cpu|al_unit|Mux24~5_combout ),
	.datae(!\cpu|al_unit|ShiftRight1~21_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~1 .extended_lut = "off";
defparam \cpu|al_unit|Mux25~1 .lut_mask = 64'h3F113FDD0C110CDD;
defparam \cpu|al_unit|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N30
cyclonev_lcell_comb \cpu|al_unit|s~1 (
// Equation(s):
// \cpu|al_unit|s~1_combout  = ( \cpu|alu_b|y[6]~2_combout  & ( !\cpu|alu_a|y[6]~11_combout  ) ) # ( !\cpu|alu_b|y[6]~2_combout  & ( \cpu|alu_a|y[6]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_a|y[6]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_b|y[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~1 .extended_lut = "off";
defparam \cpu|al_unit|s~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cpu|al_unit|s~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N42
cyclonev_lcell_comb \cpu|al_unit|Mux25~2 (
// Equation(s):
// \cpu|al_unit|Mux25~2_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|Mux24~3_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & ((\cpu|al_unit|ShiftLeft0~22_combout ))) # (\cpu|cu|aluc[0]~1_combout  & (\cpu|al_unit|Mux25~1_combout )) ) ) ) # ( 
// !\cpu|cu|aluc[2]~3_combout  & ( \cpu|al_unit|Mux24~3_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & (\cpu|al_unit|Mux25~1_combout )) # (\cpu|cu|aluc[0]~1_combout  & ((\cpu|al_unit|ShiftLeft0~22_combout ))) ) ) ) # ( \cpu|cu|aluc[2]~3_combout  & ( 
// !\cpu|al_unit|Mux24~3_combout  & ( (\cpu|cu|aluc[0]~1_combout  & \cpu|al_unit|s~1_combout ) ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( !\cpu|al_unit|Mux24~3_combout  & ( (!\cpu|cu|aluc[0]~1_combout  & \cpu|al_unit|s~1_combout ) ) ) )

	.dataa(!\cpu|al_unit|Mux25~1_combout ),
	.datab(!\cpu|al_unit|ShiftLeft0~22_combout ),
	.datac(!\cpu|cu|aluc[0]~1_combout ),
	.datad(!\cpu|al_unit|s~1_combout ),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|al_unit|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~2 .extended_lut = "off";
defparam \cpu|al_unit|Mux25~2 .lut_mask = 64'h00F0000F53533535;
defparam \cpu|al_unit|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \cpu|al_unit|Mux25~3 (
// Equation(s):
// \cpu|al_unit|Mux25~3_combout  = ( \cpu|alu_a|y[6]~11_combout  & ( \cpu|alu_b|y[6]~2_combout  & ( ((!\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|Mux25~2_combout ))) # (\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Add0~9_sumout ))) # 
// (\cpu|al_unit|Mux24~1_combout ) ) ) ) # ( !\cpu|alu_a|y[6]~11_combout  & ( \cpu|alu_b|y[6]~2_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (((!\cpu|al_unit|Mux24~1_combout  & \cpu|al_unit|Mux25~2_combout )))) # (\cpu|al_unit|Mux24~2_combout  & 
// (((\cpu|al_unit|Mux24~1_combout )) # (\cpu|al_unit|Add0~9_sumout ))) ) ) ) # ( \cpu|alu_a|y[6]~11_combout  & ( !\cpu|alu_b|y[6]~2_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (((!\cpu|al_unit|Mux24~1_combout  & \cpu|al_unit|Mux25~2_combout )))) # 
// (\cpu|al_unit|Mux24~2_combout  & (((\cpu|al_unit|Mux24~1_combout )) # (\cpu|al_unit|Add0~9_sumout ))) ) ) ) # ( !\cpu|alu_a|y[6]~11_combout  & ( !\cpu|alu_b|y[6]~2_combout  & ( (!\cpu|al_unit|Mux24~1_combout  & ((!\cpu|al_unit|Mux24~2_combout  & 
// ((\cpu|al_unit|Mux25~2_combout ))) # (\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|Add0~9_sumout )))) ) ) )

	.dataa(!\cpu|al_unit|Add0~9_sumout ),
	.datab(!\cpu|al_unit|Mux24~2_combout ),
	.datac(!\cpu|al_unit|Mux24~1_combout ),
	.datad(!\cpu|al_unit|Mux25~2_combout ),
	.datae(!\cpu|alu_a|y[6]~11_combout ),
	.dataf(!\cpu|alu_b|y[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~3 .extended_lut = "off";
defparam \cpu|al_unit|Mux25~3 .lut_mask = 64'h10D013D313D31FDF;
defparam \cpu|al_unit|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \cpu|link|y[6]~7 (
// Equation(s):
// \cpu|link|y[6]~7_combout  = ( \dmem|dram|altsyncram_component|auto_generated|q_a [6] & ( (!\cpu|link|y[3]~0_combout  & (!\cpu|link|y[3]~1_combout  & (\cpu|al_unit|Mux25~3_combout ))) # (\cpu|link|y[3]~0_combout  & (((\cpu|Add0~13_sumout )) # 
// (\cpu|link|y[3]~1_combout ))) ) ) # ( !\dmem|dram|altsyncram_component|auto_generated|q_a [6] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux25~3_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|Add0~13_sumout ))))) ) )

	.dataa(!\cpu|link|y[3]~0_combout ),
	.datab(!\cpu|link|y[3]~1_combout ),
	.datac(!\cpu|al_unit|Mux25~3_combout ),
	.datad(!\cpu|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[6]~7 .extended_lut = "off";
defparam \cpu|link|y[6]~7 .lut_mask = 64'h084C084C195D195D;
defparam \cpu|link|y[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N55
dffeas \cpu|rf|register[12][6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N45
cyclonev_lcell_comb \cpu|rf|qb[6]~35 (
// Equation(s):
// \cpu|rf|qb[6]~35_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[15][6]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[14][6]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[13][6]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [17] & ( \cpu|rf|register[12][6]~q  ) ) )

	.dataa(!\cpu|rf|register[12][6]~q ),
	.datab(!\cpu|rf|register[14][6]~q ),
	.datac(!\cpu|rf|register[13][6]~q ),
	.datad(!\cpu|rf|register[15][6]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~35 .extended_lut = "off";
defparam \cpu|rf|qb[6]~35 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|rf|qb[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y27_N45
cyclonev_lcell_comb \cpu|rf|qb[6]~36 (
// Equation(s):
// \cpu|rf|qb[6]~36_combout  = ( \cpu|rf|register[5][6]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[7][6]~q ) ) ) ) # ( !\cpu|rf|register[5][6]~q  & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[7][6]~q ) ) ) ) # ( \cpu|rf|register[5][6]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][6]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][6]~q ))) ) ) ) # ( !\cpu|rf|register[5][6]~q  & ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][6]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][6]~q ))) ) ) )

	.dataa(!\cpu|rf|register[4][6]~q ),
	.datab(!\cpu|rf|register[6][6]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\cpu|rf|register[7][6]~q ),
	.datae(!\cpu|rf|register[5][6]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~36 .extended_lut = "off";
defparam \cpu|rf|qb[6]~36 .lut_mask = 64'h53535353000FF0FF;
defparam \cpu|rf|qb[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N15
cyclonev_lcell_comb \cpu|rf|qb[6]~37 (
// Equation(s):
// \cpu|rf|qb[6]~37_combout  = ( \cpu|rf|qb[0]~4_combout  & ( \cpu|rf|register[1][6]~q  & ( (!\cpu|rf|qb[0]~5_combout ) # (\cpu|rf|register[3][6]~q ) ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( \cpu|rf|register[1][6]~q  & ( (!\cpu|rf|qb[0]~5_combout  & 
// (\cpu|rf|qb[6]~36_combout )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[2][6]~q ))) ) ) ) # ( \cpu|rf|qb[0]~4_combout  & ( !\cpu|rf|register[1][6]~q  & ( (\cpu|rf|qb[0]~5_combout  & \cpu|rf|register[3][6]~q ) ) ) ) # ( !\cpu|rf|qb[0]~4_combout  & ( 
// !\cpu|rf|register[1][6]~q  & ( (!\cpu|rf|qb[0]~5_combout  & (\cpu|rf|qb[6]~36_combout )) # (\cpu|rf|qb[0]~5_combout  & ((\cpu|rf|register[2][6]~q ))) ) ) )

	.dataa(!\cpu|rf|qb[6]~36_combout ),
	.datab(!\cpu|rf|register[2][6]~q ),
	.datac(!\cpu|rf|qb[0]~5_combout ),
	.datad(!\cpu|rf|register[3][6]~q ),
	.datae(!\cpu|rf|qb[0]~4_combout ),
	.dataf(!\cpu|rf|register[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~37 .extended_lut = "off";
defparam \cpu|rf|qb[6]~37 .lut_mask = 64'h5353000F5353F0FF;
defparam \cpu|rf|qb[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N3
cyclonev_lcell_comb \cpu|rf|qb[6]~40 (
// Equation(s):
// \cpu|rf|qb[6]~40_combout  = ( \cpu|rf|register[18][6]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[26][6]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[30][6]~q ))) ) ) ) # ( !\cpu|rf|register[18][6]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[26][6]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[30][6]~q ))) ) ) ) # ( \cpu|rf|register[18][6]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18]) # (\cpu|rf|register[22][6]~q ) ) ) ) # ( !\cpu|rf|register[18][6]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// \cpu|rf|register[22][6]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\cpu|rf|register[26][6]~q ),
	.datac(!\cpu|rf|register[22][6]~q ),
	.datad(!\cpu|rf|register[30][6]~q ),
	.datae(!\cpu|rf|register[18][6]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~40 .extended_lut = "off";
defparam \cpu|rf|qb[6]~40 .lut_mask = 64'h0505AFAF22772277;
defparam \cpu|rf|qb[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N39
cyclonev_lcell_comb \cpu|rf|qb[6]~38 (
// Equation(s):
// \cpu|rf|qb[6]~38_combout  = ( \cpu|rf|register[24][6]~q  & ( \cpu|rf|register[20][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[16][6]~q )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[28][6]~q ))) ) ) ) # ( !\cpu|rf|register[24][6]~q  & ( \cpu|rf|register[20][6]~q  & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[16][6]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (\cpu|rf|register[28][6]~q ))) ) ) ) # ( \cpu|rf|register[24][6]~q  & ( !\cpu|rf|register[20][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[16][6]~q )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][6]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # 
// ( !\cpu|rf|register[24][6]~q  & ( !\cpu|rf|register[20][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[16][6]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[28][6]~q  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\cpu|rf|register[28][6]~q ),
	.datab(!\cpu|rf|register[16][6]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\cpu|rf|register[24][6]~q ),
	.dataf(!\cpu|rf|register[20][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~38 .extended_lut = "off";
defparam \cpu|rf|qb[6]~38 .lut_mask = 64'h300530F53F053FF5;
defparam \cpu|rf|qb[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N9
cyclonev_lcell_comb \cpu|rf|qb[6]~41 (
// Equation(s):
// \cpu|rf|qb[6]~41_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[31][6]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[23][6]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[27][6]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [19] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[19][6]~q  ) ) )

	.dataa(!\cpu|rf|register[19][6]~q ),
	.datab(!\cpu|rf|register[31][6]~q ),
	.datac(!\cpu|rf|register[23][6]~q ),
	.datad(!\cpu|rf|register[27][6]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~41 .extended_lut = "off";
defparam \cpu|rf|qb[6]~41 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|rf|qb[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y27_N51
cyclonev_lcell_comb \cpu|rf|qb[6]~39 (
// Equation(s):
// \cpu|rf|qb[6]~39_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[21][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[29][6]~q ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( \cpu|rf|register[21][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[17][6]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[25][6]~q )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[21][6]~q  & ( (\cpu|rf|register[29][6]~q  & \imem|irom|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [18] & ( !\cpu|rf|register[21][6]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[17][6]~q ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[25][6]~q )) ) ) )

	.dataa(!\cpu|rf|register[25][6]~q ),
	.datab(!\cpu|rf|register[17][6]~q ),
	.datac(!\cpu|rf|register[29][6]~q ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\cpu|rf|register[21][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~39 .extended_lut = "off";
defparam \cpu|rf|qb[6]~39 .lut_mask = 64'h3355000F3355FF0F;
defparam \cpu|rf|qb[6]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N30
cyclonev_lcell_comb \cpu|rf|qb[6]~42 (
// Equation(s):
// \cpu|rf|qb[6]~42_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[6]~39_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[6]~41_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( \cpu|rf|qb[6]~39_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[6]~38_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[6]~40_combout )) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[6]~39_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|qb[6]~41_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( !\cpu|rf|qb[6]~39_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[6]~38_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[6]~40_combout )) ) ) )

	.dataa(!\cpu|rf|qb[6]~40_combout ),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\cpu|rf|qb[6]~38_combout ),
	.datad(!\cpu|rf|qb[6]~41_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\cpu|rf|qb[6]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~42 .extended_lut = "off";
defparam \cpu|rf|qb[6]~42 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \cpu|rf|qb[6]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N54
cyclonev_lcell_comb \cpu|rf|qb[6]~43 (
// Equation(s):
// \cpu|rf|qb[6]~43_combout  = ( \cpu|rf|qb[6]~42_combout  & ( ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[6]~37_combout ))) # (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[6]~35_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\cpu|rf|qb[6]~42_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[6]~37_combout ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[6]~35_combout )))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\cpu|rf|qb[6]~35_combout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\cpu|rf|qb[6]~37_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[6]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[6]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~43 .extended_lut = "off";
defparam \cpu|rf|qb[6]~43 .lut_mask = 64'h02A202A257F757F7;
defparam \cpu|rf|qb[6]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N24
cyclonev_lcell_comb \cpu|alu_b|y[6]~2 (
// Equation(s):
// \cpu|alu_b|y[6]~2_combout  = ( \cpu|cu|aluimm~combout  & ( \cpu|rf|qb[6]~34_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [6] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( \cpu|rf|qb[6]~34_combout  & ( (!\cpu|rf|Equal1~0_combout  & 
// ((!\cpu|rf|qb[0]~0_combout ) # (\cpu|rf|qb[6]~43_combout ))) ) ) ) # ( \cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[6]~34_combout  & ( \imem|irom|altsyncram_component|auto_generated|q_a [6] ) ) ) # ( !\cpu|cu|aluimm~combout  & ( !\cpu|rf|qb[6]~34_combout  & ( 
// (!\cpu|rf|Equal1~0_combout  & (\cpu|rf|qb[0]~0_combout  & \cpu|rf|qb[6]~43_combout )) ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(!\cpu|rf|qb[0]~0_combout ),
	.datac(!\cpu|rf|qb[6]~43_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\cpu|cu|aluimm~combout ),
	.dataf(!\cpu|rf|qb[6]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|alu_b|y[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|alu_b|y[6]~2 .extended_lut = "off";
defparam \cpu|alu_b|y[6]~2 .lut_mask = 64'h020200FF8A8A00FF;
defparam \cpu|alu_b|y[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \cpu|al_unit|Mux24~6 (
// Equation(s):
// \cpu|al_unit|Mux24~6_combout  = ( \cpu|al_unit|ShiftLeft0~18_combout  & ( \cpu|al_unit|ShiftRight0~14_combout  & ( (!\cpu|al_unit|ShiftRight1~31_combout  & !\cpu|al_unit|Mux12~0_combout ) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( 
// \cpu|al_unit|ShiftRight0~14_combout  & ( (\cpu|alu_b|y[31]~18_combout  & !\cpu|al_unit|Mux12~0_combout ) ) ) ) # ( \cpu|al_unit|ShiftLeft0~18_combout  & ( !\cpu|al_unit|ShiftRight0~14_combout  & ( (!\cpu|al_unit|Mux12~0_combout  & 
// (!\cpu|al_unit|ShiftRight1~31_combout )) # (\cpu|al_unit|Mux12~0_combout  & ((!\cpu|al_unit|ShiftRight0~11_combout ))) ) ) ) # ( !\cpu|al_unit|ShiftLeft0~18_combout  & ( !\cpu|al_unit|ShiftRight0~14_combout  & ( (\cpu|alu_b|y[31]~18_combout  & 
// !\cpu|al_unit|Mux12~0_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~31_combout ),
	.datab(!\cpu|alu_b|y[31]~18_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~11_combout ),
	.datad(!\cpu|al_unit|Mux12~0_combout ),
	.datae(!\cpu|al_unit|ShiftLeft0~18_combout ),
	.dataf(!\cpu|al_unit|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~6 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~6 .lut_mask = 64'h3300AAF03300AA00;
defparam \cpu|al_unit|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \cpu|al_unit|Mux24~7 (
// Equation(s):
// \cpu|al_unit|Mux24~7_combout  = ( \cpu|al_unit|Mux24~5_combout  & ( \cpu|al_unit|Mux24~6_combout  & ( (!\cpu|al_unit|Mux24~4_combout  & (\cpu|al_unit|ShiftRight1~3_combout )) # (\cpu|al_unit|Mux24~4_combout  & ((\cpu|al_unit|ShiftRight1~2_combout ))) ) ) 
// ) # ( !\cpu|al_unit|Mux24~5_combout  & ( \cpu|al_unit|Mux24~6_combout  & ( (!\cpu|al_unit|ShiftRight0~15_combout ) # (!\cpu|al_unit|Mux24~4_combout ) ) ) ) # ( \cpu|al_unit|Mux24~5_combout  & ( !\cpu|al_unit|Mux24~6_combout  & ( 
// (!\cpu|al_unit|Mux24~4_combout  & (\cpu|al_unit|ShiftRight1~3_combout )) # (\cpu|al_unit|Mux24~4_combout  & ((\cpu|al_unit|ShiftRight1~2_combout ))) ) ) ) # ( !\cpu|al_unit|Mux24~5_combout  & ( !\cpu|al_unit|Mux24~6_combout  & ( 
// (!\cpu|al_unit|ShiftRight0~15_combout  & \cpu|al_unit|Mux24~4_combout ) ) ) )

	.dataa(!\cpu|al_unit|ShiftRight1~3_combout ),
	.datab(!\cpu|al_unit|ShiftRight1~2_combout ),
	.datac(!\cpu|al_unit|ShiftRight0~15_combout ),
	.datad(!\cpu|al_unit|Mux24~4_combout ),
	.datae(!\cpu|al_unit|Mux24~5_combout ),
	.dataf(!\cpu|al_unit|Mux24~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~7 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~7 .lut_mask = 64'h00F05533FFF05533;
defparam \cpu|al_unit|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \cpu|al_unit|s~2 (
// Equation(s):
// \cpu|al_unit|s~2_combout  = ( \cpu|alu_a|y[7]~10_combout  & ( !\cpu|alu_b|y[7]~14_combout  ) ) # ( !\cpu|alu_a|y[7]~10_combout  & ( \cpu|alu_b|y[7]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|alu_b|y[7]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|alu_a|y[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|s~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|s~2 .extended_lut = "off";
defparam \cpu|al_unit|s~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cpu|al_unit|s~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \cpu|al_unit|Mux24~8 (
// Equation(s):
// \cpu|al_unit|Mux24~8_combout  = ( \cpu|cu|aluc[2]~3_combout  & ( \cpu|cu|aluc[0]~1_combout  & ( (!\cpu|al_unit|Mux24~3_combout  & ((\cpu|al_unit|s~2_combout ))) # (\cpu|al_unit|Mux24~3_combout  & (\cpu|al_unit|Mux24~7_combout )) ) ) ) # ( 
// !\cpu|cu|aluc[2]~3_combout  & ( \cpu|cu|aluc[0]~1_combout  & ( (\cpu|al_unit|ShiftLeft0~24_combout  & \cpu|al_unit|Mux24~3_combout ) ) ) ) # ( \cpu|cu|aluc[2]~3_combout  & ( !\cpu|cu|aluc[0]~1_combout  & ( (\cpu|al_unit|ShiftLeft0~24_combout  & 
// \cpu|al_unit|Mux24~3_combout ) ) ) ) # ( !\cpu|cu|aluc[2]~3_combout  & ( !\cpu|cu|aluc[0]~1_combout  & ( (!\cpu|al_unit|Mux24~3_combout  & ((\cpu|al_unit|s~2_combout ))) # (\cpu|al_unit|Mux24~3_combout  & (\cpu|al_unit|Mux24~7_combout )) ) ) )

	.dataa(!\cpu|al_unit|ShiftLeft0~24_combout ),
	.datab(!\cpu|al_unit|Mux24~3_combout ),
	.datac(!\cpu|al_unit|Mux24~7_combout ),
	.datad(!\cpu|al_unit|s~2_combout ),
	.datae(!\cpu|cu|aluc[2]~3_combout ),
	.dataf(!\cpu|cu|aluc[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~8 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~8 .lut_mask = 64'h03CF1111111103CF;
defparam \cpu|al_unit|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \cpu|al_unit|Mux24~9 (
// Equation(s):
// \cpu|al_unit|Mux24~9_combout  = ( \cpu|al_unit|Mux24~8_combout  & ( \cpu|alu_a|y[7]~10_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (((!\cpu|al_unit|Mux24~1_combout )) # (\cpu|alu_b|y[7]~14_combout ))) # (\cpu|al_unit|Mux24~2_combout  & 
// (((\cpu|al_unit|Add0~13_sumout ) # (\cpu|al_unit|Mux24~1_combout )))) ) ) ) # ( !\cpu|al_unit|Mux24~8_combout  & ( \cpu|alu_a|y[7]~10_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (\cpu|alu_b|y[7]~14_combout  & (\cpu|al_unit|Mux24~1_combout ))) # 
// (\cpu|al_unit|Mux24~2_combout  & (((\cpu|al_unit|Add0~13_sumout ) # (\cpu|al_unit|Mux24~1_combout )))) ) ) ) # ( \cpu|al_unit|Mux24~8_combout  & ( !\cpu|alu_a|y[7]~10_combout  & ( (!\cpu|al_unit|Mux24~2_combout  & (((!\cpu|al_unit|Mux24~1_combout )))) # 
// (\cpu|al_unit|Mux24~2_combout  & ((!\cpu|al_unit|Mux24~1_combout  & ((\cpu|al_unit|Add0~13_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & (\cpu|alu_b|y[7]~14_combout )))) ) ) ) # ( !\cpu|al_unit|Mux24~8_combout  & ( !\cpu|alu_a|y[7]~10_combout  & ( 
// (\cpu|al_unit|Mux24~2_combout  & ((!\cpu|al_unit|Mux24~1_combout  & ((\cpu|al_unit|Add0~13_sumout ))) # (\cpu|al_unit|Mux24~1_combout  & (\cpu|alu_b|y[7]~14_combout )))) ) ) )

	.dataa(!\cpu|alu_b|y[7]~14_combout ),
	.datab(!\cpu|al_unit|Mux24~2_combout ),
	.datac(!\cpu|al_unit|Mux24~1_combout ),
	.datad(!\cpu|al_unit|Add0~13_sumout ),
	.datae(!\cpu|al_unit|Mux24~8_combout ),
	.dataf(!\cpu|alu_a|y[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|al_unit|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~9 .extended_lut = "off";
defparam \cpu|al_unit|Mux24~9 .lut_mask = 64'h0131C1F10737C7F7;
defparam \cpu|al_unit|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N57
cyclonev_lcell_comb \cpu|link|y[7]~9 (
// Equation(s):
// \cpu|link|y[7]~9_combout  = ( \cpu|Add0~65_sumout  & ( \dmem|dram|altsyncram_component|auto_generated|q_a [7] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|al_unit|Mux24~9_combout )))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & ((\cpu|al_unit|Mux24~9_combout ))) # (\cpu|cu|comb~7_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [31]) # (!\cpu|al_unit|Mux24~9_combout ))))) ) ) 
// ) # ( !\cpu|Add0~65_sumout  & ( \dmem|dram|altsyncram_component|auto_generated|q_a [7] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|al_unit|Mux24~9_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// ((!\cpu|cu|comb~7_combout  & ((\cpu|al_unit|Mux24~9_combout ))) # (\cpu|cu|comb~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [31] & !\cpu|al_unit|Mux24~9_combout )))) ) ) ) # ( \cpu|Add0~65_sumout  & ( 
// !\dmem|dram|altsyncram_component|auto_generated|q_a [7] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (((\cpu|al_unit|Mux24~9_combout )))) # (\imem|irom|altsyncram_component|auto_generated|q_a [26] & ((!\cpu|cu|comb~7_combout  & 
// ((\cpu|al_unit|Mux24~9_combout ))) # (\cpu|cu|comb~7_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [31])))) ) ) ) # ( !\cpu|Add0~65_sumout  & ( !\dmem|dram|altsyncram_component|auto_generated|q_a [7] & ( (\cpu|al_unit|Mux24~9_combout  & 
// ((!\imem|irom|altsyncram_component|auto_generated|q_a [26]) # (!\cpu|cu|comb~7_combout ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\cpu|cu|comb~7_combout ),
	.datad(!\cpu|al_unit|Mux24~9_combout ),
	.datae(!\cpu|Add0~65_sumout ),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[7]~9 .extended_lut = "off";
defparam \cpu|link|y[7]~9 .lut_mask = 64'h00FA04FE01FA05FE;
defparam \cpu|link|y[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N18
cyclonev_lcell_comb \cpu|rf|register[10][7]~feeder (
// Equation(s):
// \cpu|rf|register[10][7]~feeder_combout  = ( \cpu|link|y[7]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|link|y[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|register[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|register[10][7]~feeder .extended_lut = "off";
defparam \cpu|rf|register[10][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|rf|register[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N20
dffeas \cpu|rf|register[10][7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|rf|register[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N48
cyclonev_lcell_comb \cpu|rf|qa[7]~303 (
// Equation(s):
// \cpu|rf|qa[7]~303_combout  = ( \cpu|rf|register[9][7]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[10][7]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[11][7]~q ))) ) ) ) # ( !\cpu|rf|register[9][7]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[10][7]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[11][7]~q ))) ) ) ) # ( \cpu|rf|register[9][7]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (\cpu|rf|register[8][7]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\cpu|rf|register[9][7]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[8][7]~q ) ) ) )

	.dataa(!\cpu|rf|register[10][7]~q ),
	.datab(!\cpu|rf|register[11][7]~q ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\cpu|rf|register[8][7]~q ),
	.datae(!\cpu|rf|register[9][7]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~303 .extended_lut = "off";
defparam \cpu|rf|qa[7]~303 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu|rf|qa[7]~303 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \cpu|rf|qa[7]~330 (
// Equation(s):
// \cpu|rf|qa[7]~330_combout  = ( \cpu|rf|qa[7]~303_combout  & ( \cpu|rf|qa[7]~312_combout  ) ) # ( !\cpu|rf|qa[7]~303_combout  & ( \cpu|rf|qa[7]~312_combout  & ( !\cpu|rf|qa[28]~0_combout  ) ) ) # ( \cpu|rf|qa[7]~303_combout  & ( !\cpu|rf|qa[7]~312_combout  
// & ( \cpu|rf|qa[28]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(!\cpu|rf|qa[7]~303_combout ),
	.dataf(!\cpu|rf|qa[7]~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[7]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~330 .extended_lut = "off";
defparam \cpu|rf|qa[7]~330 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu|rf|qa[7]~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N6
cyclonev_lcell_comb \cpu|nextpc|Mux24~0 (
// Equation(s):
// \cpu|nextpc|Mux24~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~65_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~21_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[7]~330_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\cpu|Add1~21_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[7]~330_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux24~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux24~0 .lut_mask = 64'h0F0F00F033335555;
defparam \cpu|nextpc|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N51
cyclonev_lcell_comb \cpu|ip|q[7]~5 (
// Equation(s):
// \cpu|ip|q[7]~5_combout  = ( !\cpu|nextpc|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[7]~5 .extended_lut = "off";
defparam \cpu|ip|q[7]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y23_N53
dffeas \cpu|ip|q[7] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[7]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[7] .is_wysiwyg = "true";
defparam \cpu|ip|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N36
cyclonev_lcell_comb \cpu|ip|q[7]~_wirecell (
// Equation(s):
// \cpu|ip|q[7]~_wirecell_combout  = ( !\cpu|ip|q [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ip|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[7]~_wirecell .extended_lut = "off";
defparam \cpu|ip|q[7]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N48
cyclonev_lcell_comb \cpu|nextpc|Mux25~0 (
// Equation(s):
// \cpu|nextpc|Mux25~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~13_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~17_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (((!\cpu|rf|Equal0~0_combout  & \cpu|rf|qa[6]~329_combout )))) # (\cpu|cu|pcsource[0]~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [4]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\cpu|Add1~17_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[6]~329_combout ),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux25~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux25~0 .lut_mask = 64'h0F0F00F033335555;
defparam \cpu|nextpc|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N9
cyclonev_lcell_comb \cpu|ip|q[6]~4 (
// Equation(s):
// \cpu|ip|q[6]~4_combout  = ( !\cpu|nextpc|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[6]~4 .extended_lut = "off";
defparam \cpu|ip|q[6]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N11
dffeas \cpu|ip|q[6] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[6]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[6] .is_wysiwyg = "true";
defparam \cpu|ip|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N0
cyclonev_lcell_comb \cpu|ip|q[6]~_wirecell (
// Equation(s):
// \cpu|ip|q[6]~_wirecell_combout  = ( !\cpu|ip|q [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ip|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[6]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[6]~_wirecell .extended_lut = "off";
defparam \cpu|ip|q[6]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[6]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N39
cyclonev_lcell_comb \cpu|link|y[3]~0 (
// Equation(s):
// \cpu|link|y[3]~0_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( \cpu|al_unit|Mux24~9_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [26] & \cpu|cu|comb~7_combout ) ) ) ) # ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [31] & ( !\cpu|al_unit|Mux24~9_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [26] & \cpu|cu|comb~7_combout ) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [31] & ( 
// !\cpu|al_unit|Mux24~9_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [26] & \cpu|cu|comb~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\cpu|cu|comb~7_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\cpu|al_unit|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[3]~0 .extended_lut = "off";
defparam \cpu|link|y[3]~0 .lut_mask = 64'h000F000F000F0000;
defparam \cpu|link|y[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N54
cyclonev_lcell_comb \cpu|link|y[5]~6 (
// Equation(s):
// \cpu|link|y[5]~6_combout  = ( \dmem|dram|altsyncram_component|auto_generated|q_a [5] & ( (!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux26~3_combout  & (!\cpu|link|y[3]~1_combout ))) # (\cpu|link|y[3]~0_combout  & (((\cpu|Add0~9_sumout ) # 
// (\cpu|link|y[3]~1_combout )))) ) ) # ( !\dmem|dram|altsyncram_component|auto_generated|q_a [5] & ( (!\cpu|link|y[3]~1_combout  & ((!\cpu|link|y[3]~0_combout  & (\cpu|al_unit|Mux26~3_combout )) # (\cpu|link|y[3]~0_combout  & ((\cpu|Add0~9_sumout ))))) ) )

	.dataa(!\cpu|link|y[3]~0_combout ),
	.datab(!\cpu|al_unit|Mux26~3_combout ),
	.datac(!\cpu|link|y[3]~1_combout ),
	.datad(!\cpu|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\dmem|dram|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|link|y[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|link|y[5]~6 .extended_lut = "off";
defparam \cpu|link|y[5]~6 .lut_mask = 64'h2070207025752575;
defparam \cpu|link|y[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N53
dffeas \cpu|rf|register[14][5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N33
cyclonev_lcell_comb \cpu|rf|qa[5]~244 (
// Equation(s):
// \cpu|rf|qa[5]~244_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[15][5]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[14][5]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[13][5]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|register[12][5]~q  ) ) )

	.dataa(!\cpu|rf|register[14][5]~q ),
	.datab(!\cpu|rf|register[13][5]~q ),
	.datac(!\cpu|rf|register[15][5]~q ),
	.datad(!\cpu|rf|register[12][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~244 .extended_lut = "off";
defparam \cpu|rf|qa[5]~244 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|rf|qa[5]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N57
cyclonev_lcell_comb \cpu|rf|qa[5]~245 (
// Equation(s):
// \cpu|rf|qa[5]~245_combout  = ( \cpu|rf|register[4][5]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[5][5]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[7][5]~q ))) ) ) ) # ( !\cpu|rf|register[4][5]~q  & ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[5][5]~q )) # (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[7][5]~q ))) ) ) ) # ( \cpu|rf|register[4][5]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|register[6][5]~q ) ) ) ) # ( !\cpu|rf|register[4][5]~q  & ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|rf|register[6][5]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\cpu|rf|register[6][5]~q ),
	.datac(!\cpu|rf|register[5][5]~q ),
	.datad(!\cpu|rf|register[7][5]~q ),
	.datae(!\cpu|rf|register[4][5]~q ),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~245 .extended_lut = "off";
defparam \cpu|rf|qa[5]~245 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \cpu|rf|qa[5]~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N33
cyclonev_lcell_comb \cpu|rf|qa[5]~246 (
// Equation(s):
// \cpu|rf|qa[5]~246_combout  = ( \cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[3][5]~q  ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( \cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[2][5]~q  ) ) ) # ( \cpu|rf|qa[28]~4_combout  & ( 
// !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|register[1][5]~q  ) ) ) # ( !\cpu|rf|qa[28]~4_combout  & ( !\cpu|rf|qa[28]~5_combout  & ( \cpu|rf|qa[5]~245_combout  ) ) )

	.dataa(!\cpu|rf|register[1][5]~q ),
	.datab(!\cpu|rf|register[2][5]~q ),
	.datac(!\cpu|rf|qa[5]~245_combout ),
	.datad(!\cpu|rf|register[3][5]~q ),
	.datae(!\cpu|rf|qa[28]~4_combout ),
	.dataf(!\cpu|rf|qa[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~246 .extended_lut = "off";
defparam \cpu|rf|qa[5]~246 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|rf|qa[5]~246 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N15
cyclonev_lcell_comb \cpu|rf|qa[5]~249 (
// Equation(s):
// \cpu|rf|qa[5]~249_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[30][5]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[22][5]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[26][5]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[18][5]~q  ) ) )

	.dataa(!\cpu|rf|register[18][5]~q ),
	.datab(!\cpu|rf|register[22][5]~q ),
	.datac(!\cpu|rf|register[26][5]~q ),
	.datad(!\cpu|rf|register[30][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~249 .extended_lut = "off";
defparam \cpu|rf|qa[5]~249 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|rf|qa[5]~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N39
cyclonev_lcell_comb \cpu|rf|qa[5]~247 (
// Equation(s):
// \cpu|rf|qa[5]~247_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[24][5]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][5]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[16][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23]) # 
// (\cpu|rf|register[20][5]~q ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[16][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[24][5]~q ))) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[28][5]~q )) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[16][5]~q  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|rf|register[20][5]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[28][5]~q ),
	.datac(!\cpu|rf|register[24][5]~q ),
	.datad(!\cpu|rf|register[20][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~247 .extended_lut = "off";
defparam \cpu|rf|qa[5]~247 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \cpu|rf|qa[5]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y32_N48
cyclonev_lcell_comb \cpu|rf|qa[5]~248 (
// Equation(s):
// \cpu|rf|qa[5]~248_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[29][5]~q  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[21][5]~q  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[25][5]~q  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [23] & ( \cpu|rf|register[17][5]~q  ) ) )

	.dataa(!\cpu|rf|register[29][5]~q ),
	.datab(!\cpu|rf|register[25][5]~q ),
	.datac(!\cpu|rf|register[17][5]~q ),
	.datad(!\cpu|rf|register[21][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~248 .extended_lut = "off";
defparam \cpu|rf|qa[5]~248 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|rf|qa[5]~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N42
cyclonev_lcell_comb \cpu|rf|qa[5]~250 (
// Equation(s):
// \cpu|rf|qa[5]~250_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[23][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[27][5]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[31][5]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|register[23][5]~q  & ( (\cpu|rf|register[19][5]~q ) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[23][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[27][5]~q )) # 
// (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[31][5]~q ))) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|register[23][5]~q  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|rf|register[19][5]~q ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\cpu|rf|register[27][5]~q ),
	.datac(!\cpu|rf|register[19][5]~q ),
	.datad(!\cpu|rf|register[31][5]~q ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|register[23][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~250 .extended_lut = "off";
defparam \cpu|rf|qa[5]~250 .lut_mask = 64'h0A0A22775F5F2277;
defparam \cpu|rf|qa[5]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N48
cyclonev_lcell_comb \cpu|rf|qa[5]~251 (
// Equation(s):
// \cpu|rf|qa[5]~251_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[5]~250_combout  ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( 
// \imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[5]~249_combout  ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[5]~248_combout  ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21] & ( !\imem|irom|altsyncram_component|auto_generated|q_a [22] & ( \cpu|rf|qa[5]~247_combout  ) ) )

	.dataa(!\cpu|rf|qa[5]~249_combout ),
	.datab(!\cpu|rf|qa[5]~247_combout ),
	.datac(!\cpu|rf|qa[5]~248_combout ),
	.datad(!\cpu|rf|qa[5]~250_combout ),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~251 .extended_lut = "off";
defparam \cpu|rf|qa[5]~251 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|rf|qa[5]~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N0
cyclonev_lcell_comb \cpu|rf|qa[5]~252 (
// Equation(s):
// \cpu|rf|qa[5]~252_combout  = ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[5]~251_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (\cpu|rf|qa[5]~244_combout ) ) ) ) # ( 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( \cpu|rf|qa[5]~251_combout  & ( (\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (\cpu|rf|qa[5]~246_combout ) ) ) ) # ( \imem|irom|altsyncram_component|auto_generated|q_a [24] & ( 
// !\cpu|rf|qa[5]~251_combout  & ( (\cpu|rf|qa[5]~244_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\imem|irom|altsyncram_component|auto_generated|q_a [24] & ( !\cpu|rf|qa[5]~251_combout  & ( (\cpu|rf|qa[5]~246_combout  & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\cpu|rf|qa[5]~244_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qa[5]~246_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\cpu|rf|qa[5]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~252 .extended_lut = "off";
defparam \cpu|rf|qa[5]~252 .lut_mask = 64'h0F0055000FFF55FF;
defparam \cpu|rf|qa[5]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N45
cyclonev_lcell_comb \cpu|rf|qa[5]~323 (
// Equation(s):
// \cpu|rf|qa[5]~323_combout  = ( \cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[5]~243_combout  ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( \cpu|rf|qa[5]~243_combout  & ( \cpu|rf|qa[5]~252_combout  ) ) ) # ( !\cpu|rf|qa[28]~0_combout  & ( !\cpu|rf|qa[5]~243_combout  & 
// ( \cpu|rf|qa[5]~252_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|rf|qa[5]~252_combout ),
	.datae(!\cpu|rf|qa[28]~0_combout ),
	.dataf(!\cpu|rf|qa[5]~243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[5]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~323 .extended_lut = "off";
defparam \cpu|rf|qa[5]~323 .lut_mask = 64'h00FF000000FFFFFF;
defparam \cpu|rf|qa[5]~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N0
cyclonev_lcell_comb \cpu|nextpc|Mux26~0 (
// Equation(s):
// \cpu|nextpc|Mux26~0_combout  = ( !\cpu|cu|pcsource[1]~2_combout  & ( (((!\cpu|cu|pcsource[0]~1_combout  & ((\cpu|Add0~9_sumout ))) # (\cpu|cu|pcsource[0]~1_combout  & (\cpu|Add1~13_sumout )))) ) ) # ( \cpu|cu|pcsource[1]~2_combout  & ( 
// ((!\cpu|cu|pcsource[0]~1_combout  & (\cpu|rf|qa[5]~323_combout  & (!\cpu|rf|Equal0~0_combout ))) # (\cpu|cu|pcsource[0]~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [3]))))) ) )

	.dataa(!\cpu|rf|qa[5]~323_combout ),
	.datab(!\cpu|Add1~13_sumout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\cpu|cu|pcsource[1]~2_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(!\cpu|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux26~0 .extended_lut = "on";
defparam \cpu|nextpc|Mux26~0 .lut_mask = 64'h0F0F5050333300FF;
defparam \cpu|nextpc|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N57
cyclonev_lcell_comb \cpu|ip|q[5]~3 (
// Equation(s):
// \cpu|ip|q[5]~3_combout  = ( !\cpu|nextpc|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|nextpc|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[5]~3 .extended_lut = "off";
defparam \cpu|ip|q[5]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N59
dffeas \cpu|ip|q[5] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|ip|q[5]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[5] .is_wysiwyg = "true";
defparam \cpu|ip|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N39
cyclonev_lcell_comb \cpu|ip|q[5]~_wirecell (
// Equation(s):
// \cpu|ip|q[5]~_wirecell_combout  = ( !\cpu|ip|q [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|ip|q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[5]~_wirecell .extended_lut = "off";
defparam \cpu|ip|q[5]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cpu|ip|q[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N6
cyclonev_lcell_comb \cpu|rf|qa[4]~334 (
// Equation(s):
// \cpu|rf|qa[4]~334_combout  = ( \cpu|rf|qa[4]~52_combout  & ( (!\cpu|rf|Equal0~0_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[4]~43_combout ))) ) ) # ( !\cpu|rf|qa[4]~52_combout  & ( (\cpu|rf|qa[4]~43_combout  & (!\cpu|rf|Equal0~0_combout  & 
// \cpu|rf|qa[28]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|rf|qa[4]~43_combout ),
	.datac(!\cpu|rf|Equal0~0_combout ),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[4]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~334 .extended_lut = "off";
defparam \cpu|rf|qa[4]~334 .lut_mask = 64'h00300030F030F030;
defparam \cpu|rf|qa[4]~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N30
cyclonev_lcell_comb \cpu|nextpc|Mux27~0 (
// Equation(s):
// \cpu|nextpc|Mux27~0_combout  = ( \cpu|Add0~17_sumout  & ( \cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & ((!\cpu|Add1~9_sumout ))) # (\cpu|cu|pcsource[1]~2_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [2])) ) ) ) 
// # ( !\cpu|Add0~17_sumout  & ( \cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & ((!\cpu|Add1~9_sumout ))) # (\cpu|cu|pcsource[1]~2_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [2])) ) ) ) # ( \cpu|Add0~17_sumout  & ( 
// !\cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|rf|qa[4]~334_combout  & \cpu|cu|pcsource[1]~2_combout ) ) ) ) # ( !\cpu|Add0~17_sumout  & ( !\cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|rf|qa[4]~334_combout ) # (!\cpu|cu|pcsource[1]~2_combout ) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\cpu|rf|qa[4]~334_combout ),
	.datac(!\cpu|Add1~9_sumout ),
	.datad(!\cpu|cu|pcsource[1]~2_combout ),
	.datae(!\cpu|Add0~17_sumout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux27~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux27~0 .lut_mask = 64'hFFCC00CCF0AAF0AA;
defparam \cpu|nextpc|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N32
dffeas \cpu|ip|q[4] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[4] .is_wysiwyg = "true";
defparam \cpu|ip|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N6
cyclonev_lcell_comb \cpu|ip|q[4]~_wirecell (
// Equation(s):
// \cpu|ip|q[4]~_wirecell_combout  = ( !\cpu|ip|q [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ip|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[4]~_wirecell .extended_lut = "off";
defparam \cpu|ip|q[4]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N27
cyclonev_lcell_comb \cpu|rf|qa[3]~333 (
// Equation(s):
// \cpu|rf|qa[3]~333_combout  = ( !\cpu|rf|Equal0~0_combout  & ( (!\cpu|rf|qa[28]~0_combout  & (\cpu|rf|qa[3]~12_combout )) # (\cpu|rf|qa[28]~0_combout  & ((\cpu|rf|qa[3]~1_combout ))) ) )

	.dataa(!\cpu|rf|qa[3]~12_combout ),
	.datab(!\cpu|rf|qa[3]~1_combout ),
	.datac(!\cpu|rf|qa[28]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[3]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~333 .extended_lut = "off";
defparam \cpu|rf|qa[3]~333 .lut_mask = 64'h5353535300000000;
defparam \cpu|rf|qa[3]~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N12
cyclonev_lcell_comb \cpu|nextpc|Mux28~0 (
// Equation(s):
// \cpu|nextpc|Mux28~0_combout  = ( \cpu|rf|qa[3]~333_combout  & ( \cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & (!\cpu|Add1~5_sumout )) # (\cpu|cu|pcsource[1]~2_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [1]))) 
// ) ) ) # ( !\cpu|rf|qa[3]~333_combout  & ( \cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|cu|pcsource[1]~2_combout  & (!\cpu|Add1~5_sumout )) # (\cpu|cu|pcsource[1]~2_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [1]))) ) ) ) # ( 
// \cpu|rf|qa[3]~333_combout  & ( !\cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|Add0~1_sumout  & !\cpu|cu|pcsource[1]~2_combout ) ) ) ) # ( !\cpu|rf|qa[3]~333_combout  & ( !\cpu|cu|pcsource[0]~1_combout  & ( (!\cpu|Add0~1_sumout ) # 
// (\cpu|cu|pcsource[1]~2_combout ) ) ) )

	.dataa(!\cpu|Add0~1_sumout ),
	.datab(!\cpu|Add1~5_sumout ),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\cpu|cu|pcsource[1]~2_combout ),
	.datae(!\cpu|rf|qa[3]~333_combout ),
	.dataf(!\cpu|cu|pcsource[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux28~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux28~0 .lut_mask = 64'hAAFFAA00CCF0CCF0;
defparam \cpu|nextpc|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N14
dffeas \cpu|ip|q[3] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[3] .is_wysiwyg = "true";
defparam \cpu|ip|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N54
cyclonev_lcell_comb \cpu|ip|q[3]~_wirecell (
// Equation(s):
// \cpu|ip|q[3]~_wirecell_combout  = ( !\cpu|ip|q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ip|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[3]~_wirecell .extended_lut = "off";
defparam \cpu|ip|q[3]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N54
cyclonev_lcell_comb \cpu|rf|qa[2]~332 (
// Equation(s):
// \cpu|rf|qa[2]~332_combout  = ( \cpu|rf|qa[2]~22_combout  & ( (!\cpu|rf|Equal0~0_combout  & ((!\cpu|rf|qa[28]~0_combout ) # (\cpu|rf|qa[2]~13_combout ))) ) ) # ( !\cpu|rf|qa[2]~22_combout  & ( (!\cpu|rf|Equal0~0_combout  & (\cpu|rf|qa[2]~13_combout  & 
// \cpu|rf|qa[28]~0_combout )) ) )

	.dataa(!\cpu|rf|Equal0~0_combout ),
	.datab(!\cpu|rf|qa[2]~13_combout ),
	.datac(gnd),
	.datad(!\cpu|rf|qa[28]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|rf|qa[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qa[2]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~332 .extended_lut = "off";
defparam \cpu|rf|qa[2]~332 .lut_mask = 64'h00220022AA22AA22;
defparam \cpu|rf|qa[2]~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N42
cyclonev_lcell_comb \cpu|nextpc|Mux29~0 (
// Equation(s):
// \cpu|nextpc|Mux29~0_combout  = ( \cpu|rf|qa[2]~332_combout  & ( \cpu|cu|pcsource[1]~2_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [0] & \cpu|cu|pcsource[0]~1_combout ) ) ) ) # ( !\cpu|rf|qa[2]~332_combout  & ( 
// \cpu|cu|pcsource[1]~2_combout  & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [0]) # (!\cpu|cu|pcsource[0]~1_combout ) ) ) ) # ( \cpu|rf|qa[2]~332_combout  & ( !\cpu|cu|pcsource[1]~2_combout  & ( (!\cpu|cu|pcsource[0]~1_combout  & 
// (!\cpu|Add0~5_sumout )) # (\cpu|cu|pcsource[0]~1_combout  & ((!\cpu|Add1~1_sumout ))) ) ) ) # ( !\cpu|rf|qa[2]~332_combout  & ( !\cpu|cu|pcsource[1]~2_combout  & ( (!\cpu|cu|pcsource[0]~1_combout  & (!\cpu|Add0~5_sumout )) # (\cpu|cu|pcsource[0]~1_combout 
//  & ((!\cpu|Add1~1_sumout ))) ) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\cpu|cu|pcsource[0]~1_combout ),
	.datac(!\cpu|Add0~5_sumout ),
	.datad(!\cpu|Add1~1_sumout ),
	.datae(!\cpu|rf|qa[2]~332_combout ),
	.dataf(!\cpu|cu|pcsource[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|nextpc|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|nextpc|Mux29~0 .extended_lut = "off";
defparam \cpu|nextpc|Mux29~0 .lut_mask = 64'hF3C0F3C0EEEE2222;
defparam \cpu|nextpc|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N44
dffeas \cpu|ip|q[2] (
	.clk(\hf|clock~CLKENA0_outclk ),
	.d(\cpu|nextpc|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[2] .is_wysiwyg = "true";
defparam \cpu|ip|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N33
cyclonev_lcell_comb \cpu|ip|q[2]~_wirecell (
// Equation(s):
// \cpu|ip|q[2]~_wirecell_combout  = ( !\cpu|ip|q [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ip|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ip|q[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ip|q[2]~_wirecell .extended_lut = "off";
defparam \cpu|ip|q[2]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|ip|q[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N3
cyclonev_lcell_comb \cpu|rf|Equal1~0 (
// Equation(s):
// \cpu|rf|Equal1~0_combout  = ( !\imem|irom|altsyncram_component|auto_generated|q_a [16] & ( (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & !\imem|irom|altsyncram_component|auto_generated|q_a [20]))) ) )

	.dataa(!\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|Equal1~0 .extended_lut = "off";
defparam \cpu|rf|Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \cpu|rf|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N27
cyclonev_lcell_comb \cpu|rf|qb[0]~13 (
// Equation(s):
// \cpu|rf|qb[0]~13_combout  = ( \cpu|rf|qb[0]~12_combout  & ( !\cpu|rf|Equal1~0_combout  ) ) # ( !\cpu|rf|qb[0]~12_combout  & ( (!\cpu|rf|Equal1~0_combout  & \cpu|rf|qb[0]~1_combout ) ) )

	.dataa(!\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|rf|qb[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[0]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|rf|qb[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~13 .extended_lut = "off";
defparam \cpu|rf|qb[0]~13 .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \cpu|rf|qb[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N18
cyclonev_lcell_comb \dmem|io_output_regx2|Decoder0~0 (
// Equation(s):
// \dmem|io_output_regx2|Decoder0~0_combout  = ( !\cpu|al_unit|Mux27~3_combout  & ( !\cpu|al_unit|Mux26~3_combout  & ( \cpu|al_unit|Mux24~9_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|al_unit|Mux24~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|al_unit|Mux27~3_combout ),
	.dataf(!\cpu|al_unit|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|Decoder0~0 .extended_lut = "off";
defparam \dmem|io_output_regx2|Decoder0~0 .lut_mask = 64'h3333000000000000;
defparam \dmem|io_output_regx2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \dmem|io_output_regx2|Decoder0~1 (
// Equation(s):
// \dmem|io_output_regx2|Decoder0~1_combout  = ( !\cpu|al_unit|Mux28~4_combout  & ( \dmem|io_output_regx2|Decoder0~0_combout  & ( (\cpu|cu|wmem~0_combout  & (!\cpu|al_unit|Mux25~3_combout  & (!\cpu|al_unit|Mux29~7_combout  & !\hf|clock~q ))) ) ) )

	.dataa(!\cpu|cu|wmem~0_combout ),
	.datab(!\cpu|al_unit|Mux25~3_combout ),
	.datac(!\cpu|al_unit|Mux29~7_combout ),
	.datad(!\hf|clock~q ),
	.datae(!\cpu|al_unit|Mux28~4_combout ),
	.dataf(!\dmem|io_output_regx2|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|Decoder0~1 .extended_lut = "off";
defparam \dmem|io_output_regx2|Decoder0~1 .lut_mask = 64'h0000000040000000;
defparam \dmem|io_output_regx2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N8
dffeas \dmem|io_output_regx2|out_port0[0] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[0]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[0] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N53
dffeas \dmem|io_output_regx2|out_port0[1] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[1]~331_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[1] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N5
dffeas \dmem|io_output_regx2|out_port0[2] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[2]~332_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[2] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N48
cyclonev_lcell_comb \dmem|io_output_regx2|out_port0[3]~feeder (
// Equation(s):
// \dmem|io_output_regx2|out_port0[3]~feeder_combout  = ( \cpu|rf|qb[3]~333_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[3]~333_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|out_port0[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[3]~feeder .extended_lut = "off";
defparam \dmem|io_output_regx2|out_port0[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem|io_output_regx2|out_port0[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N50
dffeas \dmem|io_output_regx2|out_port0[3] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\dmem|io_output_regx2|out_port0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[3] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N9
cyclonev_lcell_comb \dmem|io_output_regx2|out_port0[4]~feeder (
// Equation(s):
// \dmem|io_output_regx2|out_port0[4]~feeder_combout  = \cpu|rf|qb[4]~334_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|rf|qb[4]~334_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|out_port0[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[4]~feeder .extended_lut = "off";
defparam \dmem|io_output_regx2|out_port0[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dmem|io_output_regx2|out_port0[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \dmem|io_output_regx2|out_port0[4] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\dmem|io_output_regx2|out_port0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[4] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N14
dffeas \dmem|io_output_regx2|out_port0[5] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[5]~335_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[5] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N53
dffeas \dmem|io_output_regx2|out_port0[6] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[6]~336_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[6] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N14
dffeas \dmem|io_output_regx2|out_port0[7] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[7]~337_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[7] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N14
dffeas \dmem|io_output_regx2|out_port0[8] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[8]~338_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[8] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N53
dffeas \dmem|io_output_regx2|out_port0[9] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[9]~339_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[9] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N32
dffeas \dmem|io_output_regx2|out_port0[10] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[10]~340_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[10] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N44
dffeas \dmem|io_output_regx2|out_port0[11] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[11]~341_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[11] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N50
dffeas \dmem|io_output_regx2|out_port0[12] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[12]~342_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[12] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N14
dffeas \dmem|io_output_regx2|out_port0[13] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[13]~343_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[13] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N38
dffeas \dmem|io_output_regx2|out_port0[14] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[14]~344_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[14] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N20
dffeas \dmem|io_output_regx2|out_port0[15] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[15]~345_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[15] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N53
dffeas \dmem|io_output_regx2|out_port0[16] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[16]~346_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[16] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
cyclonev_lcell_comb \dmem|io_output_regx2|out_port0[17]~feeder (
// Equation(s):
// \dmem|io_output_regx2|out_port0[17]~feeder_combout  = ( \cpu|rf|qb[17]~347_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[17]~347_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|out_port0[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[17]~feeder .extended_lut = "off";
defparam \dmem|io_output_regx2|out_port0[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem|io_output_regx2|out_port0[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N8
dffeas \dmem|io_output_regx2|out_port0[17] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\dmem|io_output_regx2|out_port0[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[17] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N32
dffeas \dmem|io_output_regx2|out_port0[18] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[18]~348_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[18] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N23
dffeas \dmem|io_output_regx2|out_port0[19] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[19]~349_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[19] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N59
dffeas \dmem|io_output_regx2|out_port0[20] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[20]~350_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[20] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \dmem|io_output_regx2|out_port0[21] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[21]~351_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[21] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \dmem|io_output_regx2|out_port0[22] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[22]~352_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[22] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N6
cyclonev_lcell_comb \dmem|io_output_regx2|out_port0[23]~feeder (
// Equation(s):
// \dmem|io_output_regx2|out_port0[23]~feeder_combout  = ( \cpu|rf|qb[23]~353_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[23]~353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|out_port0[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[23]~feeder .extended_lut = "off";
defparam \dmem|io_output_regx2|out_port0[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem|io_output_regx2|out_port0[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N8
dffeas \dmem|io_output_regx2|out_port0[23] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\dmem|io_output_regx2|out_port0[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[23] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N41
dffeas \dmem|io_output_regx2|out_port0[24] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[24]~354_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[24] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N59
dffeas \dmem|io_output_regx2|out_port0[25] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[25]~355_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[25] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N41
dffeas \dmem|io_output_regx2|out_port0[26] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[26]~356_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[26] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N20
dffeas \dmem|io_output_regx2|out_port0[27] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[27]~357_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[27] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N17
dffeas \dmem|io_output_regx2|out_port0[28] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[28]~358_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[28] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \dmem|io_output_regx2|out_port0[29] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[29]~359_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[29] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \dmem|io_output_regx2|out_port0[30] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[30]~360_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[30] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N44
dffeas \dmem|io_output_regx2|out_port0[31] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[31]~361_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port0[31] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port0[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N0
cyclonev_lcell_comb \dmem|io_output_regx2|Decoder0~2 (
// Equation(s):
// \dmem|io_output_regx2|Decoder0~2_combout  = ( \cpu|cu|aluc[1]~4_combout  & ( \cpu|al_unit|Mux28~2_combout  & ( (\cpu|al_unit|Mux29~7_combout  & !\cpu|al_unit|Mux28~3_combout ) ) ) ) # ( !\cpu|cu|aluc[1]~4_combout  & ( \cpu|al_unit|Mux28~2_combout  & ( 
// (\cpu|al_unit|Mux29~7_combout  & (!\cpu|al_unit|s~0_combout  & !\cpu|al_unit|Mux30~0_combout )) ) ) ) # ( \cpu|cu|aluc[1]~4_combout  & ( !\cpu|al_unit|Mux28~2_combout  & ( (\cpu|al_unit|Mux29~7_combout  & !\cpu|al_unit|Mux28~3_combout ) ) ) ) # ( 
// !\cpu|cu|aluc[1]~4_combout  & ( !\cpu|al_unit|Mux28~2_combout  & ( (\cpu|al_unit|Mux29~7_combout  & ((!\cpu|al_unit|s~0_combout ) # (\cpu|al_unit|Mux30~0_combout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux29~7_combout ),
	.datab(!\cpu|al_unit|s~0_combout ),
	.datac(!\cpu|al_unit|Mux30~0_combout ),
	.datad(!\cpu|al_unit|Mux28~3_combout ),
	.datae(!\cpu|cu|aluc[1]~4_combout ),
	.dataf(!\cpu|al_unit|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|Decoder0~2 .extended_lut = "off";
defparam \dmem|io_output_regx2|Decoder0~2 .lut_mask = 64'h4545550040405500;
defparam \dmem|io_output_regx2|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N9
cyclonev_lcell_comb \dmem|write_datamem_enable~0 (
// Equation(s):
// \dmem|write_datamem_enable~0_combout  = ( \cpu|cu|wmem~0_combout  & ( !\hf|clock~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cu|wmem~0_combout ),
	.dataf(!\hf|clock~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|write_datamem_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|write_datamem_enable~0 .extended_lut = "off";
defparam \dmem|write_datamem_enable~0 .lut_mask = 64'h0000FFFF00000000;
defparam \dmem|write_datamem_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \dmem|io_output_regx2|Decoder0~3 (
// Equation(s):
// \dmem|io_output_regx2|Decoder0~3_combout  = ( !\cpu|al_unit|Mux25~3_combout  & ( !\cpu|al_unit|Mux26~3_combout  & ( (\cpu|al_unit|Mux24~9_combout  & (\dmem|io_output_regx2|Decoder0~2_combout  & (\dmem|write_datamem_enable~0_combout  & 
// !\cpu|al_unit|Mux27~3_combout ))) ) ) )

	.dataa(!\cpu|al_unit|Mux24~9_combout ),
	.datab(!\dmem|io_output_regx2|Decoder0~2_combout ),
	.datac(!\dmem|write_datamem_enable~0_combout ),
	.datad(!\cpu|al_unit|Mux27~3_combout ),
	.datae(!\cpu|al_unit|Mux25~3_combout ),
	.dataf(!\cpu|al_unit|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|Decoder0~3 .extended_lut = "off";
defparam \dmem|io_output_regx2|Decoder0~3 .lut_mask = 64'h0100000000000000;
defparam \dmem|io_output_regx2|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N11
dffeas \dmem|io_output_regx2|out_port1[0] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[0]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[0] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N59
dffeas \dmem|io_output_regx2|out_port1[1] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[1]~331_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[1] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N35
dffeas \dmem|io_output_regx2|out_port1[2] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[2]~332_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[2] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N5
dffeas \dmem|io_output_regx2|out_port1[3] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[3]~333_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[3] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N59
dffeas \dmem|io_output_regx2|out_port1[4] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[4]~334_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[4] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N59
dffeas \dmem|io_output_regx2|out_port1[5] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[5]~335_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[5] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N41
dffeas \dmem|io_output_regx2|out_port1[6] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[6]~336_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[6] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N29
dffeas \dmem|io_output_regx2|out_port1[7] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[7]~337_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[7] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \dmem|io_output_regx2|out_port1[8] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[8]~338_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[8] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N59
dffeas \dmem|io_output_regx2|out_port1[9] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[9]~339_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[9] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N59
dffeas \dmem|io_output_regx2|out_port1[10] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[10]~340_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[10] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N5
dffeas \dmem|io_output_regx2|out_port1[11] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[11]~341_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[11] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \dmem|io_output_regx2|out_port1[12]~feeder (
// Equation(s):
// \dmem|io_output_regx2|out_port1[12]~feeder_combout  = ( \cpu|rf|qb[12]~342_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[12]~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|out_port1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[12]~feeder .extended_lut = "off";
defparam \dmem|io_output_regx2|out_port1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem|io_output_regx2|out_port1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N50
dffeas \dmem|io_output_regx2|out_port1[12] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\dmem|io_output_regx2|out_port1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[12] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N35
dffeas \dmem|io_output_regx2|out_port1[13] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[13]~343_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[13] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N56
dffeas \dmem|io_output_regx2|out_port1[14] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[14]~344_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[14] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N53
dffeas \dmem|io_output_regx2|out_port1[15] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[15]~345_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[15] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N53
dffeas \dmem|io_output_regx2|out_port1[16] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[16]~346_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[16] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \dmem|io_output_regx2|out_port1[17] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[17]~347_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[17] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N32
dffeas \dmem|io_output_regx2|out_port1[18] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[18]~348_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[18] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N47
dffeas \dmem|io_output_regx2|out_port1[19] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[19]~349_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[19] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N59
dffeas \dmem|io_output_regx2|out_port1[20] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[20]~350_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[20] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \dmem|io_output_regx2|out_port1[21] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[21]~351_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[21] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N59
dffeas \dmem|io_output_regx2|out_port1[22] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[22]~352_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[22] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \dmem|io_output_regx2|out_port1[23]~feeder (
// Equation(s):
// \dmem|io_output_regx2|out_port1[23]~feeder_combout  = ( \cpu|rf|qb[23]~353_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[23]~353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|out_port1[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[23]~feeder .extended_lut = "off";
defparam \dmem|io_output_regx2|out_port1[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem|io_output_regx2|out_port1[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N56
dffeas \dmem|io_output_regx2|out_port1[23] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\dmem|io_output_regx2|out_port1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[23] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N44
dffeas \dmem|io_output_regx2|out_port1[24] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[24]~354_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[24] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N42
cyclonev_lcell_comb \dmem|io_output_regx2|out_port1[25]~feeder (
// Equation(s):
// \dmem|io_output_regx2|out_port1[25]~feeder_combout  = ( \cpu|rf|qb[25]~355_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|rf|qb[25]~355_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|out_port1[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[25]~feeder .extended_lut = "off";
defparam \dmem|io_output_regx2|out_port1[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem|io_output_regx2|out_port1[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N44
dffeas \dmem|io_output_regx2|out_port1[25] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\dmem|io_output_regx2|out_port1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[25] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N47
dffeas \dmem|io_output_regx2|out_port1[26] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[26]~356_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[26] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N26
dffeas \dmem|io_output_regx2|out_port1[27] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[27]~357_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[27] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N59
dffeas \dmem|io_output_regx2|out_port1[28] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[28]~358_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[28] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \dmem|io_output_regx2|out_port1[29] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[29]~359_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[29] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N35
dffeas \dmem|io_output_regx2|out_port1[30] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[30]~360_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[30] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N11
dffeas \dmem|io_output_regx2|out_port1[31] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[31]~361_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port1[31] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \dmem|io_output_regx2|Decoder0~4 (
// Equation(s):
// \dmem|io_output_regx2|Decoder0~4_combout  = ( !\cpu|al_unit|Mux25~3_combout  & ( \dmem|io_output_regx2|Decoder0~0_combout  & ( (\cpu|cu|wmem~0_combout  & (!\hf|clock~q  & (\cpu|al_unit|Mux28~4_combout  & !\cpu|al_unit|Mux29~7_combout ))) ) ) )

	.dataa(!\cpu|cu|wmem~0_combout ),
	.datab(!\hf|clock~q ),
	.datac(!\cpu|al_unit|Mux28~4_combout ),
	.datad(!\cpu|al_unit|Mux29~7_combout ),
	.datae(!\cpu|al_unit|Mux25~3_combout ),
	.dataf(!\dmem|io_output_regx2|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem|io_output_regx2|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem|io_output_regx2|Decoder0~4 .extended_lut = "off";
defparam \dmem|io_output_regx2|Decoder0~4 .lut_mask = 64'h0000000004000000;
defparam \dmem|io_output_regx2|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N14
dffeas \dmem|io_output_regx2|out_port2[0] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[0]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[0] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \dmem|io_output_regx2|out_port2[1] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[1]~331_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[1] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N53
dffeas \dmem|io_output_regx2|out_port2[2] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[2]~332_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[2] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N35
dffeas \dmem|io_output_regx2|out_port2[3] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[3]~333_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[3] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y23_N2
dffeas \dmem|io_output_regx2|out_port2[4] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[4]~334_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[4] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \dmem|io_output_regx2|out_port2[5] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[5]~335_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[5] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N26
dffeas \dmem|io_output_regx2|out_port2[6] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[6]~336_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[6] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N53
dffeas \dmem|io_output_regx2|out_port2[7] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[7]~337_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[7] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \dmem|io_output_regx2|out_port2[8] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[8]~338_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[8] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N53
dffeas \dmem|io_output_regx2|out_port2[9] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[9]~339_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[9] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N53
dffeas \dmem|io_output_regx2|out_port2[10] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[10]~340_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[10] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N50
dffeas \dmem|io_output_regx2|out_port2[11] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[11]~341_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[11] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N41
dffeas \dmem|io_output_regx2|out_port2[12] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[12]~342_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[12] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N41
dffeas \dmem|io_output_regx2|out_port2[13] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[13]~343_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[13] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N14
dffeas \dmem|io_output_regx2|out_port2[14] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[14]~344_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[14] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N5
dffeas \dmem|io_output_regx2|out_port2[15] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[15]~345_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[15] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N8
dffeas \dmem|io_output_regx2|out_port2[16] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[16]~346_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[16] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N11
dffeas \dmem|io_output_regx2|out_port2[17] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[17]~347_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[17] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N14
dffeas \dmem|io_output_regx2|out_port2[18] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[18]~348_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[18] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N14
dffeas \dmem|io_output_regx2|out_port2[19] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[19]~349_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[19] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N2
dffeas \dmem|io_output_regx2|out_port2[20] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[20]~350_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[20] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \dmem|io_output_regx2|out_port2[21] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[21]~351_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[21] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N26
dffeas \dmem|io_output_regx2|out_port2[22] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[22]~352_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[22] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N20
dffeas \dmem|io_output_regx2|out_port2[23] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[23]~353_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[23] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N59
dffeas \dmem|io_output_regx2|out_port2[24] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[24]~354_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[24] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N26
dffeas \dmem|io_output_regx2|out_port2[25] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[25]~355_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[25] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N47
dffeas \dmem|io_output_regx2|out_port2[26] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[26]~356_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[26] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N38
dffeas \dmem|io_output_regx2|out_port2[27] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[27]~357_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[27] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N50
dffeas \dmem|io_output_regx2|out_port2[28] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[28]~358_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[28] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \dmem|io_output_regx2|out_port2[29] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[29]~359_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[29] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N56
dffeas \dmem|io_output_regx2|out_port2[30] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[30]~360_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[30] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N50
dffeas \dmem|io_output_regx2|out_port2[31] (
	.clk(\dmem|dmem_clk~CLKENA0_outclk ),
	.d(\cpu|rf|qb[31]~361_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_regx2|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_regx2|out_port2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_regx2|out_port2[31] .is_wysiwyg = "true";
defparam \dmem|io_output_regx2|out_port2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [28] ) + ( !VCC ) + ( !VCC ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \dmem|io_output_regx2|out_port2 [28] ) + ( !VCC ) + ( !VCC ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [29] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  
// ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \dmem|io_output_regx2|out_port2 [29] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\dmem|io_output_regx2|out_port2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\dmem|io_output_regx2|out_port2 [30] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\dmem|io_output_regx2|out_port2 [30] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  
// ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\dmem|io_output_regx2|out_port2 [30])

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port2 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h000033330000CCCC;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [31] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \dmem|io_output_regx2|out_port2 [31] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  
// ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~110 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~110_combout  = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~110 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~110 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~111 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~111_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \dmem|io_output_regx2|out_port2 [29])

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\dmem|io_output_regx2|out_port2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~111 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~111 .lut_mask = 64'h0033003300330033;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_27~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_27~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_27~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_27~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_27~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_27~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_27~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_27~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [27] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_27~14_cout  ))
// \Div2|auto_generated|divider|divider|op_27~6  = CARRY(( \dmem|io_output_regx2|out_port2 [27] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_27~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_27~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_27~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_27~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_27~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_27~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_27~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_27~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port2 [28])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_27~6  ))
// \Div2|auto_generated|divider|divider|op_27~18  = CARRY(( (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port2 [28])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_27~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [28]),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_27~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_27~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_27~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_27~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_27~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_27~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_27~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_27~21_sumout  = SUM(( (\Div2|auto_generated|divider|divider|StageOut[16]~111_combout ) # (\Div2|auto_generated|divider|divider|StageOut[16]~110_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_27~18 
//  ))
// \Div2|auto_generated|divider|divider|op_27~22  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[16]~111_combout ) # (\Div2|auto_generated|divider|divider|StageOut[16]~110_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_27~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[16]~110_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[16]~111_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_27~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_27~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_27~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_27~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_27~21 .lut_mask = 64'h0000000000005F5F;
defparam \Div2|auto_generated|divider|divider|op_27~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_27~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_27~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port2 [30])) ) + ( \Div2|auto_generated|divider|divider|op_27~22  ))
// \Div2|auto_generated|divider|divider|op_27~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port2 [30])) ) + ( \Div2|auto_generated|divider|divider|op_27~22  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_27~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_27~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_27~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_27~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_27~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_27~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~108 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~108_combout  = ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  & ( !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~108 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~108 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~109 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~109_combout  = ( \dmem|io_output_regx2|out_port2 [31] & ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~109 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~109 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_27~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_27~10_cout  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[18]~109_combout ) # (\Div2|auto_generated|divider|divider|StageOut[18]~108_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_27~26 
//  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[18]~108_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[18]~109_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_27~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_27~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_27~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_27~10 .lut_mask = 64'h0000000000005F5F;
defparam \Div2|auto_generated|divider|divider|op_27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_27~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_27~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_27~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_27~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_27~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_27~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~106 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~106_combout  = ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~106 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~106 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~107 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~107_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \dmem|io_output_regx2|out_port2 [30])

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\dmem|io_output_regx2|out_port2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~107 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~107 .lut_mask = 64'h0033003300330033;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~104 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~104_combout  = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port2 [29]))

	.dataa(!\dmem|io_output_regx2|out_port2 [29]),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~104 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~104 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[15]~100 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~100_combout  = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout )) # 
// (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\dmem|io_output_regx2|out_port2 [28])))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(!\dmem|io_output_regx2|out_port2 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~100 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[15]~100 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \Div2|auto_generated|divider|divider|StageOut[15]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_28~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_28~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_28~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_28~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_28~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_28~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_28~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_28~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [26] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_28~18_cout  ))
// \Div2|auto_generated|divider|divider|op_28~6  = CARRY(( \dmem|io_output_regx2|out_port2 [26] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_28~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_28~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_28~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_28~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_28~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_28~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_28~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_28~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_27~1_sumout  & ((\Div2|auto_generated|divider|divider|op_27~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_27~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [27])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_28~6  ))
// \Div2|auto_generated|divider|divider|op_28~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_27~1_sumout  & ((\Div2|auto_generated|divider|divider|op_27~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_27~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [27])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_28~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [27]),
	.datad(!\Div2|auto_generated|divider|divider|op_27~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_28~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_28~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_28~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_28~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_28~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_28~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_28~21_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_27~1_sumout  & ((\Div2|auto_generated|divider|divider|op_27~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[15]~100_combout )) ) + ( \Div2|auto_generated|divider|divider|op_28~10  ))
// \Div2|auto_generated|divider|divider|op_28~22  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_27~1_sumout  & ((\Div2|auto_generated|divider|divider|op_27~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[15]~100_combout )) ) + ( \Div2|auto_generated|divider|divider|op_28~10  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_27~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_28~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_28~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_28~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_28~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_28~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div2|auto_generated|divider|divider|op_28~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_28~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_28~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_27~1_sumout  & ((\Div2|auto_generated|divider|divider|op_27~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[16]~104_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_28~22  ))
// \Div2|auto_generated|divider|divider|op_28~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_27~1_sumout  & ((\Div2|auto_generated|divider|divider|op_27~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[16]~104_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_28~22  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_27~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_28~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_28~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_28~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_28~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_28~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_28~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_28~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_28~14_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_27~1_sumout  & (\Div2|auto_generated|divider|divider|op_27~25_sumout )) # (\Div2|auto_generated|divider|divider|op_27~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[17]~107_combout ) # (\Div2|auto_generated|divider|divider|StageOut[17]~106_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_28~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_27~25_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[17]~106_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[17]~107_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_28~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_28~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_28~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_28~14 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_28~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_28~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_28~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_28~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_28~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_28~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_28~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[20]~96 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[20]~96_combout  = ( \Div2|auto_generated|divider|divider|op_27~1_sumout  & ( \dmem|io_output_regx2|out_port2 [27] ) ) # ( !\Div2|auto_generated|divider|divider|op_27~1_sumout  & ( 
// \dmem|io_output_regx2|out_port2 [27] & ( \Div2|auto_generated|divider|divider|op_27~5_sumout  ) ) ) # ( !\Div2|auto_generated|divider|divider|op_27~1_sumout  & ( !\dmem|io_output_regx2|out_port2 [27] & ( \Div2|auto_generated|divider|divider|op_27~5_sumout 
//  ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_27~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.dataf(!\dmem|io_output_regx2|out_port2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[20]~96 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[20]~96 .lut_mask = 64'h555500005555FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[20]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_29~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_29~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_29~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_29~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_29~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_29~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_29~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_29~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [25] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_29~22_cout  ))
// \Div2|auto_generated|divider|divider|op_29~6  = CARRY(( \dmem|io_output_regx2|out_port2 [25] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_29~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_29~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_29~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_29~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_29~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_29~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_29~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_29~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout  & ((\Div2|auto_generated|divider|divider|op_28~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_28~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [26])) ) + ( \Div2|auto_generated|divider|divider|op_29~6  ))
// \Div2|auto_generated|divider|divider|op_29~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout  & ((\Div2|auto_generated|divider|divider|op_28~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_28~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [26])) ) + ( \Div2|auto_generated|divider|divider|op_29~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_28~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_29~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_29~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_29~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_29~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_29~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_29~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_29~13_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout  & ((\Div2|auto_generated|divider|divider|op_28~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[20]~96_combout )) ) + ( \Div2|auto_generated|divider|divider|op_29~10  ))
// \Div2|auto_generated|divider|divider|op_29~14  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout  & ((\Div2|auto_generated|divider|divider|op_28~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[20]~96_combout )) ) + ( \Div2|auto_generated|divider|divider|op_29~10  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_28~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_29~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_29~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_29~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_29~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_29~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div2|auto_generated|divider|divider|op_29~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[22]~103 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[22]~103_combout  = ( \Div2|auto_generated|divider|divider|op_27~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_27~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_27~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[22]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[22]~103 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~103 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[22]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[22]~105 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[22]~105_combout  = ( \Div2|auto_generated|divider|divider|op_27~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[16]~104_combout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[22]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[22]~105 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[22]~105 .lut_mask = 64'h0000555500005555;
defparam \Div2|auto_generated|divider|divider|StageOut[22]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[21]~101 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[21]~101_combout  = ( \Div2|auto_generated|divider|divider|op_27~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[15]~100_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_27~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|StageOut[15]~100_combout  & ( \Div2|auto_generated|divider|divider|op_27~17_sumout  ) ) ) # ( !\Div2|auto_generated|divider|divider|op_27~1_sumout  & ( !\Div2|auto_generated|divider|divider|StageOut[15]~100_combout  & 
// ( \Div2|auto_generated|divider|divider|op_27~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_27~17_sumout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_27~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[21]~101 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[21]~101 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[21]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_29~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_29~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout  & ((\Div2|auto_generated|divider|divider|op_28~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[21]~101_combout )) ) + ( \Div2|auto_generated|divider|divider|op_29~14  ))
// \Div2|auto_generated|divider|divider|op_29~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout  & ((\Div2|auto_generated|divider|divider|op_28~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[21]~101_combout )) ) + ( \Div2|auto_generated|divider|divider|op_29~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_28~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_29~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_29~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_29~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_29~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_29~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_29~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_29~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_29~18_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout  & (((\Div2|auto_generated|divider|divider|op_28~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_28~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[22]~105_combout )) # (\Div2|auto_generated|divider|divider|StageOut[22]~103_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_29~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[22]~103_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_28~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[22]~105_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_29~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_29~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_29~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_29~18 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_29~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_29~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_29~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_29~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_29~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_29~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_29~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[32]~95 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[32]~95_combout  = ( !\Div2|auto_generated|divider|divider|op_29~1_sumout  & ( \Div2|auto_generated|divider|divider|op_29~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_29~13_sumout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[32]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[32]~95 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~95 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Div2|auto_generated|divider|divider|StageOut[32]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[27]~99 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~99_combout  = ( \Div2|auto_generated|divider|divider|op_28~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_28~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_28~21_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~99 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~99 .lut_mask = 64'h0000FFFF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[27]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[27]~102 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~102_combout  = ( \Div2|auto_generated|divider|divider|op_28~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[21]~101_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~102 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[27]~102 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[27]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[26]~97 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~97_combout  = ( \Div2|auto_generated|divider|divider|op_28~9_sumout  & ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[20]~96_combout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_28~9_sumout  & ( (\Div2|auto_generated|divider|divider|op_28~1_sumout  & \Div2|auto_generated|divider|divider|StageOut[20]~96_combout ) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_28~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~97 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[26]~97 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div2|auto_generated|divider|divider|StageOut[26]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[25]~92 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[25]~92_combout  = ( \Div2|auto_generated|divider|divider|op_28~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_28~1_sumout ) # (\dmem|io_output_regx2|out_port2 [26]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_28~5_sumout  & ( (\Div2|auto_generated|divider|divider|op_28~1_sumout  & \dmem|io_output_regx2|out_port2 [26]) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_28~1_sumout ),
	.datac(gnd),
	.datad(!\dmem|io_output_regx2|out_port2 [26]),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_28~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[25]~92 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[25]~92 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Div2|auto_generated|divider|divider|StageOut[25]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_30~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_30~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_30~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_30~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_30~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_30~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_30~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_30~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [24] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_30~26_cout  ))
// \Div2|auto_generated|divider|divider|op_30~6  = CARRY(( \dmem|io_output_regx2|out_port2 [24] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_30~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_30~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_30~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_30~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_30~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_30~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_30~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_30~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_29~1_sumout  & ((\Div2|auto_generated|divider|divider|op_29~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_29~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [25])) ) + ( \Div2|auto_generated|divider|divider|op_30~6  ))
// \Div2|auto_generated|divider|divider|op_30~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_29~1_sumout  & ((\Div2|auto_generated|divider|divider|op_29~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_29~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [25])) ) + ( \Div2|auto_generated|divider|divider|op_30~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_29~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_30~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_30~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_30~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_30~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_30~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_30~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_30~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_29~1_sumout  & ((\Div2|auto_generated|divider|divider|op_29~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[25]~92_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_30~10  ))
// \Div2|auto_generated|divider|divider|op_30~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_29~1_sumout  & ((\Div2|auto_generated|divider|divider|op_29~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[25]~92_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_30~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_29~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_30~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_30~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_30~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_30~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_30~13 .lut_mask = 64'h0000000000001D1D;
defparam \Div2|auto_generated|divider|divider|op_30~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_30~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_30~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_29~1_sumout  & ((\Div2|auto_generated|divider|divider|op_29~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[26]~97_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_30~14  ))
// \Div2|auto_generated|divider|divider|op_30~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_29~1_sumout  & ((\Div2|auto_generated|divider|divider|op_29~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[26]~97_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_30~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_29~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_30~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_30~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_30~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_30~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_30~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_30~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_30~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_30~22_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_29~1_sumout  & (\Div2|auto_generated|divider|divider|op_29~25_sumout )) # (\Div2|auto_generated|divider|divider|op_29~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[27]~102_combout ) # (\Div2|auto_generated|divider|divider|StageOut[27]~99_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_30~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_29~25_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_30~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_30~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_30~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_30~22 .lut_mask = 64'h0000000000004777;
defparam \Div2|auto_generated|divider|divider|op_30~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_30~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_30~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_30~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_30~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_30~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_30~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[32]~98 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[32]~98_combout  = ( \Div2|auto_generated|divider|divider|StageOut[26]~97_combout  & ( \Div2|auto_generated|divider|divider|op_29~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[32]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[32]~98 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[32]~98 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[32]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[31]~93 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[31]~93_combout  = ( \Div2|auto_generated|divider|divider|op_29~1_sumout  & ( \Div2|auto_generated|divider|divider|op_29~9_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[25]~92_combout  ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_29~1_sumout  & ( \Div2|auto_generated|divider|divider|op_29~9_sumout  ) ) # ( \Div2|auto_generated|divider|divider|op_29~1_sumout  & ( !\Div2|auto_generated|divider|divider|op_29~9_sumout  & ( 
// \Div2|auto_generated|divider|divider|StageOut[25]~92_combout  ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_29~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[31]~93 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[31]~93 .lut_mask = 64'h00005555FFFF5555;
defparam \Div2|auto_generated|divider|divider|StageOut[31]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[30]~88 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[30]~88_combout  = ( \Div2|auto_generated|divider|divider|op_29~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_29~1_sumout ) # (\dmem|io_output_regx2|out_port2 [25]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_29~5_sumout  & ( (\Div2|auto_generated|divider|divider|op_29~1_sumout  & \dmem|io_output_regx2|out_port2 [25]) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_29~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[30]~88 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[30]~88 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div2|auto_generated|divider|divider|StageOut[30]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_31~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_31~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_31~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_31~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_31~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_31~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_31~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_31~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [23] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_31~14_cout  ))
// \Div2|auto_generated|divider|divider|op_31~6  = CARRY(( \dmem|io_output_regx2|out_port2 [23] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_31~14_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_31~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_31~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_31~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_31~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_31~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_31~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_31~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_30~1_sumout  & ((\Div2|auto_generated|divider|divider|op_30~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_30~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [24])) ) + ( \Div2|auto_generated|divider|divider|op_31~6  ))
// \Div2|auto_generated|divider|divider|op_31~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_30~1_sumout  & ((\Div2|auto_generated|divider|divider|op_30~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_30~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [24])) ) + ( \Div2|auto_generated|divider|divider|op_31~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_30~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_31~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_31~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_31~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_31~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_31~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_31~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_31~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_31~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_30~1_sumout  & ((\Div2|auto_generated|divider|divider|op_30~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[30]~88_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_31~18  ))
// \Div2|auto_generated|divider|divider|op_31~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_30~1_sumout  & ((\Div2|auto_generated|divider|divider|op_30~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[30]~88_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_31~18  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_30~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_31~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_31~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_31~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_31~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_31~21 .lut_mask = 64'h00000000000003CF;
defparam \Div2|auto_generated|divider|divider|op_31~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_31~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_31~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_30~1_sumout  & ((\Div2|auto_generated|divider|divider|op_30~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[31]~93_combout )) ) + ( \Div2|auto_generated|divider|divider|op_31~22  ))
// \Div2|auto_generated|divider|divider|op_31~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_30~1_sumout  & ((\Div2|auto_generated|divider|divider|op_30~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[31]~93_combout )) ) + ( \Div2|auto_generated|divider|divider|op_31~22  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_30~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_31~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_31~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_31~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_31~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_31~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_31~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_31~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_31~10_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_30~1_sumout  & (((\Div2|auto_generated|divider|divider|op_30~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_30~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[32]~98_combout )) # (\Div2|auto_generated|divider|divider|StageOut[32]~95_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_31~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[32]~95_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_30~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[32]~98_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_31~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_31~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_31~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_31~10 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_31~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_31~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_31~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_31~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_31~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_31~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[37]~91 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[37]~91_combout  = ( !\Div2|auto_generated|divider|divider|op_30~1_sumout  & ( \Div2|auto_generated|divider|divider|op_30~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_30~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[37]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[37]~91 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~91 .lut_mask = 64'h00000000FFFF0000;
defparam \Div2|auto_generated|divider|divider|StageOut[37]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[37]~94 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[37]~94_combout  = ( \Div2|auto_generated|divider|divider|StageOut[31]~93_combout  & ( \Div2|auto_generated|divider|divider|op_30~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[37]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[37]~94 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[37]~94 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[37]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[36]~89 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[36]~89_combout  = ( \Div2|auto_generated|divider|divider|op_30~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[30]~88_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_30~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|StageOut[30]~88_combout  & ( \Div2|auto_generated|divider|divider|op_30~9_sumout  ) ) ) # ( !\Div2|auto_generated|divider|divider|op_30~1_sumout  & ( !\Div2|auto_generated|divider|divider|StageOut[30]~88_combout  & ( 
// \Div2|auto_generated|divider|divider|op_30~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_30~9_sumout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[36]~89 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[36]~89 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[36]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[35]~84 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[35]~84_combout  = ( \Div2|auto_generated|divider|divider|op_30~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_30~1_sumout ) # (\dmem|io_output_regx2|out_port2 [24]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_30~5_sumout  & ( (\Div2|auto_generated|divider|divider|op_30~1_sumout  & \dmem|io_output_regx2|out_port2 [24]) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_30~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_30~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[35]~84 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[35]~84 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div2|auto_generated|divider|divider|StageOut[35]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_32~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_32~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_32~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_32~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_32~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_32~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_32~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_32~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [22] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_32~18_cout  ))
// \Div2|auto_generated|divider|divider|op_32~6  = CARRY(( \dmem|io_output_regx2|out_port2 [22] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_32~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_32~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_32~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_32~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_32~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_32~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_32~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_32~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_31~1_sumout  & ((\Div2|auto_generated|divider|divider|op_31~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_31~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [23])) ) + ( \Div2|auto_generated|divider|divider|op_32~6  ))
// \Div2|auto_generated|divider|divider|op_32~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_31~1_sumout  & ((\Div2|auto_generated|divider|divider|op_31~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_31~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [23])) ) + ( \Div2|auto_generated|divider|divider|op_32~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_31~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_32~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_32~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_32~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_32~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_32~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_32~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_32~21_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_31~1_sumout  & ((\Div2|auto_generated|divider|divider|op_31~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[35]~84_combout )) ) + ( \Div2|auto_generated|divider|divider|op_32~10  ))
// \Div2|auto_generated|divider|divider|op_32~22  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_31~1_sumout  & ((\Div2|auto_generated|divider|divider|op_31~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[35]~84_combout )) ) + ( \Div2|auto_generated|divider|divider|op_32~10  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_31~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_32~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_32~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_32~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_32~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_32~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div2|auto_generated|divider|divider|op_32~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_32~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_32~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_31~1_sumout  & ((\Div2|auto_generated|divider|divider|op_31~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[36]~89_combout )) ) + ( \Div2|auto_generated|divider|divider|op_32~22  ))
// \Div2|auto_generated|divider|divider|op_32~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_31~1_sumout  & ((\Div2|auto_generated|divider|divider|op_31~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[36]~89_combout )) ) + ( \Div2|auto_generated|divider|divider|op_32~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_31~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_32~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_32~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_32~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_32~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_32~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_32~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_32~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_32~14_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_31~1_sumout  & (((\Div2|auto_generated|divider|divider|op_31~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_31~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[37]~94_combout )) # (\Div2|auto_generated|divider|divider|StageOut[37]~91_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_32~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[37]~91_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_31~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[37]~94_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_32~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_32~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_32~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_32~14 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_32~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_32~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_32~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_32~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_32~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_32~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_32~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[41]~85 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[41]~85_combout  = ( \Div2|auto_generated|divider|divider|op_31~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[35]~84_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_31~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_31~17_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_31~17_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[41]~85 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[41]~85 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[41]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[40]~80 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[40]~80_combout  = ( \dmem|io_output_regx2|out_port2 [23] & ( (\Div2|auto_generated|divider|divider|op_31~5_sumout ) # (\Div2|auto_generated|divider|divider|op_31~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port2 [23] & ( (!\Div2|auto_generated|divider|divider|op_31~1_sumout  & \Div2|auto_generated|divider|divider|op_31~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_31~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[40]~80 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[40]~80 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div2|auto_generated|divider|divider|StageOut[40]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [21] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~22_cout  ))
// \Div2|auto_generated|divider|divider|op_3~6  = CARRY(( \dmem|io_output_regx2|out_port2 [21] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_32~1_sumout  & ((\Div2|auto_generated|divider|divider|op_32~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_32~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [22])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~6  ))
// \Div2|auto_generated|divider|divider|op_3~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_32~1_sumout  & ((\Div2|auto_generated|divider|divider|op_32~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_32~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [22])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [22]),
	.datad(!\Div2|auto_generated|divider|divider|op_32~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_32~1_sumout  & ((\Div2|auto_generated|divider|divider|op_32~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[40]~80_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~10  ))
// \Div2|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_32~1_sumout  & ((\Div2|auto_generated|divider|divider|op_32~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[40]~80_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_32~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h00000000000003CF;
defparam \Div2|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_32~1_sumout  & ((\Div2|auto_generated|divider|divider|op_32~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[41]~85_combout )) ) + ( \Div2|auto_generated|divider|divider|op_3~14  ))
// \Div2|auto_generated|divider|divider|op_3~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_32~1_sumout  & ((\Div2|auto_generated|divider|divider|op_32~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[41]~85_combout )) ) + ( \Div2|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_32~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[42]~87 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[42]~87_combout  = ( !\Div2|auto_generated|divider|divider|op_31~1_sumout  & ( \Div2|auto_generated|divider|divider|op_31~21_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_31~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[42]~87 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~87 .lut_mask = 64'h5555555500000000;
defparam \Div2|auto_generated|divider|divider|StageOut[42]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[42]~90 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[42]~90_combout  = ( \Div2|auto_generated|divider|divider|StageOut[36]~89_combout  & ( \Div2|auto_generated|divider|divider|op_31~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[42]~90 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[42]~90 .lut_mask = 64'h0000333300003333;
defparam \Div2|auto_generated|divider|divider|StageOut[42]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~18_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_32~1_sumout  & (\Div2|auto_generated|divider|divider|op_32~25_sumout )) # (\Div2|auto_generated|divider|divider|op_32~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[42]~90_combout ) # (\Div2|auto_generated|divider|divider|StageOut[42]~87_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_32~25_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_3~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~18 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[47]~83 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[47]~83_combout  = ( !\Div2|auto_generated|divider|divider|op_32~1_sumout  & ( \Div2|auto_generated|divider|divider|op_32~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_32~21_sumout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[47]~83 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~83 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Div2|auto_generated|divider|divider|StageOut[47]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[47]~86 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[47]~86_combout  = ( \Div2|auto_generated|divider|divider|op_32~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[41]~85_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[47]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[47]~86 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[47]~86 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[47]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[46]~81 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[46]~81_combout  = ( \Div2|auto_generated|divider|divider|op_32~9_sumout  & ( \Div2|auto_generated|divider|divider|op_32~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[40]~80_combout  ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_32~9_sumout  & ( \Div2|auto_generated|divider|divider|op_32~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[40]~80_combout  ) ) ) # ( \Div2|auto_generated|divider|divider|op_32~9_sumout  & ( 
// !\Div2|auto_generated|divider|divider|op_32~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_32~9_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[46]~81 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[46]~81 .lut_mask = 64'h0000FFFF33333333;
defparam \Div2|auto_generated|divider|divider|StageOut[46]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[45]~76 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[45]~76_combout  = ( \Div2|auto_generated|divider|divider|op_32~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_32~1_sumout ) # (\dmem|io_output_regx2|out_port2 [22]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_32~5_sumout  & ( (\dmem|io_output_regx2|out_port2 [22] & \Div2|auto_generated|divider|divider|op_32~1_sumout ) ) )

	.dataa(!\dmem|io_output_regx2|out_port2 [22]),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_32~1_sumout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_32~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[45]~76 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[45]~76 .lut_mask = 64'h0505F5F50505F5F5;
defparam \Div2|auto_generated|divider|divider|StageOut[45]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_4~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_4~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [20] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~26_cout  ))
// \Div2|auto_generated|divider|divider|op_4~6  = CARRY(( \dmem|io_output_regx2|out_port2 [20] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [21])) ) + ( \Div2|auto_generated|divider|divider|op_4~6  ))
// \Div2|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [21])) ) + ( \Div2|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[45]~76_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~10  ))
// \Div2|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[45]~76_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000001D1D;
defparam \Div2|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[46]~81_combout )) ) + ( \Div2|auto_generated|divider|divider|op_4~14  ))
// \Div2|auto_generated|divider|divider|op_4~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[46]~81_combout )) ) + ( \Div2|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (\Div2|auto_generated|divider|divider|op_3~25_sumout )) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[47]~86_combout ) # (\Div2|auto_generated|divider|divider|StageOut[47]~83_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~25_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[47]~86_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[52]~79 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[52]~79_combout  = ( \Div2|auto_generated|divider|divider|op_3~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[52]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[52]~79 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~79 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[52]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[52]~82 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[52]~82_combout  = (\Div2|auto_generated|divider|divider|StageOut[46]~81_combout  & \Div2|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[52]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[52]~82 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[52]~82 .lut_mask = 64'h1111111111111111;
defparam \Div2|auto_generated|divider|divider|StageOut[52]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[51]~77 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[51]~77_combout  = ( \Div2|auto_generated|divider|divider|StageOut[45]~76_combout  & ( (\Div2|auto_generated|divider|divider|op_3~9_sumout ) # (\Div2|auto_generated|divider|divider|op_3~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[45]~76_combout  & ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & \Div2|auto_generated|divider|divider|op_3~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[51]~77 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[51]~77 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div2|auto_generated|divider|divider|StageOut[51]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[50]~72 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[50]~72_combout  = (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (\Div2|auto_generated|divider|divider|op_3~5_sumout )) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\dmem|io_output_regx2|out_port2 [21])))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\dmem|io_output_regx2|out_port2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[50]~72 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[50]~72 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \Div2|auto_generated|divider|divider|StageOut[50]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [19] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~14_cout  ))
// \Div2|auto_generated|divider|divider|op_5~6  = CARRY(( \dmem|io_output_regx2|out_port2 [19] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [20])) ) + ( \Div2|auto_generated|divider|divider|op_5~6  ))
// \Div2|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [20])) ) + ( \Div2|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[50]~72_combout )) ) + ( \Div2|auto_generated|divider|divider|op_5~18  ))
// \Div2|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[50]~72_combout )) ) + ( \Div2|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[51]~77_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~22  ))
// \Div2|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[51]~77_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~10_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\Div2|auto_generated|divider|divider|op_4~17_sumout )) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[52]~82_combout ) # (\Div2|auto_generated|divider|divider|StageOut[52]~79_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[52]~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[52]~82_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[57]~75 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[57]~75_combout  = ( \Div2|auto_generated|divider|divider|op_4~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[57]~75 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~75 .lut_mask = 64'h0000FFFF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[57]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[57]~78 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[57]~78_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[51]~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[57]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[57]~78 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[57]~78 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[57]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[56]~73 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[56]~73_combout  = ( \Div2|auto_generated|divider|divider|StageOut[50]~72_combout  & ( (\Div2|auto_generated|divider|divider|op_4~9_sumout ) # (\Div2|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[50]~72_combout  & ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & \Div2|auto_generated|divider|divider|op_4~9_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[56]~73 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[56]~73 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[56]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[55]~68 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[55]~68_combout  = ( \dmem|io_output_regx2|out_port2 [20] & ( \Div2|auto_generated|divider|divider|op_4~1_sumout  ) ) # ( \dmem|io_output_regx2|out_port2 [20] & ( 
// !\Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|op_4~5_sumout  ) ) ) # ( !\dmem|io_output_regx2|out_port2 [20] & ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_4~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(gnd),
	.datae(!\dmem|io_output_regx2|out_port2 [20]),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[55]~68 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[55]~68 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[55]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [18] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~18_cout  ))
// \Div2|auto_generated|divider|divider|op_6~6  = CARRY(( \dmem|io_output_regx2|out_port2 [18] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [19])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~6  ))
// \Div2|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [19])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port2 [19]),
	.datac(!\Div2|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Div2|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[55]~68_combout )) ) + ( \Div2|auto_generated|divider|divider|op_6~10  ))
// \Div2|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[55]~68_combout )) ) + ( \Div2|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[56]~73_combout )) ) + ( \Div2|auto_generated|divider|divider|op_6~22  ))
// \Div2|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[56]~73_combout )) ) + ( \Div2|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (\Div2|auto_generated|divider|divider|op_5~25_sumout )) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[57]~78_combout ) # (\Div2|auto_generated|divider|divider|StageOut[57]~75_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[57]~78_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[61]~69 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[61]~69_combout  = ( \Div2|auto_generated|divider|divider|StageOut[55]~68_combout  & ( (\Div2|auto_generated|divider|divider|op_5~17_sumout ) # (\Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[55]~68_combout  & ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & \Div2|auto_generated|divider|divider|op_5~17_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[61]~69 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[61]~69 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[61]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[60]~64 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[60]~64_combout  = ( \dmem|io_output_regx2|out_port2 [19] & ( (\Div2|auto_generated|divider|divider|op_5~5_sumout ) # (\Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port2 [19] & ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & \Div2|auto_generated|divider|divider|op_5~5_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[60]~64 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[60]~64 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[60]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [17] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~22_cout  ))
// \Div2|auto_generated|divider|divider|op_7~6  = CARRY(( \dmem|io_output_regx2|out_port2 [17] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [18])) ) + ( \Div2|auto_generated|divider|divider|op_7~6  ))
// \Div2|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [18])) ) + ( \Div2|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[60]~64_combout )) ) + ( \Div2|auto_generated|divider|divider|op_7~10  ))
// \Div2|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[60]~64_combout )) ) + ( \Div2|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000EE220000FFFF;
defparam \Div2|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[61]~69_combout )) ) + ( \Div2|auto_generated|divider|divider|op_7~14  ))
// \Div2|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[61]~69_combout )) ) + ( \Div2|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[62]~71 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[62]~71_combout  = ( \Div2|auto_generated|divider|divider|op_5~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[62]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[62]~71 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~71 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div2|auto_generated|divider|divider|StageOut[62]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[62]~74 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[62]~74_combout  = (\Div2|auto_generated|divider|divider|op_5~1_sumout  & \Div2|auto_generated|divider|divider|StageOut[56]~73_combout )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[62]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[62]~74 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[62]~74 .lut_mask = 64'h0055005500550055;
defparam \Div2|auto_generated|divider|divider|StageOut[62]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (\Div2|auto_generated|divider|divider|op_6~25_sumout )) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[62]~74_combout ) # (\Div2|auto_generated|divider|divider|StageOut[62]~71_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_6~25_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[62]~71_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[62]~74_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y32_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[67]~67 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[67]~67_combout  = ( \Div2|auto_generated|divider|divider|op_6~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[67]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[67]~67 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~67 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[67]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[67]~70 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[67]~70_combout  = ( \Div2|auto_generated|divider|divider|StageOut[61]~69_combout  & ( \Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[67]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[67]~70 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[67]~70 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[67]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y32_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[66]~65 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[66]~65_combout  = ( \Div2|auto_generated|divider|divider|StageOut[60]~64_combout  & ( (\Div2|auto_generated|divider|divider|op_6~1_sumout ) # (\Div2|auto_generated|divider|divider|op_6~9_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[60]~64_combout  & ( (\Div2|auto_generated|divider|divider|op_6~9_sumout  & !\Div2|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[66]~65 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[66]~65 .lut_mask = 64'h505050505F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[66]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[65]~60 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[65]~60_combout  = ( \Div2|auto_generated|divider|divider|op_6~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout ) # (\dmem|io_output_regx2|out_port2 [18]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_6~5_sumout  & ( (\dmem|io_output_regx2|out_port2 [18] & \Div2|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port2 [18]),
	.datac(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_6~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[65]~60 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[65]~60 .lut_mask = 64'h0303F3F30303F3F3;
defparam \Div2|auto_generated|divider|divider|StageOut[65]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [16] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~26_cout  ))
// \Div2|auto_generated|divider|divider|op_8~6  = CARRY(( \dmem|io_output_regx2|out_port2 [16] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [17])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~6  ))
// \Div2|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [17])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [17]),
	.datad(!\Div2|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[65]~60_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~10  ))
// \Div2|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[65]~60_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000003CF;
defparam \Div2|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[66]~65_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~14  ))
// \Div2|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[66]~65_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (\Div2|auto_generated|divider|divider|op_7~25_sumout )) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[67]~70_combout ) # (\Div2|auto_generated|divider|divider|StageOut[67]~67_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~25_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[67]~67_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[67]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000004777;
defparam \Div2|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[72]~63 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[72]~63_combout  = (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & \Div2|auto_generated|divider|divider|op_7~13_sumout )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[72]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[72]~63 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~63 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div2|auto_generated|divider|divider|StageOut[72]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y32_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[72]~66 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[72]~66_combout  = ( \Div2|auto_generated|divider|divider|StageOut[66]~65_combout  & ( \Div2|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[72]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[72]~66 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[72]~66 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[72]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[71]~61 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[71]~61_combout  = ( \Div2|auto_generated|divider|divider|op_7~9_sumout  & ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[65]~60_combout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_7~9_sumout  & ( (\Div2|auto_generated|divider|divider|op_7~1_sumout  & \Div2|auto_generated|divider|divider|StageOut[65]~60_combout ) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[71]~61 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[71]~61 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div2|auto_generated|divider|divider|StageOut[71]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[70]~56 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[70]~56_combout  = ( \dmem|io_output_regx2|out_port2 [17] & ( (\Div2|auto_generated|divider|divider|op_7~1_sumout ) # (\Div2|auto_generated|divider|divider|op_7~5_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port2 [17] & ( (\Div2|auto_generated|divider|divider|op_7~5_sumout  & !\Div2|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[70]~56 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[70]~56 .lut_mask = 64'h4444444477777777;
defparam \Div2|auto_generated|divider|divider|StageOut[70]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [15] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~14_cout  ))
// \Div2|auto_generated|divider|divider|op_9~6  = CARRY(( \dmem|io_output_regx2|out_port2 [15] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [16])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~6  ))
// \Div2|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [16])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port2 [16]),
	.datac(!\Div2|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Div2|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~21_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[70]~56_combout )) ) + ( \Div2|auto_generated|divider|divider|op_9~18  ))
// \Div2|auto_generated|divider|divider|op_9~22  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[70]~56_combout )) ) + ( \Div2|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[71]~61_combout )) ) + ( \Div2|auto_generated|divider|divider|op_9~22  ))
// \Div2|auto_generated|divider|divider|op_9~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[71]~61_combout )) ) + ( \Div2|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~10_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\Div2|auto_generated|divider|divider|op_8~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[72]~66_combout )) # (\Div2|auto_generated|divider|divider|StageOut[72]~63_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[72]~63_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[72]~66_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[77]~59 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[77]~59_combout  = (\Div2|auto_generated|divider|divider|op_8~13_sumout  & !\Div2|auto_generated|divider|divider|op_8~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[77]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[77]~59 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~59 .lut_mask = 64'h0F000F000F000F00;
defparam \Div2|auto_generated|divider|divider|StageOut[77]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[77]~62 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[77]~62_combout  = ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[71]~61_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[77]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[77]~62 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[77]~62 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[77]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[76]~57 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[76]~57_combout  = (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (\Div2|auto_generated|divider|divider|op_8~9_sumout )) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Div2|auto_generated|divider|divider|StageOut[70]~56_combout )))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[76]~57 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[76]~57 .lut_mask = 64'h2727272727272727;
defparam \Div2|auto_generated|divider|divider|StageOut[76]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y32_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[75]~52 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[75]~52_combout  = ( \dmem|io_output_regx2|out_port2 [16] & ( (\Div2|auto_generated|divider|divider|op_8~5_sumout ) # (\Div2|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port2 [16] & ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & \Div2|auto_generated|divider|divider|op_8~5_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[75]~52 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[75]~52 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[75]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [14] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~18_cout  ))
// \Div2|auto_generated|divider|divider|op_10~6  = CARRY(( \dmem|io_output_regx2|out_port2 [14] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [15])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~6  ))
// \Div2|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [15])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port2 [15]),
	.datac(!\Div2|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Div2|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~10  ))
// \Div2|auto_generated|divider|divider|op_10~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[76]~57_combout )) ) + ( \Div2|auto_generated|divider|divider|op_10~22  ))
// \Div2|auto_generated|divider|divider|op_10~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[76]~57_combout )) ) + ( \Div2|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~14_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (\Div2|auto_generated|divider|divider|op_9~25_sumout )) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[77]~62_combout ) # (\Div2|auto_generated|divider|divider|StageOut[77]~59_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_9~25_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[77]~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[77]~62_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[82]~55 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[82]~55_combout  = ( \Div2|auto_generated|divider|divider|op_9~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[82]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[82]~55 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~55 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div2|auto_generated|divider|divider|StageOut[82]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[82]~58 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[82]~58_combout  = (\Div2|auto_generated|divider|divider|StageOut[76]~57_combout  & \Div2|auto_generated|divider|divider|op_9~1_sumout )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[82]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[82]~58 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[82]~58 .lut_mask = 64'h0055005500550055;
defparam \Div2|auto_generated|divider|divider|StageOut[82]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[81]~53 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[81]~53_combout  = ( \Div2|auto_generated|divider|divider|StageOut[75]~52_combout  & ( (\Div2|auto_generated|divider|divider|op_9~17_sumout ) # (\Div2|auto_generated|divider|divider|op_9~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[75]~52_combout  & ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & \Div2|auto_generated|divider|divider|op_9~17_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_9~17_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[81]~53 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[81]~53 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Div2|auto_generated|divider|divider|StageOut[81]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[80]~48 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[80]~48_combout  = ( \Div2|auto_generated|divider|divider|op_9~1_sumout  & ( \dmem|io_output_regx2|out_port2 [15] ) ) # ( !\Div2|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_9~5_sumout  ) )

	.dataa(!\dmem|io_output_regx2|out_port2 [15]),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[80]~48 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[80]~48 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div2|auto_generated|divider|divider|StageOut[80]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_11~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_11~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [13] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~22_cout  ))
// \Div2|auto_generated|divider|divider|op_11~6  = CARRY(( \dmem|io_output_regx2|out_port2 [13] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [14])) ) + ( \Div2|auto_generated|divider|divider|op_11~6  ))
// \Div2|auto_generated|divider|divider|op_11~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [14])) ) + ( \Div2|auto_generated|divider|divider|op_11~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~13_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[80]~48_combout )) ) + ( \Div2|auto_generated|divider|divider|op_11~10  ))
// \Div2|auto_generated|divider|divider|op_11~14  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[80]~48_combout )) ) + ( \Div2|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[81]~53_combout )) ) + ( \Div2|auto_generated|divider|divider|op_11~14  ))
// \Div2|auto_generated|divider|divider|op_11~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[81]~53_combout )) ) + ( \Div2|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~18_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (\Div2|auto_generated|divider|divider|op_10~25_sumout )) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[82]~58_combout ) # (\Div2|auto_generated|divider|divider|StageOut[82]~55_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_10~25_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[82]~55_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[82]~58_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_11~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~18 .lut_mask = 64'h0000000000002777;
defparam \Div2|auto_generated|divider|divider|op_11~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[86]~49 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[86]~49_combout  = ( \Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[80]~48_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_10~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_10~9_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_10~9_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[86]~49 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[86]~49 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[86]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[85]~44 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[85]~44_combout  = (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (\Div2|auto_generated|divider|divider|op_10~5_sumout )) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\dmem|io_output_regx2|out_port2 [14])))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_10~5_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\dmem|io_output_regx2|out_port2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[85]~44 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[85]~44 .lut_mask = 64'h303F303F303F303F;
defparam \Div2|auto_generated|divider|divider|StageOut[85]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_12~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [12] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~26_cout  ))
// \Div2|auto_generated|divider|divider|op_12~6  = CARRY(( \dmem|io_output_regx2|out_port2 [12] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [13])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~6  ))
// \Div2|auto_generated|divider|divider|op_12~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [13])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [13]),
	.datad(!\Div2|auto_generated|divider|divider|op_11~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~13_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[85]~44_combout )) ) + ( \Div2|auto_generated|divider|divider|op_12~10  ))
// \Div2|auto_generated|divider|divider|op_12~14  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[85]~44_combout )) ) + ( \Div2|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_11~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[86]~49_combout )) ) + ( \Div2|auto_generated|divider|divider|op_12~14  ))
// \Div2|auto_generated|divider|divider|op_12~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[86]~49_combout )) ) + ( \Div2|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_11~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[87]~51 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[87]~51_combout  = ( \Div2|auto_generated|divider|divider|op_10~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[87]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[87]~51 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~51 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[87]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[87]~54 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[87]~54_combout  = ( \Div2|auto_generated|divider|divider|StageOut[81]~53_combout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[87]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[87]~54 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[87]~54 .lut_mask = 64'h0000000033333333;
defparam \Div2|auto_generated|divider|divider|StageOut[87]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~22_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & (\Div2|auto_generated|divider|divider|op_11~25_sumout )) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[87]~54_combout ) # (\Div2|auto_generated|divider|divider|StageOut[87]~51_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_11~25_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[87]~51_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[87]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~22 .lut_mask = 64'h0000000000002777;
defparam \Div2|auto_generated|divider|divider|op_12~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[92]~47 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[92]~47_combout  = ( \Div2|auto_generated|divider|divider|op_11~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_11~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[92]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[92]~47 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~47 .lut_mask = 64'h0000F0F00000F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[92]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[92]~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[92]~50_combout  = ( \Div2|auto_generated|divider|divider|op_11~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[86]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[92]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[92]~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[92]~50 .lut_mask = 64'h00000F0F00000F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[92]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[91]~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[91]~45_combout  = ( \Div2|auto_generated|divider|divider|op_11~9_sumout  & ( (!\Div2|auto_generated|divider|divider|op_11~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[85]~44_combout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_11~9_sumout  & ( (\Div2|auto_generated|divider|divider|op_11~1_sumout  & \Div2|auto_generated|divider|divider|StageOut[85]~44_combout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[91]~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[91]~45 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div2|auto_generated|divider|divider|StageOut[91]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[90]~40 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[90]~40_combout  = ( \dmem|io_output_regx2|out_port2 [13] & ( (\Div2|auto_generated|divider|divider|op_11~5_sumout ) # (\Div2|auto_generated|divider|divider|op_11~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port2 [13] & ( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & \Div2|auto_generated|divider|divider|op_11~5_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[90]~40 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[90]~40 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[90]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_14~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_14~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_14~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_14~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_14~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_14~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [11] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_14~14_cout  ))
// \Div2|auto_generated|divider|divider|op_14~6  = CARRY(( \dmem|io_output_regx2|out_port2 [11] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_14~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_14~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_14~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_14~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_14~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_14~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_14~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_12~1_sumout  & ((\Div2|auto_generated|divider|divider|op_12~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_12~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [12])) ) + ( \Div2|auto_generated|divider|divider|op_14~6  ))
// \Div2|auto_generated|divider|divider|op_14~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_12~1_sumout  & ((\Div2|auto_generated|divider|divider|op_12~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_12~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [12])) ) + ( \Div2|auto_generated|divider|divider|op_14~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_12~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_14~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_12~1_sumout  & ((\Div2|auto_generated|divider|divider|op_12~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[90]~40_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_14~18  ))
// \Div2|auto_generated|divider|divider|op_14~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_12~1_sumout  & ((\Div2|auto_generated|divider|divider|op_12~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[90]~40_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_14~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_12~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h0000000000001D1D;
defparam \Div2|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_14~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_12~1_sumout  & ((\Div2|auto_generated|divider|divider|op_12~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[91]~45_combout )) ) + ( \Div2|auto_generated|divider|divider|op_14~22  ))
// \Div2|auto_generated|divider|divider|op_14~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_12~1_sumout  & ((\Div2|auto_generated|divider|divider|op_12~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[91]~45_combout )) ) + ( \Div2|auto_generated|divider|divider|op_14~22  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_12~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_14~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_14~10_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_12~1_sumout  & (\Div2|auto_generated|divider|divider|op_12~17_sumout )) # (\Div2|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[92]~50_combout ) # (\Div2|auto_generated|divider|divider|StageOut[92]~47_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_14~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_12~17_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[92]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[92]~50_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_14~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_14~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_14~10 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_14~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_14~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[97]~43 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[97]~43_combout  = ( \Div2|auto_generated|divider|divider|op_12~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_12~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_12~13_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[97]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[97]~43 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~43 .lut_mask = 64'h0000FFFF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[97]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[97]~46 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[97]~46_combout  = ( \Div2|auto_generated|divider|divider|op_12~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[91]~45_combout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[97]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[97]~46 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[97]~46 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[97]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[96]~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[96]~41_combout  = (!\Div2|auto_generated|divider|divider|op_12~1_sumout  & ((\Div2|auto_generated|divider|divider|op_12~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[90]~40_combout ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_12~9_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[96]~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[96]~41 .lut_mask = 64'h3535353535353535;
defparam \Div2|auto_generated|divider|divider|StageOut[96]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[95]~36 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[95]~36_combout  = ( \dmem|io_output_regx2|out_port2 [12] & ( (\Div2|auto_generated|divider|divider|op_12~1_sumout ) # (\Div2|auto_generated|divider|divider|op_12~5_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port2 [12] & ( (\Div2|auto_generated|divider|divider|op_12~5_sumout  & !\Div2|auto_generated|divider|divider|op_12~1_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_12~5_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[95]~36 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[95]~36 .lut_mask = 64'h505050505F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[95]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_15~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_15~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_15~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_15~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_15~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_15~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_15~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_15~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [10] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_15~18_cout  ))
// \Div2|auto_generated|divider|divider|op_15~6  = CARRY(( \dmem|io_output_regx2|out_port2 [10] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_15~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_15~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_15~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_15~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_15~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_15~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_15~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_15~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\Div2|auto_generated|divider|divider|op_14~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_14~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [11])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_15~6  ))
// \Div2|auto_generated|divider|divider|op_15~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\Div2|auto_generated|divider|divider|op_14~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_14~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [11])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_15~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [11]),
	.datad(!\Div2|auto_generated|divider|divider|op_14~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_15~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_15~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_15~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_15~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_15~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_15~21_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\Div2|auto_generated|divider|divider|op_14~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[95]~36_combout )) ) + ( \Div2|auto_generated|divider|divider|op_15~10  ))
// \Div2|auto_generated|divider|divider|op_15~22  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\Div2|auto_generated|divider|divider|op_14~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[95]~36_combout )) ) + ( \Div2|auto_generated|divider|divider|op_15~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_14~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_15~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_15~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_15~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_15~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_15~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_15~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\Div2|auto_generated|divider|divider|op_14~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[96]~41_combout )) ) + ( \Div2|auto_generated|divider|divider|op_15~22  ))
// \Div2|auto_generated|divider|divider|op_15~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_14~1_sumout  & ((\Div2|auto_generated|divider|divider|op_14~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[96]~41_combout )) ) + ( \Div2|auto_generated|divider|divider|op_15~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_14~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_15~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_15~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_15~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_15~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_15~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_15~14_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_14~1_sumout  & (\Div2|auto_generated|divider|divider|op_14~25_sumout )) # (\Div2|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[97]~46_combout ) # (\Div2|auto_generated|divider|divider|StageOut[97]~43_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_15~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_14~25_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[97]~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[97]~46_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_15~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_15~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_15~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_15~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_15~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_15~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_15~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_15~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_15~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_15~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y33_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[101]~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[101]~37_combout  = ( \Div2|auto_generated|divider|divider|op_14~17_sumout  & ( (!\Div2|auto_generated|divider|divider|op_14~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[95]~36_combout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_14~17_sumout  & ( (\Div2|auto_generated|divider|divider|op_14~1_sumout  & \Div2|auto_generated|divider|divider|StageOut[95]~36_combout ) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[101]~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~37 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div2|auto_generated|divider|divider|StageOut[101]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[100]~32 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[100]~32_combout  = ( \Div2|auto_generated|divider|divider|op_14~1_sumout  & ( \dmem|io_output_regx2|out_port2 [11] ) ) # ( !\Div2|auto_generated|divider|divider|op_14~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_14~5_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_14~5_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[100]~32 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[100]~32 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[100]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_16~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_16~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_16~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_16~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_16~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_16~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_16~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [9] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_16~22_cout  ))
// \Div2|auto_generated|divider|divider|op_16~6  = CARRY(( \dmem|io_output_regx2|out_port2 [9] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_16~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_16~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_16~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_16~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\Div2|auto_generated|divider|divider|op_15~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [10])) ) + ( \Div2|auto_generated|divider|divider|op_16~6  ))
// \Div2|auto_generated|divider|divider|op_16~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\Div2|auto_generated|divider|divider|op_15~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [10])) ) + ( \Div2|auto_generated|divider|divider|op_16~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_15~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_16~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\Div2|auto_generated|divider|divider|op_15~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[100]~32_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_16~10  ))
// \Div2|auto_generated|divider|divider|op_16~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\Div2|auto_generated|divider|divider|op_15~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[100]~32_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_16~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_15~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_16~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\Div2|auto_generated|divider|divider|op_15~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[101]~37_combout )) ) + ( \Div2|auto_generated|divider|divider|op_16~14  ))
// \Div2|auto_generated|divider|divider|op_16~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & ((\Div2|auto_generated|divider|divider|op_15~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[101]~37_combout )) ) + ( \Div2|auto_generated|divider|divider|op_16~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_15~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y31_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[102]~39 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[102]~39_combout  = ( \Div2|auto_generated|divider|divider|op_14~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_14~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[102]~39 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~39 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[102]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[102]~42 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[102]~42_combout  = ( \Div2|auto_generated|divider|divider|StageOut[96]~41_combout  & ( \Div2|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[102]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[102]~42 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~42 .lut_mask = 64'h0000000033333333;
defparam \Div2|auto_generated|divider|divider|StageOut[102]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_16~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_16~18_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & (\Div2|auto_generated|divider|divider|op_15~25_sumout )) # (\Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[102]~42_combout ) # (\Div2|auto_generated|divider|divider|StageOut[102]~39_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_16~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_15~25_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[102]~42_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_16~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_16~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_16~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_16~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_16~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_16~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[107]~35 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[107]~35_combout  = (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & \Div2|auto_generated|divider|divider|op_15~21_sumout )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_15~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[107]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[107]~35 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~35 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div2|auto_generated|divider|divider|StageOut[107]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[107]~38 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[107]~38_combout  = ( \Div2|auto_generated|divider|divider|op_15~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[101]~37_combout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[107]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[107]~38 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~38 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[107]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[106]~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[106]~33_combout  = (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & (\Div2|auto_generated|divider|divider|op_15~9_sumout )) # (\Div2|auto_generated|divider|divider|op_15~1_sumout  & 
// ((\Div2|auto_generated|divider|divider|StageOut[100]~32_combout )))

	.dataa(!\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_15~9_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[106]~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~33 .lut_mask = 64'h2727272727272727;
defparam \Div2|auto_generated|divider|divider|StageOut[106]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y31_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[105]~28 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[105]~28_combout  = ( \dmem|io_output_regx2|out_port2 [10] & ( (\Div2|auto_generated|divider|divider|op_15~5_sumout ) # (\Div2|auto_generated|divider|divider|op_15~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port2 [10] & ( (!\Div2|auto_generated|divider|divider|op_15~1_sumout  & \Div2|auto_generated|divider|divider|op_15~5_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_15~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[105]~28 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[105]~28 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[105]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_17~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_17~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_17~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_17~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_17~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_17~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_17~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [8] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_17~26_cout  ))
// \Div2|auto_generated|divider|divider|op_17~6  = CARRY(( \dmem|io_output_regx2|out_port2 [8] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_17~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_17~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_17~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\Div2|auto_generated|divider|divider|op_16~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_16~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [9])) ) + ( \Div2|auto_generated|divider|divider|op_17~6  ))
// \Div2|auto_generated|divider|divider|op_17~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\Div2|auto_generated|divider|divider|op_16~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_16~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [9])) ) + ( \Div2|auto_generated|divider|divider|op_17~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_17~13_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\Div2|auto_generated|divider|divider|op_16~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[105]~28_combout )) ) + ( \Div2|auto_generated|divider|divider|op_17~10  ))
// \Div2|auto_generated|divider|divider|op_17~14  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\Div2|auto_generated|divider|divider|op_16~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[105]~28_combout )) ) + ( \Div2|auto_generated|divider|divider|op_17~10  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div2|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_17~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\Div2|auto_generated|divider|divider|op_16~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[106]~33_combout )) ) + ( \Div2|auto_generated|divider|divider|op_17~14  ))
// \Div2|auto_generated|divider|divider|op_17~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout  & ((\Div2|auto_generated|divider|divider|op_16~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[106]~33_combout )) ) + ( \Div2|auto_generated|divider|divider|op_17~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_17~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_17~22_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout  & (\Div2|auto_generated|divider|divider|op_16~25_sumout )) # (\Div2|auto_generated|divider|divider|op_16~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[107]~38_combout ) # (\Div2|auto_generated|divider|divider|StageOut[107]~35_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_16~25_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[107]~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[107]~38_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_17~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_17~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_17~22 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_17~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_17~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_17~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[112]~31 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[112]~31_combout  = ( \Div2|auto_generated|divider|divider|op_16~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[112]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[112]~31 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~31 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[112]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[112]~34 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[112]~34_combout  = ( \Div2|auto_generated|divider|divider|StageOut[106]~33_combout  & ( \Div2|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[112]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[112]~34 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~34 .lut_mask = 64'h0000000033333333;
defparam \Div2|auto_generated|divider|divider|StageOut[112]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y31_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[111]~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[111]~29_combout  = ( \Div2|auto_generated|divider|divider|StageOut[105]~28_combout  & ( (\Div2|auto_generated|divider|divider|op_16~9_sumout ) # (\Div2|auto_generated|divider|divider|op_16~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[105]~28_combout  & ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout  & \Div2|auto_generated|divider|divider|op_16~9_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_16~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[111]~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~29 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[111]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[110]~24 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[110]~24_combout  = ( \Div2|auto_generated|divider|divider|op_16~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_16~1_sumout ) # (\dmem|io_output_regx2|out_port2 [9]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_16~5_sumout  & ( (\Div2|auto_generated|divider|divider|op_16~1_sumout  & \dmem|io_output_regx2|out_port2 [9]) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[110]~24 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[110]~24 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div2|auto_generated|divider|divider|StageOut[110]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_18~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_18~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_18~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_18~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_18~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_18~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [7] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_18~14_cout  ))
// \Div2|auto_generated|divider|divider|op_18~6  = CARRY(( \dmem|io_output_regx2|out_port2 [7] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_18~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_18~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_18~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_18~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_17~1_sumout  & ((\Div2|auto_generated|divider|divider|op_17~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_17~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [8])) ) + ( \Div2|auto_generated|divider|divider|op_18~6  ))
// \Div2|auto_generated|divider|divider|op_18~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_17~1_sumout  & ((\Div2|auto_generated|divider|divider|op_17~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_17~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [8])) ) + ( \Div2|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_17~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_18~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_18~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_18~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_18~17 .lut_mask = 64'h0000EE4400000000;
defparam \Div2|auto_generated|divider|divider|op_18~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_18~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_17~1_sumout  & ((\Div2|auto_generated|divider|divider|op_17~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[110]~24_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_18~18  ))
// \Div2|auto_generated|divider|divider|op_18~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_17~1_sumout  & ((\Div2|auto_generated|divider|divider|op_17~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[110]~24_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_18~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_17~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_18~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_17~1_sumout  & ((\Div2|auto_generated|divider|divider|op_17~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[111]~29_combout )) ) + ( \Div2|auto_generated|divider|divider|op_18~22  ))
// \Div2|auto_generated|divider|divider|op_18~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_17~1_sumout  & ((\Div2|auto_generated|divider|divider|op_17~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[111]~29_combout )) ) + ( \Div2|auto_generated|divider|divider|op_18~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_17~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_18~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_18~10_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_17~1_sumout  & (\Div2|auto_generated|divider|divider|op_17~17_sumout )) # (\Div2|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[112]~34_combout ) # (\Div2|auto_generated|divider|divider|StageOut[112]~31_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_18~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_17~17_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[112]~31_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[112]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_18~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_18~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_18~10 .lut_mask = 64'h0000000000002777;
defparam \Div2|auto_generated|divider|divider|op_18~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_18~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_18~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[117]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[117]~27_combout  = ( \Div2|auto_generated|divider|divider|op_17~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_17~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[117]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[117]~27 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~27 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[117]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[117]~30 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[117]~30_combout  = ( \Div2|auto_generated|divider|divider|StageOut[111]~29_combout  & ( \Div2|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .lut_mask = 64'h0000000033333333;
defparam \Div2|auto_generated|divider|divider|StageOut[117]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[116]~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[116]~25_combout  = ( \Div2|auto_generated|divider|divider|op_17~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[110]~24_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_17~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_17~9_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_17~9_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[116]~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~25 .lut_mask = 64'h00FF00FF55555555;
defparam \Div2|auto_generated|divider|divider|StageOut[116]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[115]~19 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[115]~19_combout  = ( \dmem|io_output_regx2|out_port2 [8] & ( (\Div2|auto_generated|divider|divider|op_17~1_sumout ) # (\Div2|auto_generated|divider|divider|op_17~5_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port2 [8] & ( (\Div2|auto_generated|divider|divider|op_17~5_sumout  & !\Div2|auto_generated|divider|divider|op_17~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_17~5_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[115]~19 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[115]~19 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Div2|auto_generated|divider|divider|StageOut[115]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_19~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_19~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_19~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_19~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_19~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_19~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [6] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_19~18_cout  ))
// \Div2|auto_generated|divider|divider|op_19~6  = CARRY(( \dmem|io_output_regx2|out_port2 [6] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_19~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_19~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_19~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_18~1_sumout  & ((\Div2|auto_generated|divider|divider|op_18~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_18~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [7])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_19~6  ))
// \Div2|auto_generated|divider|divider|op_19~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_18~1_sumout  & ((\Div2|auto_generated|divider|divider|op_18~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_18~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [7])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [7]),
	.datad(!\Div2|auto_generated|divider|divider|op_18~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_19~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_19~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_18~1_sumout  & ((\Div2|auto_generated|divider|divider|op_18~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[115]~19_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_19~10  ))
// \Div2|auto_generated|divider|divider|op_19~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_18~1_sumout  & ((\Div2|auto_generated|divider|divider|op_18~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[115]~19_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_18~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_19~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_19~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_19~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_19~21 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_19~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_19~25_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_18~1_sumout  & ((\Div2|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[116]~25_combout )) ) + ( \Div2|auto_generated|divider|divider|op_19~22  ))
// \Div2|auto_generated|divider|divider|op_19~26  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_18~1_sumout  & ((\Div2|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[116]~25_combout )) ) + ( \Div2|auto_generated|divider|divider|op_19~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_18~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_19~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_19~14_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_18~1_sumout  & (((\Div2|auto_generated|divider|divider|op_18~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[117]~30_combout )) # (\Div2|auto_generated|divider|divider|StageOut[117]~27_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[117]~27_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_18~25_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_19~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_19~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_19~14 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_19~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_19~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_19~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[127]~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[127]~18_combout  = ( \Div2|auto_generated|divider|divider|op_19~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_19~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[127]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[127]~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~18 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[127]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[122]~23 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[122]~23_combout  = ( \Div2|auto_generated|divider|divider|op_18~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_18~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[122]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[122]~23 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~23 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div2|auto_generated|divider|divider|StageOut[122]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[122]~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[122]~26_combout  = (\Div2|auto_generated|divider|divider|op_18~1_sumout  & \Div2|auto_generated|divider|divider|StageOut[116]~25_combout )

	.dataa(!\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[122]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[122]~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~26 .lut_mask = 64'h0055005500550055;
defparam \Div2|auto_generated|divider|divider|StageOut[122]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[121]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[121]~20_combout  = ( \Div2|auto_generated|divider|divider|StageOut[115]~19_combout  & ( (\Div2|auto_generated|divider|divider|op_18~17_sumout ) # (\Div2|auto_generated|divider|divider|op_18~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[115]~19_combout  & ( (!\Div2|auto_generated|divider|divider|op_18~1_sumout  & \Div2|auto_generated|divider|divider|op_18~17_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_18~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[121]~20 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~20 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[121]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y30_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[120]~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[120]~13_combout  = ( \Div2|auto_generated|divider|divider|op_18~1_sumout  & ( \dmem|io_output_regx2|out_port2 [7] ) ) # ( !\Div2|auto_generated|divider|divider|op_18~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_18~5_sumout  ) )

	.dataa(!\dmem|io_output_regx2|out_port2 [7]),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_18~5_sumout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_18~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[120]~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[120]~13 .lut_mask = 64'h0F0F55550F0F5555;
defparam \Div2|auto_generated|divider|divider|StageOut[120]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_20~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_20~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_20~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_20~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_20~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_20~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_20~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [5] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_20~22_cout  ))
// \Div2|auto_generated|divider|divider|op_20~6  = CARRY(( \dmem|io_output_regx2|out_port2 [5] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_20~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_20~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_19~1_sumout  & ((\Div2|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_19~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [6])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_20~6  ))
// \Div2|auto_generated|divider|divider|op_20~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_19~1_sumout  & ((\Div2|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_19~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [6])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_20~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [6]),
	.datad(!\Div2|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_20~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_19~1_sumout  & ((\Div2|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[120]~13_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_20~10  ))
// \Div2|auto_generated|divider|divider|op_20~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_19~1_sumout  & ((\Div2|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[120]~13_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_19~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000000000001D1D;
defparam \Div2|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_20~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_19~1_sumout  & ((\Div2|auto_generated|divider|divider|op_19~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[121]~20_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_20~14  ))
// \Div2|auto_generated|divider|divider|op_20~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_19~1_sumout  & ((\Div2|auto_generated|divider|divider|op_19~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[121]~20_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_20~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_19~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_20~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_20~18_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_19~1_sumout  & (((\Div2|auto_generated|divider|divider|op_19~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[122]~26_combout )) # (\Div2|auto_generated|divider|divider|StageOut[122]~23_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_20~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[122]~23_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[122]~26_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_20~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_20~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_20~18 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_20~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_20~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_20~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[127]~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[127]~21_combout  = ( \Div2|auto_generated|divider|divider|op_19~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[121]~20_combout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[127]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[127]~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~21 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[127]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[126]~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[126]~14_combout  = ( \Div2|auto_generated|divider|divider|op_19~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[120]~13_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_19~9_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_19~9_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[126]~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~14 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[126]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[125]~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[125]~9_combout  = ( \Div2|auto_generated|divider|divider|op_19~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_19~1_sumout ) # (\dmem|io_output_regx2|out_port2 [6]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_19~5_sumout  & ( (\Div2|auto_generated|divider|divider|op_19~1_sumout  & \dmem|io_output_regx2|out_port2 [6]) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [6]),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_19~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[125]~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[125]~9 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \Div2|auto_generated|divider|divider|StageOut[125]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_21~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_21~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_21~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_21~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_21~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_21~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_21~5_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [4] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_21~26_cout  ))
// \Div2|auto_generated|divider|divider|op_21~6  = CARRY(( \dmem|io_output_regx2|out_port2 [4] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_21~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_21~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_21~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_20~1_sumout  & ((\Div2|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_20~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [5])) ) + ( \Div2|auto_generated|divider|divider|op_21~6  ))
// \Div2|auto_generated|divider|divider|op_21~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_20~1_sumout  & ((\Div2|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_20~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [5])) ) + ( \Div2|auto_generated|divider|divider|op_21~6  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_21~13_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_20~1_sumout  & ((\Div2|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[125]~9_combout )) ) + ( \Div2|auto_generated|divider|divider|op_21~10  ))
// \Div2|auto_generated|divider|divider|op_21~14  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_20~1_sumout  & ((\Div2|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[125]~9_combout )) ) + ( \Div2|auto_generated|divider|divider|op_21~10  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_20~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div2|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_21~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_20~1_sumout  & ((\Div2|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[126]~14_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_21~14  ))
// \Div2|auto_generated|divider|divider|op_21~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_20~1_sumout  & ((\Div2|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[126]~14_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_21~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_21~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_21~22_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_20~1_sumout  & (((\Div2|auto_generated|divider|divider|op_20~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[127]~21_combout )) # (\Div2|auto_generated|divider|divider|StageOut[127]~18_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_21~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[127]~18_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[127]~21_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_21~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_21~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_21~22 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_21~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_21~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_21~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[132]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[132]~12_combout  = (\Div2|auto_generated|divider|divider|op_20~13_sumout  & !\Div2|auto_generated|divider|divider|op_20~1_sumout )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_20~13_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[132]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[132]~12 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~12 .lut_mask = 64'h3030303030303030;
defparam \Div2|auto_generated|divider|divider|StageOut[132]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[132]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[132]~15_combout  = ( \Div2|auto_generated|divider|divider|op_20~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[126]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[132]~15 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~15 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[132]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[131]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[131]~10_combout  = ( \Div2|auto_generated|divider|divider|StageOut[125]~9_combout  & ( (\Div2|auto_generated|divider|divider|op_20~9_sumout ) # (\Div2|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[125]~9_combout  & ( (!\Div2|auto_generated|divider|divider|op_20~1_sumout  & \Div2|auto_generated|divider|divider|op_20~9_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_20~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[131]~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[131]~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[131]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[130]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[130]~5_combout  = ( \Div2|auto_generated|divider|divider|op_20~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_20~1_sumout ) # (\dmem|io_output_regx2|out_port2 [5]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_20~5_sumout  & ( (\Div2|auto_generated|divider|divider|op_20~1_sumout  & \dmem|io_output_regx2|out_port2 [5]) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[130]~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[130]~5 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div2|auto_generated|divider|divider|StageOut[130]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_22~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_22~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_22~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_22~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_22~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_22~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_22~21_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [3] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_22~26_cout  ))
// \Div2|auto_generated|divider|divider|op_22~22  = CARRY(( \dmem|io_output_regx2|out_port2 [3] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_22~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_22~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_22~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout  & ((\Div2|auto_generated|divider|divider|op_21~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_21~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [4])) ) + ( \Div2|auto_generated|divider|divider|op_22~22  ))
// \Div2|auto_generated|divider|divider|op_22~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout  & ((\Div2|auto_generated|divider|divider|op_21~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_21~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [4])) ) + ( \Div2|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_22~13_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout  & ((\Div2|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[130]~5_combout )) ) + ( \Div2|auto_generated|divider|divider|op_22~10  ))
// \Div2|auto_generated|divider|divider|op_22~14  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout  & ((\Div2|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[130]~5_combout )) ) + ( \Div2|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_22~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_22~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout  & ((\Div2|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[131]~10_combout )) ) + ( \Div2|auto_generated|divider|divider|op_22~14  ))
// \Div2|auto_generated|divider|divider|op_22~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout  & ((\Div2|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[131]~10_combout )) ) + ( \Div2|auto_generated|divider|divider|op_22~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_22~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_22~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_22~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_22~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_22~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_22~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_22~6_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout  & (((\Div2|auto_generated|divider|divider|op_21~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[132]~15_combout )) # (\Div2|auto_generated|divider|divider|StageOut[132]~12_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_22~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[132]~12_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_21~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_22~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_22~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_22~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_22~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_22~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[137]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[137]~8_combout  = ( !\Div2|auto_generated|divider|divider|op_21~1_sumout  & ( \Div2|auto_generated|divider|divider|op_21~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_21~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[137]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[137]~8 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[137]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y27_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[137]~11 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[137]~11_combout  = ( \Div2|auto_generated|divider|divider|op_21~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[131]~10_combout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .lut_mask = 64'h0000333300003333;
defparam \Div2|auto_generated|divider|divider|StageOut[137]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[136]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[136]~6_combout  = ( \Div2|auto_generated|divider|divider|StageOut[130]~5_combout  & ( (\Div2|auto_generated|divider|divider|op_21~9_sumout ) # (\Div2|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[130]~5_combout  & ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout  & \Div2|auto_generated|divider|divider|op_21~9_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_21~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[136]~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[136]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[135]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[135]~1_combout  = ( \Div2|auto_generated|divider|divider|op_21~5_sumout  & ( (!\Div2|auto_generated|divider|divider|op_21~1_sumout ) # (\dmem|io_output_regx2|out_port2 [4]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_21~5_sumout  & ( (\Div2|auto_generated|divider|divider|op_21~1_sumout  & \dmem|io_output_regx2|out_port2 [4]) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[135]~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[135]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div2|auto_generated|divider|divider|StageOut[135]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_23~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_23~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_23~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_23~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_23~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_23~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_23~21_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [2] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_23~26_cout  ))
// \Div2|auto_generated|divider|divider|op_23~22  = CARRY(( \dmem|io_output_regx2|out_port2 [2] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_23~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_23~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_23~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((\Div2|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_22~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [3])) ) + ( \Div2|auto_generated|divider|divider|op_23~22  ))
// \Div2|auto_generated|divider|divider|op_23~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((\Div2|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_22~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [3])) ) + ( \Div2|auto_generated|divider|divider|op_23~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_23~9_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((\Div2|auto_generated|divider|divider|op_22~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[135]~1_combout )) ) + ( \Div2|auto_generated|divider|divider|op_23~18  ))
// \Div2|auto_generated|divider|divider|op_23~10  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((\Div2|auto_generated|divider|divider|op_22~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[135]~1_combout )) ) + ( \Div2|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_22~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_23~13_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((\Div2|auto_generated|divider|divider|op_22~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[136]~6_combout )) ) + ( \Div2|auto_generated|divider|divider|op_23~10  ))
// \Div2|auto_generated|divider|divider|op_23~14  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((\Div2|auto_generated|divider|divider|op_22~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[136]~6_combout )) ) + ( \Div2|auto_generated|divider|divider|op_23~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_23~6_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout  & (\Div2|auto_generated|divider|divider|op_22~17_sumout )) # (\Div2|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ) # (\Div2|auto_generated|divider|divider|StageOut[137]~8_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_22~17_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[137]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[147]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[147]~0_combout  = ( \Div2|auto_generated|divider|divider|op_23~9_sumout  & ( !\Div2|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div2|auto_generated|divider|divider|StageOut[147]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[142]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[142]~4_combout  = ( \Div2|auto_generated|divider|divider|op_22~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[142]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[142]~4 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div2|auto_generated|divider|divider|StageOut[142]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[142]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[142]~7_combout  = ( \Div2|auto_generated|divider|divider|StageOut[136]~6_combout  & ( \Div2|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[142]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[142]~7 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[142]~7 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[142]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[141]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[141]~2_combout  = ( \Div2|auto_generated|divider|divider|op_22~9_sumout  & ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[135]~1_combout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_22~9_sumout  & ( (\Div2|auto_generated|divider|divider|op_22~1_sumout  & \Div2|auto_generated|divider|divider|StageOut[135]~1_combout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_22~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[141]~2 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[141]~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div2|auto_generated|divider|divider|StageOut[141]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[140]~16 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[140]~16_combout  = ( \Div2|auto_generated|divider|divider|op_22~21_sumout  & ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout ) # (\dmem|io_output_regx2|out_port2 [3]) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_22~21_sumout  & ( (\Div2|auto_generated|divider|divider|op_22~1_sumout  & \dmem|io_output_regx2|out_port2 [3]) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[140]~16 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[140]~16 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div2|auto_generated|divider|divider|StageOut[140]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_25~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_25~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_25~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_25~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_25~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_25~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_25~21_sumout  = SUM(( \dmem|io_output_regx2|out_port2 [1] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_25~26_cout  ))
// \Div2|auto_generated|divider|divider|op_25~22  = CARRY(( \dmem|io_output_regx2|out_port2 [1] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_25~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_25~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_25~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & ((\Div2|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_23~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [2])) ) + ( \Div2|auto_generated|divider|divider|op_25~22  ))
// \Div2|auto_generated|divider|divider|op_25~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & ((\Div2|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_23~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [2])) ) + ( \Div2|auto_generated|divider|divider|op_25~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_25~13_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & ((\Div2|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[140]~16_combout )) ) + ( \Div2|auto_generated|divider|divider|op_25~18  ))
// \Div2|auto_generated|divider|divider|op_25~14  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & ((\Div2|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[140]~16_combout )) ) + ( \Div2|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div2|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_25~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & ((\Div2|auto_generated|divider|divider|op_23~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[141]~2_combout )) ) + ( \Div2|auto_generated|divider|divider|op_25~14  ))
// \Div2|auto_generated|divider|divider|op_25~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & ((\Div2|auto_generated|divider|divider|op_23~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[141]~2_combout )) ) + ( \Div2|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_25~6_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & (\Div2|auto_generated|divider|divider|op_23~13_sumout )) # (\Div2|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[142]~7_combout ) # (\Div2|auto_generated|divider|divider|StageOut[142]~4_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_23~13_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[142]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[142]~7_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div2|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[147]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[147]~3_combout  = (\Div2|auto_generated|divider|divider|op_23~1_sumout  & \Div2|auto_generated|divider|divider|StageOut[141]~2_combout )

	.dataa(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[147]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[147]~3 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~3 .lut_mask = 64'h0505050505050505;
defparam \Div2|auto_generated|divider|divider|StageOut[147]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[146]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[146]~17_combout  = ( \Div2|auto_generated|divider|divider|StageOut[140]~16_combout  & ( (\Div2|auto_generated|divider|divider|op_23~17_sumout ) # (\Div2|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|StageOut[140]~16_combout  & ( (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & \Div2|auto_generated|divider|divider|op_23~17_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_23~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[146]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .lut_mask = 64'h2222222277777777;
defparam \Div2|auto_generated|divider|divider|StageOut[146]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[145]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[145]~22_combout  = (!\Div2|auto_generated|divider|divider|op_23~1_sumout  & (\Div2|auto_generated|divider|divider|op_23~21_sumout )) # (\Div2|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\dmem|io_output_regx2|out_port2 [2])))

	.dataa(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_23~21_sumout ),
	.datad(!\dmem|io_output_regx2|out_port2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[145]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[145]~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[145]~22 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div2|auto_generated|divider|divider|StageOut[145]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_26~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_26~22_cout  = CARRY(( \dmem|io_output_regx2|out_port2 [0] ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_26~18_cout  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_25~1_sumout  & ((\Div2|auto_generated|divider|divider|op_25~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_25~1_sumout  & 
// (\dmem|io_output_regx2|out_port2 [1])) ) + ( \Div2|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_25~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_26~14_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_25~1_sumout  & ((\Div2|auto_generated|divider|divider|op_25~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[145]~22_combout )) ) + ( \Div2|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[145]~22_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_25~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h0000EE220000FFFF;
defparam \Div2|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_26~10_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_25~1_sumout  & ((\Div2|auto_generated|divider|divider|op_25~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[146]~17_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[146]~17_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_25~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_26~6_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_25~1_sumout  & (((\Div2|auto_generated|divider|divider|op_25~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[147]~3_combout )) # (\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_25~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[147]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div2|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = ( \dmem|io_output_regx2|out_port2 [1] & ( \dmem|io_output_regx2|out_port2 [3] & ( !\Div2|auto_generated|divider|divider|op_26~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_23~1_sumout  $ (((!\dmem|io_output_regx2|out_port2 [2] & 
// !\Div2|auto_generated|divider|divider|op_25~1_sumout )))) ) ) ) # ( !\dmem|io_output_regx2|out_port2 [1] & ( \dmem|io_output_regx2|out_port2 [3] & ( !\Div2|auto_generated|divider|divider|op_23~1_sumout  $ (((!\dmem|io_output_regx2|out_port2 [2] & 
// (\Div2|auto_generated|divider|divider|op_26~1_sumout  & !\Div2|auto_generated|divider|divider|op_25~1_sumout )) # (\dmem|io_output_regx2|out_port2 [2] & (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & 
// \Div2|auto_generated|divider|divider|op_25~1_sumout )))) ) ) ) # ( \dmem|io_output_regx2|out_port2 [1] & ( !\dmem|io_output_regx2|out_port2 [3] & ( !\Div2|auto_generated|divider|divider|op_26~1_sumout  $ 
// (!\Div2|auto_generated|divider|divider|op_23~1_sumout  $ (((\Div2|auto_generated|divider|divider|op_25~1_sumout ) # (\dmem|io_output_regx2|out_port2 [2])))) ) ) ) # ( !\dmem|io_output_regx2|out_port2 [1] & ( !\dmem|io_output_regx2|out_port2 [3] & ( 
// !\Div2|auto_generated|divider|divider|op_23~1_sumout  $ (((!\dmem|io_output_regx2|out_port2 [2] & ((!\Div2|auto_generated|divider|divider|op_26~1_sumout ) # (\Div2|auto_generated|divider|divider|op_25~1_sumout ))) # (\dmem|io_output_regx2|out_port2 [2] & 
// ((!\Div2|auto_generated|divider|divider|op_25~1_sumout ) # (\Div2|auto_generated|divider|divider|op_26~1_sumout ))))) ) ) )

	.dataa(!\dmem|io_output_regx2|out_port2 [2]),
	.datab(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(!\dmem|io_output_regx2|out_port2 [1]),
	.dataf(!\dmem|io_output_regx2|out_port2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~2 .extended_lut = "off";
defparam \Add5~2 .lut_mask = 64'h2D4B69C3D2B4963C;
defparam \Add5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = ( \dmem|io_output_regx2|out_port2 [1] & ( !\Div2|auto_generated|divider|divider|op_26~1_sumout  ) ) # ( !\dmem|io_output_regx2|out_port2 [1] & ( \Div2|auto_generated|divider|divider|op_26~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem|io_output_regx2|out_port2 [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~0 .extended_lut = "off";
defparam \Add5~0 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_combout  = ( \Div2|auto_generated|divider|divider|op_25~1_sumout  & ( !\dmem|io_output_regx2|out_port2 [2] $ (((\Div2|auto_generated|divider|divider|op_26~1_sumout ) # (\dmem|io_output_regx2|out_port2 [1]))) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_25~1_sumout  & ( !\dmem|io_output_regx2|out_port2 [2] $ (((!\dmem|io_output_regx2|out_port2 [1] & !\Div2|auto_generated|divider|divider|op_26~1_sumout ))) ) )

	.dataa(!\dmem|io_output_regx2|out_port2 [2]),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port2 [1]),
	.datad(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h5AAA5AAAA555A555;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \s4|WideOr6~0 (
// Equation(s):
// \s4|WideOr6~0_combout  = ( \Add5~1_combout  & ( (\Add5~0_combout  & (!\Add5~2_combout  $ (!\dmem|io_output_regx2|out_port2 [0]))) ) ) # ( !\Add5~1_combout  & ( (\dmem|io_output_regx2|out_port2 [0] & (!\Add5~2_combout  $ (\Add5~0_combout ))) ) )

	.dataa(!\Add5~2_combout ),
	.datab(!\Add5~0_combout ),
	.datac(!\dmem|io_output_regx2|out_port2 [0]),
	.datad(gnd),
	.datae(!\Add5~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr6~0 .extended_lut = "off";
defparam \s4|WideOr6~0 .lut_mask = 64'h0909121209091212;
defparam \s4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \s4|WideOr5~0 (
// Equation(s):
// \s4|WideOr5~0_combout  = ( \Add5~1_combout  & ( (!\Add5~0_combout  & ((!\Add5~2_combout ) # (!\dmem|io_output_regx2|out_port2 [0]))) # (\Add5~0_combout  & (!\Add5~2_combout  $ (\dmem|io_output_regx2|out_port2 [0]))) ) ) # ( !\Add5~1_combout  & ( 
// (!\Add5~0_combout  & (!\Add5~2_combout  & \dmem|io_output_regx2|out_port2 [0])) ) )

	.dataa(gnd),
	.datab(!\Add5~0_combout ),
	.datac(!\Add5~2_combout ),
	.datad(!\dmem|io_output_regx2|out_port2 [0]),
	.datae(!\Add5~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr5~0 .extended_lut = "off";
defparam \s4|WideOr5~0 .lut_mask = 64'h00C0FCC300C0FCC3;
defparam \s4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \s4|WideOr4~0 (
// Equation(s):
// \s4|WideOr4~0_combout  = ( \Add5~0_combout  & ( (!\dmem|io_output_regx2|out_port2 [0] & (!\Add5~2_combout  & \Add5~1_combout )) ) ) # ( !\Add5~0_combout  & ( (!\Add5~2_combout  & ((\Add5~1_combout ))) # (\Add5~2_combout  & 
// (!\dmem|io_output_regx2|out_port2 [0] & !\Add5~1_combout )) ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port2 [0]),
	.datac(!\Add5~2_combout ),
	.datad(!\Add5~1_combout ),
	.datae(gnd),
	.dataf(!\Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr4~0 .extended_lut = "off";
defparam \s4|WideOr4~0 .lut_mask = 64'h0CF00CF000C000C0;
defparam \s4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \s4|WideOr3~0 (
// Equation(s):
// \s4|WideOr3~0_combout  = ( \dmem|io_output_regx2|out_port2 [0] & ( (!\Add5~0_combout  & ((\Add5~1_combout ))) # (\Add5~0_combout  & (\Add5~2_combout  & !\Add5~1_combout )) ) ) # ( !\dmem|io_output_regx2|out_port2 [0] & ( (!\Add5~2_combout  & 
// (!\Add5~0_combout  & !\Add5~1_combout )) # (\Add5~2_combout  & (\Add5~0_combout  & \Add5~1_combout )) ) )

	.dataa(!\Add5~2_combout ),
	.datab(!\Add5~0_combout ),
	.datac(gnd),
	.datad(!\Add5~1_combout ),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr3~0 .extended_lut = "off";
defparam \s4|WideOr3~0 .lut_mask = 64'h8811881111CC11CC;
defparam \s4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \s4|WideOr2~0 (
// Equation(s):
// \s4|WideOr2~0_combout  = (!\Add5~0_combout  & (\Add5~2_combout  & (\dmem|io_output_regx2|out_port2 [0]))) # (\Add5~0_combout  & ((!\Add5~1_combout  & ((\dmem|io_output_regx2|out_port2 [0]))) # (\Add5~1_combout  & (\Add5~2_combout ))))

	.dataa(!\Add5~2_combout ),
	.datab(!\Add5~0_combout ),
	.datac(!\dmem|io_output_regx2|out_port2 [0]),
	.datad(!\Add5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr2~0 .extended_lut = "off";
defparam \s4|WideOr2~0 .lut_mask = 64'h0715071507150715;
defparam \s4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \s4|WideOr1~0 (
// Equation(s):
// \s4|WideOr1~0_combout  = ( \Add5~0_combout  & ( (\dmem|io_output_regx2|out_port2 [0] & (!\Add5~1_combout  $ (!\Add5~2_combout ))) ) ) # ( !\Add5~0_combout  & ( (\Add5~2_combout  & ((!\Add5~1_combout ) # (\dmem|io_output_regx2|out_port2 [0]))) ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port2 [0]),
	.datac(!\Add5~1_combout ),
	.datad(!\Add5~2_combout ),
	.datae(gnd),
	.dataf(!\Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr1~0 .extended_lut = "off";
defparam \s4|WideOr1~0 .lut_mask = 64'h00F300F303300330;
defparam \s4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \s4|WideOr0~0 (
// Equation(s):
// \s4|WideOr0~0_combout  = (!\dmem|io_output_regx2|out_port2 [0] & ((!\Add5~0_combout ) # (!\Add5~2_combout  $ (\Add5~1_combout )))) # (\dmem|io_output_regx2|out_port2 [0] & ((!\Add5~2_combout ) # (!\Add5~0_combout  $ (\Add5~1_combout ))))

	.dataa(!\Add5~2_combout ),
	.datab(!\dmem|io_output_regx2|out_port2 [0]),
	.datac(!\Add5~0_combout ),
	.datad(!\Add5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr0~0 .extended_lut = "off";
defparam \s4|WideOr0~0 .lut_mask = 64'hFAE7FAE7FAE7FAE7;
defparam \s4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N36
cyclonev_lcell_comb \s5|WideOr6~0 (
// Equation(s):
// \s5|WideOr6~0_combout  = ( \Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & (!\Div2|auto_generated|divider|divider|op_25~1_sumout  $ (\Div2|auto_generated|divider|divider|op_22~1_sumout ))) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (\Div2|auto_generated|divider|divider|op_25~1_sumout  & (!\Div2|auto_generated|divider|divider|op_26~1_sumout  $ (\Div2|auto_generated|divider|divider|op_22~1_sumout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr6~0 .extended_lut = "off";
defparam \s5|WideOr6~0 .lut_mask = 64'h2121212182828282;
defparam \s5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N39
cyclonev_lcell_comb \s5|WideOr5~0 (
// Equation(s):
// \s5|WideOr5~0_combout  = ( \Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & (!\Div2|auto_generated|divider|divider|op_25~1_sumout  & !\Div2|auto_generated|divider|divider|op_22~1_sumout )) ) 
// ) # ( !\Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & (!\Div2|auto_generated|divider|divider|op_25~1_sumout  $ (\Div2|auto_generated|divider|divider|op_22~1_sumout ))) # 
// (\Div2|auto_generated|divider|divider|op_26~1_sumout  & ((!\Div2|auto_generated|divider|divider|op_25~1_sumout ) # (!\Div2|auto_generated|divider|divider|op_22~1_sumout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr5~0 .extended_lut = "off";
defparam \s5|WideOr5~0 .lut_mask = 64'hDD66DD6688008800;
defparam \s5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N30
cyclonev_lcell_comb \s5|WideOr4~0 (
// Equation(s):
// \s5|WideOr4~0_combout  = ( \Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_25~1_sumout  & (\Div2|auto_generated|divider|divider|op_26~1_sumout  & \Div2|auto_generated|divider|divider|op_22~1_sumout )) ) ) 
// # ( !\Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((!\Div2|auto_generated|divider|divider|op_25~1_sumout ) # (\Div2|auto_generated|divider|divider|op_26~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr4~0 .extended_lut = "off";
defparam \s5|WideOr4~0 .lut_mask = 64'hCF00CF00000C000C;
defparam \s5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N33
cyclonev_lcell_comb \s5|WideOr3~0 (
// Equation(s):
// \s5|WideOr3~0_combout  = ( \Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & (\Div2|auto_generated|divider|divider|op_25~1_sumout  & \Div2|auto_generated|divider|divider|op_22~1_sumout )) # 
// (\Div2|auto_generated|divider|divider|op_26~1_sumout  & (!\Div2|auto_generated|divider|divider|op_25~1_sumout  & !\Div2|auto_generated|divider|divider|op_22~1_sumout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_23~1_sumout  & ( 
// (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & (!\Div2|auto_generated|divider|divider|op_25~1_sumout )) # (\Div2|auto_generated|divider|divider|op_26~1_sumout  & (\Div2|auto_generated|divider|divider|op_25~1_sumout  & 
// \Div2|auto_generated|divider|divider|op_22~1_sumout )) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr3~0 .extended_lut = "off";
defparam \s5|WideOr3~0 .lut_mask = 64'h8899889944224422;
defparam \s5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N3
cyclonev_lcell_comb \s5|WideOr2~0 (
// Equation(s):
// \s5|WideOr2~0_combout  = ( \Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & ((\Div2|auto_generated|divider|divider|op_22~1_sumout ) # (\Div2|auto_generated|divider|divider|op_25~1_sumout ))) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((!\Div2|auto_generated|divider|divider|op_26~1_sumout ) # (\Div2|auto_generated|divider|divider|op_25~1_sumout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr2~0 .extended_lut = "off";
defparam \s5|WideOr2~0 .lut_mask = 64'h00BB00BB22AA22AA;
defparam \s5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N42
cyclonev_lcell_comb \s5|WideOr1~0 (
// Equation(s):
// \s5|WideOr1~0_combout  = ( \Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (\Div2|auto_generated|divider|divider|op_22~1_sumout  & ((!\Div2|auto_generated|divider|divider|op_25~1_sumout ) # (!\Div2|auto_generated|divider|divider|op_26~1_sumout 
// ))) ) ) # ( !\Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & (!\Div2|auto_generated|divider|divider|op_22~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_25~1_sumout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr1~0 .extended_lut = "off";
defparam \s5|WideOr1~0 .lut_mask = 64'h6060606054545454;
defparam \s5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N0
cyclonev_lcell_comb \s5|WideOr0~0 (
// Equation(s):
// \s5|WideOr0~0_combout  = ( \Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_25~1_sumout ) # (!\Div2|auto_generated|divider|divider|op_22~1_sumout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_26~1_sumout  & ((!\Div2|auto_generated|divider|divider|op_22~1_sumout ) # (\Div2|auto_generated|divider|divider|op_25~1_sumout ))) # 
// (\Div2|auto_generated|divider|divider|op_26~1_sumout  & ((!\Div2|auto_generated|divider|divider|op_25~1_sumout ) # (\Div2|auto_generated|divider|divider|op_22~1_sumout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr0~0 .extended_lut = "off";
defparam \s5|WideOr0~0 .lut_mask = 64'hE7E7E7E7FCFCFCFC;
defparam \s5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [28] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \dmem|io_output_regx2|out_port1 [28] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [29] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  
// ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \dmem|io_output_regx2|out_port1 [29] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\dmem|io_output_regx2|out_port1 [30] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\dmem|io_output_regx2|out_port1 [30] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  
// ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\dmem|io_output_regx2|out_port1 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [31] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \dmem|io_output_regx2|out_port1 [31] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~14  
// ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~108 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~108_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~108 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~108 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~109 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~109_combout  = ( \dmem|io_output_regx2|out_port1 [31] & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~109 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~109 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~110 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~110_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~110 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~110 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~111 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~111_combout  = ( \dmem|io_output_regx2|out_port1 [29] & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~111 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~111 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_27~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_27~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_27~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_27~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_27~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_27~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_27~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_27~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [27] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~14_cout  ))
// \Div1|auto_generated|divider|divider|op_27~6  = CARRY(( \dmem|io_output_regx2|out_port1 [27] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~14_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_27~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_27~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_27~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_27~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_27~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_27~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_27~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port1 [28])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_27~6  ))
// \Div1|auto_generated|divider|divider|op_27~18  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port1 [28])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_27~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [28]),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_27~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_27~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_27~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_27~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_27~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_27~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_27~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_27~21_sumout  = SUM(( VCC ) + ( (\Div1|auto_generated|divider|divider|StageOut[16]~111_combout ) # (\Div1|auto_generated|divider|divider|StageOut[16]~110_combout ) ) + ( \Div1|auto_generated|divider|divider|op_27~18 
//  ))
// \Div1|auto_generated|divider|divider|op_27~22  = CARRY(( VCC ) + ( (\Div1|auto_generated|divider|divider|StageOut[16]~111_combout ) # (\Div1|auto_generated|divider|divider|StageOut[16]~110_combout ) ) + ( \Div1|auto_generated|divider|divider|op_27~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~110_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[16]~111_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_27~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_27~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_27~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_27~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_27~21 .lut_mask = 64'h0000F0000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_27~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_27~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_27~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port1 [30])) ) + ( \Div1|auto_generated|divider|divider|op_27~22  ))
// \Div1|auto_generated|divider|divider|op_27~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port1 [30])) ) + ( \Div1|auto_generated|divider|divider|op_27~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_27~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_27~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_27~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_27~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_27~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_27~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_27~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_27~10_cout  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[18]~109_combout ) # (\Div1|auto_generated|divider|divider|StageOut[18]~108_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~26 
//  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[18]~108_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[18]~109_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_27~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_27~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_27~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_27~10 .lut_mask = 64'h0000000000005F5F;
defparam \Div1|auto_generated|divider|divider|op_27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_27~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_27~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_27~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_27~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_27~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_27~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~106 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~106_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~106 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~106 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~107 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~107_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \dmem|io_output_regx2|out_port1 [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~107 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~107 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~104 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~104_combout  = ( \dmem|io_output_regx2|out_port1 [29] & ( (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ) 
// ) ) # ( !\dmem|io_output_regx2|out_port1 [29] & ( (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~104 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~104 .lut_mask = 64'h4444444477777777;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~100 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~100_combout  = ( \dmem|io_output_regx2|out_port1 [28] & ( (\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) # (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) 
// ) ) # ( !\dmem|io_output_regx2|out_port1 [28] & ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~100 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[15]~100 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_28~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_28~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_28~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_28~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_28~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_28~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_28~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_28~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [26] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~18_cout  ))
// \Div1|auto_generated|divider|divider|op_28~6  = CARRY(( \dmem|io_output_regx2|out_port1 [26] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_28~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_28~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_28~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_28~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_28~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_28~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_28~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout  & ((\Div1|auto_generated|divider|divider|op_27~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [27])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_28~6  ))
// \Div1|auto_generated|divider|divider|op_28~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout  & ((\Div1|auto_generated|divider|divider|op_27~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [27])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_28~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [27]),
	.datad(!\Div1|auto_generated|divider|divider|op_27~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_28~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_28~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_28~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_28~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_28~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_28~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_28~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout  & ((\Div1|auto_generated|divider|divider|op_27~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~100_combout )) ) + ( \Div1|auto_generated|divider|divider|op_28~10  ))
// \Div1|auto_generated|divider|divider|op_28~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout  & ((\Div1|auto_generated|divider|divider|op_27~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~100_combout )) ) + ( \Div1|auto_generated|divider|divider|op_28~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_27~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_28~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_28~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_28~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_28~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_28~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_28~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_28~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_28~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout  & ((\Div1|auto_generated|divider|divider|op_27~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~104_combout )) ) + ( \Div1|auto_generated|divider|divider|op_28~22  ))
// \Div1|auto_generated|divider|divider|op_28~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout  & ((\Div1|auto_generated|divider|divider|op_27~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~104_combout )) ) + ( \Div1|auto_generated|divider|divider|op_28~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_27~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_28~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_28~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_28~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_28~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_28~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_28~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_28~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_28~14_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout  & (\Div1|auto_generated|divider|divider|op_27~25_sumout )) # (\Div1|auto_generated|divider|divider|op_27~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[17]~107_combout ) # (\Div1|auto_generated|divider|divider|StageOut[17]~106_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_27~25_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[17]~106_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[17]~107_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_28~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_28~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_28~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_28~14 .lut_mask = 64'h0000000000002777;
defparam \Div1|auto_generated|divider|divider|op_28~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_28~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_28~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_28~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_28~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_28~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_28~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[21]~101 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~101_combout  = ( \Div1|auto_generated|divider|divider|op_27~17_sumout  & ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[15]~100_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_27~17_sumout  & ( (\Div1|auto_generated|divider|divider|op_27~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[15]~100_combout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_27~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[21]~101 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[21]~101 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div1|auto_generated|divider|divider|StageOut[21]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~96 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~96_combout  = ( \Div1|auto_generated|divider|divider|op_27~5_sumout  & ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout ) # (\dmem|io_output_regx2|out_port1 [27]) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_27~5_sumout  & ( (\Div1|auto_generated|divider|divider|op_27~1_sumout  & \dmem|io_output_regx2|out_port1 [27]) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_27~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~96 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[20]~96 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_29~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_29~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_29~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_29~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_29~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_29~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_29~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_29~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [25] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~22_cout  ))
// \Div1|auto_generated|divider|divider|op_29~6  = CARRY(( \dmem|io_output_regx2|out_port1 [25] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_29~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_29~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_29~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_29~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_29~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_29~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_29~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout  & ((\Div1|auto_generated|divider|divider|op_28~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [26])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_29~6  ))
// \Div1|auto_generated|divider|divider|op_29~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout  & ((\Div1|auto_generated|divider|divider|op_28~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [26])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_29~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [26]),
	.datad(!\Div1|auto_generated|divider|divider|op_28~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_29~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_29~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_29~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_29~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_29~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_29~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_29~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_28~1_sumout  & ((\Div1|auto_generated|divider|divider|op_28~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[20]~96_combout )) ) + ( \Div1|auto_generated|divider|divider|op_29~10  ))
// \Div1|auto_generated|divider|divider|op_29~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_28~1_sumout  & ((\Div1|auto_generated|divider|divider|op_28~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[20]~96_combout )) ) + ( \Div1|auto_generated|divider|divider|op_29~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_28~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_29~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_29~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_29~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_29~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_29~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_29~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_29~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_29~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_28~1_sumout  & ((\Div1|auto_generated|divider|divider|op_28~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[21]~101_combout )) ) + ( \Div1|auto_generated|divider|divider|op_29~14  ))
// \Div1|auto_generated|divider|divider|op_29~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_28~1_sumout  & ((\Div1|auto_generated|divider|divider|op_28~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[21]~101_combout )) ) + ( \Div1|auto_generated|divider|divider|op_29~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_28~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_29~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_29~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_29~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_29~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_29~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_29~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~103 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~103_combout  = ( \Div1|auto_generated|divider|divider|op_27~21_sumout  & ( !\Div1|auto_generated|divider|divider|op_27~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_27~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~103 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[22]~103 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~105 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~105_combout  = (\Div1|auto_generated|divider|divider|op_27~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[16]~104_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~105 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[22]~105 .lut_mask = 64'h0055005500550055;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_29~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_29~18_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_28~1_sumout  & (\Div1|auto_generated|divider|divider|op_28~25_sumout )) # (\Div1|auto_generated|divider|divider|op_28~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[22]~105_combout ) # (\Div1|auto_generated|divider|divider|StageOut[22]~103_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_29~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_28~25_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[22]~103_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[22]~105_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_29~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_29~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_29~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_29~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_29~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_29~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_29~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_29~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_29~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_29~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_29~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[27]~99 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[27]~99_combout  = ( \Div1|auto_generated|divider|divider|op_28~21_sumout  & ( !\Div1|auto_generated|divider|divider|op_28~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_28~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[27]~99 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[27]~99 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \Div1|auto_generated|divider|divider|StageOut[27]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[27]~102 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[27]~102_combout  = ( \Div1|auto_generated|divider|divider|op_28~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[21]~101_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[27]~102 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[27]~102 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[27]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[26]~97 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[26]~97_combout  = ( \Div1|auto_generated|divider|divider|StageOut[20]~96_combout  & ( \Div1|auto_generated|divider|divider|op_28~9_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[20]~96_combout  
// & ( \Div1|auto_generated|divider|divider|op_28~9_sumout  & ( !\Div1|auto_generated|divider|divider|op_28~1_sumout  ) ) ) # ( \Div1|auto_generated|divider|divider|StageOut[20]~96_combout  & ( !\Div1|auto_generated|divider|divider|op_28~9_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_28~1_sumout  ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_28~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[26]~97 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[26]~97 .lut_mask = 64'h00005555AAAAFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[26]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[25]~92 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[25]~92_combout  = (!\Div1|auto_generated|divider|divider|op_28~1_sumout  & (\Div1|auto_generated|divider|divider|op_28~5_sumout )) # (\Div1|auto_generated|divider|divider|op_28~1_sumout  & 
// ((\dmem|io_output_regx2|out_port1 [26])))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_28~5_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_28~1_sumout ),
	.datad(!\dmem|io_output_regx2|out_port1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[25]~92 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[25]~92 .lut_mask = 64'h303F303F303F303F;
defparam \Div1|auto_generated|divider|divider|StageOut[25]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_30~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_30~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_30~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_30~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_30~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_30~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_30~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_30~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [24] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~26_cout  ))
// \Div1|auto_generated|divider|divider|op_30~6  = CARRY(( \dmem|io_output_regx2|out_port1 [24] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_30~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_30~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_30~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_30~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_30~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_30~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_30~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout  & ((\Div1|auto_generated|divider|divider|op_29~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [25])) ) + ( \Div1|auto_generated|divider|divider|op_30~6  ))
// \Div1|auto_generated|divider|divider|op_30~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout  & ((\Div1|auto_generated|divider|divider|op_29~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [25])) ) + ( \Div1|auto_generated|divider|divider|op_30~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_29~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_30~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_30~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_30~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_30~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_30~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_30~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_30~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout  & ((\Div1|auto_generated|divider|divider|op_29~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[25]~92_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~10  ))
// \Div1|auto_generated|divider|divider|op_30~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout  & ((\Div1|auto_generated|divider|divider|op_29~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[25]~92_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_29~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_30~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_30~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_30~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_30~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_30~13 .lut_mask = 64'h0000000000001D1D;
defparam \Div1|auto_generated|divider|divider|op_30~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_30~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_30~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout  & ((\Div1|auto_generated|divider|divider|op_29~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[26]~97_combout )) ) + ( \Div1|auto_generated|divider|divider|op_30~14  ))
// \Div1|auto_generated|divider|divider|op_30~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout  & ((\Div1|auto_generated|divider|divider|op_29~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[26]~97_combout )) ) + ( \Div1|auto_generated|divider|divider|op_30~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_29~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_30~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_30~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_30~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_30~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_30~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_30~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_30~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_30~22_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout  & (\Div1|auto_generated|divider|divider|op_29~25_sumout )) # (\Div1|auto_generated|divider|divider|op_29~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[27]~102_combout ) # (\Div1|auto_generated|divider|divider|StageOut[27]~99_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_29~25_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_30~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_30~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_30~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_30~22 .lut_mask = 64'h0000000000004777;
defparam \Div1|auto_generated|divider|divider|op_30~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_30~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_30~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_30~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_30~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_30~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_30~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[37]~91 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[37]~91_combout  = ( \Div1|auto_generated|divider|divider|op_30~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_30~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_30~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[37]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[37]~91 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[37]~91 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[37]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[32]~95 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[32]~95_combout  = ( \Div1|auto_generated|divider|divider|op_29~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_29~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_29~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[32]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[32]~95 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[32]~95 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[32]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[32]~98 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[32]~98_combout  = ( \Div1|auto_generated|divider|divider|StageOut[26]~97_combout  & ( \Div1|auto_generated|divider|divider|op_29~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[32]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[32]~98 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[32]~98 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[32]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[31]~93 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[31]~93_combout  = ( \Div1|auto_generated|divider|divider|op_29~9_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[25]~92_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_29~9_sumout  & ( 
// \Div1|auto_generated|divider|divider|StageOut[25]~92_combout  & ( \Div1|auto_generated|divider|divider|op_29~1_sumout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_29~9_sumout  & ( !\Div1|auto_generated|divider|divider|StageOut[25]~92_combout  & ( 
// !\Div1|auto_generated|divider|divider|op_29~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_29~9_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[31]~93 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[31]~93 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[31]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[30]~88 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[30]~88_combout  = ( \Div1|auto_generated|divider|divider|op_29~1_sumout  & ( \Div1|auto_generated|divider|divider|op_29~5_sumout  & ( \dmem|io_output_regx2|out_port1 [25] ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_29~1_sumout  & ( \Div1|auto_generated|divider|divider|op_29~5_sumout  ) ) # ( \Div1|auto_generated|divider|divider|op_29~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_29~5_sumout  & ( 
// \dmem|io_output_regx2|out_port1 [25] ) ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port1 [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_29~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_29~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[30]~88 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[30]~88 .lut_mask = 64'h00003333FFFF3333;
defparam \Div1|auto_generated|divider|divider|StageOut[30]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_31~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_31~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_31~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_31~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_31~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_31~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_31~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_31~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [23] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~14_cout  ))
// \Div1|auto_generated|divider|divider|op_31~6  = CARRY(( \dmem|io_output_regx2|out_port1 [23] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_31~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_31~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_31~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_31~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_31~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_31~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_31~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout  & ((\Div1|auto_generated|divider|divider|op_30~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [24])) ) + ( \Div1|auto_generated|divider|divider|op_31~6  ))
// \Div1|auto_generated|divider|divider|op_31~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout  & ((\Div1|auto_generated|divider|divider|op_30~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [24])) ) + ( \Div1|auto_generated|divider|divider|op_31~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_30~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_31~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_31~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_31~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_31~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_31~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_31~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_31~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_31~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout  & ((\Div1|auto_generated|divider|divider|op_30~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[30]~88_combout )) ) + ( \Div1|auto_generated|divider|divider|op_31~18  ))
// \Div1|auto_generated|divider|divider|op_31~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout  & ((\Div1|auto_generated|divider|divider|op_30~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[30]~88_combout )) ) + ( \Div1|auto_generated|divider|divider|op_31~18  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_30~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_31~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_31~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_31~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_31~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_31~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_31~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_31~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_31~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout  & ((\Div1|auto_generated|divider|divider|op_30~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[31]~93_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_31~22  ))
// \Div1|auto_generated|divider|divider|op_31~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout  & ((\Div1|auto_generated|divider|divider|op_30~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[31]~93_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_31~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_30~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_31~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_31~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_31~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_31~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_31~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_31~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_31~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_31~10_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout  & (\Div1|auto_generated|divider|divider|op_30~17_sumout )) # (\Div1|auto_generated|divider|divider|op_30~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[32]~98_combout ) # (\Div1|auto_generated|divider|divider|StageOut[32]~95_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_31~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_30~17_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[32]~95_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[32]~98_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_31~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_31~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_31~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_31~10 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_31~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_31~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_31~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_31~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_31~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_31~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[37]~94 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[37]~94_combout  = ( \Div1|auto_generated|divider|divider|StageOut[31]~93_combout  & ( \Div1|auto_generated|divider|divider|op_30~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[37]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[37]~94 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[37]~94 .lut_mask = 64'h00000F0F00000F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[37]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[36]~89 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[36]~89_combout  = ( \Div1|auto_generated|divider|divider|op_30~9_sumout  & ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[30]~88_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_30~9_sumout  & ( (\Div1|auto_generated|divider|divider|op_30~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[30]~88_combout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_30~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[36]~89 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[36]~89 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div1|auto_generated|divider|divider|StageOut[36]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[35]~84 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[35]~84_combout  = ( \Div1|auto_generated|divider|divider|op_30~5_sumout  & ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout ) # (\dmem|io_output_regx2|out_port1 [24]) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_30~5_sumout  & ( (\Div1|auto_generated|divider|divider|op_30~1_sumout  & \dmem|io_output_regx2|out_port1 [24]) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_30~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[35]~84 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[35]~84 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div1|auto_generated|divider|divider|StageOut[35]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_32~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_32~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_32~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_32~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_32~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_32~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_32~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_32~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [22] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~18_cout  ))
// \Div1|auto_generated|divider|divider|op_32~6  = CARRY(( \dmem|io_output_regx2|out_port1 [22] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_32~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_32~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_32~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_32~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_32~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_32~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_32~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_31~1_sumout  & ((\Div1|auto_generated|divider|divider|op_31~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [23])) ) + ( \Div1|auto_generated|divider|divider|op_32~6  ))
// \Div1|auto_generated|divider|divider|op_32~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_31~1_sumout  & ((\Div1|auto_generated|divider|divider|op_31~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [23])) ) + ( \Div1|auto_generated|divider|divider|op_32~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_31~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_32~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_32~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_32~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_32~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_32~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_32~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_32~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_31~1_sumout  & ((\Div1|auto_generated|divider|divider|op_31~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[35]~84_combout )) ) + ( \Div1|auto_generated|divider|divider|op_32~10  ))
// \Div1|auto_generated|divider|divider|op_32~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_31~1_sumout  & ((\Div1|auto_generated|divider|divider|op_31~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[35]~84_combout )) ) + ( \Div1|auto_generated|divider|divider|op_32~10  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_31~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_32~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_32~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_32~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_32~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_32~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_32~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_32~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_32~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout  & ((\Div1|auto_generated|divider|divider|op_31~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[36]~89_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_32~22  ))
// \Div1|auto_generated|divider|divider|op_32~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout  & ((\Div1|auto_generated|divider|divider|op_31~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[36]~89_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_32~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_31~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_32~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_32~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_32~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_32~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_32~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_32~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_32~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_32~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_31~1_sumout  & (((\Div1|auto_generated|divider|divider|op_31~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[37]~94_combout )) # (\Div1|auto_generated|divider|divider|StageOut[37]~91_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_32~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[37]~91_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_31~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[37]~94_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_32~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_32~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_32~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_32~14 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_32~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_32~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_32~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_32~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_32~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_32~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_32~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[42]~87 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[42]~87_combout  = ( \Div1|auto_generated|divider|divider|op_31~21_sumout  & ( !\Div1|auto_generated|divider|divider|op_31~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_31~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[42]~87 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[42]~87 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[42]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[42]~90 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[42]~90_combout  = ( \Div1|auto_generated|divider|divider|op_31~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[36]~89_combout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[42]~90 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[42]~90 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[42]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[41]~85 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[41]~85_combout  = ( \Div1|auto_generated|divider|divider|StageOut[35]~84_combout  & ( (\Div1|auto_generated|divider|divider|op_31~1_sumout ) # (\Div1|auto_generated|divider|divider|op_31~17_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[35]~84_combout  & ( (\Div1|auto_generated|divider|divider|op_31~17_sumout  & !\Div1|auto_generated|divider|divider|op_31~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_31~17_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[41]~85 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[41]~85 .lut_mask = 64'h505050505F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[41]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[40]~80 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[40]~80_combout  = ( \dmem|io_output_regx2|out_port1 [23] & ( \Div1|auto_generated|divider|divider|op_31~5_sumout  ) ) # ( !\dmem|io_output_regx2|out_port1 [23] & ( 
// \Div1|auto_generated|divider|divider|op_31~5_sumout  & ( !\Div1|auto_generated|divider|divider|op_31~1_sumout  ) ) ) # ( \dmem|io_output_regx2|out_port1 [23] & ( !\Div1|auto_generated|divider|divider|op_31~5_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_31~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_31~1_sumout ),
	.datae(!\dmem|io_output_regx2|out_port1 [23]),
	.dataf(!\Div1|auto_generated|divider|divider|op_31~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[40]~80 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[40]~80 .lut_mask = 64'h000000FFFF00FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[40]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [21] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~22_cout  ))
// \Div1|auto_generated|divider|divider|op_3~6  = CARRY(( \dmem|io_output_regx2|out_port1 [21] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & ((\Div1|auto_generated|divider|divider|op_32~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [22])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~6  ))
// \Div1|auto_generated|divider|divider|op_3~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & ((\Div1|auto_generated|divider|divider|op_32~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [22])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [22]),
	.datad(!\Div1|auto_generated|divider|divider|op_32~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & ((\Div1|auto_generated|divider|divider|op_32~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[40]~80_combout )) ) + ( \Div1|auto_generated|divider|divider|op_3~10  ))
// \Div1|auto_generated|divider|divider|op_3~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & ((\Div1|auto_generated|divider|divider|op_32~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[40]~80_combout )) ) + ( \Div1|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_32~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & ((\Div1|auto_generated|divider|divider|op_32~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[41]~85_combout )) ) + ( \Div1|auto_generated|divider|divider|op_3~14  ))
// \Div1|auto_generated|divider|divider|op_3~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & ((\Div1|auto_generated|divider|divider|op_32~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[41]~85_combout )) ) + ( \Div1|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_32~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~18_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & (((\Div1|auto_generated|divider|divider|op_32~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[42]~90_combout )) # (\Div1|auto_generated|divider|divider|StageOut[42]~87_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_32~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_3~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~18 .lut_mask = 64'h0000000000001B5F;
defparam \Div1|auto_generated|divider|divider|op_3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[47]~83 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[47]~83_combout  = ( !\Div1|auto_generated|divider|divider|op_32~1_sumout  & ( \Div1|auto_generated|divider|divider|op_32~21_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_32~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[47]~83 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[47]~83 .lut_mask = 64'h3333333300000000;
defparam \Div1|auto_generated|divider|divider|StageOut[47]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[47]~86 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[47]~86_combout  = ( \Div1|auto_generated|divider|divider|op_32~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[41]~85_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[47]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[47]~86 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[47]~86 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[47]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[46]~81 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[46]~81_combout  = (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & (\Div1|auto_generated|divider|divider|op_32~9_sumout )) # (\Div1|auto_generated|divider|divider|op_32~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[40]~80_combout )))

	.dataa(!\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_32~9_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[46]~81 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[46]~81 .lut_mask = 64'h2727272727272727;
defparam \Div1|auto_generated|divider|divider|StageOut[46]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[45]~76 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[45]~76_combout  = ( \dmem|io_output_regx2|out_port1 [22] & ( (\Div1|auto_generated|divider|divider|op_32~5_sumout ) # (\Div1|auto_generated|divider|divider|op_32~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port1 [22] & ( (!\Div1|auto_generated|divider|divider|op_32~1_sumout  & \Div1|auto_generated|divider|divider|op_32~5_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_32~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_32~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[45]~76 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[45]~76 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[45]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_4~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [20] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~26_cout  ))
// \Div1|auto_generated|divider|divider|op_4~6  = CARRY(( \dmem|io_output_regx2|out_port1 [20] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [21])) ) + ( \Div1|auto_generated|divider|divider|op_4~6  ))
// \Div1|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [21])) ) + ( \Div1|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port1 [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000EE4400000000;
defparam \Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[45]~76_combout )) ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))
// \Div1|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[45]~76_combout )) ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[46]~81_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))
// \Div1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[46]~81_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Div1|auto_generated|divider|divider|op_3~25_sumout )) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[47]~86_combout ) # (\Div1|auto_generated|divider|divider|StageOut[47]~83_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[47]~86_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~79 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~79_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & \Div1|auto_generated|divider|divider|op_3~13_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~79 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~79 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~82 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~82_combout  = ( \Div1|auto_generated|divider|divider|StageOut[46]~81_combout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~82 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~82 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~77 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~77_combout  = ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[45]~76_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_3~9_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~77 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~77 .lut_mask = 64'h00FF00FF55555555;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~72 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~72_combout  = ( \Div1|auto_generated|divider|divider|op_3~5_sumout  & ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout ) # (\dmem|io_output_regx2|out_port1 [21]) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_3~5_sumout  & ( (\dmem|io_output_regx2|out_port1 [21] & \Div1|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port1 [21]),
	.datac(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~72 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~72 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [19] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~14_cout  ))
// \Div1|auto_generated|divider|divider|op_5~6  = CARRY(( \dmem|io_output_regx2|out_port1 [19] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [20])) ) + ( \Div1|auto_generated|divider|divider|op_5~6  ))
// \Div1|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [20])) ) + ( \Div1|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[50]~72_combout )) ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))
// \Div1|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[50]~72_combout )) ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[51]~77_combout )) ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))
// \Div1|auto_generated|divider|divider|op_5~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[51]~77_combout )) ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~10_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|op_4~17_sumout )) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[52]~82_combout ) # (\Div1|auto_generated|divider|divider|StageOut[52]~79_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[52]~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[52]~82_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[57]~75 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[57]~75_combout  = ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[57]~75 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[57]~75 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[57]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[57]~78 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[57]~78_combout  = (\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[51]~77_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[57]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[57]~78 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[57]~78 .lut_mask = 64'h0505050505050505;
defparam \Div1|auto_generated|divider|divider|StageOut[57]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[56]~73 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[56]~73_combout  = ( \Div1|auto_generated|divider|divider|StageOut[50]~72_combout  & ( \Div1|auto_generated|divider|divider|op_4~9_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[50]~72_combout  
// & ( \Div1|auto_generated|divider|divider|op_4~9_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) ) # ( \Div1|auto_generated|divider|divider|StageOut[50]~72_combout  & ( !\Div1|auto_generated|divider|divider|op_4~9_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[56]~73 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[56]~73 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[56]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[55]~68 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[55]~68_combout  = ( \Div1|auto_generated|divider|divider|op_4~5_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\dmem|io_output_regx2|out_port1 [20]) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_4~5_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & \dmem|io_output_regx2|out_port1 [20]) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[55]~68 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[55]~68 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div1|auto_generated|divider|divider|StageOut[55]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [18] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18_cout  ))
// \Div1|auto_generated|divider|divider|op_6~6  = CARRY(( \dmem|io_output_regx2|out_port1 [18] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [19])) ) + ( \Div1|auto_generated|divider|divider|op_6~6  ))
// \Div1|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [19])) ) + ( \Div1|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port1 [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000EE4400000000;
defparam \Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[55]~68_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~10  ))
// \Div1|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[55]~68_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[56]~73_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))
// \Div1|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[56]~73_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~25_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[57]~78_combout ) # (\Div1|auto_generated|divider|divider|StageOut[57]~75_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[57]~78_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[62]~71 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[62]~71_combout  = ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[62]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[62]~71 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[62]~71 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[62]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[62]~74 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[62]~74_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[56]~73_combout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[62]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[62]~74 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[62]~74 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[62]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[61]~69 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[61]~69_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[55]~68_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_5~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[61]~69 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[61]~69 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[61]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[60]~64 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[60]~64_combout  = ( \dmem|io_output_regx2|out_port1 [19] & ( (\Div1|auto_generated|divider|divider|op_5~5_sumout ) # (\Div1|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port1 [19] & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|op_5~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(!\dmem|io_output_regx2|out_port1 [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[60]~64 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[60]~64 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[60]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [17] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~22_cout  ))
// \Div1|auto_generated|divider|divider|op_7~6  = CARRY(( \dmem|io_output_regx2|out_port1 [17] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [18])) ) + ( \Div1|auto_generated|divider|divider|op_7~6  ))
// \Div1|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [18])) ) + ( \Div1|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[60]~64_combout )) ) + ( \Div1|auto_generated|divider|divider|op_7~10  ))
// \Div1|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[60]~64_combout )) ) + ( \Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[61]~69_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~14  ))
// \Div1|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[61]~69_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\Div1|auto_generated|divider|divider|op_6~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[62]~74_combout )) # (\Div1|auto_generated|divider|divider|StageOut[62]~71_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[62]~71_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[62]~74_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[67]~67 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[67]~67_combout  = ( \Div1|auto_generated|divider|divider|op_6~21_sumout  & ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[67]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[67]~67 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[67]~67 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[67]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[67]~70 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[67]~70_combout  = ( \Div1|auto_generated|divider|divider|StageOut[61]~69_combout  & ( \Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[67]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[67]~70 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[67]~70 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[67]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[66]~65 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[66]~65_combout  = ( \Div1|auto_generated|divider|divider|op_6~9_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[60]~64_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_6~9_sumout  & ( (\Div1|auto_generated|divider|divider|op_6~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[60]~64_combout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[66]~65 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[66]~65 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div1|auto_generated|divider|divider|StageOut[66]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[65]~60 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[65]~60_combout  = (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~5_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\dmem|io_output_regx2|out_port1 [18])))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~5_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[65]~60 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[65]~60 .lut_mask = 64'h2727272727272727;
defparam \Div1|auto_generated|divider|divider|StageOut[65]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [16] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26_cout  ))
// \Div1|auto_generated|divider|divider|op_8~6  = CARRY(( \dmem|io_output_regx2|out_port1 [16] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [17])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~6  ))
// \Div1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [17])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [17]),
	.datad(!\Div1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[65]~60_combout )) ) + ( \Div1|auto_generated|divider|divider|op_8~10  ))
// \Div1|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[65]~60_combout )) ) + ( \Div1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[66]~65_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))
// \Div1|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[66]~65_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|op_7~25_sumout )) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[67]~70_combout ) # (\Div1|auto_generated|divider|divider|StageOut[67]~67_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[67]~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[67]~70_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[72]~63 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[72]~63_combout  = (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & \Div1|auto_generated|divider|divider|op_7~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[72]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[72]~63 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[72]~63 .lut_mask = 64'h00F000F000F000F0;
defparam \Div1|auto_generated|divider|divider|StageOut[72]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[72]~66 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[72]~66_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[66]~65_combout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[72]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[72]~66 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[72]~66 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[72]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[71]~61 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[71]~61_combout  = ( \Div1|auto_generated|divider|divider|op_7~9_sumout  & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[65]~60_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_7~9_sumout  & ( (\Div1|auto_generated|divider|divider|op_7~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[65]~60_combout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[71]~61 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[71]~61 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div1|auto_generated|divider|divider|StageOut[71]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[70]~56 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[70]~56_combout  = (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [17]))

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [17]),
	.datad(!\Div1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[70]~56 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[70]~56 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Div1|auto_generated|divider|divider|StageOut[70]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [15] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~14_cout  ))
// \Div1|auto_generated|divider|divider|op_9~6  = CARRY(( \dmem|io_output_regx2|out_port1 [15] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [16])) ) + ( \Div1|auto_generated|divider|divider|op_9~6  ))
// \Div1|auto_generated|divider|divider|op_9~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [16])) ) + ( \Div1|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[70]~56_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~18  ))
// \Div1|auto_generated|divider|divider|op_9~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[70]~56_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[71]~61_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~22  ))
// \Div1|auto_generated|divider|divider|op_9~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[71]~61_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~10_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[72]~66_combout )) # (\Div1|auto_generated|divider|divider|StageOut[72]~63_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[72]~63_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[72]~66_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[76]~57 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[76]~57_combout  = ( \Div1|auto_generated|divider|divider|op_8~9_sumout  & ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[70]~56_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_8~9_sumout  & ( (\Div1|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[70]~56_combout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[76]~57 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[76]~57 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Div1|auto_generated|divider|divider|StageOut[76]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[75]~52 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[75]~52_combout  = ( \Div1|auto_generated|divider|divider|op_8~5_sumout  & ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\dmem|io_output_regx2|out_port1 [16]) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_8~5_sumout  & ( (\Div1|auto_generated|divider|divider|op_8~1_sumout  & \dmem|io_output_regx2|out_port1 [16]) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[75]~52 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[75]~52 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div1|auto_generated|divider|divider|StageOut[75]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [14] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~18_cout  ))
// \Div1|auto_generated|divider|divider|op_10~6  = CARRY(( \dmem|io_output_regx2|out_port1 [14] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [15])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~6  ))
// \Div1|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [15])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [15]),
	.datad(!\Div1|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( \Div1|auto_generated|divider|divider|op_10~10  ))
// \Div1|auto_generated|divider|divider|op_10~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( \Div1|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[76]~57_combout )) ) + ( \Div1|auto_generated|divider|divider|op_10~22  ))
// \Div1|auto_generated|divider|divider|op_10~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[76]~57_combout )) ) + ( \Div1|auto_generated|divider|divider|op_10~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[77]~59 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[77]~59_combout  = (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|op_8~13_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[77]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[77]~59 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[77]~59 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div1|auto_generated|divider|divider|StageOut[77]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[77]~62 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[77]~62_combout  = (\Div1|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[71]~61_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[77]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[77]~62 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[77]~62 .lut_mask = 64'h0505050505050505;
defparam \Div1|auto_generated|divider|divider|StageOut[77]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~14_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[77]~62_combout )) # (\Div1|auto_generated|divider|divider|StageOut[77]~59_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[77]~59_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[77]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[82]~55 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[82]~55_combout  = ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|op_9~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[82]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[82]~55 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[82]~55 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[82]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[82]~58 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[82]~58_combout  = ( \Div1|auto_generated|divider|divider|StageOut[76]~57_combout  & ( \Div1|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[82]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[82]~58 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[82]~58 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[82]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[81]~53 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[81]~53_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[75]~52_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|StageOut[75]~52_combout  & ( \Div1|auto_generated|divider|divider|op_9~17_sumout  ) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( !\Div1|auto_generated|divider|divider|StageOut[75]~52_combout  & ( 
// \Div1|auto_generated|divider|divider|op_9~17_sumout  ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[81]~53 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[81]~53 .lut_mask = 64'h555500005555FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[81]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[80]~48 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[80]~48_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \dmem|io_output_regx2|out_port1 [15] ) ) # ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_9~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~5_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[80]~48 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[80]~48 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[80]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_11~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [13] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~22_cout  ))
// \Div1|auto_generated|divider|divider|op_11~6  = CARRY(( \dmem|io_output_regx2|out_port1 [13] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [14])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~6  ))
// \Div1|auto_generated|divider|divider|op_11~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [14])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [14]),
	.datad(!\Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[80]~48_combout )) ) + ( \Div1|auto_generated|divider|divider|op_11~10  ))
// \Div1|auto_generated|divider|divider|op_11~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[80]~48_combout )) ) + ( \Div1|auto_generated|divider|divider|op_11~10  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[81]~53_combout )) ) + ( \Div1|auto_generated|divider|divider|op_11~14  ))
// \Div1|auto_generated|divider|divider|op_11~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[81]~53_combout )) ) + ( \Div1|auto_generated|divider|divider|op_11~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~18_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~25_sumout )) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[82]~58_combout ) # (\Div1|auto_generated|divider|divider|StageOut[82]~55_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_10~25_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[82]~55_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[82]~58_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_11~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~18 .lut_mask = 64'h0000000000004777;
defparam \Div1|auto_generated|divider|divider|op_11~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[87]~51 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[87]~51_combout  = (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & \Div1|auto_generated|divider|divider|op_10~21_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[87]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[87]~51 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[87]~51 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[87]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[87]~54 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[87]~54_combout  = (\Div1|auto_generated|divider|divider|StageOut[81]~53_combout  & \Div1|auto_generated|divider|divider|op_10~1_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[87]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[87]~54 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[87]~54 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[87]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[86]~49 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[86]~49_combout  = (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~9_sumout )) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[80]~48_combout )))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[86]~49 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[86]~49 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \Div1|auto_generated|divider|divider|StageOut[86]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[85]~44 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[85]~44_combout  = ( \Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \dmem|io_output_regx2|out_port1 [14] ) ) # ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_10~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.datac(gnd),
	.datad(!\dmem|io_output_regx2|out_port1 [14]),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[85]~44 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[85]~44 .lut_mask = 64'h3333333300FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[85]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_12~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [12] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~26_cout  ))
// \Div1|auto_generated|divider|divider|op_12~6  = CARRY(( \dmem|io_output_regx2|out_port1 [12] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [13])) ) + ( \Div1|auto_generated|divider|divider|op_12~6  ))
// \Div1|auto_generated|divider|divider|op_12~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [13])) ) + ( \Div1|auto_generated|divider|divider|op_12~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[85]~44_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~10  ))
// \Div1|auto_generated|divider|divider|op_12~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[85]~44_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h00000000000005AF;
defparam \Div1|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[86]~49_combout )) ) + ( \Div1|auto_generated|divider|divider|op_12~14  ))
// \Div1|auto_generated|divider|divider|op_12~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[86]~49_combout )) ) + ( \Div1|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~22_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (\Div1|auto_generated|divider|divider|op_11~25_sumout )) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[87]~54_combout ) # (\Div1|auto_generated|divider|divider|StageOut[87]~51_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~25_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[87]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[87]~54_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_12~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[92]~47 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[92]~47_combout  = (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & \Div1|auto_generated|divider|divider|op_11~13_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[92]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[92]~47 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[92]~47 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[92]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[92]~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[92]~50_combout  = (\Div1|auto_generated|divider|divider|op_11~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[86]~49_combout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[92]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[92]~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[92]~50 .lut_mask = 64'h0303030303030303;
defparam \Div1|auto_generated|divider|divider|StageOut[92]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[91]~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[91]~45_combout  = (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (\Div1|auto_generated|divider|divider|op_11~9_sumout )) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[85]~44_combout )))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[91]~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[91]~45 .lut_mask = 64'h4477447744774477;
defparam \Div1|auto_generated|divider|divider|StageOut[91]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[90]~40 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[90]~40_combout  = (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [13]))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [13]),
	.datad(!\Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[90]~40 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[90]~40 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \Div1|auto_generated|divider|divider|StageOut[90]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_14~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [11] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~14_cout  ))
// \Div1|auto_generated|divider|divider|op_14~6  = CARRY(( \dmem|io_output_regx2|out_port1 [11] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~14_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [12])) ) + ( \Div1|auto_generated|divider|divider|op_14~6  ))
// \Div1|auto_generated|divider|divider|op_14~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [12])) ) + ( \Div1|auto_generated|divider|divider|op_14~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_12~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[90]~40_combout )) ) + ( \Div1|auto_generated|divider|divider|op_14~18  ))
// \Div1|auto_generated|divider|divider|op_14~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[90]~40_combout )) ) + ( \Div1|auto_generated|divider|divider|op_14~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[91]~45_combout )) ) + ( \Div1|auto_generated|divider|divider|op_14~22  ))
// \Div1|auto_generated|divider|divider|op_14~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[91]~45_combout )) ) + ( \Div1|auto_generated|divider|divider|op_14~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (\Div1|auto_generated|divider|divider|op_12~17_sumout )) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[92]~50_combout ) # (\Div1|auto_generated|divider|divider|StageOut[92]~47_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_12~17_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[92]~47_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[92]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_14~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~10 .lut_mask = 64'h0000000000002777;
defparam \Div1|auto_generated|divider|divider|op_14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_14~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[97]~43 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[97]~43_combout  = (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & \Div1|auto_generated|divider|divider|op_12~13_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[97]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[97]~43 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[97]~43 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div1|auto_generated|divider|divider|StageOut[97]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[97]~46 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[97]~46_combout  = ( \Div1|auto_generated|divider|divider|StageOut[91]~45_combout  & ( \Div1|auto_generated|divider|divider|op_12~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[97]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[97]~46 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[97]~46 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[97]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[96]~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[96]~41_combout  = (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (\Div1|auto_generated|divider|divider|op_12~9_sumout )) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[90]~40_combout )))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[96]~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[96]~41 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div1|auto_generated|divider|divider|StageOut[96]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[95]~36 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[95]~36_combout  = ( \Div1|auto_generated|divider|divider|op_12~5_sumout  & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout ) # (\dmem|io_output_regx2|out_port1 [12]) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_12~5_sumout  & ( (\Div1|auto_generated|divider|divider|op_12~1_sumout  & \dmem|io_output_regx2|out_port1 [12]) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_12~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[95]~36 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[95]~36 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div1|auto_generated|divider|divider|StageOut[95]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_15~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_15~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_15~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_15~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_15~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [10] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~18_cout  ))
// \Div1|auto_generated|divider|divider|op_15~6  = CARRY(( \dmem|io_output_regx2|out_port1 [10] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_15~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_15~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_15~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_15~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_15~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_14~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [11])) ) + ( \Div1|auto_generated|divider|divider|op_15~6  ))
// \Div1|auto_generated|divider|divider|op_15~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_14~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [11])) ) + ( \Div1|auto_generated|divider|divider|op_15~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_15~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_15~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_15~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_15~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_14~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[95]~36_combout )) ) + ( \Div1|auto_generated|divider|divider|op_15~10  ))
// \Div1|auto_generated|divider|divider|op_15~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_14~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[95]~36_combout )) ) + ( \Div1|auto_generated|divider|divider|op_15~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_15~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_15~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_15~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_15~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_14~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[96]~41_combout )) ) + ( \Div1|auto_generated|divider|divider|op_15~22  ))
// \Div1|auto_generated|divider|divider|op_15~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_14~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[96]~41_combout )) ) + ( \Div1|auto_generated|divider|divider|op_15~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_15~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_15~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_15~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_15~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (\Div1|auto_generated|divider|divider|op_14~25_sumout )) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[97]~46_combout ) # (\Div1|auto_generated|divider|divider|StageOut[97]~43_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_15~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~25_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[97]~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[97]~46_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_15~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_15~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_15~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_15~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_15~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_15~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_15~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_15~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_15~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[101]~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[101]~37_combout  = ( \Div1|auto_generated|divider|divider|op_14~17_sumout  & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[95]~36_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_14~17_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[95]~36_combout  & \Div1|auto_generated|divider|divider|op_14~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[101]~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[101]~37 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Div1|auto_generated|divider|divider|StageOut[101]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~32 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~32_combout  = ( \dmem|io_output_regx2|out_port1 [11] & ( (\Div1|auto_generated|divider|divider|op_14~1_sumout ) # (\Div1|auto_generated|divider|divider|op_14~5_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port1 [11] & ( (\Div1|auto_generated|divider|divider|op_14~5_sumout  & !\Div1|auto_generated|divider|divider|op_14~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datae(!\dmem|io_output_regx2|out_port1 [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~32 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[100]~32 .lut_mask = 64'h550055FF550055FF;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_16~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_16~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_16~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_16~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [9] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~22_cout  ))
// \Div1|auto_generated|divider|divider|op_16~6  = CARRY(( \dmem|io_output_regx2|out_port1 [9] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_16~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_16~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\Div1|auto_generated|divider|divider|op_15~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [10])) ) + ( \Div1|auto_generated|divider|divider|op_16~6  ))
// \Div1|auto_generated|divider|divider|op_16~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\Div1|auto_generated|divider|divider|op_15~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [10])) ) + ( \Div1|auto_generated|divider|divider|op_16~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_15~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\Div1|auto_generated|divider|divider|op_15~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[100]~32_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~10  ))
// \Div1|auto_generated|divider|divider|op_16~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\Div1|auto_generated|divider|divider|op_15~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[100]~32_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~10  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_15~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h00000000000003CF;
defparam \Div1|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~25_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\Div1|auto_generated|divider|divider|op_15~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[101]~37_combout )) ) + ( \Div1|auto_generated|divider|divider|op_16~14  ))
// \Div1|auto_generated|divider|divider|op_16~26  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout  & ((\Div1|auto_generated|divider|divider|op_15~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[101]~37_combout )) ) + ( \Div1|auto_generated|divider|divider|op_16~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_15~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~39 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~39_combout  = ( !\Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \Div1|auto_generated|divider|divider|op_14~21_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~39 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[102]~39 .lut_mask = 64'h5555555500000000;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~42 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~42_combout  = ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[96]~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~42 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[102]~42 .lut_mask = 64'h00000F0F00000F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_16~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~18_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout  & (((\Div1|auto_generated|divider|divider|op_15~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[102]~42_combout )) # (\Div1|auto_generated|divider|divider|StageOut[102]~39_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_16~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_15~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[102]~42_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_16~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_16~18 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_16~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_16~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_16~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[107]~35 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[107]~35_combout  = ( !\Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \Div1|auto_generated|divider|divider|op_15~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_15~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[107]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[107]~35 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[107]~35 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[107]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[107]~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[107]~38_combout  = ( \Div1|auto_generated|divider|divider|op_15~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[101]~37_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[107]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[107]~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[107]~38 .lut_mask = 64'h00000F0F00000F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[107]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[106]~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[106]~33_combout  = ( \Div1|auto_generated|divider|divider|StageOut[100]~32_combout  & ( (\Div1|auto_generated|divider|divider|op_15~1_sumout ) # (\Div1|auto_generated|divider|divider|op_15~9_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[100]~32_combout  & ( (\Div1|auto_generated|divider|divider|op_15~9_sumout  & !\Div1|auto_generated|divider|divider|op_15~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_15~9_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[106]~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[106]~33 .lut_mask = 64'h505050505F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[106]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[105]~28 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[105]~28_combout  = ( \dmem|io_output_regx2|out_port1 [10] & ( \Div1|auto_generated|divider|divider|op_15~5_sumout  ) ) # ( !\dmem|io_output_regx2|out_port1 [10] & ( 
// \Div1|auto_generated|divider|divider|op_15~5_sumout  & ( !\Div1|auto_generated|divider|divider|op_15~1_sumout  ) ) ) # ( \dmem|io_output_regx2|out_port1 [10] & ( !\Div1|auto_generated|divider|divider|op_15~5_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_15~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_15~1_sumout ),
	.datad(gnd),
	.datae(!\dmem|io_output_regx2|out_port1 [10]),
	.dataf(!\Div1|auto_generated|divider|divider|op_15~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[105]~28 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[105]~28 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[105]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_17~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_17~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_17~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_17~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [8] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~26_cout  ))
// \Div1|auto_generated|divider|divider|op_17~6  = CARRY(( \dmem|io_output_regx2|out_port1 [8] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_17~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\Div1|auto_generated|divider|divider|op_16~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [9])) ) + ( \Div1|auto_generated|divider|divider|op_17~6  ))
// \Div1|auto_generated|divider|divider|op_17~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\Div1|auto_generated|divider|divider|op_16~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [9])) ) + ( \Div1|auto_generated|divider|divider|op_17~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port1 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h0000EE4400000000;
defparam \Div1|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\Div1|auto_generated|divider|divider|op_16~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[105]~28_combout )) ) + ( \Div1|auto_generated|divider|divider|op_17~10  ))
// \Div1|auto_generated|divider|divider|op_17~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\Div1|auto_generated|divider|divider|op_16~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[105]~28_combout )) ) + ( \Div1|auto_generated|divider|divider|op_17~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\Div1|auto_generated|divider|divider|op_16~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[106]~33_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_17~14  ))
// \Div1|auto_generated|divider|divider|op_17~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\Div1|auto_generated|divider|divider|op_16~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[106]~33_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_17~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_17~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~22_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout  & (\Div1|auto_generated|divider|divider|op_16~25_sumout )) # (\Div1|auto_generated|divider|divider|op_16~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[107]~38_combout ) # (\Div1|auto_generated|divider|divider|StageOut[107]~35_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[107]~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[107]~38_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_17~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_17~22 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_17~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_17~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_17~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[117]~27 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[117]~27_combout  = (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & \Div1|auto_generated|divider|divider|op_17~13_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_17~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[117]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[117]~27 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[117]~27 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div1|auto_generated|divider|divider|StageOut[117]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[112]~31 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[112]~31_combout  = ( \Div1|auto_generated|divider|divider|op_16~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[112]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[112]~31 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[112]~31 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[112]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[112]~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[112]~34_combout  = (\Div1|auto_generated|divider|divider|StageOut[106]~33_combout  & \Div1|auto_generated|divider|divider|op_16~1_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[112]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[112]~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[112]~34 .lut_mask = 64'h0033003300330033;
defparam \Div1|auto_generated|divider|divider|StageOut[112]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[111]~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[111]~29_combout  = ( \Div1|auto_generated|divider|divider|op_16~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[105]~28_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_16~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_16~9_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[111]~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[111]~29 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[111]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[110]~24 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[110]~24_combout  = ( \Div1|auto_generated|divider|divider|op_16~5_sumout  & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout ) # (\dmem|io_output_regx2|out_port1 [9]) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_16~5_sumout  & ( (\dmem|io_output_regx2|out_port1 [9] & \Div1|auto_generated|divider|divider|op_16~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port1 [9]),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[110]~24 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[110]~24 .lut_mask = 64'h00330033FF33FF33;
defparam \Div1|auto_generated|divider|divider|StageOut[110]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_18~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_18~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [7] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~14_cout  ))
// \Div1|auto_generated|divider|divider|op_18~6  = CARRY(( \dmem|io_output_regx2|out_port1 [7] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~14_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\Div1|auto_generated|divider|divider|op_17~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [8])) ) + ( \Div1|auto_generated|divider|divider|op_18~6  ))
// \Div1|auto_generated|divider|divider|op_18~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\Div1|auto_generated|divider|divider|op_17~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [8])) ) + ( \Div1|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_18~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~21_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\Div1|auto_generated|divider|divider|op_17~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[110]~24_combout )) ) + ( \Div1|auto_generated|divider|divider|op_18~18  ))
// \Div1|auto_generated|divider|divider|op_18~22  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\Div1|auto_generated|divider|divider|op_17~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[110]~24_combout )) ) + ( \Div1|auto_generated|divider|divider|op_18~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_17~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\Div1|auto_generated|divider|divider|op_17~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[111]~29_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~22  ))
// \Div1|auto_generated|divider|divider|op_18~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\Div1|auto_generated|divider|divider|op_17~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[111]~29_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_17~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~10_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & (\Div1|auto_generated|divider|divider|op_17~17_sumout )) # (\Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[112]~34_combout ) # (\Div1|auto_generated|divider|divider|StageOut[112]~31_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_18~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_17~17_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[112]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[112]~34_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_18~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~10 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_18~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[117]~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[117]~30_combout  = ( \Div1|auto_generated|divider|divider|StageOut[111]~29_combout  & ( \Div1|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[117]~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[117]~30 .lut_mask = 64'h0000555500005555;
defparam \Div1|auto_generated|divider|divider|StageOut[117]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[116]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[116]~25_combout  = ( \Div1|auto_generated|divider|divider|StageOut[110]~24_combout  & ( (\Div1|auto_generated|divider|divider|op_17~9_sumout ) # (\Div1|auto_generated|divider|divider|op_17~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[110]~24_combout  & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & \Div1|auto_generated|divider|divider|op_17~9_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_17~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[116]~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[116]~25 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[116]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[115]~19 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[115]~19_combout  = (!\Div1|auto_generated|divider|divider|op_17~1_sumout  & (\Div1|auto_generated|divider|divider|op_17~5_sumout )) # (\Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// ((\dmem|io_output_regx2|out_port1 [8])))

	.dataa(!\Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[115]~19 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[115]~19 .lut_mask = 64'h2727272727272727;
defparam \Div1|auto_generated|divider|divider|StageOut[115]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_19~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_19~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [6] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~18_cout  ))
// \Div1|auto_generated|divider|divider|op_19~6  = CARRY(( \dmem|io_output_regx2|out_port1 [6] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [7])) ) + ( \Div1|auto_generated|divider|divider|op_19~6  ))
// \Div1|auto_generated|divider|divider|op_19~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [7])) ) + ( \Div1|auto_generated|divider|divider|op_19~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[115]~19_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~10  ))
// \Div1|auto_generated|divider|divider|op_19~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[115]~19_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_18~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~21 .lut_mask = 64'h0000000000001D1D;
defparam \Div1|auto_generated|divider|divider|op_19~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[116]~25_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~22  ))
// \Div1|auto_generated|divider|divider|op_19~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[116]~25_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\Div1|auto_generated|divider|divider|op_18~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[117]~30_combout )) # (\Div1|auto_generated|divider|divider|StageOut[117]~27_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[117]~27_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_19~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~14 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_19~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[121]~20 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[121]~20_combout  = ( \Div1|auto_generated|divider|divider|StageOut[115]~19_combout  & ( (\Div1|auto_generated|divider|divider|op_18~17_sumout ) # (\Div1|auto_generated|divider|divider|op_18~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[115]~19_combout  & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & \Div1|auto_generated|divider|divider|op_18~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_18~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[121]~20 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[121]~20 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[121]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[120]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[120]~13_combout  = ( \Div1|auto_generated|divider|divider|op_18~5_sumout  & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout ) # (\dmem|io_output_regx2|out_port1 [7]) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_18~5_sumout  & ( (\Div1|auto_generated|divider|divider|op_18~1_sumout  & \dmem|io_output_regx2|out_port1 [7]) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[120]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[120]~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div1|auto_generated|divider|divider|StageOut[120]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_20~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_20~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [5] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~22_cout  ))
// \Div1|auto_generated|divider|divider|op_20~6  = CARRY(( \dmem|io_output_regx2|out_port1 [5] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [6])) ) + ( \Div1|auto_generated|divider|divider|op_20~6  ))
// \Div1|auto_generated|divider|divider|op_20~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [6])) ) + ( \Div1|auto_generated|divider|divider|op_20~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & (\Div1|auto_generated|divider|divider|op_19~9_sumout )) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[120]~13_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~10  ))
// \Div1|auto_generated|divider|divider|op_20~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & (\Div1|auto_generated|divider|divider|op_19~9_sumout )) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[120]~13_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000000000002727;
defparam \Div1|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[121]~20_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~14  ))
// \Div1|auto_generated|divider|divider|op_20~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[121]~20_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_19~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[122]~23 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[122]~23_combout  = ( \Div1|auto_generated|divider|divider|op_18~21_sumout  & ( !\Div1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[122]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[122]~23 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[122]~23 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \Div1|auto_generated|divider|divider|StageOut[122]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[122]~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[122]~26_combout  = ( \Div1|auto_generated|divider|divider|op_18~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[116]~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[122]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[122]~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[122]~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[122]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~18_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & (\Div1|auto_generated|divider|divider|op_19~25_sumout )) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[122]~26_combout ) # (\Div1|auto_generated|divider|divider|StageOut[122]~23_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_20~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[122]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[122]~26_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_20~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_20~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[127]~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[127]~18_combout  = ( !\Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \Div1|auto_generated|divider|divider|op_19~21_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_19~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[127]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[127]~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[127]~18 .lut_mask = 64'h5555555500000000;
defparam \Div1|auto_generated|divider|divider|StageOut[127]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[127]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[127]~21_combout  = ( \Div1|auto_generated|divider|divider|StageOut[121]~20_combout  & ( \Div1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[127]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[127]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[127]~21 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[127]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[126]~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[126]~14_combout  = ( \Div1|auto_generated|divider|divider|StageOut[120]~13_combout  & ( (\Div1|auto_generated|divider|divider|op_19~9_sumout ) # (\Div1|auto_generated|divider|divider|op_19~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[120]~13_combout  & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & \Div1|auto_generated|divider|divider|op_19~9_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[126]~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[126]~14 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[126]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[125]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[125]~9_combout  = (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & (\Div1|auto_generated|divider|divider|op_19~5_sumout )) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// ((\dmem|io_output_regx2|out_port1 [6])))

	.dataa(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[125]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[125]~9 .lut_mask = 64'h2727272727272727;
defparam \Div1|auto_generated|divider|divider|StageOut[125]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_21~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_21~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~5_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [4] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~26_cout  ))
// \Div1|auto_generated|divider|divider|op_21~6  = CARRY(( \dmem|io_output_regx2|out_port1 [4] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [5])) ) + ( \Div1|auto_generated|divider|divider|op_21~6  ))
// \Div1|auto_generated|divider|divider|op_21~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [5])) ) + ( \Div1|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[125]~9_combout )) ) + ( \Div1|auto_generated|divider|divider|op_21~10  ))
// \Div1|auto_generated|divider|divider|op_21~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[125]~9_combout )) ) + ( \Div1|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[126]~14_combout )) ) + ( \Div1|auto_generated|divider|divider|op_21~14  ))
// \Div1|auto_generated|divider|divider|op_21~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[126]~14_combout )) ) + ( \Div1|auto_generated|divider|divider|op_21~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~22_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & (\Div1|auto_generated|divider|divider|op_20~25_sumout )) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[127]~21_combout ) # (\Div1|auto_generated|divider|divider|StageOut[127]~18_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_21~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_20~25_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[127]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[127]~21_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_21~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~22 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_21~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[131]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[131]~10_combout  = ( \Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[125]~9_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_20~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_20~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[131]~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[131]~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[131]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[130]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[130]~5_combout  = (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & (\Div1|auto_generated|divider|divider|op_20~5_sumout )) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\dmem|io_output_regx2|out_port1 [5])))

	.dataa(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.datac(!\dmem|io_output_regx2|out_port1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[130]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[130]~5 .lut_mask = 64'h2727272727272727;
defparam \Div1|auto_generated|divider|divider|StageOut[130]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_22~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_22~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~21_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [3] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~26_cout  ))
// \Div1|auto_generated|divider|divider|op_22~22  = CARRY(( \dmem|io_output_regx2|out_port1 [3] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [4])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~22  ))
// \Div1|auto_generated|divider|divider|op_22~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [4])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [4]),
	.datad(!\Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[130]~5_combout )) ) + ( \Div1|auto_generated|divider|divider|op_22~10  ))
// \Div1|auto_generated|divider|divider|op_22~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[130]~5_combout )) ) + ( \Div1|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[131]~10_combout )) ) + ( \Div1|auto_generated|divider|divider|op_22~14  ))
// \Div1|auto_generated|divider|divider|op_22~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[131]~10_combout )) ) + ( \Div1|auto_generated|divider|divider|op_22~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_22~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[132]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[132]~12_combout  = ( !\Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \Div1|auto_generated|divider|divider|op_20~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[132]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[132]~12 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[132]~12 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[132]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[132]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[132]~15_combout  = (\Div1|auto_generated|divider|divider|op_20~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[126]~14_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[132]~15 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[132]~15 .lut_mask = 64'h0055005500550055;
defparam \Div1|auto_generated|divider|divider|StageOut[132]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & (\Div1|auto_generated|divider|divider|op_21~17_sumout )) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[132]~15_combout ) # (\Div1|auto_generated|divider|divider|StageOut[132]~12_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_22~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_21~17_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[132]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_22~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_22~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[137]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[137]~8_combout  = ( \Div1|auto_generated|divider|divider|op_21~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[137]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[137]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[137]~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[137]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[137]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[137]~11_combout  = ( \Div1|auto_generated|divider|divider|StageOut[131]~10_combout  & ( \Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[137]~11 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[137]~11 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[137]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[136]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[136]~6_combout  = ( \Div1|auto_generated|divider|divider|op_21~9_sumout  & ( \Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[130]~5_combout  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_21~9_sumout  & ( \Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[130]~5_combout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_21~9_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[136]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[136]~6 .lut_mask = 64'h0000FFFF55555555;
defparam \Div1|auto_generated|divider|divider|StageOut[136]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[135]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[135]~1_combout  = ( \Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \dmem|io_output_regx2|out_port1 [4] ) ) # ( !\Div1|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_21~5_sumout  ) )

	.dataa(!\dmem|io_output_regx2|out_port1 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[135]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[135]~1 .lut_mask = 64'h00FF00FF55555555;
defparam \Div1|auto_generated|divider|divider|StageOut[135]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_23~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_23~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~21_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [2] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~26_cout  ))
// \Div1|auto_generated|divider|divider|op_23~22  = CARRY(( \dmem|io_output_regx2|out_port1 [2] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [3])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~22  ))
// \Div1|auto_generated|divider|divider|op_23~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [3])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port1 [3]),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000FFFF000011BB;
defparam \Div1|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~9_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[135]~1_combout )) ) + ( \Div1|auto_generated|divider|divider|op_23~18  ))
// \Div1|auto_generated|divider|divider|op_23~10  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[135]~1_combout )) ) + ( \Div1|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~13_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[136]~6_combout )) ) + ( \Div1|auto_generated|divider|divider|op_23~10  ))
// \Div1|auto_generated|divider|divider|op_23~14  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[136]~6_combout )) ) + ( \Div1|auto_generated|divider|divider|op_23~10  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & (\Div1|auto_generated|divider|divider|op_22~17_sumout )) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[137]~11_combout ) # (\Div1|auto_generated|divider|divider|StageOut[137]~8_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_22~17_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[137]~8_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h0000000000004777;
defparam \Div1|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[142]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[142]~4_combout  = ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[142]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[142]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[142]~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[142]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[142]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[142]~7_combout  = ( \Div1|auto_generated|divider|divider|StageOut[136]~6_combout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[142]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[142]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[142]~7 .lut_mask = 64'h00000F0F00000F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[142]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[141]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[141]~2_combout  = ( \Div1|auto_generated|divider|divider|StageOut[135]~1_combout  & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout ) # (\Div1|auto_generated|divider|divider|op_22~9_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[135]~1_combout  & ( (\Div1|auto_generated|divider|divider|op_22~9_sumout  & !\Div1|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[141]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[141]~2 .lut_mask = 64'h50505F5F50505F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[141]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[140]~16 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[140]~16_combout  = ( \dmem|io_output_regx2|out_port1 [3] & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout ) # (\Div1|auto_generated|divider|divider|op_22~21_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port1 [3] & ( (\Div1|auto_generated|divider|divider|op_22~21_sumout  & !\Div1|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[140]~16 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[140]~16 .lut_mask = 64'h505050505F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[140]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_25~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_25~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~21_sumout  = SUM(( \dmem|io_output_regx2|out_port1 [1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~26_cout  ))
// \Div1|auto_generated|divider|divider|op_25~22  = CARRY(( \dmem|io_output_regx2|out_port1 [1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [2])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~22  ))
// \Div1|auto_generated|divider|divider|op_25~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [2])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [2]),
	.datad(!\Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[140]~16_combout )) ) + ( \Div1|auto_generated|divider|divider|op_25~18  ))
// \Div1|auto_generated|divider|divider|op_25~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[140]~16_combout )) ) + ( \Div1|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[141]~2_combout )) ) + ( \Div1|auto_generated|divider|divider|op_25~14  ))
// \Div1|auto_generated|divider|divider|op_25~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[141]~2_combout )) ) + ( \Div1|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & (\Div1|auto_generated|divider|divider|op_23~13_sumout )) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[142]~7_combout ) # (\Div1|auto_generated|divider|divider|StageOut[142]~4_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[142]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[142]~7_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[147]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[147]~0_combout  = ( \Div1|auto_generated|divider|divider|op_23~9_sumout  & ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[147]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[147]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div1|auto_generated|divider|divider|StageOut[147]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[147]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[147]~3_combout  = (\Div1|auto_generated|divider|divider|op_23~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[141]~2_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[147]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[147]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[147]~3 .lut_mask = 64'h0055005500550055;
defparam \Div1|auto_generated|divider|divider|StageOut[147]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[146]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[146]~17_combout  = ( \Div1|auto_generated|divider|divider|op_23~17_sumout  & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[140]~16_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_23~17_sumout  & ( (\Div1|auto_generated|divider|divider|op_23~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[140]~16_combout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[146]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[146]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[146]~17 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div1|auto_generated|divider|divider|StageOut[146]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[145]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[145]~22_combout  = (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & (\Div1|auto_generated|divider|divider|op_23~21_sumout )) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\dmem|io_output_regx2|out_port1 [2])))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.datad(!\dmem|io_output_regx2|out_port1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[145]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[145]~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[145]~22 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div1|auto_generated|divider|divider|StageOut[145]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~22_cout  = CARRY(( \dmem|io_output_regx2|out_port1 [0] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~18_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\Div1|auto_generated|divider|divider|op_25~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\dmem|io_output_regx2|out_port1 [1])) ) + ( \Div1|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_25~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\Div1|auto_generated|divider|divider|op_25~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[145]~22_combout )) ) + ( \Div1|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[145]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_25~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~10_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\Div1|auto_generated|divider|divider|op_25~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[146]~17_combout )) ) + ( \Div1|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[146]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_25~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & (\Div1|auto_generated|divider|divider|op_25~9_sumout )) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[147]~3_combout ) # (\Div1|auto_generated|divider|divider|StageOut[147]~0_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_25~9_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[147]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h0000000000002777;
defparam \Div1|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N39
cyclonev_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \dmem|io_output_regx2|out_port1 [1] ) ) # ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\dmem|io_output_regx2|out_port1 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.dataf(!\dmem|io_output_regx2|out_port1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~0 .extended_lut = "off";
defparam \Add3~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N24
cyclonev_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \dmem|io_output_regx2|out_port1 [3] & ( (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\dmem|io_output_regx2|out_port1 [1] & (\dmem|io_output_regx2|out_port1 [2] & 
// \Div1|auto_generated|divider|divider|op_25~1_sumout )) # (\dmem|io_output_regx2|out_port1 [1] & ((\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\dmem|io_output_regx2|out_port1 [2]))))) # (\Div1|auto_generated|divider|divider|op_26~1_sumout  & 
// (((!\dmem|io_output_regx2|out_port1 [2] & !\Div1|auto_generated|divider|divider|op_25~1_sumout )))) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \dmem|io_output_regx2|out_port1 [3] & ( 
// (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\dmem|io_output_regx2|out_port1 [1] & ((!\dmem|io_output_regx2|out_port1 [2]) # (!\Div1|auto_generated|divider|divider|op_25~1_sumout ))) # (\dmem|io_output_regx2|out_port1 [1] & 
// (!\dmem|io_output_regx2|out_port1 [2] & !\Div1|auto_generated|divider|divider|op_25~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_26~1_sumout  & (((\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\dmem|io_output_regx2|out_port1 [2])))) 
// ) ) ) # ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\dmem|io_output_regx2|out_port1 [3] & ( (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\dmem|io_output_regx2|out_port1 [1] & ((!\dmem|io_output_regx2|out_port1 [2]) # 
// (!\Div1|auto_generated|divider|divider|op_25~1_sumout ))) # (\dmem|io_output_regx2|out_port1 [1] & (!\dmem|io_output_regx2|out_port1 [2] & !\Div1|auto_generated|divider|divider|op_25~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_26~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\dmem|io_output_regx2|out_port1 [2])))) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\dmem|io_output_regx2|out_port1 [3] & ( 
// (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\dmem|io_output_regx2|out_port1 [1] & (\dmem|io_output_regx2|out_port1 [2] & \Div1|auto_generated|divider|divider|op_25~1_sumout )) # (\dmem|io_output_regx2|out_port1 [1] & 
// ((\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\dmem|io_output_regx2|out_port1 [2]))))) # (\Div1|auto_generated|divider|divider|op_26~1_sumout  & (((!\dmem|io_output_regx2|out_port1 [2] & !\Div1|auto_generated|divider|divider|op_25~1_sumout 
// )))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port1 [1]),
	.datac(!\dmem|io_output_regx2|out_port1 [2]),
	.datad(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(!\dmem|io_output_regx2|out_port1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~2 .extended_lut = "off";
defparam \Add3~2 .lut_mask = 64'h522AADD5ADD5522A;
defparam \Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N54
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_combout  = ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \dmem|io_output_regx2|out_port1 [1] & ( !\dmem|io_output_regx2|out_port1 [2] $ (\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \dmem|io_output_regx2|out_port1 [1] & ( !\dmem|io_output_regx2|out_port1 [2] $ (\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( \Div1|auto_generated|divider|divider|op_26~1_sumout  
// & ( !\dmem|io_output_regx2|out_port1 [1] & ( !\dmem|io_output_regx2|out_port1 [2] $ (\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\dmem|io_output_regx2|out_port1 [1] & ( 
// !\dmem|io_output_regx2|out_port1 [2] $ (!\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) )

	.dataa(!\dmem|io_output_regx2|out_port1 [2]),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.dataf(!\dmem|io_output_regx2|out_port1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h6666999999999999;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N51
cyclonev_lcell_comb \s2|WideOr6~0 (
// Equation(s):
// \s2|WideOr6~0_combout  = ( \Add3~1_combout  & ( (\Add3~0_combout  & (!\dmem|io_output_regx2|out_port1 [0] $ (!\Add3~2_combout ))) ) ) # ( !\Add3~1_combout  & ( (\dmem|io_output_regx2|out_port1 [0] & (!\Add3~0_combout  $ (\Add3~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\Add3~0_combout ),
	.datac(!\dmem|io_output_regx2|out_port1 [0]),
	.datad(!\Add3~2_combout ),
	.datae(gnd),
	.dataf(!\Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr6~0 .extended_lut = "off";
defparam \s2|WideOr6~0 .lut_mask = 64'h0C030C0303300330;
defparam \s2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \s2|WideOr5~0 (
// Equation(s):
// \s2|WideOr5~0_combout  = (!\Add3~2_combout  & ((!\dmem|io_output_regx2|out_port1 [0] & ((\Add3~1_combout ))) # (\dmem|io_output_regx2|out_port1 [0] & (!\Add3~0_combout )))) # (\Add3~2_combout  & (\Add3~1_combout  & (!\dmem|io_output_regx2|out_port1 [0] $ 
// (\Add3~0_combout ))))

	.dataa(!\Add3~2_combout ),
	.datab(!\dmem|io_output_regx2|out_port1 [0]),
	.datac(!\Add3~0_combout ),
	.datad(!\Add3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr5~0 .extended_lut = "off";
defparam \s2|WideOr5~0 .lut_mask = 64'h20E920E920E920E9;
defparam \s2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \s2|WideOr4~0 (
// Equation(s):
// \s2|WideOr4~0_combout  = ( \Add3~1_combout  & ( (!\Add3~2_combout  & ((!\Add3~0_combout ) # (!\dmem|io_output_regx2|out_port1 [0]))) ) ) # ( !\Add3~1_combout  & ( (!\Add3~0_combout  & (\Add3~2_combout  & !\dmem|io_output_regx2|out_port1 [0])) ) )

	.dataa(gnd),
	.datab(!\Add3~0_combout ),
	.datac(!\Add3~2_combout ),
	.datad(!\dmem|io_output_regx2|out_port1 [0]),
	.datae(gnd),
	.dataf(!\Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr4~0 .extended_lut = "off";
defparam \s2|WideOr4~0 .lut_mask = 64'h0C000C00F0C0F0C0;
defparam \s2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N45
cyclonev_lcell_comb \s2|WideOr3~0 (
// Equation(s):
// \s2|WideOr3~0_combout  = ( \Add3~1_combout  & ( (!\Add3~0_combout  & (\dmem|io_output_regx2|out_port1 [0])) # (\Add3~0_combout  & (!\dmem|io_output_regx2|out_port1 [0] & \Add3~2_combout )) ) ) # ( !\Add3~1_combout  & ( (!\Add3~0_combout  & 
// (!\dmem|io_output_regx2|out_port1 [0] & !\Add3~2_combout )) # (\Add3~0_combout  & (\dmem|io_output_regx2|out_port1 [0] & \Add3~2_combout )) ) )

	.dataa(gnd),
	.datab(!\Add3~0_combout ),
	.datac(!\dmem|io_output_regx2|out_port1 [0]),
	.datad(!\Add3~2_combout ),
	.datae(gnd),
	.dataf(!\Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr3~0 .extended_lut = "off";
defparam \s2|WideOr3~0 .lut_mask = 64'hC003C0030C3C0C3C;
defparam \s2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \s2|WideOr2~0 (
// Equation(s):
// \s2|WideOr2~0_combout  = (!\Add3~0_combout  & (((\dmem|io_output_regx2|out_port1 [0] & \Add3~2_combout )))) # (\Add3~0_combout  & ((!\Add3~1_combout  & (\dmem|io_output_regx2|out_port1 [0])) # (\Add3~1_combout  & ((\Add3~2_combout )))))

	.dataa(!\Add3~1_combout ),
	.datab(!\dmem|io_output_regx2|out_port1 [0]),
	.datac(!\Add3~2_combout ),
	.datad(!\Add3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr2~0 .extended_lut = "off";
defparam \s2|WideOr2~0 .lut_mask = 64'h0327032703270327;
defparam \s2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \s2|WideOr1~0 (
// Equation(s):
// \s2|WideOr1~0_combout  = (!\Add3~1_combout  & (\Add3~2_combout  & ((!\Add3~0_combout ) # (\dmem|io_output_regx2|out_port1 [0])))) # (\Add3~1_combout  & (\dmem|io_output_regx2|out_port1 [0] & (!\Add3~0_combout  $ (!\Add3~2_combout ))))

	.dataa(!\Add3~1_combout ),
	.datab(!\dmem|io_output_regx2|out_port1 [0]),
	.datac(!\Add3~0_combout ),
	.datad(!\Add3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr1~0 .extended_lut = "off";
defparam \s2|WideOr1~0 .lut_mask = 64'h01B201B201B201B2;
defparam \s2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \s2|WideOr0~0 (
// Equation(s):
// \s2|WideOr0~0_combout  = ( \Add3~1_combout  & ( (!\dmem|io_output_regx2|out_port1 [0] & ((!\Add3~0_combout ) # (\Add3~2_combout ))) # (\dmem|io_output_regx2|out_port1 [0] & ((!\Add3~2_combout ) # (\Add3~0_combout ))) ) ) # ( !\Add3~1_combout  & ( 
// (!\Add3~0_combout ) # (!\Add3~2_combout ) ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port1 [0]),
	.datac(!\Add3~0_combout ),
	.datad(!\Add3~2_combout ),
	.datae(gnd),
	.dataf(!\Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr0~0 .extended_lut = "off";
defparam \s2|WideOr0~0 .lut_mask = 64'hFFF0FFF0F3CFF3CF;
defparam \s2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N6
cyclonev_lcell_comb \s3|WideOr6~0 (
// Equation(s):
// \s3|WideOr6~0_combout  = ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & \Div1|auto_generated|divider|divider|op_22~1_sumout ) ) ) 
// ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  $ (\Div1|auto_generated|divider|divider|op_22~1_sumout ) ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_23~1_sumout  & !\Div1|auto_generated|divider|divider|op_22~1_sumout ) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr6~0 .extended_lut = "off";
defparam \s3|WideOr6~0 .lut_mask = 64'h50500000A5A50A0A;
defparam \s3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N51
cyclonev_lcell_comb \s3|WideOr5~0 (
// Equation(s):
// \s3|WideOr5~0_combout  = ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) 
// ) ) # ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & !\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr5~0 .extended_lut = "off";
defparam \s3|WideOr5~0 .lut_mask = 64'hDDDD888866660000;
defparam \s3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N42
cyclonev_lcell_comb \s3|WideOr4~0 (
// Equation(s):
// \s3|WideOr4~0_combout  = ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout  & (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & \Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) 
// # ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\Div1|auto_generated|divider|divider|op_26~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr4~0 .extended_lut = "off";
defparam \s3|WideOr4~0 .lut_mask = 64'h88AA004488AA0044;
defparam \s3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N3
cyclonev_lcell_comb \s3|WideOr3~0 (
// Equation(s):
// \s3|WideOr3~0_combout  = ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & \Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) 
// ) # ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  $ (\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( 
// \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_26~1_sumout  & !\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & !\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr3~0 .extended_lut = "off";
defparam \s3|WideOr3~0 .lut_mask = 64'h8888444499992222;
defparam \s3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N18
cyclonev_lcell_comb \s3|WideOr2~0 (
// Equation(s):
// \s3|WideOr2~0_combout  = ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\Div1|auto_generated|divider|divider|op_22~1_sumout ))) 
// ) ) # ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\Div1|auto_generated|divider|divider|op_25~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr2~0 .extended_lut = "off";
defparam \s3|WideOr2~0 .lut_mask = 64'h5511770055117700;
defparam \s3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N15
cyclonev_lcell_comb \s3|WideOr1~0 (
// Equation(s):
// \s3|WideOr1~0_combout  = ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_26~1_sumout ) 
// ) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_25~1_sumout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr1~0 .extended_lut = "off";
defparam \s3|WideOr1~0 .lut_mask = 64'h30300000C0C0FCFC;
defparam \s3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N33
cyclonev_lcell_comb \s3|WideOr0~0 (
// Equation(s):
// \s3|WideOr0~0_combout  = ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_25~1_sumout  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( 
// \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_25~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr0~0 .extended_lut = "off";
defparam \s3|WideOr0~0 .lut_mask = 64'hFCFCFFFF3F3FCCCC;
defparam \s3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [28] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \dmem|io_output_regx2|out_port0 [28] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port0 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [29] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  
// ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \dmem|io_output_regx2|out_port0 [29] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\dmem|io_output_regx2|out_port0 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\dmem|io_output_regx2|out_port0 [30] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\dmem|io_output_regx2|out_port0 [30] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  
// ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\dmem|io_output_regx2|out_port0 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [31] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \dmem|io_output_regx2|out_port0 [31] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  
// ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(!\dmem|io_output_regx2|out_port0 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~109 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~109_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \dmem|io_output_regx2|out_port0 [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(!\dmem|io_output_regx2|out_port0 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~109 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~109 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~108 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~108_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~108 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~108 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~110 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~110_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~110 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~110 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~111 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~111_combout  = (\dmem|io_output_regx2|out_port0 [29] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(!\dmem|io_output_regx2|out_port0 [29]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~111 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~111 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_27~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_27~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_27~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_27~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_27~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_27~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_27~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_27~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [27] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~14_cout  ))
// \Div0|auto_generated|divider|divider|op_27~6  = CARRY(( \dmem|io_output_regx2|out_port0 [27] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_27~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_27~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_27~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_27~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_27~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_27~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_27~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port0 [28])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_27~6  ))
// \Div0|auto_generated|divider|divider|op_27~18  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port0 [28])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_27~6  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [28]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_27~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_27~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_27~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_27~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_27~17 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Div0|auto_generated|divider|divider|op_27~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_27~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_27~21_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[16]~111_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~110_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~18 
//  ))
// \Div0|auto_generated|divider|divider|op_27~22  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[16]~111_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~110_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~110_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[16]~111_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_27~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_27~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_27~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_27~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_27~21 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_27~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_27~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_27~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port0 [30])) ) + ( \Div0|auto_generated|divider|divider|op_27~22  ))
// \Div0|auto_generated|divider|divider|op_27~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port0 [30])) ) + ( \Div0|auto_generated|divider|divider|op_27~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_27~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_27~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_27~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_27~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_27~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_27~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_27~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_27~10_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[18]~108_combout ) # (\Div0|auto_generated|divider|divider|StageOut[18]~109_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~26 
//  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[18]~109_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[18]~108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_27~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_27~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_27~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_27~10 .lut_mask = 64'h0000000000005F5F;
defparam \Div0|auto_generated|divider|divider|op_27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_27~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_27~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_27~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_27~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_27~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_27~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~106 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~106_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~106 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~106 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~107 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~107_combout  = ( \dmem|io_output_regx2|out_port0 [30] & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port0 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~107 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~107 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~104 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~104_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\dmem|io_output_regx2|out_port0 [29]))

	.dataa(!\dmem|io_output_regx2|out_port0 [29]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~104 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~104 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~100 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~100_combout  = ( \dmem|io_output_regx2|out_port0 [28] & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) # (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) 
// ) ) # ( !\dmem|io_output_regx2|out_port0 [28] & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port0 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~100 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[15]~100 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_28~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_28~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_28~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_28~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_28~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_28~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_28~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_28~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [26] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~18_cout  ))
// \Div0|auto_generated|divider|divider|op_28~6  = CARRY(( \dmem|io_output_regx2|out_port0 [26] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_28~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_28~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_28~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_28~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_28~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_28~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_28~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout  & ((\Div0|auto_generated|divider|divider|op_27~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [27])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_28~6  ))
// \Div0|auto_generated|divider|divider|op_28~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout  & ((\Div0|auto_generated|divider|divider|op_27~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [27])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_28~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [27]),
	.datad(!\Div0|auto_generated|divider|divider|op_27~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_28~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_28~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_28~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_28~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_28~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_28~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_28~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout  & ((\Div0|auto_generated|divider|divider|op_27~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~100_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~10  ))
// \Div0|auto_generated|divider|divider|op_28~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout  & ((\Div0|auto_generated|divider|divider|op_27~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~100_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_27~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_28~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_28~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_28~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_28~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_28~21 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_28~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_28~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_28~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout  & ((\Div0|auto_generated|divider|divider|op_27~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~104_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_28~22  ))
// \Div0|auto_generated|divider|divider|op_28~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout  & ((\Div0|auto_generated|divider|divider|op_27~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~104_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_28~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_27~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_28~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_28~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_28~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_28~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_28~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_28~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_28~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_28~14_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_27~1_sumout  & (\Div0|auto_generated|divider|divider|op_27~25_sumout )) # (\Div0|auto_generated|divider|divider|op_27~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[17]~107_combout ) # (\Div0|auto_generated|divider|divider|StageOut[17]~106_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_28~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_27~25_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[17]~106_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[17]~107_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_28~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_28~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_28~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_28~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_28~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_28~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_28~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_28~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_28~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_28~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_28~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~101 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~101_combout  = ( \Div0|auto_generated|divider|divider|op_27~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[15]~100_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_27~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_27~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[15]~100_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_27~17_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~101 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~101 .lut_mask = 64'h0F0F33330F0F3333;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~96 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~96_combout  = ( \Div0|auto_generated|divider|divider|op_27~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_27~1_sumout ) # (\dmem|io_output_regx2|out_port0 [27]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_27~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_27~1_sumout  & \dmem|io_output_regx2|out_port0 [27]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.datad(!\dmem|io_output_regx2|out_port0 [27]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_27~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~96 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~96 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_29~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_29~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_29~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_29~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_29~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_29~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_29~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_29~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [25] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~22_cout  ))
// \Div0|auto_generated|divider|divider|op_29~6  = CARRY(( \dmem|io_output_regx2|out_port0 [25] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_29~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_29~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_29~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_29~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_29~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_29~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_29~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & ((\Div0|auto_generated|divider|divider|op_28~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [26])) ) + ( \Div0|auto_generated|divider|divider|op_29~6  ))
// \Div0|auto_generated|divider|divider|op_29~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & ((\Div0|auto_generated|divider|divider|op_28~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [26])) ) + ( \Div0|auto_generated|divider|divider|op_29~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_28~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_29~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_29~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_29~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_29~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_29~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_29~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_29~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & ((\Div0|auto_generated|divider|divider|op_28~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[20]~96_combout )) ) + ( \Div0|auto_generated|divider|divider|op_29~10  ))
// \Div0|auto_generated|divider|divider|op_29~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & ((\Div0|auto_generated|divider|divider|op_28~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[20]~96_combout )) ) + ( \Div0|auto_generated|divider|divider|op_29~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_28~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_29~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_29~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_29~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_29~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_29~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_29~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_29~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_29~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & ((\Div0|auto_generated|divider|divider|op_28~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[21]~101_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_29~14  ))
// \Div0|auto_generated|divider|divider|op_29~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & ((\Div0|auto_generated|divider|divider|op_28~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[21]~101_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_29~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_28~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_29~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_29~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_29~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_29~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_29~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_29~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~103 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~103_combout  = ( !\Div0|auto_generated|divider|divider|op_27~1_sumout  & ( \Div0|auto_generated|divider|divider|op_27~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_27~21_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~103 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~103 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~105 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~105_combout  = (\Div0|auto_generated|divider|divider|StageOut[16]~104_combout  & \Div0|auto_generated|divider|divider|op_27~1_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[16]~104_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_27~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~105 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~105 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_29~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_29~18_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & (((\Div0|auto_generated|divider|divider|op_28~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[22]~105_combout )) # (\Div0|auto_generated|divider|divider|StageOut[22]~103_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_29~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[22]~103_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_28~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[22]~105_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_29~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_29~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_29~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_29~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_29~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_29~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_29~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_29~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_29~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_29~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_29~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~99 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~99_combout  = (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & \Div0|auto_generated|divider|divider|op_28~21_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_28~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~99 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~99 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~102 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~102_combout  = ( \Div0|auto_generated|divider|divider|StageOut[21]~101_combout  & ( \Div0|auto_generated|divider|divider|op_28~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[21]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~102 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~102 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~97 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~97_combout  = ( \Div0|auto_generated|divider|divider|StageOut[20]~96_combout  & ( (\Div0|auto_generated|divider|divider|op_28~9_sumout ) # (\Div0|auto_generated|divider|divider|op_28~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[20]~96_combout  & ( (!\Div0|auto_generated|divider|divider|op_28~1_sumout  & \Div0|auto_generated|divider|divider|op_28~9_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_28~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[20]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~97 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~97 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~92 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~92_combout  = ( \Div0|auto_generated|divider|divider|op_28~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_28~1_sumout ) # (\dmem|io_output_regx2|out_port0 [26]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_28~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_28~1_sumout  & \dmem|io_output_regx2|out_port0 [26]) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_28~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_28~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~92 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~92 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_30~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_30~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_30~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_30~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_30~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_30~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_30~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_30~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [24] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~26_cout  ))
// \Div0|auto_generated|divider|divider|op_30~6  = CARRY(( \dmem|io_output_regx2|out_port0 [24] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_30~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_30~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_30~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_30~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_30~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_30~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_30~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout  & ((\Div0|auto_generated|divider|divider|op_29~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [25])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_30~6  ))
// \Div0|auto_generated|divider|divider|op_30~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout  & ((\Div0|auto_generated|divider|divider|op_29~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [25])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_30~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [25]),
	.datad(!\Div0|auto_generated|divider|divider|op_29~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_30~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_30~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_30~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_30~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_30~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_30~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_30~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout  & ((\Div0|auto_generated|divider|divider|op_29~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[25]~92_combout )) ) + ( \Div0|auto_generated|divider|divider|op_30~10  ))
// \Div0|auto_generated|divider|divider|op_30~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout  & ((\Div0|auto_generated|divider|divider|op_29~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[25]~92_combout )) ) + ( \Div0|auto_generated|divider|divider|op_30~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_29~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_30~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_30~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_30~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_30~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_30~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div0|auto_generated|divider|divider|op_30~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_30~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_30~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout  & ((\Div0|auto_generated|divider|divider|op_29~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[26]~97_combout )) ) + ( \Div0|auto_generated|divider|divider|op_30~14  ))
// \Div0|auto_generated|divider|divider|op_30~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout  & ((\Div0|auto_generated|divider|divider|op_29~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[26]~97_combout )) ) + ( \Div0|auto_generated|divider|divider|op_30~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_29~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_30~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_30~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_30~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_30~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_30~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_30~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_30~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_30~22_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout  & (\Div0|auto_generated|divider|divider|op_29~25_sumout )) # (\Div0|auto_generated|divider|divider|op_29~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[27]~102_combout ) # (\Div0|auto_generated|divider|divider|StageOut[27]~99_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_30~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_29~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_30~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_30~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_30~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_30~22 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_30~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_30~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_30~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_30~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_30~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_30~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_30~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~93 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~93_combout  = ( \Div0|auto_generated|divider|divider|op_29~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~92_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_29~9_sumout  & ( (\Div0|auto_generated|divider|divider|op_29~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[25]~92_combout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[25]~92_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_29~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~93 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~93 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~88 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~88_combout  = ( \Div0|auto_generated|divider|divider|op_29~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout ) # (\dmem|io_output_regx2|out_port0 [25]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_29~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_29~1_sumout  & \dmem|io_output_regx2|out_port0 [25]) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [25]),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_29~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~88 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~88 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_31~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_31~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_31~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_31~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_31~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_31~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_31~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_31~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [23] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~14_cout  ))
// \Div0|auto_generated|divider|divider|op_31~6  = CARRY(( \dmem|io_output_regx2|out_port0 [23] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_31~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_31~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_31~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_31~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_31~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_31~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_31~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout  & ((\Div0|auto_generated|divider|divider|op_30~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [24])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_31~6  ))
// \Div0|auto_generated|divider|divider|op_31~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout  & ((\Div0|auto_generated|divider|divider|op_30~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [24])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_31~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port0 [24]),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_30~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_31~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_31~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_31~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_31~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_31~17 .lut_mask = 64'h0000FFFF000011BB;
defparam \Div0|auto_generated|divider|divider|op_31~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_31~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_31~21_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_30~1_sumout  & ((\Div0|auto_generated|divider|divider|op_30~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[30]~88_combout )) ) + ( \Div0|auto_generated|divider|divider|op_31~18  ))
// \Div0|auto_generated|divider|divider|op_31~22  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_30~1_sumout  & ((\Div0|auto_generated|divider|divider|op_30~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[30]~88_combout )) ) + ( \Div0|auto_generated|divider|divider|op_31~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_30~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_31~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_31~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_31~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_31~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_31~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_31~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_31~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_31~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_30~1_sumout  & ((\Div0|auto_generated|divider|divider|op_30~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[31]~93_combout )) ) + ( \Div0|auto_generated|divider|divider|op_31~22  ))
// \Div0|auto_generated|divider|divider|op_31~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_30~1_sumout  & ((\Div0|auto_generated|divider|divider|op_30~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[31]~93_combout )) ) + ( \Div0|auto_generated|divider|divider|op_31~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_30~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_31~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_31~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_31~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_31~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_31~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_31~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~95 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~95_combout  = ( !\Div0|auto_generated|divider|divider|op_29~1_sumout  & ( \Div0|auto_generated|divider|divider|op_29~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_29~13_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~95 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~95 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~98 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~98_combout  = ( \Div0|auto_generated|divider|divider|StageOut[26]~97_combout  & ( \Div0|auto_generated|divider|divider|op_29~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_29~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[26]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~98 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~98 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_31~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_31~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout  & (\Div0|auto_generated|divider|divider|op_30~17_sumout )) # (\Div0|auto_generated|divider|divider|op_30~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[32]~98_combout ) # (\Div0|auto_generated|divider|divider|StageOut[32]~95_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_30~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[32]~95_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[32]~98_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_31~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_31~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_31~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_31~10 .lut_mask = 64'h0000000000002777;
defparam \Div0|auto_generated|divider|divider|op_31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_31~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_31~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_31~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_31~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_31~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_31~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[37]~91 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~91_combout  = ( \Div0|auto_generated|divider|divider|op_30~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_30~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_30~13_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~91 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~91 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[37]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[37]~94 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~94_combout  = ( \Div0|auto_generated|divider|divider|StageOut[31]~93_combout  & ( \Div0|auto_generated|divider|divider|op_30~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[31]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~94 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~94 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[37]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[36]~89 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~89_combout  = ( \Div0|auto_generated|divider|divider|op_30~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_30~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[30]~88_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_30~9_sumout  & ( (\Div0|auto_generated|divider|divider|op_30~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[30]~88_combout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[30]~88_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_30~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~89 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~89 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Div0|auto_generated|divider|divider|StageOut[36]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[35]~84 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[35]~84_combout  = ( \Div0|auto_generated|divider|divider|op_30~1_sumout  & ( \dmem|io_output_regx2|out_port0 [24] ) ) # ( !\Div0|auto_generated|divider|divider|op_30~1_sumout  & ( 
// \dmem|io_output_regx2|out_port0 [24] & ( \Div0|auto_generated|divider|divider|op_30~5_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_30~1_sumout  & ( !\dmem|io_output_regx2|out_port0 [24] & ( \Div0|auto_generated|divider|divider|op_30~5_sumout 
//  ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_30~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_30~1_sumout ),
	.dataf(!\dmem|io_output_regx2|out_port0 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[35]~84 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~84 .lut_mask = 64'h333300003333FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[35]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_32~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_32~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_32~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_32~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_32~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_32~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_32~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_32~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [22] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~18_cout  ))
// \Div0|auto_generated|divider|divider|op_32~6  = CARRY(( \dmem|io_output_regx2|out_port0 [22] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_32~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_32~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_32~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_32~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_32~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_32~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_32~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout  & ((\Div0|auto_generated|divider|divider|op_31~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [23])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_32~6  ))
// \Div0|auto_generated|divider|divider|op_32~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout  & ((\Div0|auto_generated|divider|divider|op_31~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [23])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_32~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [23]),
	.datad(!\Div0|auto_generated|divider|divider|op_31~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_32~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_32~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_32~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_32~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_32~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_32~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_32~21_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_31~1_sumout  & ((\Div0|auto_generated|divider|divider|op_31~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[35]~84_combout )) ) + ( \Div0|auto_generated|divider|divider|op_32~10  ))
// \Div0|auto_generated|divider|divider|op_32~22  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_31~1_sumout  & ((\Div0|auto_generated|divider|divider|op_31~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[35]~84_combout )) ) + ( \Div0|auto_generated|divider|divider|op_32~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_31~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_32~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_32~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_32~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_32~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_32~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div0|auto_generated|divider|divider|op_32~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_32~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_32~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_31~1_sumout  & ((\Div0|auto_generated|divider|divider|op_31~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[36]~89_combout )) ) + ( \Div0|auto_generated|divider|divider|op_32~22  ))
// \Div0|auto_generated|divider|divider|op_32~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_31~1_sumout  & ((\Div0|auto_generated|divider|divider|op_31~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[36]~89_combout )) ) + ( \Div0|auto_generated|divider|divider|op_32~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_31~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_32~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_32~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_32~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_32~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_32~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_32~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_32~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_32~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout  & (\Div0|auto_generated|divider|divider|op_31~25_sumout )) # (\Div0|auto_generated|divider|divider|op_31~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[37]~94_combout ) # (\Div0|auto_generated|divider|divider|StageOut[37]~91_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_31~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[37]~91_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[37]~94_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_32~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_32~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_32~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_32~14 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_32~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_32~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_32~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_32~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_32~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_32~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_32~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[41]~85 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[41]~85_combout  = ( \Div0|auto_generated|divider|divider|op_31~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[35]~84_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_31~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_31~17_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_31~17_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[41]~85 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~85 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[41]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[40]~80 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~80_combout  = ( \Div0|auto_generated|divider|divider|op_31~1_sumout  & ( \dmem|io_output_regx2|out_port0 [23] ) ) # ( !\Div0|auto_generated|divider|divider|op_31~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_31~5_sumout  ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port0 [23]),
	.datac(!\Div0|auto_generated|divider|divider|op_31~5_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~80 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~80 .lut_mask = 64'h0F0F33330F0F3333;
defparam \Div0|auto_generated|divider|divider|StageOut[40]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [21] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~22_cout  ))
// \Div0|auto_generated|divider|divider|op_3~6  = CARRY(( \dmem|io_output_regx2|out_port0 [21] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & ((\Div0|auto_generated|divider|divider|op_32~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [22])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~6  ))
// \Div0|auto_generated|divider|divider|op_3~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & ((\Div0|auto_generated|divider|divider|op_32~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [22])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [22]),
	.datad(!\Div0|auto_generated|divider|divider|op_32~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & ((\Div0|auto_generated|divider|divider|op_32~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[40]~80_combout )) ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))
// \Div0|auto_generated|divider|divider|op_3~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & ((\Div0|auto_generated|divider|divider|op_32~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[40]~80_combout )) ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_32~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & ((\Div0|auto_generated|divider|divider|op_32~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[41]~85_combout )) ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))
// \Div0|auto_generated|divider|divider|op_3~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & ((\Div0|auto_generated|divider|divider|op_32~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[41]~85_combout )) ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_32~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[42]~87 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[42]~87_combout  = ( \Div0|auto_generated|divider|divider|op_31~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_31~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_31~21_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[42]~87 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~87 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[42]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[42]~90 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[42]~90_combout  = ( \Div0|auto_generated|divider|divider|op_31~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[36]~89_combout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[36]~89_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_31~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[42]~90 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~90 .lut_mask = 64'h0000555500005555;
defparam \Div0|auto_generated|divider|divider|StageOut[42]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & (\Div0|auto_generated|divider|divider|op_32~25_sumout )) # (\Div0|auto_generated|divider|divider|op_32~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[42]~90_combout ) # (\Div0|auto_generated|divider|divider|StageOut[42]~87_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_32~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_3~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~18 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[47]~83 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[47]~83_combout  = ( \Div0|auto_generated|divider|divider|op_32~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_32~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_32~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[47]~83 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~83 .lut_mask = 64'h0000F0F00000F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[47]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[47]~86 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[47]~86_combout  = ( \Div0|auto_generated|divider|divider|op_32~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[41]~85_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[41]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[47]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[47]~86 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~86 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[47]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[46]~81 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[46]~81_combout  = ( \Div0|auto_generated|divider|divider|StageOut[40]~80_combout  & ( (\Div0|auto_generated|divider|divider|op_32~9_sumout ) # (\Div0|auto_generated|divider|divider|op_32~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[40]~80_combout  & ( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & \Div0|auto_generated|divider|divider|op_32~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_32~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[46]~81 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~81 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[46]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[45]~76 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~76_combout  = ( \dmem|io_output_regx2|out_port0 [22] & ( (\Div0|auto_generated|divider|divider|op_32~5_sumout ) # (\Div0|auto_generated|divider|divider|op_32~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port0 [22] & ( (!\Div0|auto_generated|divider|divider|op_32~1_sumout  & \Div0|auto_generated|divider|divider|op_32~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_32~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_32~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port0 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~76 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~76 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[45]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [20] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~26_cout  ))
// \Div0|auto_generated|divider|divider|op_4~6  = CARRY(( \dmem|io_output_regx2|out_port0 [20] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [21])) ) + ( \Div0|auto_generated|divider|divider|op_4~6  ))
// \Div0|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [21])) ) + ( \Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[45]~76_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))
// \Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[45]~76_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h00000000000011DD;
defparam \Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[46]~81_combout )) ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))
// \Div0|auto_generated|divider|divider|op_4~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[46]~81_combout )) ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~25_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[47]~86_combout ) # (\Div0|auto_generated|divider|divider|StageOut[47]~83_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[47]~86_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~77 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~77_combout  = ( \Div0|auto_generated|divider|divider|op_3~9_sumout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[45]~76_combout  ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_3~9_sumout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[45]~76_combout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_3~9_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[45]~76_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~77 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~77 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~72_combout  = ( \Div0|auto_generated|divider|divider|op_3~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # (\dmem|io_output_regx2|out_port0 [21]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_3~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_3~1_sumout  & \dmem|io_output_regx2|out_port0 [21]) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~72 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~72 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [19] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~14_cout  ))
// \Div0|auto_generated|divider|divider|op_5~6  = CARRY(( \dmem|io_output_regx2|out_port0 [19] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [20])) ) + ( \Div0|auto_generated|divider|divider|op_5~6  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [20])) ) + ( \Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[50]~72_combout )) ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[50]~72_combout )) ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[51]~77_combout )) ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))
// \Div0|auto_generated|divider|divider|op_5~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[51]~77_combout )) ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[52]~79 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~79_combout  = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~79 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~79 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[52]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[52]~82 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~82_combout  = (\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[46]~81_combout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[46]~81_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~82 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~82 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[52]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~17_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[52]~82_combout ) # (\Div0|auto_generated|divider|divider|StageOut[52]~79_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[52]~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[52]~82_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~75 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~75_combout  = ( \Div0|auto_generated|divider|divider|op_4~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~75 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~75 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~78 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~78_combout  = (\Div0|auto_generated|divider|divider|StageOut[51]~77_combout  & \Div0|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[51]~77_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~78 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~78 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[56]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[56]~73_combout  = ( \Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[50]~72_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[50]~72_combout  & \Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[50]~72_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[56]~73 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~73 .lut_mask = 64'h0505F5F50505F5F5;
defparam \Div0|auto_generated|divider|divider|StageOut[56]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[55]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[55]~68_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dmem|io_output_regx2|out_port0 [20] ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dmem|io_output_regx2|out_port0 
// [20] & ( \Div0|auto_generated|divider|divider|op_4~5_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\dmem|io_output_regx2|out_port0 [20] & ( \Div0|auto_generated|divider|divider|op_4~5_sumout  ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\dmem|io_output_regx2|out_port0 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[55]~68 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[55]~68 .lut_mask = 64'h555500005555FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[55]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [18] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18_cout  ))
// \Div0|auto_generated|divider|divider|op_6~6  = CARRY(( \dmem|io_output_regx2|out_port0 [18] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [19])) ) + ( \Div0|auto_generated|divider|divider|op_6~6  ))
// \Div0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [19])) ) + ( \Div0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[55]~68_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))
// \Div0|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[55]~68_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[56]~73_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))
// \Div0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[56]~73_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~25_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[57]~78_combout ) # (\Div0|auto_generated|divider|divider|StageOut[57]~75_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[57]~78_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[62]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[62]~71_combout  = ( \Div0|auto_generated|divider|divider|op_5~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[62]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[62]~71 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~71 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[62]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[62]~74 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[62]~74_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[56]~73_combout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[56]~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[62]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[62]~74 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~74 .lut_mask = 64'h0000555500005555;
defparam \Div0|auto_generated|divider|divider|StageOut[62]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[61]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[61]~69_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[55]~68_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|StageOut[55]~68_combout  & ( \Div0|auto_generated|divider|divider|op_5~17_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div0|auto_generated|divider|divider|StageOut[55]~68_combout  & ( 
// \Div0|auto_generated|divider|divider|op_5~17_sumout  ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[55]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[61]~69 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~69 .lut_mask = 64'h555500005555FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[61]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~64_combout  = ( \Div0|auto_generated|divider|divider|op_5~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\dmem|io_output_regx2|out_port0 [19]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & \dmem|io_output_regx2|out_port0 [19]) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~64 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~64 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [17] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~22_cout  ))
// \Div0|auto_generated|divider|divider|op_7~6  = CARRY(( \dmem|io_output_regx2|out_port0 [17] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [18])) ) + ( \Div0|auto_generated|divider|divider|op_7~6  ))
// \Div0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [18])) ) + ( \Div0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port0 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000EE4400000000;
defparam \Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[60]~64_combout )) ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))
// \Div0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[60]~64_combout )) ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[61]~69_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))
// \Div0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[61]~69_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~25_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[62]~74_combout ) # (\Div0|auto_generated|divider|divider|StageOut[62]~71_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[62]~71_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[62]~74_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~65_combout  = ( \Div0|auto_generated|divider|divider|StageOut[60]~64_combout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\Div0|auto_generated|divider|divider|op_6~9_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[60]~64_combout  & ( (\Div0|auto_generated|divider|divider|op_6~9_sumout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[60]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~65 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~65 .lut_mask = 64'h303030303F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[65]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[65]~60_combout  = (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~5_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\dmem|io_output_regx2|out_port0 [18])))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\dmem|io_output_regx2|out_port0 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[65]~60 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[65]~60 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div0|auto_generated|divider|divider|StageOut[65]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [16] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout  ))
// \Div0|auto_generated|divider|divider|op_8~6  = CARRY(( \dmem|io_output_regx2|out_port0 [16] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [17])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6  ))
// \Div0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [17])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port0 [17]),
	.datac(!\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[65]~60_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))
// \Div0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[65]~60_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[66]~65_combout )) ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))
// \Div0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[66]~65_combout )) ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[67]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[67]~67_combout  = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|op_6~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[67]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[67]~67 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~67 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Div0|auto_generated|divider|divider|StageOut[67]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[67]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[67]~70_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[61]~69_combout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[61]~69_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[67]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[67]~70 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~70 .lut_mask = 64'h0000333300003333;
defparam \Div0|auto_generated|divider|divider|StageOut[67]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[67]~70_combout )) # (\Div0|auto_generated|divider|divider|StageOut[67]~67_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[67]~67_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[67]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[72]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[72]~63_combout  = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[72]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[72]~63 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~63 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[72]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[72]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[72]~66_combout  = (\Div0|auto_generated|divider|divider|StageOut[66]~65_combout  & \Div0|auto_generated|divider|divider|op_7~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[72]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[72]~66 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~66 .lut_mask = 64'h0505050505050505;
defparam \Div0|auto_generated|divider|divider|StageOut[72]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[71]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[71]~61_combout  = ( \Div0|auto_generated|divider|divider|StageOut[65]~60_combout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( \Div0|auto_generated|divider|divider|StageOut[65]~60_combout  & 
// ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~9_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[65]~60_combout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_7~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[65]~60_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[71]~61 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~61 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[71]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[70]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[70]~56_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~5_sumout  & ( \dmem|io_output_regx2|out_port0 [17] ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~5_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~5_sumout  & ( 
// \dmem|io_output_regx2|out_port0 [17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem|io_output_regx2|out_port0 [17]),
	.datae(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[70]~56 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[70]~56 .lut_mask = 64'h000000FFFFFF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[70]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [15] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~14_cout  ))
// \Div0|auto_generated|divider|divider|op_9~6  = CARRY(( \dmem|io_output_regx2|out_port0 [15] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [16])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6  ))
// \Div0|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [16])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [16]),
	.datad(!\Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[70]~56_combout )) ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))
// \Div0|auto_generated|divider|divider|op_9~22  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[70]~56_combout )) ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[71]~61_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))
// \Div0|auto_generated|divider|divider|op_9~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[71]~61_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~17_sumout )) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[72]~66_combout ) # (\Div0|auto_generated|divider|divider|StageOut[72]~63_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[72]~63_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[72]~66_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[77]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[77]~59_combout  = (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|op_8~13_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[77]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[77]~59 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~59 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[77]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[77]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[77]~62_combout  = ( \Div0|auto_generated|divider|divider|StageOut[71]~61_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[71]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[77]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[77]~62 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~62 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[77]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[76]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[76]~57_combout  = ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[70]~56_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[70]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[76]~57 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~57 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[76]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[75]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[75]~52_combout  = (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [16]))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [16]),
	.datad(!\Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[75]~52 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[75]~52 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Div0|auto_generated|divider|divider|StageOut[75]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [14] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~18_cout  ))
// \Div0|auto_generated|divider|divider|op_10~6  = CARRY(( \dmem|io_output_regx2|out_port0 [14] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [15])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6  ))
// \Div0|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [15])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port0 [15]),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FFFF000011BB;
defparam \Div0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~21_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~10  ))
// \Div0|auto_generated|divider|divider|op_10~22  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[75]~52_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[76]~57_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~22  ))
// \Div0|auto_generated|divider|divider|op_10~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[76]~57_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~25_sumout )) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[77]~62_combout ) # (\Div0|auto_generated|divider|divider|StageOut[77]~59_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[77]~59_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[77]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000000000002777;
defparam \Div0|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[81]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[81]~53_combout  = (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~17_sumout )) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[75]~52_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[75]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[81]~53 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~53 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div0|auto_generated|divider|divider|StageOut[81]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[80]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[80]~48_combout  = ( \Div0|auto_generated|divider|divider|op_9~5_sumout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \dmem|io_output_regx2|out_port0 [15] ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_9~5_sumout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \dmem|io_output_regx2|out_port0 [15] ) ) ) # ( \Div0|auto_generated|divider|divider|op_9~5_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dmem|io_output_regx2|out_port0 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_9~5_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[80]~48 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[80]~48 .lut_mask = 64'h0000FFFF33333333;
defparam \Div0|auto_generated|divider|divider|StageOut[80]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_11~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [13] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~22_cout  ))
// \Div0|auto_generated|divider|divider|op_11~6  = CARRY(( \dmem|io_output_regx2|out_port0 [13] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [14])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6  ))
// \Div0|auto_generated|divider|divider|op_11~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [14])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [14]),
	.datad(!\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[80]~48_combout )) ) + ( \Div0|auto_generated|divider|divider|op_11~10  ))
// \Div0|auto_generated|divider|divider|op_11~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[80]~48_combout )) ) + ( \Div0|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[81]~53_combout )) ) + ( \Div0|auto_generated|divider|divider|op_11~14  ))
// \Div0|auto_generated|divider|divider|op_11~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[81]~53_combout )) ) + ( \Div0|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[82]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~55_combout  = ( \Div0|auto_generated|divider|divider|op_9~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~55 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~55 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[82]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[82]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~58_combout  = ( \Div0|auto_generated|divider|divider|StageOut[76]~57_combout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[76]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~58 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~58 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[82]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~18_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[82]~58_combout )) # (\Div0|auto_generated|divider|divider|StageOut[82]~55_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[82]~55_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[82]~58_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_11~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[87]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[87]~51_combout  = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|op_10~21_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[87]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[87]~51 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~51 .lut_mask = 64'h5555555500000000;
defparam \Div0|auto_generated|divider|divider|StageOut[87]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[87]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[87]~54_combout  = ( \Div0|auto_generated|divider|divider|StageOut[81]~53_combout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[81]~53_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[87]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[87]~54 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~54 .lut_mask = 64'h0000555500005555;
defparam \Div0|auto_generated|divider|divider|StageOut[87]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[86]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~49_combout  = ( \Div0|auto_generated|divider|divider|op_10~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[80]~48_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_10~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[80]~48_combout  & \Div0|auto_generated|divider|divider|op_10~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~49 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~49 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Div0|auto_generated|divider|divider|StageOut[86]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[85]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[85]~44_combout  = ( \dmem|io_output_regx2|out_port0 [14] & ( (\Div0|auto_generated|divider|divider|op_10~5_sumout ) # (\Div0|auto_generated|divider|divider|op_10~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port0 [14] & ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & \Div0|auto_generated|divider|divider|op_10~5_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port0 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[85]~44 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[85]~44 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[85]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_12~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [12] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~26_cout  ))
// \Div0|auto_generated|divider|divider|op_12~6  = CARRY(( \dmem|io_output_regx2|out_port0 [12] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [13])) ) + ( \Div0|auto_generated|divider|divider|op_12~6  ))
// \Div0|auto_generated|divider|divider|op_12~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [13])) ) + ( \Div0|auto_generated|divider|divider|op_12~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[85]~44_combout )) ) + ( \Div0|auto_generated|divider|divider|op_12~10  ))
// \Div0|auto_generated|divider|divider|op_12~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[85]~44_combout )) ) + ( \Div0|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[86]~49_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~14  ))
// \Div0|auto_generated|divider|divider|op_12~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[86]~49_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Div0|auto_generated|divider|divider|op_11~25_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[87]~54_combout ) # (\Div0|auto_generated|divider|divider|StageOut[87]~51_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[87]~51_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[87]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~22 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_12~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[91]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~45_combout  = (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Div0|auto_generated|divider|divider|op_11~9_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[85]~44_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[85]~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~45 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div0|auto_generated|divider|divider|StageOut[91]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[90]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[90]~40_combout  = (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [13]))

	.dataa(!\dmem|io_output_regx2|out_port0 [13]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[90]~40 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[90]~40 .lut_mask = 64'h0F550F550F550F55;
defparam \Div0|auto_generated|divider|divider|StageOut[90]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_14~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [11] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~14_cout  ))
// \Div0|auto_generated|divider|divider|op_14~6  = CARRY(( \dmem|io_output_regx2|out_port0 [11] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [12])) ) + ( \Div0|auto_generated|divider|divider|op_14~6  ))
// \Div0|auto_generated|divider|divider|op_14~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [12])) ) + ( \Div0|auto_generated|divider|divider|op_14~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~21_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[90]~40_combout )) ) + ( \Div0|auto_generated|divider|divider|op_14~18  ))
// \Div0|auto_generated|divider|divider|op_14~22  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[90]~40_combout )) ) + ( \Div0|auto_generated|divider|divider|op_14~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[91]~45_combout )) ) + ( \Div0|auto_generated|divider|divider|op_14~22  ))
// \Div0|auto_generated|divider|divider|op_14~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[91]~45_combout )) ) + ( \Div0|auto_generated|divider|divider|op_14~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[92]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[92]~47_combout  = (\Div0|auto_generated|divider|divider|op_11~13_sumout  & !\Div0|auto_generated|divider|divider|op_11~1_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[92]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[92]~47 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~47 .lut_mask = 64'h3030303030303030;
defparam \Div0|auto_generated|divider|divider|StageOut[92]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[92]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[92]~50_combout  = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[86]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[86]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[92]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[92]~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~50 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[92]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[92]~50_combout )) # (\Div0|auto_generated|divider|divider|StageOut[92]~47_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[92]~47_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[92]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_14~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~10 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[97]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[97]~43_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|op_12~13_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[97]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[97]~43 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~43 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[97]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[97]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[97]~46_combout  = (\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[91]~45_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[91]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[97]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[97]~46 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~46 .lut_mask = 64'h0505050505050505;
defparam \Div0|auto_generated|divider|divider|StageOut[97]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[96]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[96]~41_combout  = ( \Div0|auto_generated|divider|divider|op_12~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[90]~40_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_12~9_sumout  & ( (\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[90]~40_combout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[90]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[96]~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~41 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div0|auto_generated|divider|divider|StageOut[96]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[95]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~36_combout  = ( \Div0|auto_generated|divider|divider|op_12~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout ) # (\dmem|io_output_regx2|out_port0 [12]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_12~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_12~1_sumout  & \dmem|io_output_regx2|out_port0 [12]) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~36 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~36 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div0|auto_generated|divider|divider|StageOut[95]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_15~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_15~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [10] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~18_cout  ))
// \Div0|auto_generated|divider|divider|op_15~6  = CARRY(( \dmem|io_output_regx2|out_port0 [10] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [11])) ) + ( \Div0|auto_generated|divider|divider|op_15~6  ))
// \Div0|auto_generated|divider|divider|op_15~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [11])) ) + ( \Div0|auto_generated|divider|divider|op_15~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[95]~36_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~10  ))
// \Div0|auto_generated|divider|divider|op_15~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[95]~36_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~21 .lut_mask = 64'h00000000000003CF;
defparam \Div0|auto_generated|divider|divider|op_15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[96]~41_combout )) ) + ( \Div0|auto_generated|divider|divider|op_15~22  ))
// \Div0|auto_generated|divider|divider|op_15~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[96]~41_combout )) ) + ( \Div0|auto_generated|divider|divider|op_15~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_15~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~14_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|op_14~25_sumout )) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[97]~46_combout ) # (\Div0|auto_generated|divider|divider|StageOut[97]~43_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_15~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[97]~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[97]~46_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_15~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~14 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_15~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_15~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_15~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_15~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_15~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_15~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[101]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[101]~37_combout  = ( \Div0|auto_generated|divider|divider|op_14~17_sumout  & ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[95]~36_combout  ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_14~17_sumout  & ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[95]~36_combout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_14~17_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[95]~36_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[101]~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[101]~37 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[101]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~32_combout  = (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [11]))

	.dataa(!\dmem|io_output_regx2|out_port0 [11]),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~32 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~32 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_16~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_16~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [9] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~22_cout  ))
// \Div0|auto_generated|divider|divider|op_16~6  = CARRY(( \dmem|io_output_regx2|out_port0 [9] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\Div0|auto_generated|divider|divider|op_15~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [10])) ) + ( \Div0|auto_generated|divider|divider|op_16~6  ))
// \Div0|auto_generated|divider|divider|op_16~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\Div0|auto_generated|divider|divider|op_15~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [10])) ) + ( \Div0|auto_generated|divider|divider|op_16~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\Div0|auto_generated|divider|divider|op_15~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[100]~32_combout )) ) + ( \Div0|auto_generated|divider|divider|op_16~10  ))
// \Div0|auto_generated|divider|divider|op_16~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\Div0|auto_generated|divider|divider|op_15~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[100]~32_combout )) ) + ( \Div0|auto_generated|divider|divider|op_16~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\Div0|auto_generated|divider|divider|op_15~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[101]~37_combout )) ) + ( \Div0|auto_generated|divider|divider|op_16~14  ))
// \Div0|auto_generated|divider|divider|op_16~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & ((\Div0|auto_generated|divider|divider|op_15~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[101]~37_combout )) ) + ( \Div0|auto_generated|divider|divider|op_16~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~39_combout  = ( \Div0|auto_generated|divider|divider|op_14~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~39 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~39 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~42_combout  = ( \Div0|auto_generated|divider|divider|StageOut[96]~41_combout  & ( \Div0|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[96]~41_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~42 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~42 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~18_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout  & (\Div0|auto_generated|divider|divider|op_15~25_sumout )) # (\Div0|auto_generated|divider|divider|op_15~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[102]~42_combout ) # (\Div0|auto_generated|divider|divider|StageOut[102]~39_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_16~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_15~25_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[102]~42_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_16~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_16~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_16~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[107]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[107]~35_combout  = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \Div0|auto_generated|divider|divider|op_15~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_15~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[107]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[107]~35 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[107]~35 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[107]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[107]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[107]~38_combout  = ( \Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[101]~37_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[107]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[107]~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[107]~38 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[107]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[106]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[106]~33_combout  = ( \Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[100]~32_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_15~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_15~9_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_15~9_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[100]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[106]~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[106]~33 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[106]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[105]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[105]~28_combout  = ( \dmem|io_output_regx2|out_port0 [10] & ( \Div0|auto_generated|divider|divider|op_15~1_sumout  ) ) # ( \dmem|io_output_regx2|out_port0 [10] & ( 
// !\Div0|auto_generated|divider|divider|op_15~1_sumout  & ( \Div0|auto_generated|divider|divider|op_15~5_sumout  ) ) ) # ( !\dmem|io_output_regx2|out_port0 [10] & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_15~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_15~5_sumout ),
	.datad(gnd),
	.datae(!\dmem|io_output_regx2|out_port0 [10]),
	.dataf(!\Div0|auto_generated|divider|divider|op_15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[105]~28 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[105]~28 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[105]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_17~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_17~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [8] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~26_cout  ))
// \Div0|auto_generated|divider|divider|op_17~6  = CARRY(( \dmem|io_output_regx2|out_port0 [8] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [9])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~6  ))
// \Div0|auto_generated|divider|divider|op_17~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [9])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [9]),
	.datad(!\Div0|auto_generated|divider|divider|op_16~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[105]~28_combout )) ) + ( \Div0|auto_generated|divider|divider|op_17~10  ))
// \Div0|auto_generated|divider|divider|op_17~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[105]~28_combout )) ) + ( \Div0|auto_generated|divider|divider|op_17~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h0000EE220000FFFF;
defparam \Div0|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[106]~33_combout )) ) + ( \Div0|auto_generated|divider|divider|op_17~14  ))
// \Div0|auto_generated|divider|divider|op_17~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[106]~33_combout )) ) + ( \Div0|auto_generated|divider|divider|op_17~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~22_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & (\Div0|auto_generated|divider|divider|op_16~25_sumout )) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[107]~38_combout ) # (\Div0|auto_generated|divider|divider|StageOut[107]~35_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_16~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[107]~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[107]~38_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_17~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~22 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_17~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_17~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[112]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[112]~31_combout  = (\Div0|auto_generated|divider|divider|op_16~13_sumout  & !\Div0|auto_generated|divider|divider|op_16~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_16~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[112]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[112]~31 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[112]~31 .lut_mask = 64'h5500550055005500;
defparam \Div0|auto_generated|divider|divider|StageOut[112]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[112]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[112]~34_combout  = ( \Div0|auto_generated|divider|divider|op_16~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[106]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[106]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[112]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[112]~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[112]~34 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[112]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[111]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[111]~29_combout  = ( \Div0|auto_generated|divider|divider|op_16~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[105]~28_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_16~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[105]~28_combout  & \Div0|auto_generated|divider|divider|op_16~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[111]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[111]~29 .lut_mask = 64'h00550055FF55FF55;
defparam \Div0|auto_generated|divider|divider|StageOut[111]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[110]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[110]~24_combout  = (!\Div0|auto_generated|divider|divider|op_16~1_sumout  & ((\Div0|auto_generated|divider|divider|op_16~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [9]))

	.dataa(!\dmem|io_output_regx2|out_port0 [9]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_16~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[110]~24 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[110]~24 .lut_mask = 64'h05F505F505F505F5;
defparam \Div0|auto_generated|divider|divider|StageOut[110]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_18~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_18~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [7] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~14_cout  ))
// \Div0|auto_generated|divider|divider|op_18~6  = CARRY(( \dmem|io_output_regx2|out_port0 [7] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~14_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [8])) ) + ( \Div0|auto_generated|divider|divider|op_18~6  ))
// \Div0|auto_generated|divider|divider|op_18~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [8])) ) + ( \Div0|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_17~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_18~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[110]~24_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~18  ))
// \Div0|auto_generated|divider|divider|op_18~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[110]~24_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_17~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[111]~29_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~22  ))
// \Div0|auto_generated|divider|divider|op_18~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[111]~29_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & (\Div0|auto_generated|divider|divider|op_17~17_sumout )) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[112]~34_combout ) # (\Div0|auto_generated|divider|divider|StageOut[112]~31_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[112]~31_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[112]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_18~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~10 .lut_mask = 64'h0000000000002777;
defparam \Div0|auto_generated|divider|divider|op_18~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[117]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[117]~27_combout  = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \Div0|auto_generated|divider|divider|op_17~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[117]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[117]~27 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[117]~27 .lut_mask = 64'h3333333300000000;
defparam \Div0|auto_generated|divider|divider|StageOut[117]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[117]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[117]~30_combout  = (\Div0|auto_generated|divider|divider|op_17~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[111]~29_combout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[111]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[117]~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[117]~30 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[117]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[116]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[116]~25_combout  = (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\Div0|auto_generated|divider|divider|op_17~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[110]~24_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[110]~24_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_17~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[116]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[116]~25 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Div0|auto_generated|divider|divider|StageOut[116]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[115]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[115]~19_combout  = ( \dmem|io_output_regx2|out_port0 [8] & ( (\Div0|auto_generated|divider|divider|op_17~5_sumout ) # (\Div0|auto_generated|divider|divider|op_17~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port0 [8] & ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout  & \Div0|auto_generated|divider|divider|op_17~5_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_17~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[115]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[115]~19 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[115]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_19~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_19~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [6] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~18_cout  ))
// \Div0|auto_generated|divider|divider|op_19~6  = CARRY(( \dmem|io_output_regx2|out_port0 [6] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~18_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [7])) ) + ( \Div0|auto_generated|divider|divider|op_19~6  ))
// \Div0|auto_generated|divider|divider|op_19~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [7])) ) + ( \Div0|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~21_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[115]~19_combout )) ) + ( \Div0|auto_generated|divider|divider|op_19~10  ))
// \Div0|auto_generated|divider|divider|op_19~22  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[115]~19_combout )) ) + ( \Div0|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_18~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_19~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[116]~25_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~22  ))
// \Div0|auto_generated|divider|divider|op_19~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[116]~25_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & (\Div0|auto_generated|divider|divider|op_18~25_sumout )) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[117]~30_combout ) # (\Div0|auto_generated|divider|divider|StageOut[117]~27_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_18~25_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[117]~27_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[117]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_19~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~14 .lut_mask = 64'h0000000000002777;
defparam \Div0|auto_generated|divider|divider|op_19~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[122]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[122]~23_combout  = (\Div0|auto_generated|divider|divider|op_18~21_sumout  & !\Div0|auto_generated|divider|divider|op_18~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[122]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[122]~23 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[122]~23 .lut_mask = 64'h5050505050505050;
defparam \Div0|auto_generated|divider|divider|StageOut[122]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[122]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[122]~26_combout  = ( \Div0|auto_generated|divider|divider|StageOut[116]~25_combout  & ( \Div0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[116]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[122]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[122]~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[122]~26 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[122]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[121]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[121]~20_combout  = (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & (\Div0|auto_generated|divider|divider|op_18~17_sumout )) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[115]~19_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_18~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[115]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[121]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[121]~20 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div0|auto_generated|divider|divider|StageOut[121]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[120]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[120]~13_combout  = ( \Div0|auto_generated|divider|divider|op_18~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_18~1_sumout ) # (\dmem|io_output_regx2|out_port0 [7]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_18~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_18~1_sumout  & \dmem|io_output_regx2|out_port0 [7]) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[120]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[120]~13 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div0|auto_generated|divider|divider|StageOut[120]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_20~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [5] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~22_cout  ))
// \Div0|auto_generated|divider|divider|op_20~6  = CARRY(( \dmem|io_output_regx2|out_port0 [5] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~22_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [6])) ) + ( \Div0|auto_generated|divider|divider|op_20~6  ))
// \Div0|auto_generated|divider|divider|op_20~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [6])) ) + ( \Div0|auto_generated|divider|divider|op_20~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[120]~13_combout )) ) + ( \Div0|auto_generated|divider|divider|op_20~10  ))
// \Div0|auto_generated|divider|divider|op_20~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[120]~13_combout )) ) + ( \Div0|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[121]~20_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~14  ))
// \Div0|auto_generated|divider|divider|op_20~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[121]~20_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_19~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~18_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\Div0|auto_generated|divider|divider|op_19~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[122]~26_combout )) # (\Div0|auto_generated|divider|divider|StageOut[122]~23_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_20~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[122]~23_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[122]~26_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_20~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[126]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[126]~14_combout  = ( \Div0|auto_generated|divider|divider|StageOut[120]~13_combout  & ( (\Div0|auto_generated|divider|divider|op_19~9_sumout ) # (\Div0|auto_generated|divider|divider|op_19~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[120]~13_combout  & ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & \Div0|auto_generated|divider|divider|op_19~9_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[120]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[126]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[126]~14 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[126]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[125]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[125]~9_combout  = ( \Div0|auto_generated|divider|divider|op_19~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout ) # (\dmem|io_output_regx2|out_port0 [6]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_19~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_19~1_sumout  & \dmem|io_output_regx2|out_port0 [6]) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[125]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[125]~9 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div0|auto_generated|divider|divider|StageOut[125]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_21~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_21~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~5_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [4] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~26_cout  ))
// \Div0|auto_generated|divider|divider|op_21~6  = CARRY(( \dmem|io_output_regx2|out_port0 [4] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [5])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~6  ))
// \Div0|auto_generated|divider|divider|op_21~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [5])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [5]),
	.datad(!\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[125]~9_combout )) ) + ( \Div0|auto_generated|divider|divider|op_21~10  ))
// \Div0|auto_generated|divider|divider|op_21~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[125]~9_combout )) ) + ( \Div0|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[126]~14_combout )) ) + ( \Div0|auto_generated|divider|divider|op_21~14  ))
// \Div0|auto_generated|divider|divider|op_21~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[126]~14_combout )) ) + ( \Div0|auto_generated|divider|divider|op_21~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~18_combout  = (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & \Div0|auto_generated|divider|divider|op_19~21_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_19~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[127]~18 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~21_combout  = ( \Div0|auto_generated|divider|divider|StageOut[121]~20_combout  & ( \Div0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[121]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[127]~21 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\Div0|auto_generated|divider|divider|op_20~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[127]~21_combout )) # (\Div0|auto_generated|divider|divider|StageOut[127]~18_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[127]~18_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[127]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_21~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~22 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_21~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~12_combout  = (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & \Div0|auto_generated|divider|divider|op_20~13_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[132]~12 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~15_combout  = (\Div0|auto_generated|divider|divider|op_20~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[126]~14_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[126]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[132]~15 .lut_mask = 64'h0055005500550055;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[131]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[131]~10_combout  = ( \Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[125]~9_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_20~9_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[125]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[131]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[131]~10 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[131]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[130]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[130]~5_combout  = ( \Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \dmem|io_output_regx2|out_port0 [5] ) ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_20~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.datad(!\dmem|io_output_regx2|out_port0 [5]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[130]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[130]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[130]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_22~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_22~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~21_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [3] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~26_cout  ))
// \Div0|auto_generated|divider|divider|op_22~22  = CARRY(( \dmem|io_output_regx2|out_port0 [3] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [4])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~22  ))
// \Div0|auto_generated|divider|divider|op_22~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [4])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\dmem|io_output_regx2|out_port0 [4]),
	.datad(!\Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[130]~5_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~10  ))
// \Div0|auto_generated|divider|divider|op_22~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[130]~5_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h00000000000003CF;
defparam \Div0|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[131]~10_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~14  ))
// \Div0|auto_generated|divider|divider|op_22~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[131]~10_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_22~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & (\Div0|auto_generated|divider|divider|op_21~17_sumout )) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[132]~15_combout ) # (\Div0|auto_generated|divider|divider|StageOut[132]~12_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_22~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[132]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_22~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_22~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[137]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[137]~8_combout  = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Div0|auto_generated|divider|divider|op_21~13_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[137]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[137]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[137]~8 .lut_mask = 64'h5555555500000000;
defparam \Div0|auto_generated|divider|divider|StageOut[137]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[137]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[137]~11_combout  = ( \Div0|auto_generated|divider|divider|StageOut[131]~10_combout  & ( \Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[131]~10_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[137]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[137]~11 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[137]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[136]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[136]~6_combout  = ( \Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[130]~5_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_21~9_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[130]~5_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[136]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[136]~6 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div0|auto_generated|divider|divider|StageOut[136]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[135]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[135]~1_combout  = ( \dmem|io_output_regx2|out_port0 [4] & ( (\Div0|auto_generated|divider|divider|op_21~5_sumout ) # (\Div0|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( 
// !\dmem|io_output_regx2|out_port0 [4] & ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & \Div0|auto_generated|divider|divider|op_21~5_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[135]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[135]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[135]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_23~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_23~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~21_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [2] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~26_cout  ))
// \Div0|auto_generated|divider|divider|op_23~22  = CARRY(( \dmem|io_output_regx2|out_port0 [2] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [3])) ) + ( \Div0|auto_generated|divider|divider|op_23~22  ))
// \Div0|auto_generated|divider|divider|op_23~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [3])) ) + ( \Div0|auto_generated|divider|divider|op_23~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[135]~1_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~18  ))
// \Div0|auto_generated|divider|divider|op_23~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[135]~1_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[136]~6_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~10  ))
// \Div0|auto_generated|divider|divider|op_23~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[136]~6_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~17_sumout )) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[137]~11_combout ) # (\Div0|auto_generated|divider|divider|StageOut[137]~8_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[137]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[137]~11_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[142]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[142]~4_combout  = ( \Div0|auto_generated|divider|divider|op_22~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[142]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[142]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[142]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[142]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[142]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[142]~7_combout  = ( \Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[136]~6_combout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[136]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[142]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[142]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[142]~7 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[142]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[141]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[141]~2_combout  = (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~9_sumout )) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[135]~1_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[135]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[141]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[141]~2 .lut_mask = 64'h4477447744774477;
defparam \Div0|auto_generated|divider|divider|StageOut[141]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[140]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[140]~16_combout  = ( \Div0|auto_generated|divider|divider|op_22~21_sumout  & ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout ) # (\dmem|io_output_regx2|out_port0 [3]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_22~21_sumout  & ( (\dmem|io_output_regx2|out_port0 [3] & \Div0|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(!\dmem|io_output_regx2|out_port0 [3]),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[140]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[140]~16 .lut_mask = 64'h11111111DDDDDDDD;
defparam \Div0|auto_generated|divider|divider|StageOut[140]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_25~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_25~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~21_sumout  = SUM(( \dmem|io_output_regx2|out_port0 [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~26_cout  ))
// \Div0|auto_generated|divider|divider|op_25~22  = CARRY(( \dmem|io_output_regx2|out_port0 [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [2])) ) + ( \Div0|auto_generated|divider|divider|op_25~22  ))
// \Div0|auto_generated|divider|divider|op_25~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [2])) ) + ( \Div0|auto_generated|divider|divider|op_25~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port0 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000EE4400000000;
defparam \Div0|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[140]~16_combout )) ) + ( \Div0|auto_generated|divider|divider|op_25~18  ))
// \Div0|auto_generated|divider|divider|op_25~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[140]~16_combout )) ) + ( \Div0|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[141]~2_combout )) ) + ( \Div0|auto_generated|divider|divider|op_25~14  ))
// \Div0|auto_generated|divider|divider|op_25~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[141]~2_combout )) ) + ( \Div0|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Div0|auto_generated|divider|divider|op_23~13_sumout )) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[142]~7_combout ) # (\Div0|auto_generated|divider|divider|StageOut[142]~4_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[142]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[142]~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~0_combout  = ( \Div0|auto_generated|divider|divider|op_23~9_sumout  & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[147]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~3_combout  = ( \Div0|auto_generated|divider|divider|StageOut[141]~2_combout  & ( \Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[141]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[147]~3 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[146]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[146]~17_combout  = ( \Div0|auto_generated|divider|divider|StageOut[140]~16_combout  & ( (\Div0|auto_generated|divider|divider|op_23~17_sumout ) # (\Div0|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[140]~16_combout  & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & \Div0|auto_generated|divider|divider|op_23~17_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[146]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[146]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[146]~17 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[146]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~22_combout  = (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Div0|auto_generated|divider|divider|op_23~21_sumout )) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\dmem|io_output_regx2|out_port0 [2])))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.datad(!\dmem|io_output_regx2|out_port0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[145]~22 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~22_cout  = CARRY(( \dmem|io_output_regx2|out_port0 [0] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(!\dmem|io_output_regx2|out_port0 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~18_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\dmem|io_output_regx2|out_port0 [1])) ) + ( \Div0|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_25~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[145]~22_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[145]~22_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_25~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~10_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[146]~17_combout )) ) + ( \Div0|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[146]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_25~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & (\Div0|auto_generated|divider|divider|op_25~9_sumout )) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[147]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[147]~0_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_25~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[147]~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[147]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h0000000000002777;
defparam \Div0|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N33
cyclonev_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = ( \dmem|io_output_regx2|out_port0 [1] & ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout  $ (!\dmem|io_output_regx2|out_port0 [3] $ 
// (((!\Div0|auto_generated|divider|divider|op_25~1_sumout  & !\dmem|io_output_regx2|out_port0 [2])))) ) ) ) # ( !\dmem|io_output_regx2|out_port0 [1] & ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_23~1_sumout  $ (!\dmem|io_output_regx2|out_port0 [3] $ (((!\Div0|auto_generated|divider|divider|op_25~1_sumout  & !\dmem|io_output_regx2|out_port0 [2])))) ) ) ) # ( \dmem|io_output_regx2|out_port0 [1] & ( 
// !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout  $ (!\dmem|io_output_regx2|out_port0 [3] $ (((\dmem|io_output_regx2|out_port0 [2]) # (\Div0|auto_generated|divider|divider|op_25~1_sumout )))) ) 
// ) ) # ( !\dmem|io_output_regx2|out_port0 [1] & ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout  $ (!\dmem|io_output_regx2|out_port0 [3] $ 
// (((\Div0|auto_generated|divider|divider|op_25~1_sumout  & \dmem|io_output_regx2|out_port0 [2])))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\dmem|io_output_regx2|out_port0 [2]),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\dmem|io_output_regx2|out_port0 [3]),
	.datae(!\dmem|io_output_regx2|out_port0 [1]),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~2 .extended_lut = "off";
defparam \Add1~2 .lut_mask = 64'h1EE1788787788778;
defparam \Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N36
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = ( \dmem|io_output_regx2|out_port0 [2] & ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  $ (((\Div0|auto_generated|divider|divider|op_26~1_sumout ) # (\dmem|io_output_regx2|out_port0 [1]))) ) ) # ( 
// !\dmem|io_output_regx2|out_port0 [2] & ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  $ (((!\dmem|io_output_regx2|out_port0 [1] & !\Div0|auto_generated|divider|divider|op_26~1_sumout ))) ) )

	.dataa(!\dmem|io_output_regx2|out_port0 [1]),
	.datab(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem|io_output_regx2|out_port0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h7878787887878787;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N39
cyclonev_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = !\dmem|io_output_regx2|out_port0 [1] $ (!\Div0|auto_generated|divider|divider|op_26~1_sumout )

	.dataa(!\dmem|io_output_regx2|out_port0 [1]),
	.datab(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~0 .extended_lut = "off";
defparam \Add1~0 .lut_mask = 64'h6666666666666666;
defparam \Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
cyclonev_lcell_comb \s0|WideOr6~0 (
// Equation(s):
// \s0|WideOr6~0_combout  = ( \Add1~1_combout  & ( \Add1~0_combout  & ( !\Add1~2_combout  $ (!\dmem|io_output_regx2|out_port0 [0]) ) ) ) # ( !\Add1~1_combout  & ( \Add1~0_combout  & ( (\Add1~2_combout  & \dmem|io_output_regx2|out_port0 [0]) ) ) ) # ( 
// !\Add1~1_combout  & ( !\Add1~0_combout  & ( (!\Add1~2_combout  & \dmem|io_output_regx2|out_port0 [0]) ) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\dmem|io_output_regx2|out_port0 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~1_combout ),
	.dataf(!\Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr6~0 .extended_lut = "off";
defparam \s0|WideOr6~0 .lut_mask = 64'h2222000011116666;
defparam \s0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N54
cyclonev_lcell_comb \s0|WideOr5~0 (
// Equation(s):
// \s0|WideOr5~0_combout  = ( \Add1~2_combout  & ( (\Add1~1_combout  & (!\dmem|io_output_regx2|out_port0 [0] $ (\Add1~0_combout ))) ) ) # ( !\Add1~2_combout  & ( (!\dmem|io_output_regx2|out_port0 [0] & ((\Add1~1_combout ))) # (\dmem|io_output_regx2|out_port0 
// [0] & (!\Add1~0_combout )) ) )

	.dataa(!\dmem|io_output_regx2|out_port0 [0]),
	.datab(!\Add1~0_combout ),
	.datac(!\Add1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr5~0 .extended_lut = "off";
defparam \s0|WideOr5~0 .lut_mask = 64'h4E4E4E4E09090909;
defparam \s0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N57
cyclonev_lcell_comb \s0|WideOr4~0 (
// Equation(s):
// \s0|WideOr4~0_combout  = ( \Add1~2_combout  & ( (!\dmem|io_output_regx2|out_port0 [0] & (!\Add1~0_combout  & !\Add1~1_combout )) ) ) # ( !\Add1~2_combout  & ( (\Add1~1_combout  & ((!\dmem|io_output_regx2|out_port0 [0]) # (!\Add1~0_combout ))) ) )

	.dataa(!\dmem|io_output_regx2|out_port0 [0]),
	.datab(gnd),
	.datac(!\Add1~0_combout ),
	.datad(!\Add1~1_combout ),
	.datae(gnd),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr4~0 .extended_lut = "off";
defparam \s0|WideOr4~0 .lut_mask = 64'h00FA00FAA000A000;
defparam \s0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N48
cyclonev_lcell_comb \s0|WideOr3~0 (
// Equation(s):
// \s0|WideOr3~0_combout  = ( \Add1~2_combout  & ( (!\Add1~0_combout  & (\Add1~1_combout  & \dmem|io_output_regx2|out_port0 [0])) # (\Add1~0_combout  & (!\Add1~1_combout  $ (!\dmem|io_output_regx2|out_port0 [0]))) ) ) # ( !\Add1~2_combout  & ( 
// (!\Add1~0_combout  & (!\Add1~1_combout  $ (\dmem|io_output_regx2|out_port0 [0]))) ) )

	.dataa(gnd),
	.datab(!\Add1~0_combout ),
	.datac(!\Add1~1_combout ),
	.datad(!\dmem|io_output_regx2|out_port0 [0]),
	.datae(gnd),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr3~0 .extended_lut = "off";
defparam \s0|WideOr3~0 .lut_mask = 64'hC00CC00C033C033C;
defparam \s0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N51
cyclonev_lcell_comb \s0|WideOr2~0 (
// Equation(s):
// \s0|WideOr2~0_combout  = ( \Add1~2_combout  & ( ((\Add1~0_combout  & \Add1~1_combout )) # (\dmem|io_output_regx2|out_port0 [0]) ) ) # ( !\Add1~2_combout  & ( (\dmem|io_output_regx2|out_port0 [0] & (\Add1~0_combout  & !\Add1~1_combout )) ) )

	.dataa(!\dmem|io_output_regx2|out_port0 [0]),
	.datab(gnd),
	.datac(!\Add1~0_combout ),
	.datad(!\Add1~1_combout ),
	.datae(gnd),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr2~0 .extended_lut = "off";
defparam \s0|WideOr2~0 .lut_mask = 64'h05000500555F555F;
defparam \s0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N42
cyclonev_lcell_comb \s0|WideOr1~0 (
// Equation(s):
// \s0|WideOr1~0_combout  = ( \Add1~2_combout  & ( (!\Add1~0_combout  & ((!\Add1~1_combout ) # (\dmem|io_output_regx2|out_port0 [0]))) # (\Add1~0_combout  & (\dmem|io_output_regx2|out_port0 [0] & !\Add1~1_combout )) ) ) # ( !\Add1~2_combout  & ( 
// (\Add1~0_combout  & (\dmem|io_output_regx2|out_port0 [0] & \Add1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Add1~0_combout ),
	.datac(!\dmem|io_output_regx2|out_port0 [0]),
	.datad(!\Add1~1_combout ),
	.datae(gnd),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr1~0 .extended_lut = "off";
defparam \s0|WideOr1~0 .lut_mask = 64'h00030003CF0CCF0C;
defparam \s0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N0
cyclonev_lcell_comb \s0|WideOr0~0 (
// Equation(s):
// \s0|WideOr0~0_combout  = ( \Add1~1_combout  & ( \Add1~0_combout  & ( (\dmem|io_output_regx2|out_port0 [0]) # (\Add1~2_combout ) ) ) ) # ( !\Add1~1_combout  & ( \Add1~0_combout  & ( !\Add1~2_combout  ) ) ) # ( \Add1~1_combout  & ( !\Add1~0_combout  & ( 
// (!\Add1~2_combout ) # (!\dmem|io_output_regx2|out_port0 [0]) ) ) ) # ( !\Add1~1_combout  & ( !\Add1~0_combout  ) )

	.dataa(!\Add1~2_combout ),
	.datab(gnd),
	.datac(!\dmem|io_output_regx2|out_port0 [0]),
	.datad(gnd),
	.datae(!\Add1~1_combout ),
	.dataf(!\Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr0~0 .extended_lut = "off";
defparam \s0|WideOr0~0 .lut_mask = 64'hFFFFFAFAAAAA5F5F;
defparam \s0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N45
cyclonev_lcell_comb \s1|WideOr6~0 (
// Equation(s):
// \s1|WideOr6~0_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_25~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~1_sumout  & !\Div0|auto_generated|divider|divider|op_23~1_sumout )) ) ) 
// # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & \Div0|auto_generated|divider|divider|op_23~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_25~1_sumout  & (!\Div0|auto_generated|divider|divider|op_22~1_sumout  $ (\Div0|auto_generated|divider|divider|op_23~1_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr6~0 .extended_lut = "off";
defparam \s1|WideOr6~0 .lut_mask = 64'h50A550A505000500;
defparam \s1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N6
cyclonev_lcell_comb \s1|WideOr5~0 (
// Equation(s):
// \s1|WideOr5~0_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_25~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_22~1_sumout 
// ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & (!\Div0|auto_generated|divider|divider|op_22~1_sumout )) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_22~1_sumout  & !\Div0|auto_generated|divider|divider|op_23~1_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr5~0 .extended_lut = "off";
defparam \s1|WideOr5~0 .lut_mask = 64'h98989898E0E0E0E0;
defparam \s1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N9
cyclonev_lcell_comb \s1|WideOr4~0 (
// Equation(s):
// \s1|WideOr4~0_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_23~1_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  
// & (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & \Div0|auto_generated|divider|divider|op_23~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & !\Div0|auto_generated|divider|divider|op_23~1_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr4~0 .extended_lut = "off";
defparam \s1|WideOr4~0 .lut_mask = 64'h80808080C2C2C2C2;
defparam \s1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N12
cyclonev_lcell_comb \s1|WideOr3~0 (
// Equation(s):
// \s1|WideOr3~0_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & \Div0|auto_generated|divider|divider|op_23~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_25~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~1_sumout  & !\Div0|auto_generated|divider|divider|op_23~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_23~1_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_23~1_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr3~0 .extended_lut = "off";
defparam \s1|WideOr3~0 .lut_mask = 64'hA1A1A1A118181818;
defparam \s1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N15
cyclonev_lcell_comb \s1|WideOr2~0 (
// Equation(s):
// \s1|WideOr2~0_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_25~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~1_sumout  & !\Div0|auto_generated|divider|divider|op_23~1_sumout )) ) ) 
// # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( ((\Div0|auto_generated|divider|divider|op_25~1_sumout  & \Div0|auto_generated|divider|divider|op_23~1_sumout )) # (\Div0|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr2~0 .extended_lut = "off";
defparam \s1|WideOr2~0 .lut_mask = 64'h3737373710101010;
defparam \s1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N18
cyclonev_lcell_comb \s1|WideOr1~0 (
// Equation(s):
// \s1|WideOr1~0_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~1_sumout  & \Div0|auto_generated|divider|divider|op_23~1_sumout )) ) ) 
// # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  $ (((!\Div0|auto_generated|divider|divider|op_25~1_sumout ) # (\Div0|auto_generated|divider|divider|op_23~1_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr1~0 .extended_lut = "off";
defparam \s1|WideOr1~0 .lut_mask = 64'h6363636302020202;
defparam \s1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N21
cyclonev_lcell_comb \s1|WideOr0~0 (
// Equation(s):
// \s1|WideOr0~0_combout  = ( \Div0|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_22~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_23~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_22~1_sumout ) # (\Div0|auto_generated|divider|divider|op_26~1_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_26~1_sumout ) # (\Div0|auto_generated|divider|divider|op_22~1_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr0~0 .extended_lut = "off";
defparam \s1|WideOr0~0 .lut_mask = 64'hDBDBDBDBEEEEEEEE;
defparam \s1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y57_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
