{
  "main": {
    "id": "21c87e6fab086ae1",
    "type": "split",
    "children": [
      {
        "id": "da38b9fc24c04280",
        "type": "tabs",
        "children": [
          {
            "id": "a555f79330ace889",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Digital-Logic/Digital Logic.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          },
          {
            "id": "526681c954aed1de",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Digital-Logic/Sequential Circuits/Flip Flop.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          },
          {
            "id": "3bd7cc8fdb252343",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Digital-Logic/Sequential Circuits/Flip Flop Conversion.md",
                "mode": "source",
                "backlinks": true,
                "source": false
              }
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "447c3cf29e385729",
    "type": "split",
    "children": [
      {
        "id": "a1c6d5c6e7c6aea0",
        "type": "tabs",
        "children": [
          {
            "id": "80784521bca5ca54",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "885564d7ad2cc180",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "2bf0657860158803",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "25fb3027bb42d785",
            "type": "leaf",
            "state": {
              "type": "recent-files",
              "state": {}
            }
          },
          {
            "id": "eb6059e066c92032",
            "type": "leaf",
            "state": {
              "type": "file-tree-view",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 281.5
  },
  "right": {
    "id": "fb0455d62c4f6c20",
    "type": "split",
    "children": [
      {
        "id": "e047f71d444b979e",
        "type": "tabs",
        "dimension": 50.82956259426848,
        "children": [
          {
            "id": "4de834b516a58502",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Digital-Logic/Sequential Circuits/Flip Flop Conversion.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "8ba157ab7f239193",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Digital-Logic/Sequential Circuits/Flip Flop Conversion.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "40d15956871d0fde",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              }
            }
          },
          {
            "id": "8488c56ed1a27af9",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Digital-Logic/Sequential Circuits/Flip Flop Conversion.md"
              }
            }
          },
          {
            "id": "13c145e73a31e17b",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "2ec29c1e38047089",
            "type": "leaf",
            "state": {
              "type": "mermaid-toolbar-view",
              "state": {}
            }
          }
        ],
        "currentTab": 3
      },
      {
        "id": "5df95600f2476df0",
        "type": "tabs",
        "dimension": 49.17043740573152,
        "children": [
          {
            "id": "537addfb8bc17cc8",
            "type": "leaf",
            "state": {
              "type": "map-of-content",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 302.5
  },
  "left-ribbon": {
    "hiddenItems": {
      "audio-recorder:Start/stop recording": false,
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "oz-clear-unused-images:Clear Unused Images": false,
      "mermaid-tools:Open Mermaid Toolbar": false,
      "darlal-switcher-plus:Open in Headings Mode": false,
      "darlal-switcher-plus:Open Symbols for the active editor": false,
      "file-tree-alternative:File Tree Alternative Plugin": false,
      "media-extended:Open media": false,
      "obsidian-read-it-later:ReadItLater: Save clipboard": false,
      "map-of-content:Update Map of Content": false,
      "periodic-notes:Open today": false
    }
  },
  "active": "3bd7cc8fdb252343",
  "lastOpenFiles": [
    "attachments/Flip Flop Conversion-20240310185452981.webp",
    "Digital-Logic/Sequential Circuits/JK Flip Flop.md",
    "Digital-Logic/Sequential Circuits/Flip Flop Conversion.md",
    "Digital-Logic/Digital Logic.md",
    "Digital-Logic/Sequential Circuits/Flip Flop.md",
    "CompilerDesign/Lexical Analysis and Syntax Analysis/Problems faced by the Parsers.md",
    "CompilerDesign/Lexical Analysis and Syntax Analysis/Top Down Parsing.md",
    "attachments/Top Down Parsing-20240310175450307.webp",
    "attachments/Top Down Parsing-20240310175332977.webp",
    "attachments/Top Down Parsing-20240310172649854.webp",
    "attachments/Top Down Parsing-20240310172527433.webp",
    "attachments/Top Down Parsing-20240310162913574.webp",
    "attachments/Top Down Parsing-20240310162515326.webp",
    "attachments/Top Down Parsing-20240310161433036.webp",
    "CompilerDesign/Lexical Analysis and Syntax Analysis/Syntax Analysis.md",
    "CompilerDesign/Compiler Design.md",
    "attachments/Problems faced by the Parsers-20240309201507949.webp",
    "attachments/Problems faced by the Parsers-20240309201238186.webp",
    "attachments/Problems faced by the Parsers-20240309201212024.webp",
    "Digital-Logic/Sequential Circuits/T Flip Flop.md",
    "Digital-Logic/Sequential Circuits/Sequential Circuits.md",
    "Digital-Logic/Sequential Circuits/D Flip Flop.md",
    "GATE-CS.md",
    "Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Standard and Canonical Forms of Boolean Expressions.md",
    "Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Introduction to Digital Logic.md",
    "Digital-Logic/Sequential Circuits/SR Flip Flop.md",
    "GATE-LOG.md",
    "Digital-Logic/Sequential Circuits/Cross Coupled NOR, NAND Gates.md",
    "Digital-Logic/Sequential Circuits/Clock in Digital Circuits.md",
    "Digital-Logic/Combinational Circuits/Half Adder and Full Adder.md",
    "Digital-Logic/Sequential Circuits/Cross Coupled Inverters.md",
    "Digital-Logic/Functional Completeness/Boolean Functions vs Digital Circuits.md",
    "SR Latch.canvas",
    "Digital-Logic/Sequential Circuits",
    "Digital-Logic/Functional Completeness/Standard Functional Complete Sets.md",
    "Digital-Logic/Functional Completeness/Functional Completeness.md",
    "Temporary Plan.md",
    "Digital-Logic/Functional Completeness",
    "CompilerDesign/Lexical Analysis and Syntax Analysis/Lexical Analysis.md",
    "CompilerDesign/Lexical Analysis and Syntax Analysis",
    "CompilerDesign",
    "Digital-Logic/Combinational Circuits",
    "Digital-Logic/Number Systems",
    "TheoryOfComputation/Countability",
    "Digital-Logic/Boolean Algebra-Minimization of Boolean Functions",
    "Digital-Logic",
    "TheoryOfComputation/Turing Machines and Undecidability",
    "Untitled.canvas"
  ]
}