#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff3e4f04640 .scope module, "tb_mips" "tb_mips" 2 6;
 .timescale 0 0;
v0x7ff3e4f3cf30_0 .var "clk", 0 0;
L_0x7ff3e6973008 .functor BUFT 1, C4<1010101111001101>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f3cfc0_0 .net "leds", 15 0, L_0x7ff3e6973008;  1 drivers
v0x7ff3e4f3d050_0 .var "port_en", 0 0;
v0x7ff3e4f3d0e0_0 .var "port_sel", 0 0;
v0x7ff3e4f3d170_0 .var "rst", 0 0;
v0x7ff3e4f3d240_0 .var "user_input", 31 0;
S_0x7ff3e4f1bd20 .scope module, "i_mips_top" "mips_top" 2 17, 3 6 0, S_0x7ff3e4f04640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "port_sel";
    .port_info 3 /INPUT 1 "port_en";
    .port_info 4 /INPUT 32 "user_input";
    .port_info 5 /OUTPUT 16 "leds";
v0x7ff3e4f3bc40_0 .net "ALUOp", 5 0, v0x7ff3e4f1ccb0_0;  1 drivers
v0x7ff3e4f3bcd0_0 .net "ALUSrcA", 0 0, v0x7ff3e4f2cd70_0;  1 drivers
v0x7ff3e4f3bd70_0 .net "ALUSrcB", 1 0, v0x7ff3e4f2ce10_0;  1 drivers
v0x7ff3e4f3be00_0 .net "IRWrite", 0 0, v0x7ff3e4f2ceb0_0;  1 drivers
v0x7ff3e4f3be90_0 .net "IorD", 0 0, v0x7ff3e4f2cf50_0;  1 drivers
v0x7ff3e4f3bf60_0 .net "JumpAndLink", 0 0, v0x7ff3e4f2d030_0;  1 drivers
v0x7ff3e4f3bff0_0 .net "MemRead", 0 0, v0x7ff3e4f2d0d0_0;  1 drivers
v0x7ff3e4f3c100_0 .net "MemToReg", 0 0, v0x7ff3e4f2d170_0;  1 drivers
v0x7ff3e4f3c190_0 .net "MemWrite", 0 0, v0x7ff3e4f2d210_0;  1 drivers
v0x7ff3e4f3c320_0 .net "PCSource", 1 0, v0x7ff3e4f2d320_0;  1 drivers
v0x7ff3e4f3c3b0_0 .net "PCWrite", 0 0, v0x7ff3e4f2d3c0_0;  1 drivers
v0x7ff3e4f3c440_0 .net "PCWriteCond", 0 0, v0x7ff3e4f2d460_0;  1 drivers
v0x7ff3e4f3c4d0_0 .net "RegDst", 0 0, v0x7ff3e4f2d500_0;  1 drivers
v0x7ff3e4f3c5a0_0 .net "RegWrite", 0 0, v0x7ff3e4f2d5a0_0;  1 drivers
v0x7ff3e4f3c630_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  1 drivers
o0x7ff3e6943c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff3e4f3c6c0_0 .net "in_en", 0 0, o0x7ff3e6943c58;  0 drivers
o0x7ff3e6943c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff3e4f3c750_0 .net "in_sel", 0 0, o0x7ff3e6943c88;  0 drivers
v0x7ff3e4f3c920_0 .net "isSigned", 0 0, v0x7ff3e4f2d790_0;  1 drivers
v0x7ff3e4f3c9b0_0 .net "leds", 15 0, L_0x7ff3e6973008;  alias, 1 drivers
v0x7ff3e4f3ca40_0 .net "opcode", 31 0, L_0x7ff3e4d1c480;  1 drivers
v0x7ff3e4f3cad0_0 .net "outport", 31 0, v0x7ff3e4f33440_0;  1 drivers
v0x7ff3e4f3cb60_0 .net "port_en", 0 0, v0x7ff3e4f3d050_0;  1 drivers
o0x7ff3e69430b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff3e4f3cbf0_0 .net "port_rst", 0 0, o0x7ff3e69430b8;  0 drivers
v0x7ff3e4f3cd00_0 .net "port_sel", 0 0, v0x7ff3e4f3d0e0_0;  1 drivers
v0x7ff3e4f3cd90_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  1 drivers
v0x7ff3e4f3ce20_0 .net "user_input", 31 0, v0x7ff3e4f3d240_0;  1 drivers
S_0x7ff3e4f1be90 .scope module, "i_mips_controller" "mips_controller" 3 39, 4 6 0, S_0x7ff3e4f1bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "opcode";
    .port_info 3 /OUTPUT 1 "PCWriteCond";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "IorD";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "MemToReg";
    .port_info 9 /OUTPUT 1 "IRWrite";
    .port_info 10 /OUTPUT 1 "isSigned";
    .port_info 11 /OUTPUT 2 "PCSource";
    .port_info 12 /OUTPUT 6 "ALUOp";
    .port_info 13 /OUTPUT 1 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 1 "RegWrite";
    .port_info 16 /OUTPUT 1 "RegDst";
    .port_info 17 /OUTPUT 1 "JumpAndLink";
P_0x7ff3e6009200 .param/l "BRANCH_0" 1 4 53, C4<11010>;
P_0x7ff3e6009240 .param/l "BRANCH_1" 1 4 54, C4<11011>;
P_0x7ff3e6009280 .param/l "BRANCH_2" 1 4 55, C4<11100>;
P_0x7ff3e60092c0 .param/l "DUMMY_0" 1 4 56, C4<11101>;
P_0x7ff3e6009300 .param/l "DUMMY_1" 1 4 57, C4<11110>;
P_0x7ff3e6009340 .param/l "DUMMY_2" 1 4 58, C4<11111>;
P_0x7ff3e6009380 .param/l "IMMEDIATE_0" 1 4 38, C4<01011>;
P_0x7ff3e60093c0 .param/l "IMMEDIATE_1" 1 4 39, C4<01100>;
P_0x7ff3e6009400 .param/l "IMMEDIATE_2" 1 4 40, C4<01101>;
P_0x7ff3e6009440 .param/l "IMMEDIATE_3" 1 4 41, C4<01110>;
P_0x7ff3e6009480 .param/l "INIT" 1 4 27, C4<00000>;
P_0x7ff3e60094c0 .param/l "INSTRUCTION_DECODE" 1 4 29, C4<00010>;
P_0x7ff3e6009500 .param/l "INSTRUCTION_FETCH" 1 4 28, C4<00001>;
P_0x7ff3e6009540 .param/l "JR_STATE" 1 4 32, C4<00101>;
P_0x7ff3e6009580 .param/l "JUMP_LINK_STATE_0" 1 4 33, C4<00110>;
P_0x7ff3e60095c0 .param/l "JUMP_LINK_STATE_1" 1 4 34, C4<00111>;
P_0x7ff3e6009600 .param/l "JUMP_STATE_0" 1 4 30, C4<00011>;
P_0x7ff3e6009640 .param/l "JUMP_STATE_1" 1 4 31, C4<00100>;
P_0x7ff3e6009680 .param/l "LOAD_0" 1 4 42, C4<01111>;
P_0x7ff3e60096c0 .param/l "LOAD_1" 1 4 43, C4<10000>;
P_0x7ff3e6009700 .param/l "LOAD_2" 1 4 44, C4<10001>;
P_0x7ff3e6009740 .param/l "LOAD_3" 1 4 45, C4<10010>;
P_0x7ff3e6009780 .param/l "LOAD_4" 1 4 46, C4<10011>;
P_0x7ff3e60097c0 .param/l "LOAD_PORT_0" 1 4 47, C4<10100>;
P_0x7ff3e6009800 .param/l "LOAD_PORT_1" 1 4 48, C4<10101>;
P_0x7ff3e6009840 .param/l "R_TYPE_0" 1 4 35, C4<01000>;
P_0x7ff3e6009880 .param/l "R_TYPE_1" 1 4 36, C4<01001>;
P_0x7ff3e60098c0 .param/l "R_TYPE_2" 1 4 37, C4<01010>;
P_0x7ff3e6009900 .param/l "STORE_0" 1 4 49, C4<10110>;
P_0x7ff3e6009940 .param/l "STORE_1" 1 4 50, C4<10111>;
P_0x7ff3e6009980 .param/l "STORE_2" 1 4 51, C4<11000>;
P_0x7ff3e60099c0 .param/l "WAIT" 1 4 52, C4<11001>;
v0x7ff3e4f1ccb0_0 .var "ALUOp", 5 0;
v0x7ff3e4f2cd70_0 .var "ALUSrcA", 0 0;
v0x7ff3e4f2ce10_0 .var "ALUSrcB", 1 0;
v0x7ff3e4f2ceb0_0 .var "IRWrite", 0 0;
v0x7ff3e4f2cf50_0 .var "IorD", 0 0;
v0x7ff3e4f2d030_0 .var "JumpAndLink", 0 0;
v0x7ff3e4f2d0d0_0 .var "MemRead", 0 0;
v0x7ff3e4f2d170_0 .var "MemToReg", 0 0;
v0x7ff3e4f2d210_0 .var "MemWrite", 0 0;
v0x7ff3e4f2d320_0 .var "PCSource", 1 0;
v0x7ff3e4f2d3c0_0 .var "PCWrite", 0 0;
v0x7ff3e4f2d460_0 .var "PCWriteCond", 0 0;
v0x7ff3e4f2d500_0 .var "RegDst", 0 0;
v0x7ff3e4f2d5a0_0 .var "RegWrite", 0 0;
v0x7ff3e4f2d640_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f2d6e0_0 .var "debug_state", 4 0;
v0x7ff3e4f2d790_0 .var "isSigned", 0 0;
v0x7ff3e4f2d920_0 .net "opcode", 31 0, L_0x7ff3e4d1c480;  alias, 1 drivers
v0x7ff3e4f2d9b0_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
v0x7ff3e4f2da40_0 .var "state", 4 0;
E_0x7ff3e4f1cc60 .event posedge, v0x7ff3e4f2d640_0;
S_0x7ff3e4f2dca0 .scope module, "i_mips_datapath" "mips_datapath" 3 58, 5 6 0, S_0x7ff3e4f1bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "port_rst";
    .port_info 3 /INPUT 1 "PCWriteCond";
    .port_info 4 /INPUT 1 "PCWrite";
    .port_info 5 /INPUT 1 "IorD";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "MemToReg";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "JumpAndLink";
    .port_info 11 /INPUT 1 "isSigned";
    .port_info 12 /INPUT 2 "PCSrc";
    .port_info 13 /INPUT 6 "ALUOp";
    .port_info 14 /INPUT 1 "ALUSrcA";
    .port_info 15 /INPUT 2 "ALUSrcB";
    .port_info 16 /INPUT 1 "RegWrite";
    .port_info 17 /INPUT 1 "RegDst";
    .port_info 18 /INPUT 1 "in_sel";
    .port_info 19 /INPUT 1 "in_en";
    .port_info 20 /INPUT 32 "in0_1";
    .port_info 21 /OUTPUT 32 "outport";
    .port_info 22 /OUTPUT 32 "opcode";
L_0x7ff3e4d393d0 .functor AND 1, v0x7ff3e4f2d460_0, v0x7ff3e4f2eb30_0, C4<1>, C4<1>;
L_0x7ff3e4d17ee0 .functor OR 1, v0x7ff3e4f2d3c0_0, L_0x7ff3e4d393d0, C4<0>, C4<0>;
L_0x7ff3e4d1c480 .functor BUFZ 32, v0x7ff3e4f36280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3e4f38390_0 .net "ALUOp", 5 0, v0x7ff3e4f1ccb0_0;  alias, 1 drivers
v0x7ff3e4f38480_0 .net "ALUSrcA", 0 0, v0x7ff3e4f2cd70_0;  alias, 1 drivers
v0x7ff3e4f38510_0 .net "ALUSrcB", 1 0, v0x7ff3e4f2ce10_0;  alias, 1 drivers
v0x7ff3e4f385a0_0 .net "IRWrite", 0 0, v0x7ff3e4f2ceb0_0;  alias, 1 drivers
v0x7ff3e4f38670_0 .net "IorD", 0 0, v0x7ff3e4f2cf50_0;  alias, 1 drivers
v0x7ff3e4f38740_0 .net "JumpAndLink", 0 0, v0x7ff3e4f2d030_0;  alias, 1 drivers
v0x7ff3e4f38810_0 .net "MemRead", 0 0, v0x7ff3e4f2d0d0_0;  alias, 1 drivers
v0x7ff3e4f388a0_0 .net "MemToReg", 0 0, v0x7ff3e4f2d170_0;  alias, 1 drivers
v0x7ff3e4f38930_0 .net "MemWrite", 0 0, v0x7ff3e4f2d210_0;  alias, 1 drivers
v0x7ff3e4f38a40_0 .net "PCSrc", 1 0, v0x7ff3e4f2d320_0;  alias, 1 drivers
v0x7ff3e4f38ad0_0 .net "PCWrite", 0 0, v0x7ff3e4f2d3c0_0;  alias, 1 drivers
v0x7ff3e4f38b60_0 .net "PCWriteCond", 0 0, v0x7ff3e4f2d460_0;  alias, 1 drivers
v0x7ff3e4f38bf0_0 .net "RegA_mux_wire", 31 0, L_0x7ff3e4d39af0;  1 drivers
v0x7ff3e4f38ca0_0 .net "RegA_wire", 31 0, v0x7ff3e4f37d90_0;  1 drivers
v0x7ff3e4f38d50_0 .net "RegB_mux_wire", 31 0, L_0x7ff3e4d3a1e0;  1 drivers
v0x7ff3e4f38e00_0 .net "RegB_wire", 31 0, v0x7ff3e4f37e30_0;  1 drivers
v0x7ff3e4f38f10_0 .net "RegDst", 0 0, v0x7ff3e4f2d500_0;  alias, 1 drivers
v0x7ff3e4f390a0_0 .net "RegWrite", 0 0, v0x7ff3e4f2d5a0_0;  alias, 1 drivers
v0x7ff3e4f39130_0 .net *"_ivl_1", 0 0, L_0x7ff3e4d393d0;  1 drivers
v0x7ff3e4f391c0_0 .net *"_ivl_13", 4 0, L_0x7ff3e4d1c530;  1 drivers
v0x7ff3e4f39250_0 .net *"_ivl_15", 4 0, L_0x7ff3e4d25b70;  1 drivers
L_0x7ff3e6973320 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f392e0_0 .net/2u *"_ivl_22", 15 0, L_0x7ff3e6973320;  1 drivers
v0x7ff3e4f39370_0 .net *"_ivl_25", 15 0, L_0x7ff3e4d25550;  1 drivers
v0x7ff3e4f39400_0 .net *"_ivl_26", 31 0, L_0x7ff3e4d39460;  1 drivers
L_0x7ff3e6973368 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f39490_0 .net/2u *"_ivl_28", 15 0, L_0x7ff3e6973368;  1 drivers
v0x7ff3e4f39520_0 .net *"_ivl_31", 15 0, L_0x7ff3e4d39540;  1 drivers
v0x7ff3e4f395c0_0 .net *"_ivl_32", 31 0, L_0x7ff3e4d396e0;  1 drivers
v0x7ff3e4f39670_0 .net *"_ivl_37", 29 0, L_0x7ff3e4d398c0;  1 drivers
L_0x7ff3e69733b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f39720_0 .net/2u *"_ivl_38", 1 0, L_0x7ff3e69733b0;  1 drivers
v0x7ff3e4f397d0_0 .net *"_ivl_45", 0 0, L_0x7ff3e4d39d10;  1 drivers
v0x7ff3e4f39880_0 .net *"_ivl_47", 0 0, L_0x7ff3e4d39db0;  1 drivers
v0x7ff3e4f39930_0 .net *"_ivl_48", 31 0, L_0x7ff3e4d39f60;  1 drivers
v0x7ff3e4f399e0_0 .net *"_ivl_51", 0 0, L_0x7ff3e4d3a000;  1 drivers
L_0x7ff3e69733f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f38fc0_0 .net/2u *"_ivl_52", 31 0, L_0x7ff3e69733f8;  1 drivers
v0x7ff3e4f39c70_0 .net *"_ivl_54", 31 0, L_0x7ff3e4d3a140;  1 drivers
v0x7ff3e4f39d00_0 .net *"_ivl_65", 0 0, L_0x7ff3e4d3a740;  1 drivers
v0x7ff3e4f39da0_0 .net *"_ivl_67", 0 0, L_0x7ff3e4d3a820;  1 drivers
L_0x7ff3e6973488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f39e50_0 .net/2u *"_ivl_68", 31 0, L_0x7ff3e6973488;  1 drivers
v0x7ff3e4f39f00_0 .net *"_ivl_70", 31 0, L_0x7ff3e4d3a280;  1 drivers
v0x7ff3e4f39fb0_0 .net *"_ivl_73", 0 0, L_0x7ff3e4d3aa90;  1 drivers
v0x7ff3e4f3a060_0 .net *"_ivl_74", 31 0, L_0x7ff3e4d3ac10;  1 drivers
v0x7ff3e4f3a110_0 .net *"_ivl_79", 0 0, L_0x7ff3e4d3ae40;  1 drivers
v0x7ff3e4f3a1c0_0 .net *"_ivl_81", 0 0, L_0x7ff3e4d3aee0;  1 drivers
L_0x7ff3e69734d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f3a270_0 .net/2u *"_ivl_82", 31 0, L_0x7ff3e69734d0;  1 drivers
v0x7ff3e4f3a320_0 .net *"_ivl_85", 3 0, L_0x7ff3e4d3b100;  1 drivers
v0x7ff3e4f3a3d0_0 .net *"_ivl_87", 25 0, L_0x7ff3e4d3b1a0;  1 drivers
L_0x7ff3e6973518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f3a480_0 .net/2u *"_ivl_88", 1 0, L_0x7ff3e6973518;  1 drivers
v0x7ff3e4f3a530_0 .net *"_ivl_90", 31 0, L_0x7ff3e4d3b000;  1 drivers
v0x7ff3e4f3a5e0_0 .net *"_ivl_92", 31 0, L_0x7ff3e4d3ad90;  1 drivers
v0x7ff3e4f3a690_0 .net *"_ivl_95", 0 0, L_0x7ff3e4d3b420;  1 drivers
v0x7ff3e4f3a740_0 .net *"_ivl_96", 31 0, L_0x7ff3e4d3b4c0;  1 drivers
v0x7ff3e4f3a7f0_0 .net "alu_hi_reg_wire", 31 0, v0x7ff3e4f30840_0;  1 drivers
v0x7ff3e4f3a890_0 .net "alu_lo_reg_wire", 31 0, v0x7ff3e4f30e90_0;  1 drivers
v0x7ff3e4f3a940_0 .net "alu_mux_sel", 1 0, v0x7ff3e4f2ff00_0;  1 drivers
v0x7ff3e4f3a9f0_0 .net "alu_mux_wire", 31 0, L_0x7ff3e4d3acb0;  1 drivers
v0x7ff3e4f3aa90_0 .net "alu_out_hi", 31 0, L_0x7ff3e4d3a4d0;  1 drivers
v0x7ff3e4f3ab70_0 .net "alu_out_lo", 31 0, v0x7ff3e4f2eee0_0;  1 drivers
v0x7ff3e4f3ac10_0 .net "alu_reg_out", 31 0, v0x7ff3e4f314f0_0;  1 drivers
v0x7ff3e4f3acb0_0 .net "bt", 0 0, v0x7ff3e4f2eb30_0;  1 drivers
v0x7ff3e4f3ad60_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f3adf0_0 .net "hi_en", 0 0, v0x7ff3e4f2ffc0_0;  1 drivers
v0x7ff3e4f3aec0_0 .net "in0_1", 31 0, v0x7ff3e4f3d240_0;  alias, 1 drivers
v0x7ff3e4f3af50_0 .net "in_en", 0 0, o0x7ff3e6943c58;  alias, 0 drivers
v0x7ff3e4f3afe0_0 .net "in_sel", 0 0, o0x7ff3e6943c88;  alias, 0 drivers
v0x7ff3e4f3b090_0 .net "instruction_mux_wire", 4 0, L_0x7ff3e4d25810;  1 drivers
v0x7ff3e4f39a90_0 .net "instruction_wire", 31 0, v0x7ff3e4f36280_0;  1 drivers
v0x7ff3e4f39b40_0 .net "isSigned", 0 0, v0x7ff3e4f2d790_0;  alias, 1 drivers
v0x7ff3e4f3b120_0 .net "lo_en", 0 0, v0x7ff3e4f30100_0;  1 drivers
v0x7ff3e4f3b1b0_0 .net "memory_out_wire", 31 0, L_0x7ff3e4d1c0d0;  1 drivers
v0x7ff3e4f3b240_0 .net "memory_reg_mux_wire", 31 0, L_0x7ff3e4d1a500;  1 drivers
v0x7ff3e4f3b2d0_0 .net "memory_reg_out_wire", 31 0, v0x7ff3e4f368a0_0;  1 drivers
v0x7ff3e4f3b360_0 .net "op_sel", 4 0, v0x7ff3e4f30280_0;  1 drivers
v0x7ff3e4f3b430_0 .net "opcode", 31 0, L_0x7ff3e4d1c480;  alias, 1 drivers
v0x7ff3e4f3b4c0_0 .net "outport", 31 0, v0x7ff3e4f33440_0;  alias, 1 drivers
v0x7ff3e4f3b590_0 .net "port_rst", 0 0, o0x7ff3e69430b8;  alias, 0 drivers
v0x7ff3e4f3b620_0 .net "program_counter_reg_in", 31 0, L_0x7ff3e4d3b690;  1 drivers
v0x7ff3e4f3b6b0_0 .net "program_counter_reg_out", 31 0, v0x7ff3e4f36f80_0;  1 drivers
v0x7ff3e4f3b780_0 .net "program_counter_wire", 31 0, L_0x7ff3e4d33430;  1 drivers
v0x7ff3e4f3b850_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
v0x7ff3e4f3b8e0_0 .net "shifted_wire", 31 0, L_0x7ff3e4d39a10;  1 drivers
v0x7ff3e4f3b970_0 .net "sign_extended_wire", 31 0, L_0x7ff3e4d39820;  1 drivers
L_0x7ff3e4d33430 .functor MUXZ 32, v0x7ff3e4f36f80_0, v0x7ff3e4f314f0_0, v0x7ff3e4f2cf50_0, C4<>;
L_0x7ff3e4d1a500 .functor MUXZ 32, L_0x7ff3e4d3acb0, v0x7ff3e4f368a0_0, v0x7ff3e4f2d170_0, C4<>;
L_0x7ff3e4d1c530 .part v0x7ff3e4f36280_0, 11, 5;
L_0x7ff3e4d25b70 .part v0x7ff3e4f36280_0, 16, 5;
L_0x7ff3e4d25810 .functor MUXZ 5, L_0x7ff3e4d25b70, L_0x7ff3e4d1c530, v0x7ff3e4f2d500_0, C4<>;
L_0x7ff3e4d258b0 .part v0x7ff3e4f36280_0, 21, 5;
L_0x7ff3e4d254b0 .part v0x7ff3e4f36280_0, 16, 5;
L_0x7ff3e4d25550 .part v0x7ff3e4f36280_0, 0, 16;
L_0x7ff3e4d39460 .concat [ 16 16 0 0], L_0x7ff3e4d25550, L_0x7ff3e6973320;
L_0x7ff3e4d39540 .part v0x7ff3e4f36280_0, 0, 16;
L_0x7ff3e4d396e0 .concat [ 16 16 0 0], L_0x7ff3e4d39540, L_0x7ff3e6973368;
L_0x7ff3e4d39820 .functor MUXZ 32, L_0x7ff3e4d396e0, L_0x7ff3e4d39460, v0x7ff3e4f2d790_0, C4<>;
L_0x7ff3e4d398c0 .part L_0x7ff3e4d39820, 0, 30;
L_0x7ff3e4d39a10 .concat [ 2 30 0 0], L_0x7ff3e69733b0, L_0x7ff3e4d398c0;
L_0x7ff3e4d39af0 .functor MUXZ 32, v0x7ff3e4f36f80_0, v0x7ff3e4f37d90_0, v0x7ff3e4f2cd70_0, C4<>;
L_0x7ff3e4d39d10 .part v0x7ff3e4f2ce10_0, 1, 1;
L_0x7ff3e4d39db0 .part v0x7ff3e4f2ce10_0, 0, 1;
L_0x7ff3e4d39f60 .functor MUXZ 32, L_0x7ff3e4d39820, L_0x7ff3e4d39a10, L_0x7ff3e4d39db0, C4<>;
L_0x7ff3e4d3a000 .part v0x7ff3e4f2ce10_0, 0, 1;
L_0x7ff3e4d3a140 .functor MUXZ 32, v0x7ff3e4f37e30_0, L_0x7ff3e69733f8, L_0x7ff3e4d3a000, C4<>;
L_0x7ff3e4d3a1e0 .functor MUXZ 32, L_0x7ff3e4d3a140, L_0x7ff3e4d39f60, L_0x7ff3e4d39d10, C4<>;
L_0x7ff3e4d3a540 .part v0x7ff3e4f36280_0, 6, 5;
L_0x7ff3e4d3a5e0 .part v0x7ff3e4f36280_0, 0, 6;
L_0x7ff3e4d3a740 .part v0x7ff3e4f2ff00_0, 1, 1;
L_0x7ff3e4d3a820 .part v0x7ff3e4f2ff00_0, 0, 1;
L_0x7ff3e4d3a280 .functor MUXZ 32, v0x7ff3e4f30840_0, L_0x7ff3e6973488, L_0x7ff3e4d3a820, C4<>;
L_0x7ff3e4d3aa90 .part v0x7ff3e4f2ff00_0, 0, 1;
L_0x7ff3e4d3ac10 .functor MUXZ 32, v0x7ff3e4f314f0_0, v0x7ff3e4f30e90_0, L_0x7ff3e4d3aa90, C4<>;
L_0x7ff3e4d3acb0 .functor MUXZ 32, L_0x7ff3e4d3ac10, L_0x7ff3e4d3a280, L_0x7ff3e4d3a740, C4<>;
L_0x7ff3e4d3ae40 .part v0x7ff3e4f2d320_0, 1, 1;
L_0x7ff3e4d3aee0 .part v0x7ff3e4f2d320_0, 0, 1;
L_0x7ff3e4d3b100 .part v0x7ff3e4f36f80_0, 28, 4;
L_0x7ff3e4d3b1a0 .part v0x7ff3e4f36280_0, 0, 26;
L_0x7ff3e4d3b000 .concat [ 2 26 4 0], L_0x7ff3e6973518, L_0x7ff3e4d3b1a0, L_0x7ff3e4d3b100;
L_0x7ff3e4d3ad90 .functor MUXZ 32, L_0x7ff3e4d3b000, L_0x7ff3e69734d0, L_0x7ff3e4d3aee0, C4<>;
L_0x7ff3e4d3b420 .part v0x7ff3e4f2d320_0, 0, 1;
L_0x7ff3e4d3b4c0 .functor MUXZ 32, v0x7ff3e4f2eee0_0, v0x7ff3e4f314f0_0, L_0x7ff3e4d3b420, C4<>;
L_0x7ff3e4d3b690 .functor MUXZ 32, L_0x7ff3e4d3b4c0, L_0x7ff3e4d3ad90, L_0x7ff3e4d3ae40, C4<>;
S_0x7ff3e4f2e100 .scope module, "i_alu" "alu" 5 131, 6 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 5 "shift";
    .port_info 3 /INPUT 5 "op";
    .port_info 4 /OUTPUT 1 "bt_out";
    .port_info 5 /OUTPUT 32 "result_out";
    .port_info 6 /OUTPUT 32 "result_out_high";
P_0x7ff3e6009a00 .param/l "ADD" 1 6 16, C4<00000>;
P_0x7ff3e6009a40 .param/l "AND" 1 6 20, C4<00100>;
P_0x7ff3e6009a80 .param/l "BEQ" 1 6 28, C4<01100>;
P_0x7ff3e6009ac0 .param/l "BGT" 1 6 24, C4<01000>;
P_0x7ff3e6009b00 .param/l "BGTE" 1 6 31, C4<01111>;
P_0x7ff3e6009b40 .param/l "BLT" 1 6 30, C4<01110>;
P_0x7ff3e6009b80 .param/l "BLTE" 1 6 25, C4<01001>;
P_0x7ff3e6009bc0 .param/l "BNE" 1 6 29, C4<01101>;
P_0x7ff3e6009c00 .param/l "JA" 1 6 33, C4<10001>;
P_0x7ff3e6009c40 .param/l "JAL" 1 6 34, C4<10010>;
P_0x7ff3e6009c80 .param/l "JR" 1 6 35, C4<10011>;
P_0x7ff3e6009cc0 .param/l "LW" 1 6 40, C4<11000>;
P_0x7ff3e6009d00 .param/l "MFHI" 1 6 36, C4<10100>;
P_0x7ff3e6009d40 .param/l "MFLO" 1 6 37, C4<10101>;
P_0x7ff3e6009d80 .param/l "MULTS" 1 6 18, C4<00010>;
P_0x7ff3e6009dc0 .param/l "MULTU" 1 6 19, C4<00011>;
P_0x7ff3e6009e00 .param/l "OR" 1 6 26, C4<01010>;
P_0x7ff3e6009e40 .param/l "SLL" 1 6 32, C4<10000>;
P_0x7ff3e6009e80 .param/l "SLT" 1 6 23, C4<00111>;
P_0x7ff3e6009ec0 .param/l "SLTU" 1 6 38, C4<10110>;
P_0x7ff3e6009f00 .param/l "SRA" 1 6 22, C4<00110>;
P_0x7ff3e6009f40 .param/l "SRL" 1 6 21, C4<00101>;
P_0x7ff3e6009f80 .param/l "SUB" 1 6 17, C4<00001>;
P_0x7ff3e6009fc0 .param/l "SW" 1 6 39, C4<10111>;
P_0x7ff3e600a000 .param/l "XOR" 1 6 27, C4<01011>;
L_0x7ff3e4d3a4d0 .functor BUFZ 32, v0x7ff3e4f2ef90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3e4f2eb30_0 .var "bt", 0 0;
v0x7ff3e4f2ebe0_0 .net "bt_out", 0 0, v0x7ff3e4f2eb30_0;  alias, 1 drivers
v0x7ff3e4f2ec80_0 .net "in0", 31 0, L_0x7ff3e4d39af0;  alias, 1 drivers
v0x7ff3e4f2ed40_0 .net "in1", 31 0, L_0x7ff3e4d3a1e0;  alias, 1 drivers
v0x7ff3e4f2edf0_0 .net "op", 4 0, v0x7ff3e4f30280_0;  alias, 1 drivers
v0x7ff3e4f2eee0_0 .var "result", 31 0;
v0x7ff3e4f2ef90_0 .var "result_high", 31 0;
v0x7ff3e4f2f040_0 .net "result_out", 31 0, v0x7ff3e4f2eee0_0;  alias, 1 drivers
v0x7ff3e4f2f0f0_0 .net "result_out_high", 31 0, L_0x7ff3e4d3a4d0;  alias, 1 drivers
v0x7ff3e4f2f200_0 .net "shift", 4 0, L_0x7ff3e4d3a540;  1 drivers
v0x7ff3e4f2f2b0_0 .var/s "tmp_signed", 63 0;
v0x7ff3e4f2f360_0 .var "tmp_unsigned", 63 0;
E_0x7ff3e4f2eaf0 .event edge, v0x7ff3e4f2edf0_0, v0x7ff3e4f2f200_0, v0x7ff3e4f2ed40_0, v0x7ff3e4f2ec80_0;
S_0x7ff3e4f2f480 .scope module, "i_alu_controller" "alu_controller" 5 140, 7 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ir";
    .port_info 1 /INPUT 6 "op";
    .port_info 2 /OUTPUT 5 "op_sel";
    .port_info 3 /OUTPUT 1 "hi_en";
    .port_info 4 /OUTPUT 1 "lo_en";
    .port_info 5 /OUTPUT 2 "alu_lo_hi";
P_0x7ff3e600a200 .param/l "ADD" 1 7 15, C4<00000>;
P_0x7ff3e600a240 .param/l "AND" 1 7 19, C4<00100>;
P_0x7ff3e600a280 .param/l "BEQ" 1 7 27, C4<01100>;
P_0x7ff3e600a2c0 .param/l "BGT" 1 7 23, C4<01000>;
P_0x7ff3e600a300 .param/l "BGTE" 1 7 30, C4<01111>;
P_0x7ff3e600a340 .param/l "BLT" 1 7 29, C4<01110>;
P_0x7ff3e600a380 .param/l "BLTE" 1 7 24, C4<01001>;
P_0x7ff3e600a3c0 .param/l "BNE" 1 7 28, C4<01101>;
P_0x7ff3e600a400 .param/l "JA" 1 7 32, C4<10001>;
P_0x7ff3e600a440 .param/l "JAL" 1 7 33, C4<10010>;
P_0x7ff3e600a480 .param/l "JR" 1 7 34, C4<10011>;
P_0x7ff3e600a4c0 .param/l "LW" 1 7 39, C4<11000>;
P_0x7ff3e600a500 .param/l "MFHI" 1 7 35, C4<10100>;
P_0x7ff3e600a540 .param/l "MFLO" 1 7 36, C4<10101>;
P_0x7ff3e600a580 .param/l "MULTS" 1 7 17, C4<00010>;
P_0x7ff3e600a5c0 .param/l "MULTU" 1 7 18, C4<00011>;
P_0x7ff3e600a600 .param/l "OR" 1 7 25, C4<01010>;
P_0x7ff3e600a640 .param/l "SLL" 1 7 31, C4<10000>;
P_0x7ff3e600a680 .param/l "SLT" 1 7 22, C4<00111>;
P_0x7ff3e600a6c0 .param/l "SLTU" 1 7 37, C4<10110>;
P_0x7ff3e600a700 .param/l "SRA" 1 7 21, C4<00110>;
P_0x7ff3e600a740 .param/l "SRL" 1 7 20, C4<00101>;
P_0x7ff3e600a780 .param/l "SUB" 1 7 16, C4<00001>;
P_0x7ff3e600a7c0 .param/l "SW" 1 7 38, C4<10111>;
P_0x7ff3e600a800 .param/l "XOR" 1 7 26, C4<01011>;
v0x7ff3e4f2ff00_0 .var "alu_lo_hi", 1 0;
v0x7ff3e4f2ffc0_0 .var "hi_en", 0 0;
v0x7ff3e4f30060_0 .net "ir", 5 0, L_0x7ff3e4d3a5e0;  1 drivers
v0x7ff3e4f30100_0 .var "lo_en", 0 0;
v0x7ff3e4f301a0_0 .net "op", 5 0, v0x7ff3e4f1ccb0_0;  alias, 1 drivers
v0x7ff3e4f30280_0 .var "op_sel", 4 0;
E_0x7ff3e4f2feb0 .event edge, v0x7ff3e4f1ccb0_0, v0x7ff3e4f30060_0;
S_0x7ff3e4f303b0 .scope module, "i_alu_hi_reg" "register" 5 162, 8 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f30610_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f306c0_0 .net "en", 0 0, v0x7ff3e4f2ffc0_0;  alias, 1 drivers
v0x7ff3e4f30770_0 .net "in", 31 0, L_0x7ff3e4d3a4d0;  alias, 1 drivers
v0x7ff3e4f30840_0 .var "out", 31 0;
v0x7ff3e4f308d0_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
S_0x7ff3e4f30a00 .scope module, "i_alu_lo_reg" "register" 5 155, 8 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f30c40_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f30d20_0 .net "en", 0 0, v0x7ff3e4f30100_0;  alias, 1 drivers
v0x7ff3e4f30dc0_0 .net "in", 31 0, v0x7ff3e4f2eee0_0;  alias, 1 drivers
v0x7ff3e4f30e90_0 .var "out", 31 0;
v0x7ff3e4f30f20_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
S_0x7ff3e4f31080 .scope module, "i_alu_out_reg" "register" 5 148, 8 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f31300_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
L_0x7ff3e6973440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f31390_0 .net "en", 0 0, L_0x7ff3e6973440;  1 drivers
v0x7ff3e4f31420_0 .net "in", 31 0, v0x7ff3e4f2eee0_0;  alias, 1 drivers
v0x7ff3e4f314f0_0 .var "out", 31 0;
v0x7ff3e4f315a0_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
S_0x7ff3e4f316d0 .scope module, "i_inst_data_memory" "memory" 5 69, 9 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "port_rst";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "inport_sel";
    .port_info 7 /INPUT 1 "inport_en";
    .port_info 8 /INPUT 32 "WrData";
    .port_info 9 /INPUT 32 "in0_1";
    .port_info 10 /OUTPUT 32 "outport";
    .port_info 11 /OUTPUT 32 "data";
L_0x7ff3e6973050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7ff3e4d33ae0 .functor XNOR 1, o0x7ff3e6943c88, L_0x7ff3e6973050, C4<0>, C4<0>;
L_0x7ff3e6973098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ff3e4d208b0 .functor XNOR 1, o0x7ff3e6943c58, L_0x7ff3e6973098, C4<0>, C4<0>;
L_0x7ff3e4d32a80 .functor AND 1, L_0x7ff3e4d33ae0, L_0x7ff3e4d208b0, C4<1>, C4<1>;
L_0x7ff3e6973170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ff3e4d233f0 .functor XNOR 1, o0x7ff3e6943c88, L_0x7ff3e6973170, C4<0>, C4<0>;
L_0x7ff3e69731b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ff3e4d1c9a0 .functor XNOR 1, o0x7ff3e6943c58, L_0x7ff3e69731b8, C4<0>, C4<0>;
L_0x7ff3e4d32c40 .functor AND 1, L_0x7ff3e4d233f0, L_0x7ff3e4d1c9a0, C4<1>, C4<1>;
v0x7ff3e4f33eb0_0 .net "MemRead", 0 0, v0x7ff3e4f2d0d0_0;  alias, 1 drivers
v0x7ff3e4f33f90_0 .net "MemWrite", 0 0, v0x7ff3e4f2d210_0;  alias, 1 drivers
v0x7ff3e4f34060_0 .net "WrData", 31 0, v0x7ff3e4f37e30_0;  alias, 1 drivers
v0x7ff3e4f34130_0 .net/2u *"_ivl_0", 0 0, L_0x7ff3e6973050;  1 drivers
L_0x7ff3e69730e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f341c0_0 .net/2s *"_ivl_10", 1 0, L_0x7ff3e69730e0;  1 drivers
L_0x7ff3e6973128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f34290_0 .net/2s *"_ivl_12", 1 0, L_0x7ff3e6973128;  1 drivers
v0x7ff3e4f34320_0 .net *"_ivl_14", 1 0, L_0x7ff3e4d20e70;  1 drivers
v0x7ff3e4f343c0_0 .net/2u *"_ivl_18", 0 0, L_0x7ff3e6973170;  1 drivers
v0x7ff3e4f34470_0 .net *"_ivl_2", 0 0, L_0x7ff3e4d33ae0;  1 drivers
v0x7ff3e4f34580_0 .net *"_ivl_20", 0 0, L_0x7ff3e4d233f0;  1 drivers
v0x7ff3e4f34610_0 .net/2u *"_ivl_22", 0 0, L_0x7ff3e69731b8;  1 drivers
v0x7ff3e4f346c0_0 .net *"_ivl_24", 0 0, L_0x7ff3e4d1c9a0;  1 drivers
v0x7ff3e4f34760_0 .net *"_ivl_27", 0 0, L_0x7ff3e4d32c40;  1 drivers
L_0x7ff3e6973200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f34800_0 .net/2s *"_ivl_28", 1 0, L_0x7ff3e6973200;  1 drivers
L_0x7ff3e6973248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f348b0_0 .net/2s *"_ivl_30", 1 0, L_0x7ff3e6973248;  1 drivers
v0x7ff3e4f34960_0 .net *"_ivl_32", 1 0, L_0x7ff3e4d37dc0;  1 drivers
v0x7ff3e4f34a10_0 .net *"_ivl_39", 0 0, L_0x7ff3e4d22ff0;  1 drivers
v0x7ff3e4f34ba0_0 .net/2u *"_ivl_4", 0 0, L_0x7ff3e6973098;  1 drivers
v0x7ff3e4f34c30_0 .net *"_ivl_41", 0 0, L_0x7ff3e4d225a0;  1 drivers
L_0x7ff3e6973290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f34ce0_0 .net/2u *"_ivl_42", 31 0, L_0x7ff3e6973290;  1 drivers
v0x7ff3e4f34d90_0 .net *"_ivl_44", 31 0, L_0x7ff3e4d22640;  1 drivers
v0x7ff3e4f34e40_0 .net *"_ivl_47", 0 0, L_0x7ff3e4d1d330;  1 drivers
v0x7ff3e4f34ef0_0 .net *"_ivl_48", 31 0, L_0x7ff3e4d186a0;  1 drivers
v0x7ff3e4f34fa0_0 .net *"_ivl_6", 0 0, L_0x7ff3e4d208b0;  1 drivers
v0x7ff3e4f35040_0 .net *"_ivl_9", 0 0, L_0x7ff3e4d32a80;  1 drivers
v0x7ff3e4f350e0_0 .net "addr", 31 0, L_0x7ff3e4d33430;  alias, 1 drivers
v0x7ff3e4f351a0_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f35330_0 .net "data", 31 0, L_0x7ff3e4d1c0d0;  alias, 1 drivers
v0x7ff3e4f353c0_0 .net "in0_1", 31 0, v0x7ff3e4f3d240_0;  alias, 1 drivers
v0x7ff3e4f35450_0 .net "in0_en", 0 0, L_0x7ff3e4d2a4e0;  1 drivers
v0x7ff3e4f354e0_0 .net "in1_en", 0 0, L_0x7ff3e4d35460;  1 drivers
v0x7ff3e4f35570_0 .net "inport0", 31 0, v0x7ff3e4f31e90_0;  1 drivers
v0x7ff3e4f35600_0 .net "inport1", 31 0, v0x7ff3e4f324c0_0;  1 drivers
v0x7ff3e4f34aa0_0 .net "inport_en", 0 0, o0x7ff3e6943c58;  alias, 0 drivers
v0x7ff3e4f35890_0 .net "inport_sel", 0 0, o0x7ff3e6943c88;  alias, 0 drivers
v0x7ff3e4f35920_0 .net "mux_sel", 1 0, v0x7ff3e4f32da0_0;  1 drivers
v0x7ff3e4f359b0_0 .net "out_en", 0 0, v0x7ff3e4f32e30_0;  1 drivers
v0x7ff3e4f35a40_0 .net "outport", 31 0, v0x7ff3e4f33440_0;  alias, 1 drivers
v0x7ff3e4f35ad0_0 .net "port_rst", 0 0, o0x7ff3e69430b8;  alias, 0 drivers
v0x7ff3e4f35ba0_0 .net "ram_data", 31 0, v0x7ff3e4f33cf0_0;  1 drivers
v0x7ff3e4f35c30_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
v0x7ff3e4f35cc0_0 .net "wr_en", 0 0, v0x7ff3e4f32f00_0;  1 drivers
L_0x7ff3e4d20e70 .functor MUXZ 2, L_0x7ff3e6973128, L_0x7ff3e69730e0, L_0x7ff3e4d32a80, C4<>;
L_0x7ff3e4d2a4e0 .part L_0x7ff3e4d20e70, 0, 1;
L_0x7ff3e4d37dc0 .functor MUXZ 2, L_0x7ff3e6973248, L_0x7ff3e6973200, L_0x7ff3e4d32c40, C4<>;
L_0x7ff3e4d35460 .part L_0x7ff3e4d37dc0, 0, 1;
L_0x7ff3e4d25010 .part L_0x7ff3e4d33430, 2, 8;
L_0x7ff3e4d22ff0 .part v0x7ff3e4f32da0_0, 1, 1;
L_0x7ff3e4d225a0 .part v0x7ff3e4f32da0_0, 0, 1;
L_0x7ff3e4d22640 .functor MUXZ 32, v0x7ff3e4f324c0_0, L_0x7ff3e6973290, L_0x7ff3e4d225a0, C4<>;
L_0x7ff3e4d1d330 .part v0x7ff3e4f32da0_0, 0, 1;
L_0x7ff3e4d186a0 .functor MUXZ 32, v0x7ff3e4f33cf0_0, v0x7ff3e4f31e90_0, L_0x7ff3e4d1d330, C4<>;
L_0x7ff3e4d1c0d0 .functor MUXZ 32, L_0x7ff3e4d186a0, L_0x7ff3e4d22640, L_0x7ff3e4d22ff0, C4<>;
S_0x7ff3e4f31a10 .scope module, "i_inport0_register" "register" 9 50, 8 6 0, S_0x7ff3e4f316d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f31c50_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f31d60_0 .net "en", 0 0, L_0x7ff3e4d2a4e0;  alias, 1 drivers
v0x7ff3e4f31e00_0 .net "in", 31 0, v0x7ff3e4f3d240_0;  alias, 1 drivers
v0x7ff3e4f31e90_0 .var "out", 31 0;
v0x7ff3e4f31f30_0 .net "rst", 0 0, o0x7ff3e69430b8;  alias, 0 drivers
S_0x7ff3e4f32090 .scope module, "i_inport1_register" "register" 9 57, 8 6 0, S_0x7ff3e4f316d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f322d0_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f32360_0 .net "en", 0 0, L_0x7ff3e4d35460;  alias, 1 drivers
v0x7ff3e4f323f0_0 .net "in", 31 0, v0x7ff3e4f3d240_0;  alias, 1 drivers
v0x7ff3e4f324c0_0 .var "out", 31 0;
v0x7ff3e4f32560_0 .net "rst", 0 0, o0x7ff3e69430b8;  alias, 0 drivers
S_0x7ff3e4f326a0 .scope module, "i_memory_controller" "memory_controller" 9 42, 10 6 0, S_0x7ff3e4f316d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "out_en";
    .port_info 5 /OUTPUT 2 "mux_sel";
P_0x7ff3e4f32880 .param/l "USER_PORT_0" 1 10 15, C4<00000000000000001111111111111000>;
P_0x7ff3e4f328c0 .param/l "USER_PORT_1" 1 10 16, C4<00000000000000001111111111111100>;
P_0x7ff3e4f32900 .param/l "USER_PORT_2" 1 10 17, C4<00000000000000001111111111111100>;
v0x7ff3e4f32bd0_0 .net "MemRead", 0 0, v0x7ff3e4f2d0d0_0;  alias, 1 drivers
v0x7ff3e4f32c80_0 .net "MemWrite", 0 0, v0x7ff3e4f2d210_0;  alias, 1 drivers
v0x7ff3e4f32d10_0 .net "addr", 31 0, L_0x7ff3e4d33430;  alias, 1 drivers
v0x7ff3e4f32da0_0 .var "mux_sel", 1 0;
v0x7ff3e4f32e30_0 .var "out_en", 0 0;
v0x7ff3e4f32f00_0 .var "wr_en", 0 0;
E_0x7ff3e4f32b80 .event edge, v0x7ff3e4f2d0d0_0, v0x7ff3e4f32d10_0, v0x7ff3e4f2d210_0;
S_0x7ff3e4f33010 .scope module, "i_outport_register" "register" 9 64, 8 6 0, S_0x7ff3e4f316d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f33250_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f332e0_0 .net "en", 0 0, v0x7ff3e4f32e30_0;  alias, 1 drivers
v0x7ff3e4f33390_0 .net "in", 31 0, v0x7ff3e4f37e30_0;  alias, 1 drivers
v0x7ff3e4f33440_0 .var "out", 31 0;
v0x7ff3e4f334e0_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
S_0x7ff3e4f33690 .scope module, "inst_data_ram" "ram" 9 34, 11 6 0, S_0x7ff3e4f316d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /OUTPUT 32 "q";
v0x7ff3e4f338e0_0 .net "addr", 7 0, L_0x7ff3e4d25010;  1 drivers
v0x7ff3e4f339a0_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f33a40_0 .net "data", 31 0, v0x7ff3e4f37e30_0;  alias, 1 drivers
v0x7ff3e4f33af0 .array "mem", 255 0, 31 0;
v0x7ff3e4f33b80_0 .net "q", 31 0, v0x7ff3e4f33cf0_0;  alias, 1 drivers
v0x7ff3e4f33c60_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
v0x7ff3e4f33cf0_0 .var "tmp", 31 0;
v0x7ff3e4f33da0_0 .net "wr_en", 0 0, v0x7ff3e4f32f00_0;  alias, 1 drivers
S_0x7ff3e4f35e60 .scope module, "i_instruction_register" "register" 5 93, 8 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f360d0_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f36160_0 .net "en", 0 0, v0x7ff3e4f2ceb0_0;  alias, 1 drivers
v0x7ff3e4f361f0_0 .net "in", 31 0, L_0x7ff3e4d1c0d0;  alias, 1 drivers
v0x7ff3e4f36280_0 .var "out", 31 0;
v0x7ff3e4f36310_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
S_0x7ff3e4f36450 .scope module, "i_mem_data_reg" "register" 5 83, 8 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f36690_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
L_0x7ff3e69732d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3e4f36720_0 .net "en", 0 0, L_0x7ff3e69732d8;  1 drivers
v0x7ff3e4f367b0_0 .net "in", 31 0, L_0x7ff3e4d1c0d0;  alias, 1 drivers
v0x7ff3e4f368a0_0 .var "out", 31 0;
v0x7ff3e4f36950_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
S_0x7ff3e4f36b60 .scope module, "i_program_counter" "register" 5 59, 8 6 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0x7ff3e4f36dd0_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f36e60_0 .net "en", 0 0, L_0x7ff3e4d17ee0;  1 drivers
v0x7ff3e4f36ef0_0 .net "in", 31 0, L_0x7ff3e4d3b690;  alias, 1 drivers
v0x7ff3e4f36f80_0 .var "out", 31 0;
v0x7ff3e4f37010_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
S_0x7ff3e4f37160 .scope module, "i_register_file" "register_file" 5 106, 12 38 0, S_0x7ff3e4f2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "JumpAndLink";
    .port_info 4 /INPUT 32 "jal_addr";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 32 "wr_data";
    .port_info 7 /INPUT 5 "rd_addr0";
    .port_info 8 /INPUT 5 "rd_addr1";
    .port_info 9 /OUTPUT 32 "rd_data0";
    .port_info 10 /OUTPUT 32 "rd_data1";
v0x7ff3e4f37490_0 .net "JumpAndLink", 0 0, v0x7ff3e4f2d030_0;  alias, 1 drivers
v0x7ff3e4f37540_0 .net "clk", 0 0, v0x7ff3e4f3cf30_0;  alias, 1 drivers
v0x7ff3e4f375d0_0 .var "debug_r17", 31 0;
v0x7ff3e4f37660_0 .var "debug_r18", 31 0;
v0x7ff3e4f376f0_0 .var "debug_r19", 31 0;
v0x7ff3e4f377e0_0 .var "debug_r20", 31 0;
v0x7ff3e4f37890_0 .var "debug_r21", 31 0;
v0x7ff3e4f37940_0 .var "debug_r22", 31 0;
v0x7ff3e4f379f0_0 .var "debug_r23", 31 0;
v0x7ff3e4f37b00_0 .var/i "i", 31 0;
v0x7ff3e4f37bb0_0 .net "jal_addr", 31 0, v0x7ff3e4f36f80_0;  alias, 1 drivers
v0x7ff3e4f37c70_0 .net "rd_addr0", 4 0, L_0x7ff3e4d258b0;  1 drivers
v0x7ff3e4f37d00_0 .net "rd_addr1", 4 0, L_0x7ff3e4d254b0;  1 drivers
v0x7ff3e4f37d90_0 .var "rd_data0", 31 0;
v0x7ff3e4f37e30_0 .var "rd_data1", 31 0;
v0x7ff3e4f37ed0 .array "registers", 31 0, 31 0;
v0x7ff3e4f37f70_0 .net "rst", 0 0, v0x7ff3e4f3d170_0;  alias, 1 drivers
v0x7ff3e4f38100_0 .net "wr_addr", 4 0, L_0x7ff3e4d25810;  alias, 1 drivers
v0x7ff3e4f381b0_0 .net "wr_data", 31 0, L_0x7ff3e4d1a500;  alias, 1 drivers
v0x7ff3e4f38260_0 .net "wr_en", 0 0, v0x7ff3e4f2d5a0_0;  alias, 1 drivers
    .scope S_0x7ff3e4f1be90;
T_0 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f2d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d790_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2d320_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff3e4f2da40_0;
    %assign/vec4 v0x7ff3e4f2d6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d790_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2d320_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %load/vec4 v0x7ff3e4f2da40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %jmp T_0.34;
T_0.2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %jmp T_0.34;
T_0.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %jmp T_0.34;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.35 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.36 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.37 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.38 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.39 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.40 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.41 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.42 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.43 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.44 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.45 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.46 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.47 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.48 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.50;
T_0.50 ;
    %pop/vec4 1;
    %jmp T_0.34;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d3c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2d320_0, 0, 2;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d3c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2d320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d3c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2d320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d030_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d3c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2d320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 0, 2;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.51, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d3c0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
T_0.51 ;
    %jmp T_0.34;
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cf50_0, 0, 1;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cf50_0, 0, 1;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65528, 0, 16;
    %jmp/0xz  T_0.53, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.54;
T_0.53 ;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65532, 0, 16;
    %jmp/0xz  T_0.55, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.56;
T_0.55 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
T_0.56 ;
T_0.54 ;
    %jmp T_0.34;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.22 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cf50_0, 0, 1;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2cf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.27 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2d460_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff3e4f2d320_0, 0, 2;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2d460_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff3e4f2d320_0, 0, 2;
    %load/vec4 v0x7ff3e4f2d920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7ff3e4f1ccb0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ce10_0, 0, 2;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ceb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f2da40_0, 0, 5;
    %jmp T_0.34;
T_0.31 ;
    %jmp T_0.34;
T_0.32 ;
    %jmp T_0.34;
T_0.33 ;
    %jmp T_0.34;
T_0.34 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff3e4f36b60;
T_1 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f37010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f36f80_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff3e4f36e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ff3e4f36ef0_0;
    %store/vec4 v0x7ff3e4f36f80_0, 0, 32;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff3e4f33690;
T_2 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f33c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f33cf0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ff3e4f33da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7ff3e4f33a40_0;
    %load/vec4 v0x7ff3e4f338e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3e4f33af0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7ff3e4f338e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7ff3e4f33af0, 4;
    %assign/vec4 v0x7ff3e4f33cf0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff3e4f33690;
T_3 ;
    %vpi_call 11 31 "$readmemb", "/Users/stevenpaek/Desktop/git/mips/rtl/program.txt", v0x7ff3e4f33af0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7ff3e4f326a0;
T_4 ;
    %wait E_0x7ff3e4f32b80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f32f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f32e30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f32da0_0, 0, 2;
    %load/vec4 v0x7ff3e4f32bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7ff3e4f32d10_0;
    %cmpi/e 65528, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff3e4f32da0_0, 0, 2;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7ff3e4f32d10_0;
    %cmpi/e 65532, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f32da0_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f32da0_0, 0, 2;
T_4.5 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ff3e4f32c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x7ff3e4f32d10_0;
    %cmpi/e 65532, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f32e30_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f32f00_0, 0, 1;
T_4.9 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ff3e4f31a10;
T_5 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f31f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f31e90_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ff3e4f31d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7ff3e4f31e00_0;
    %store/vec4 v0x7ff3e4f31e90_0, 0, 32;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff3e4f32090;
T_6 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f32560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f324c0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ff3e4f32360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7ff3e4f323f0_0;
    %store/vec4 v0x7ff3e4f324c0_0, 0, 32;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff3e4f33010;
T_7 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f334e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f33440_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ff3e4f332e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7ff3e4f33390_0;
    %store/vec4 v0x7ff3e4f33440_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff3e4f36450;
T_8 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f36950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f368a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff3e4f36720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7ff3e4f367b0_0;
    %store/vec4 v0x7ff3e4f368a0_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff3e4f35e60;
T_9 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f36310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f36280_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ff3e4f36160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7ff3e4f361f0_0;
    %store/vec4 v0x7ff3e4f36280_0, 0, 32;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ff3e4f37160;
T_10 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f37f70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f375d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f37660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f376f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f377e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f37890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f37940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f379f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f37b00_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x7ff3e4f37b00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff3e4f37b00_0;
    %store/vec4a v0x7ff3e4f37ed0, 4, 0;
    %load/vec4 v0x7ff3e4f37b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff3e4f37b00_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ff3e4f37490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7ff3e4f37bb0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3e4f37ed0, 4, 0;
T_10.4 ;
    %load/vec4 v0x7ff3e4f38260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x7ff3e4f38100_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3e4f37ed0, 4, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x7ff3e4f381b0_0;
    %load/vec4 v0x7ff3e4f38100_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7ff3e4f37ed0, 4, 0;
T_10.9 ;
T_10.6 ;
    %load/vec4 v0x7ff3e4f37c70_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f37d90_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x7ff3e4f37c70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f37d90_0, 0, 32;
T_10.11 ;
    %load/vec4 v0x7ff3e4f37d00_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f37e30_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x7ff3e4f37d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f37e30_0, 0, 32;
T_10.13 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f375d0_0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f37660_0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f376f0_0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f377e0_0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f37890_0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f37940_0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff3e4f37ed0, 4;
    %store/vec4 v0x7ff3e4f379f0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff3e4f2e100;
T_11 ;
    %wait E_0x7ff3e4f2eaf0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7ff3e4f2f360_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7ff3e4f2f2b0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2eb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f2ef90_0, 0, 32;
    %load/vec4 v0x7ff3e4f2edf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %jmp T_11.19;
T_11.0 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %add;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.1 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %sub;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.2 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %pad/s 64;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7ff3e4f2f2b0_0, 0, 64;
    %load/vec4 v0x7ff3e4f2f2b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %load/vec4 v0x7ff3e4f2f2b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7ff3e4f2ef90_0, 0, 32;
    %jmp T_11.19;
T_11.3 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %pad/u 64;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7ff3e4f2f360_0, 0, 64;
    %load/vec4 v0x7ff3e4f2f360_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %load/vec4 v0x7ff3e4f2f360_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7ff3e4f2ef90_0, 0, 32;
    %jmp T_11.19;
T_11.4 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %and;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.5 ;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %ix/getv 4, v0x7ff3e4f2f200_0;
    %shiftr 4;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.6 ;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %ix/getv 4, v0x7ff3e4f2f200_0;
    %shiftr 4;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.7 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %cmp/s;
    %jmp/0xz  T_11.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
T_11.20 ;
    %jmp T_11.19;
T_11.8 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.22, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2eb30_0, 0, 1;
T_11.22 ;
    %jmp T_11.19;
T_11.9 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_11.24, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2eb30_0, 0, 1;
T_11.24 ;
    %jmp T_11.19;
T_11.10 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %or;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.11 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %xor;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.12 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %cmp/e;
    %jmp/0xz  T_11.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2eb30_0, 0, 1;
T_11.26 ;
    %jmp T_11.19;
T_11.13 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %cmp/ne;
    %jmp/0xz  T_11.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2eb30_0, 0, 1;
T_11.28 ;
    %jmp T_11.19;
T_11.14 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_11.30, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2eb30_0, 0, 1;
T_11.30 ;
    %jmp T_11.19;
T_11.15 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.32, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2eb30_0, 0, 1;
T_11.32 ;
    %jmp T_11.19;
T_11.16 ;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %ix/getv 4, v0x7ff3e4f2f200_0;
    %shiftl 4;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.17 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %add;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x7ff3e4f2ec80_0;
    %load/vec4 v0x7ff3e4f2ed40_0;
    %add;
    %store/vec4 v0x7ff3e4f2eee0_0, 0, 32;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ff3e4f2f480;
T_12 ;
    %wait E_0x7ff3e4f2feb0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %load/vec4 v0x7ff3e4f301a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.13;
T_12.0 ;
    %load/vec4 v0x7ff3e4f30060_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %jmp T_12.29;
T_12.14 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.16 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.17 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.18 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.19 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.20 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.21 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.22 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.23 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.24 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.25 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.27 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.28 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.29;
T_12.29 ;
    %pop/vec4 1;
    %jmp T_12.13;
T_12.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.3 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.4 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.5 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.8 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7ff3e4f30280_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f2ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f30100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff3e4f2ff00_0, 0, 2;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ff3e4f31080;
T_13 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f315a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f314f0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ff3e4f31390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7ff3e4f31420_0;
    %store/vec4 v0x7ff3e4f314f0_0, 0, 32;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ff3e4f30a00;
T_14 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f30f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f30e90_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ff3e4f30d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7ff3e4f30dc0_0;
    %store/vec4 v0x7ff3e4f30e90_0, 0, 32;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff3e4f303b0;
T_15 ;
    %wait E_0x7ff3e4f1cc60;
    %load/vec4 v0x7ff3e4f308d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3e4f30840_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7ff3e4f306c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7ff3e4f30770_0;
    %store/vec4 v0x7ff3e4f30840_0, 0, 32;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff3e4f04640;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x7ff3e4f3cf30_0;
    %inv;
    %store/vec4 v0x7ff3e4f3cf30_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7ff3e4f04640;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f3cf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3e4f3d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f3d0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f3d050_0, 0, 1;
    %pushi/vec4 51966, 0, 32;
    %store/vec4 v0x7ff3e4f3d240_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3e4f3d170_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7ff3e4f04640;
T_18 ;
    %delay 1500, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7ff3e4f04640;
T_19 ;
    %vpi_call 2 46 "$dumpfile", "mips_wave.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff3e4f04640 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/tb_mips.v";
    "rtl/mips_top.v";
    "rtl/mips_controller.v";
    "rtl/mips_datapath.v";
    "rtl/alu.v";
    "rtl/alu_controller.v";
    "rtl/register.v";
    "rtl/memory.v";
    "rtl/memory_controller.v";
    "rtl/ram.v";
    "rtl/register_file.v";
