# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ctrl_sram.srcs/sim_1/new/tristate_tb.vhd" \

# Do not sort compile order
nosort
