Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Aug 21 13:52:40 2019
| Host         : rtrkos034 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RLE_control_sets_placed.rpt
| Design       : RLE
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+---------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG |                     |                     |                2 |              3 |
|  clk_IBUF_BUFG | cnt_0[3]_i_2_n_0    | cnt_0               |                2 |              4 |
|  clk_IBUF_BUFG | next_val[7]_i_2_n_0 | next_val[7]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | ce_IBUF             |                     |                3 |             12 |
+----------------+---------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 12     |                     1 |
+--------+-----------------------+


