// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=52,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4812,HLS_SYN_LUT=7130,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state17;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state24;
wire   [31:0] grp_fu_400_p2;
reg   [31:0] reg_421;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
reg   [61:0] trunc_ln22_1_reg_1793;
reg   [61:0] trunc_ln115_1_reg_1799;
wire   [63:0] zext_ln27_fu_472_p1;
reg   [63:0] zext_ln27_reg_1825;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln37_fu_479_p1;
reg   [63:0] zext_ln37_reg_1831;
wire   [63:0] grp_fu_268_p2;
reg   [63:0] arr_15_reg_1837;
wire   [63:0] zext_ln37_2_fu_484_p1;
reg   [63:0] zext_ln37_2_reg_1842;
wire   [63:0] grp_fu_272_p2;
reg   [63:0] arr_16_reg_1850;
wire   [63:0] zext_ln37_4_fu_489_p1;
reg   [63:0] zext_ln37_4_reg_1855;
wire   [63:0] grp_fu_276_p2;
reg   [63:0] arr_17_reg_1866;
reg   [31:0] mul_ln42_reg_1871;
wire   [62:0] zext_ln37_9_fu_519_p1;
reg   [62:0] zext_ln37_9_reg_1889;
wire   [63:0] arr_4_fu_524_p3;
reg   [63:0] arr_4_reg_1895;
wire   [62:0] zext_ln37_10_fu_533_p1;
reg   [62:0] zext_ln37_10_reg_1900;
wire   [63:0] arr_6_fu_538_p3;
reg   [63:0] arr_6_reg_1905;
wire   [63:0] arr_8_fu_553_p3;
reg   [63:0] arr_8_reg_1910;
wire   [31:0] shl_ln60_3_fu_567_p2;
reg   [31:0] shl_ln60_3_reg_1915;
wire   [31:0] mul_ln83_fu_406_p2;
reg   [31:0] mul_ln83_reg_1920;
wire   [31:0] mul_ln93_fu_411_p2;
reg   [31:0] mul_ln93_reg_1926;
wire   [62:0] tmp32_fu_578_p2;
reg   [62:0] tmp32_reg_1931;
wire   [24:0] trunc_ln72_2_fu_584_p1;
reg   [24:0] trunc_ln72_2_reg_1936;
wire   [63:0] zext_ln41_1_fu_595_p1;
reg   [63:0] zext_ln41_1_reg_1941;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln79_fu_602_p1;
reg   [63:0] zext_ln79_reg_1953;
wire   [63:0] zext_ln85_fu_612_p1;
reg   [63:0] zext_ln85_reg_1959;
wire   [62:0] grp_fu_248_p2;
reg   [62:0] mul_ln86_reg_1964;
wire   [62:0] grp_fu_252_p2;
reg   [62:0] mul_ln88_reg_1969;
wire   [62:0] grp_fu_256_p2;
reg   [62:0] mul_ln92_reg_1974;
wire   [62:0] grp_fu_260_p2;
reg   [62:0] mul_ln95_reg_1979;
wire   [63:0] add_ln92_fu_636_p2;
reg   [63:0] add_ln92_reg_1984;
wire   [24:0] trunc_ln93_fu_642_p1;
reg   [24:0] trunc_ln93_reg_1989;
wire   [25:0] trunc_ln93_1_fu_646_p1;
reg   [25:0] trunc_ln93_1_reg_1994;
wire   [24:0] trunc_ln94_fu_650_p1;
reg   [24:0] trunc_ln94_reg_1999;
wire   [63:0] add_ln89_1_fu_654_p2;
reg   [63:0] add_ln89_1_reg_2004;
wire   [23:0] trunc_ln89_fu_660_p1;
reg   [23:0] trunc_ln89_reg_2009;
wire   [24:0] trunc_ln89_1_fu_664_p1;
reg   [24:0] trunc_ln89_1_reg_2014;
wire   [24:0] trunc_ln85_fu_668_p1;
reg   [24:0] trunc_ln85_reg_2019;
wire   [25:0] add_ln102_10_fu_913_p2;
reg   [25:0] add_ln102_10_reg_2024;
wire    ap_CS_fsm_state16;
reg   [38:0] lshr_ln102_3_reg_2030;
wire   [63:0] add_ln99_1_fu_1111_p2;
reg   [63:0] add_ln99_1_reg_2035;
wire   [63:0] add_ln99_2_fu_1117_p2;
reg   [63:0] add_ln99_2_reg_2040;
wire   [25:0] trunc_ln99_fu_1123_p1;
reg   [25:0] trunc_ln99_reg_2045;
wire   [25:0] trunc_ln99_1_fu_1127_p1;
reg   [25:0] trunc_ln99_1_reg_2050;
reg   [25:0] trunc_ln102_4_reg_2055;
wire   [63:0] add_ln73_1_fu_1147_p2;
reg   [63:0] add_ln73_1_reg_2060;
wire   [24:0] trunc_ln73_1_fu_1153_p1;
reg   [24:0] trunc_ln73_1_reg_2065;
wire   [63:0] add_ln72_fu_1157_p2;
reg   [63:0] add_ln72_reg_2070;
wire   [63:0] add_ln72_1_fu_1163_p2;
reg   [63:0] add_ln72_1_reg_2075;
wire   [25:0] trunc_ln72_fu_1169_p1;
reg   [25:0] trunc_ln72_reg_2080;
wire   [25:0] trunc_ln72_1_fu_1173_p1;
reg   [25:0] trunc_ln72_1_reg_2085;
wire   [63:0] add_ln71_fu_1177_p2;
reg   [63:0] add_ln71_reg_2090;
wire   [63:0] add_ln71_2_fu_1189_p2;
reg   [63:0] add_ln71_2_reg_2095;
wire   [24:0] trunc_ln71_fu_1195_p1;
reg   [24:0] trunc_ln71_reg_2100;
wire   [24:0] trunc_ln71_1_fu_1199_p1;
reg   [24:0] trunc_ln71_1_reg_2105;
wire   [63:0] add_ln77_1_fu_1209_p2;
reg   [63:0] add_ln77_1_reg_2110;
wire   [63:0] add_ln77_3_fu_1221_p2;
reg   [63:0] add_ln77_3_reg_2115;
wire   [25:0] trunc_ln77_fu_1227_p1;
reg   [25:0] trunc_ln77_reg_2120;
wire   [25:0] trunc_ln77_1_fu_1231_p1;
reg   [25:0] trunc_ln77_1_reg_2125;
wire   [63:0] add_ln60_fu_1235_p2;
reg   [63:0] add_ln60_reg_2130;
wire   [63:0] add_ln60_2_fu_1247_p2;
reg   [63:0] add_ln60_2_reg_2135;
wire   [24:0] trunc_ln60_fu_1253_p1;
reg   [24:0] trunc_ln60_reg_2140;
wire   [24:0] trunc_ln60_1_fu_1257_p1;
reg   [24:0] trunc_ln60_1_reg_2145;
wire   [24:0] add_ln103_2_fu_1267_p2;
reg   [24:0] add_ln103_2_reg_2150;
wire   [25:0] add_ln104_1_fu_1285_p2;
reg   [25:0] add_ln104_1_reg_2156;
wire   [24:0] out1_w_3_fu_1297_p2;
reg   [24:0] out1_w_3_reg_2161;
reg   [38:0] trunc_ln102_s_reg_2166;
wire   [25:0] out1_w_4_fu_1562_p2;
reg   [25:0] out1_w_4_reg_2171;
wire   [24:0] out1_w_5_fu_1574_p2;
reg   [24:0] out1_w_5_reg_2176;
wire   [25:0] out1_w_6_fu_1585_p2;
reg   [25:0] out1_w_6_reg_2181;
wire   [24:0] out1_w_7_fu_1591_p2;
reg   [24:0] out1_w_7_reg_2186;
wire   [25:0] out1_w_8_fu_1597_p2;
reg   [25:0] out1_w_8_reg_2191;
wire   [24:0] out1_w_9_fu_1603_p2;
reg   [24:0] out1_w_9_reg_2196;
wire   [25:0] out1_w_fu_1627_p2;
reg   [25:0] out1_w_reg_2206;
wire    ap_CS_fsm_state18;
wire   [24:0] out1_w_1_fu_1660_p2;
reg   [24:0] out1_w_1_reg_2211;
wire   [26:0] out1_w_2_fu_1690_p2;
reg   [26:0] out1_w_2_reg_2216;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_14_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_14_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_13_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_13_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_12_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_12_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_11_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_11_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_10_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_10_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_9_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start_reg;
wire    ap_CS_fsm_state19;
wire  signed [63:0] sext_ln22_fu_445_p1;
wire  signed [63:0] sext_ln115_fu_1609_p1;
reg   [31:0] grp_fu_248_p0;
wire   [62:0] zext_ln37_8_fu_511_p1;
wire   [62:0] zext_ln86_fu_617_p1;
reg   [31:0] grp_fu_248_p1;
reg   [31:0] grp_fu_252_p0;
wire   [62:0] zext_ln88_fu_623_p1;
reg   [31:0] grp_fu_252_p1;
reg   [31:0] grp_fu_256_p0;
reg   [31:0] grp_fu_256_p1;
wire   [62:0] zext_ln37_11_fu_547_p1;
wire   [62:0] zext_ln92_fu_628_p1;
reg   [31:0] grp_fu_260_p0;
reg   [31:0] grp_fu_260_p1;
wire   [62:0] zext_ln41_2_fu_562_p1;
wire   [31:0] mul_ln72_1_fu_264_p0;
wire   [31:0] mul_ln72_1_fu_264_p1;
reg   [31:0] grp_fu_268_p0;
wire   [63:0] zext_ln42_fu_689_p1;
reg   [31:0] grp_fu_268_p1;
wire   [63:0] zext_ln37_7_fu_714_p1;
reg   [31:0] grp_fu_272_p0;
reg   [31:0] grp_fu_272_p1;
wire   [63:0] zext_ln27_1_fu_724_p1;
reg   [31:0] grp_fu_276_p0;
wire   [63:0] zext_ln93_fu_632_p1;
reg   [31:0] grp_fu_276_p1;
wire   [63:0] zext_ln37_1_fu_591_p1;
reg   [31:0] grp_fu_280_p0;
wire   [63:0] zext_ln41_fu_719_p1;
reg   [31:0] grp_fu_280_p1;
wire   [31:0] mul_ln60_fu_284_p0;
wire   [63:0] zext_ln60_fu_733_p1;
wire   [31:0] mul_ln60_fu_284_p1;
wire   [63:0] zext_ln37_5_fu_679_p1;
wire   [31:0] mul_ln60_1_fu_288_p0;
wire   [63:0] zext_ln60_1_fu_744_p1;
wire   [31:0] mul_ln60_1_fu_288_p1;
wire   [31:0] mul_ln60_2_fu_292_p0;
wire   [63:0] zext_ln60_2_fu_755_p1;
wire   [31:0] mul_ln60_2_fu_292_p1;
wire   [63:0] zext_ln37_3_fu_672_p1;
wire   [31:0] mul_ln60_3_fu_296_p0;
wire   [63:0] zext_ln60_3_fu_763_p1;
wire   [31:0] mul_ln60_3_fu_296_p1;
wire   [31:0] mul_ln70_fu_300_p0;
wire   [31:0] mul_ln70_fu_300_p1;
wire   [31:0] mul_ln71_fu_304_p0;
wire   [31:0] mul_ln71_fu_304_p1;
wire   [31:0] mul_ln72_fu_308_p0;
wire   [31:0] mul_ln72_fu_308_p1;
wire   [31:0] mul_ln73_fu_312_p0;
wire   [31:0] mul_ln73_fu_312_p1;
wire   [31:0] mul_ln70_1_fu_316_p0;
wire   [31:0] mul_ln70_1_fu_316_p1;
wire   [31:0] mul_ln71_1_fu_320_p0;
wire   [31:0] mul_ln71_1_fu_320_p1;
wire   [31:0] mul_ln73_1_fu_324_p0;
wire   [63:0] zext_ln73_fu_784_p1;
wire   [31:0] mul_ln73_1_fu_324_p1;
wire   [31:0] mul_ln70_2_fu_328_p0;
wire   [31:0] mul_ln70_2_fu_328_p1;
wire   [31:0] mul_ln71_2_fu_332_p0;
wire   [31:0] mul_ln71_2_fu_332_p1;
wire   [31:0] mul_ln72_2_fu_336_p0;
wire   [31:0] mul_ln72_2_fu_336_p1;
wire   [31:0] mul_ln73_2_fu_340_p0;
wire   [63:0] zext_ln73_1_fu_797_p1;
wire   [31:0] mul_ln73_2_fu_340_p1;
wire   [31:0] mul_ln70_3_fu_344_p0;
wire   [31:0] mul_ln70_3_fu_344_p1;
wire   [31:0] mul_ln71_3_fu_348_p0;
wire   [31:0] mul_ln71_3_fu_348_p1;
wire   [31:0] mul_ln72_3_fu_352_p0;
wire   [31:0] mul_ln72_3_fu_352_p1;
wire   [31:0] mul_ln77_fu_356_p0;
wire   [31:0] mul_ln77_fu_356_p1;
wire   [31:0] mul_ln79_1_fu_360_p0;
wire   [31:0] mul_ln79_1_fu_360_p1;
wire   [31:0] mul_ln80_fu_364_p0;
wire   [31:0] mul_ln80_fu_364_p1;
wire   [31:0] mul_ln81_fu_368_p0;
wire   [63:0] zext_ln81_fu_819_p1;
wire   [31:0] mul_ln81_fu_368_p1;
wire   [31:0] mul_ln83_1_fu_372_p0;
wire   [31:0] mul_ln83_1_fu_372_p1;
wire   [31:0] mul_ln84_fu_376_p0;
wire   [31:0] mul_ln84_fu_376_p1;
wire   [31:0] mul_ln85_fu_380_p0;
wire   [31:0] mul_ln85_fu_380_p1;
wire   [31:0] mul_ln97_fu_384_p0;
wire   [31:0] mul_ln97_fu_384_p1;
wire   [31:0] mul_ln98_fu_388_p0;
wire   [31:0] mul_ln98_fu_388_p1;
wire   [31:0] mul_ln99_fu_392_p0;
wire   [31:0] mul_ln99_fu_392_p1;
wire   [31:0] mul_ln100_fu_396_p0;
wire   [31:0] mul_ln100_fu_396_p1;
reg  signed [31:0] grp_fu_400_p0;
reg   [6:0] grp_fu_400_p1;
wire   [5:0] mul_ln83_fu_406_p1;
wire   [6:0] mul_ln93_fu_411_p1;
wire   [38:0] mul_ln102_fu_416_p0;
wire   [5:0] mul_ln102_fu_416_p1;
wire  signed [31:0] zext_ln37_fu_479_p0;
wire  signed [31:0] zext_ln37_9_fu_519_p0;
wire  signed [31:0] zext_ln41_2_fu_562_p0;
wire  signed [31:0] shl_ln60_3_fu_567_p0;
wire   [62:0] mul_ln72_1_fu_264_p2;
wire  signed [31:0] zext_ln37_1_fu_591_p0;
wire   [31:0] shl_ln85_fu_607_p2;
wire   [63:0] grp_fu_280_p2;
wire  signed [31:0] zext_ln37_6_fu_705_p0;
wire  signed [31:0] shl_ln41_fu_709_p0;
wire  signed [31:0] zext_ln37_7_fu_714_p0;
wire   [31:0] shl_ln41_fu_709_p2;
wire  signed [31:0] zext_ln27_1_fu_724_p0;
wire  signed [31:0] shl_ln60_fu_728_p0;
wire   [31:0] shl_ln60_fu_728_p2;
wire  signed [31:0] shl_ln60_1_fu_739_p0;
wire   [31:0] shl_ln60_1_fu_739_p2;
wire  signed [31:0] shl_ln60_2_fu_750_p0;
wire   [31:0] shl_ln60_2_fu_750_p2;
wire  signed [31:0] shl_ln70_fu_769_p0;
wire   [31:0] shl_ln70_fu_769_p2;
wire   [31:0] shl_ln73_fu_779_p2;
wire   [31:0] shl_ln73_1_fu_792_p2;
wire  signed [31:0] shl_ln70_1_fu_804_p0;
wire   [31:0] shl_ln70_1_fu_804_p2;
wire   [31:0] shl_ln81_fu_814_p2;
wire   [31:0] shl_ln98_fu_857_p2;
wire   [63:0] shl_ln9_fu_843_p3;
wire   [63:0] shl_ln_fu_850_p3;
wire   [63:0] add_ln95_1_fu_890_p2;
wire   [63:0] add_ln95_fu_885_p2;
wire   [25:0] trunc_ln1_fu_867_p3;
wire   [25:0] trunc_ln2_fu_874_p3;
wire   [25:0] trunc_ln95_fu_881_p1;
wire   [25:0] add_ln102_11_fu_908_p2;
wire   [25:0] add_ln102_9_fu_902_p2;
wire   [63:0] arr_22_fu_896_p2;
wire   [37:0] lshr_ln_fu_919_p4;
wire   [63:0] shl_ln8_fu_836_p3;
wire   [24:0] trunc_ln4_fu_933_p3;
wire   [63:0] zext_ln102_1_fu_929_p1;
wire   [63:0] add_ln102_12_fu_964_p2;
wire   [63:0] add_ln89_fu_940_p2;
wire   [63:0] add_ln102_fu_970_p2;
wire   [38:0] lshr_ln102_1_fu_976_p4;
wire   [63:0] mul_ln85_fu_380_p2;
wire   [63:0] mul_ln83_1_fu_372_p2;
wire   [63:0] add_ln84_1_fu_990_p2;
wire   [63:0] mul_ln84_fu_376_p2;
wire   [63:0] add_ln84_fu_996_p2;
wire   [63:0] shl_ln7_fu_829_p3;
wire   [63:0] zext_ln102_2_fu_986_p1;
wire   [63:0] add_ln102_14_fu_1033_p2;
wire   [63:0] add_ln102_13_fu_1027_p2;
wire   [63:0] add_ln102_1_fu_1039_p2;
wire   [37:0] lshr_ln102_2_fu_1045_p4;
wire   [63:0] mul_ln81_fu_368_p2;
wire   [63:0] mul_ln79_1_fu_360_p2;
wire   [63:0] add_ln80_1_fu_1059_p2;
wire   [63:0] mul_ln80_fu_364_p2;
wire   [63:0] add_ln80_fu_1065_p2;
wire   [63:0] zext_ln102_3_fu_1055_p1;
wire   [63:0] add_ln102_15_fu_1089_p2;
wire   [63:0] add_ln102_2_fu_1095_p2;
wire   [63:0] mul_ln99_fu_392_p2;
wire   [63:0] mul_ln97_fu_384_p2;
wire   [63:0] mul_ln98_fu_388_p2;
wire   [63:0] mul_ln100_fu_396_p2;
wire   [63:0] mul_ln73_2_fu_340_p2;
wire   [63:0] mul_ln73_fu_312_p2;
wire   [63:0] add_ln73_fu_1141_p2;
wire   [63:0] mul_ln73_1_fu_324_p2;
wire   [63:0] mul_ln72_3_fu_352_p2;
wire   [63:0] mul_ln72_fu_308_p2;
wire   [63:0] mul_ln72_2_fu_336_p2;
wire   [63:0] mul_ln71_1_fu_320_p2;
wire   [63:0] mul_ln71_fu_304_p2;
wire   [63:0] mul_ln71_2_fu_332_p2;
wire   [63:0] add_ln71_1_fu_1183_p2;
wire   [63:0] mul_ln71_3_fu_348_p2;
wire   [63:0] mul_ln70_fu_300_p2;
wire   [63:0] mul_ln70_2_fu_328_p2;
wire   [63:0] add_ln77_fu_1203_p2;
wire   [63:0] mul_ln70_1_fu_316_p2;
wire   [63:0] mul_ln70_3_fu_344_p2;
wire   [63:0] add_ln77_2_fu_1215_p2;
wire   [63:0] mul_ln77_fu_356_p2;
wire   [63:0] mul_ln60_1_fu_288_p2;
wire   [63:0] mul_ln60_fu_284_p2;
wire   [63:0] mul_ln60_2_fu_292_p2;
wire   [63:0] add_ln60_1_fu_1241_p2;
wire   [63:0] mul_ln60_3_fu_296_p2;
wire   [24:0] trunc_ln90_fu_945_p1;
wire   [24:0] trunc_ln6_fu_954_p4;
wire   [24:0] add_ln103_1_fu_1261_p2;
wire   [24:0] add_ln90_fu_949_p2;
wire   [25:0] trunc_ln85_1_fu_1009_p1;
wire   [25:0] trunc_ln7_fu_1002_p3;
wire   [25:0] trunc_ln86_fu_1013_p1;
wire   [25:0] trunc_ln102_2_fu_1017_p4;
wire   [25:0] add_ln104_3_fu_1279_p2;
wire   [25:0] add_ln104_2_fu_1273_p2;
wire   [24:0] trunc_ln81_fu_1071_p1;
wire   [24:0] trunc_ln102_3_fu_1079_p4;
wire   [24:0] add_ln105_fu_1291_p2;
wire   [24:0] trunc_ln81_1_fu_1075_p1;
wire   [63:0] zext_ln102_4_fu_1316_p1;
wire   [63:0] add_ln102_16_fu_1331_p2;
wire   [63:0] add_ln99_fu_1319_p2;
wire   [63:0] add_ln102_3_fu_1337_p2;
wire   [37:0] lshr_ln102_4_fu_1343_p4;
wire   [63:0] zext_ln102_5_fu_1353_p1;
wire   [63:0] add_ln102_17_fu_1371_p2;
wire   [63:0] add_ln102_4_fu_1377_p2;
wire   [38:0] lshr_ln102_5_fu_1382_p4;
wire   [63:0] tmp_fu_1309_p3;
wire   [63:0] zext_ln102_6_fu_1392_p1;
wire   [63:0] add_ln102_18_fu_1421_p2;
wire   [63:0] add_ln72_2_fu_1396_p2;
wire   [63:0] add_ln102_5_fu_1427_p2;
wire   [37:0] lshr_ln102_6_fu_1433_p4;
wire   [63:0] arr_26_fu_1447_p2;
wire   [63:0] zext_ln102_7_fu_1443_p1;
wire   [63:0] add_ln102_6_fu_1465_p2;
wire   [38:0] lshr_ln102_7_fu_1471_p4;
wire   [63:0] arr_27_fu_1485_p2;
wire   [63:0] zext_ln102_8_fu_1481_p1;
wire   [63:0] add_ln102_7_fu_1503_p2;
wire   [37:0] lshr_ln102_8_fu_1509_p4;
wire   [63:0] arr_25_fu_1523_p2;
wire   [63:0] zext_ln102_9_fu_1519_p1;
wire   [63:0] add_ln102_8_fu_1541_p2;
wire   [25:0] trunc_ln100_fu_1323_p1;
wire   [25:0] add_ln106_fu_1557_p2;
wire   [25:0] add_ln100_fu_1327_p2;
wire   [24:0] trunc_ln73_fu_1357_p1;
wire   [24:0] trunc_ln102_5_fu_1361_p4;
wire   [24:0] add_ln107_fu_1568_p2;
wire   [25:0] trunc_ln_fu_1400_p3;
wire   [25:0] trunc_ln102_6_fu_1411_p4;
wire   [25:0] add_ln108_fu_1579_p2;
wire   [25:0] add_ln72_3_fu_1407_p2;
wire   [24:0] add_ln102_19_fu_1461_p2;
wire   [24:0] trunc_ln102_7_fu_1451_p4;
wire   [25:0] add_ln102_20_fu_1499_p2;
wire   [25:0] trunc_ln102_8_fu_1489_p4;
wire   [24:0] add_ln102_21_fu_1537_p2;
wire   [24:0] trunc_ln102_9_fu_1527_p4;
wire   [43:0] mul_ln102_fu_416_p2;
wire   [25:0] trunc_ln102_fu_1623_p1;
wire   [43:0] zext_ln103_fu_1633_p1;
wire   [43:0] add_ln103_fu_1636_p2;
wire   [17:0] tmp_s_fu_1642_p4;
wire   [24:0] zext_ln103_2_fu_1656_p1;
wire   [25:0] zext_ln103_1_fu_1652_p1;
wire   [25:0] zext_ln104_fu_1666_p1;
wire   [25:0] add_ln104_fu_1669_p2;
wire   [0:0] tmp_1_fu_1675_p3;
wire   [26:0] zext_ln104_2_fu_1687_p1;
wire   [26:0] zext_ln104_1_fu_1683_p1;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire   [63:0] mul_ln100_fu_396_p10;
wire   [43:0] mul_ln102_fu_416_p00;
wire   [63:0] mul_ln70_1_fu_316_p00;
wire   [63:0] mul_ln70_3_fu_344_p00;
wire   [62:0] mul_ln72_1_fu_264_p00;
wire   [62:0] mul_ln72_1_fu_264_p10;
wire   [63:0] mul_ln83_1_fu_372_p00;
wire   [63:0] mul_ln98_fu_388_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1793),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_ready),
    .arr_3(arr_15_reg_1837),
    .arr_4(arr_4_reg_1895),
    .arr_5(arr_16_reg_1850),
    .arr_6(arr_6_reg_1905),
    .arr_7(arr_17_reg_1866),
    .arr_8(arr_8_reg_1910),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out),
    .zext_ln50(mul_ln42_reg_1871),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_2_out),
    .arr_14_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_14_out),
    .arr_14_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_14_out_ap_vld),
    .arr_13_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_13_out),
    .arr_13_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_13_out_ap_vld),
    .arr_12_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_12_out),
    .arr_12_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_12_out_ap_vld),
    .arr_11_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_11_out),
    .arr_11_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_11_out_ap_vld),
    .arr_10_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_10_out),
    .arr_10_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_10_out_ap_vld),
    .arr_9_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_9_out),
    .arr_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_9_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln115(trunc_ln115_1_reg_1799),
    .zext_ln103(out1_w_reg_2206),
    .zext_ln104(out1_w_1_reg_2211),
    .out1_w_2(out1_w_2_reg_2216),
    .zext_ln106(out1_w_3_reg_2161),
    .zext_ln107(out1_w_4_reg_2171),
    .zext_ln108(out1_w_5_reg_2176),
    .zext_ln109(out1_w_6_reg_2181),
    .zext_ln110(out1_w_7_reg_2186),
    .zext_ln111(out1_w_8_reg_2191),
    .zext_ln13(out1_w_9_reg_2196)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U56(
    .din0(grp_fu_248_p0),
    .din1(grp_fu_248_p1),
    .dout(grp_fu_248_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U57(
    .din0(grp_fu_252_p0),
    .din1(grp_fu_252_p1),
    .dout(grp_fu_252_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U58(
    .din0(grp_fu_256_p0),
    .din1(grp_fu_256_p1),
    .dout(grp_fu_256_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U59(
    .din0(grp_fu_260_p0),
    .din1(grp_fu_260_p1),
    .dout(grp_fu_260_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U60(
    .din0(mul_ln72_1_fu_264_p0),
    .din1(mul_ln72_1_fu_264_p1),
    .dout(mul_ln72_1_fu_264_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U61(
    .din0(grp_fu_268_p0),
    .din1(grp_fu_268_p1),
    .dout(grp_fu_268_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U62(
    .din0(grp_fu_272_p0),
    .din1(grp_fu_272_p1),
    .dout(grp_fu_272_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U63(
    .din0(grp_fu_276_p0),
    .din1(grp_fu_276_p1),
    .dout(grp_fu_276_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U64(
    .din0(grp_fu_280_p0),
    .din1(grp_fu_280_p1),
    .dout(grp_fu_280_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U65(
    .din0(mul_ln60_fu_284_p0),
    .din1(mul_ln60_fu_284_p1),
    .dout(mul_ln60_fu_284_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U66(
    .din0(mul_ln60_1_fu_288_p0),
    .din1(mul_ln60_1_fu_288_p1),
    .dout(mul_ln60_1_fu_288_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U67(
    .din0(mul_ln60_2_fu_292_p0),
    .din1(mul_ln60_2_fu_292_p1),
    .dout(mul_ln60_2_fu_292_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(mul_ln60_3_fu_296_p0),
    .din1(mul_ln60_3_fu_296_p1),
    .dout(mul_ln60_3_fu_296_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(mul_ln70_fu_300_p0),
    .din1(mul_ln70_fu_300_p1),
    .dout(mul_ln70_fu_300_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U70(
    .din0(mul_ln71_fu_304_p0),
    .din1(mul_ln71_fu_304_p1),
    .dout(mul_ln71_fu_304_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(mul_ln72_fu_308_p0),
    .din1(mul_ln72_fu_308_p1),
    .dout(mul_ln72_fu_308_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(mul_ln73_fu_312_p0),
    .din1(mul_ln73_fu_312_p1),
    .dout(mul_ln73_fu_312_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(mul_ln70_1_fu_316_p0),
    .din1(mul_ln70_1_fu_316_p1),
    .dout(mul_ln70_1_fu_316_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(mul_ln71_1_fu_320_p0),
    .din1(mul_ln71_1_fu_320_p1),
    .dout(mul_ln71_1_fu_320_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(mul_ln73_1_fu_324_p0),
    .din1(mul_ln73_1_fu_324_p1),
    .dout(mul_ln73_1_fu_324_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(mul_ln70_2_fu_328_p0),
    .din1(mul_ln70_2_fu_328_p1),
    .dout(mul_ln70_2_fu_328_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln71_2_fu_332_p0),
    .din1(mul_ln71_2_fu_332_p1),
    .dout(mul_ln71_2_fu_332_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln72_2_fu_336_p0),
    .din1(mul_ln72_2_fu_336_p1),
    .dout(mul_ln72_2_fu_336_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln73_2_fu_340_p0),
    .din1(mul_ln73_2_fu_340_p1),
    .dout(mul_ln73_2_fu_340_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln70_3_fu_344_p0),
    .din1(mul_ln70_3_fu_344_p1),
    .dout(mul_ln70_3_fu_344_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln71_3_fu_348_p0),
    .din1(mul_ln71_3_fu_348_p1),
    .dout(mul_ln71_3_fu_348_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln72_3_fu_352_p0),
    .din1(mul_ln72_3_fu_352_p1),
    .dout(mul_ln72_3_fu_352_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul_ln77_fu_356_p0),
    .din1(mul_ln77_fu_356_p1),
    .dout(mul_ln77_fu_356_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul_ln79_1_fu_360_p0),
    .din1(mul_ln79_1_fu_360_p1),
    .dout(mul_ln79_1_fu_360_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul_ln80_fu_364_p0),
    .din1(mul_ln80_fu_364_p1),
    .dout(mul_ln80_fu_364_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln81_fu_368_p0),
    .din1(mul_ln81_fu_368_p1),
    .dout(mul_ln81_fu_368_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul_ln83_1_fu_372_p0),
    .din1(mul_ln83_1_fu_372_p1),
    .dout(mul_ln83_1_fu_372_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul_ln84_fu_376_p0),
    .din1(mul_ln84_fu_376_p1),
    .dout(mul_ln84_fu_376_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul_ln85_fu_380_p0),
    .din1(mul_ln85_fu_380_p1),
    .dout(mul_ln85_fu_380_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul_ln97_fu_384_p0),
    .din1(mul_ln97_fu_384_p1),
    .dout(mul_ln97_fu_384_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul_ln98_fu_388_p0),
    .din1(mul_ln98_fu_388_p1),
    .dout(mul_ln98_fu_388_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul_ln99_fu_392_p0),
    .din1(mul_ln99_fu_392_p1),
    .dout(mul_ln99_fu_392_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul_ln100_fu_396_p0),
    .din1(mul_ln100_fu_396_p1),
    .dout(mul_ln100_fu_396_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U94(
    .din0(grp_fu_400_p0),
    .din1(grp_fu_400_p1),
    .dout(grp_fu_400_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U95(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_6_out),
    .din1(mul_ln83_fu_406_p1),
    .dout(mul_ln83_fu_406_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U96(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out),
    .din1(mul_ln93_fu_411_p1),
    .dout(mul_ln93_fu_411_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U97(
    .din0(mul_ln102_fu_416_p0),
    .din1(mul_ln102_fu_416_p1),
    .dout(mul_ln102_fu_416_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln102_10_reg_2024 <= add_ln102_10_fu_913_p2;
        add_ln103_2_reg_2150 <= add_ln103_2_fu_1267_p2;
        add_ln104_1_reg_2156 <= add_ln104_1_fu_1285_p2;
        add_ln60_2_reg_2135 <= add_ln60_2_fu_1247_p2;
        add_ln60_reg_2130 <= add_ln60_fu_1235_p2;
        add_ln71_2_reg_2095 <= add_ln71_2_fu_1189_p2;
        add_ln71_reg_2090 <= add_ln71_fu_1177_p2;
        add_ln72_1_reg_2075 <= add_ln72_1_fu_1163_p2;
        add_ln72_reg_2070 <= add_ln72_fu_1157_p2;
        add_ln73_1_reg_2060 <= add_ln73_1_fu_1147_p2;
        add_ln77_1_reg_2110 <= add_ln77_1_fu_1209_p2;
        add_ln77_3_reg_2115 <= add_ln77_3_fu_1221_p2;
        add_ln99_1_reg_2035 <= add_ln99_1_fu_1111_p2;
        add_ln99_2_reg_2040 <= add_ln99_2_fu_1117_p2;
        lshr_ln102_3_reg_2030 <= {{add_ln102_2_fu_1095_p2[63:25]}};
        out1_w_3_reg_2161 <= out1_w_3_fu_1297_p2;
        trunc_ln102_4_reg_2055 <= {{add_ln102_2_fu_1095_p2[50:25]}};
        trunc_ln60_1_reg_2145 <= trunc_ln60_1_fu_1257_p1;
        trunc_ln60_reg_2140 <= trunc_ln60_fu_1253_p1;
        trunc_ln71_1_reg_2105 <= trunc_ln71_1_fu_1199_p1;
        trunc_ln71_reg_2100 <= trunc_ln71_fu_1195_p1;
        trunc_ln72_1_reg_2085 <= trunc_ln72_1_fu_1173_p1;
        trunc_ln72_reg_2080 <= trunc_ln72_fu_1169_p1;
        trunc_ln73_1_reg_2065 <= trunc_ln73_1_fu_1153_p1;
        trunc_ln77_1_reg_2125 <= trunc_ln77_1_fu_1231_p1;
        trunc_ln77_reg_2120 <= trunc_ln77_fu_1227_p1;
        trunc_ln99_1_reg_2050 <= trunc_ln99_1_fu_1127_p1;
        trunc_ln99_reg_2045 <= trunc_ln99_fu_1123_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln89_1_reg_2004 <= add_ln89_1_fu_654_p2;
        add_ln92_reg_1984 <= add_ln92_fu_636_p2;
        mul_ln86_reg_1964 <= grp_fu_248_p2;
        mul_ln88_reg_1969 <= grp_fu_252_p2;
        mul_ln92_reg_1974 <= grp_fu_256_p2;
        mul_ln95_reg_1979 <= grp_fu_260_p2;
        trunc_ln85_reg_2019 <= trunc_ln85_fu_668_p1;
        trunc_ln89_1_reg_2014 <= trunc_ln89_1_fu_664_p1;
        trunc_ln89_reg_2009 <= trunc_ln89_fu_660_p1;
        trunc_ln93_1_reg_1994 <= trunc_ln93_1_fu_646_p1;
        trunc_ln93_reg_1989 <= trunc_ln93_fu_642_p1;
        trunc_ln94_reg_1999 <= trunc_ln94_fu_650_p1;
        zext_ln41_1_reg_1941[31 : 0] <= zext_ln41_1_fu_595_p1[31 : 0];
        zext_ln79_reg_1953[31 : 0] <= zext_ln79_fu_602_p1[31 : 0];
        zext_ln85_reg_1959[31 : 1] <= zext_ln85_fu_612_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_15_reg_1837 <= grp_fu_268_p2;
        arr_16_reg_1850 <= grp_fu_272_p2;
        arr_17_reg_1866 <= grp_fu_276_p2;
        mul_ln42_reg_1871 <= grp_fu_400_p2;
        zext_ln27_reg_1825[31 : 0] <= zext_ln27_fu_472_p1[31 : 0];
        zext_ln37_2_reg_1842[31 : 0] <= zext_ln37_2_fu_484_p1[31 : 0];
        zext_ln37_4_reg_1855[31 : 0] <= zext_ln37_4_fu_489_p1[31 : 0];
        zext_ln37_reg_1831[31 : 0] <= zext_ln37_fu_479_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_4_reg_1895[63 : 1] <= arr_4_fu_524_p3[63 : 1];
        arr_6_reg_1905[63 : 1] <= arr_6_fu_538_p3[63 : 1];
        arr_8_reg_1910[63 : 1] <= arr_8_fu_553_p3[63 : 1];
        mul_ln83_reg_1920 <= mul_ln83_fu_406_p2;
        mul_ln93_reg_1926 <= mul_ln93_fu_411_p2;
        shl_ln60_3_reg_1915[31 : 1] <= shl_ln60_3_fu_567_p2[31 : 1];
        tmp32_reg_1931 <= tmp32_fu_578_p2;
        trunc_ln72_2_reg_1936 <= trunc_ln72_2_fu_584_p1;
        zext_ln37_10_reg_1900[31 : 0] <= zext_ln37_10_fu_533_p1[31 : 0];
        zext_ln37_9_reg_1889[31 : 0] <= zext_ln37_9_fu_519_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out1_w_1_reg_2211 <= out1_w_1_fu_1660_p2;
        out1_w_2_reg_2216 <= out1_w_2_fu_1690_p2;
        out1_w_reg_2206 <= out1_w_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out1_w_4_reg_2171 <= out1_w_4_fu_1562_p2;
        out1_w_5_reg_2176 <= out1_w_5_fu_1574_p2;
        out1_w_6_reg_2181 <= out1_w_6_fu_1585_p2;
        out1_w_7_reg_2186 <= out1_w_7_fu_1591_p2;
        out1_w_8_reg_2191 <= out1_w_8_fu_1597_p2;
        out1_w_9_reg_2196 <= out1_w_9_fu_1603_p2;
        trunc_ln102_s_reg_2166 <= {{add_ln102_8_fu_1541_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_421 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln115_1_reg_1799 <= {{out1[63:2]}};
        trunc_ln22_1_reg_1793 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_248_p0 = zext_ln86_fu_617_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_248_p0 = zext_ln37_8_fu_511_p1;
    end else begin
        grp_fu_248_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_248_p1 = zext_ln37_9_reg_1889;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_248_p1 = zext_ln37_9_fu_519_p1;
    end else begin
        grp_fu_248_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_252_p0 = zext_ln88_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_252_p0 = zext_ln37_8_fu_511_p1;
    end else begin
        grp_fu_252_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_252_p1 = zext_ln37_9_reg_1889;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_252_p1 = zext_ln37_10_fu_533_p1;
    end else begin
        grp_fu_252_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_256_p0 = zext_ln88_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_256_p0 = zext_ln37_8_fu_511_p1;
    end else begin
        grp_fu_256_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_256_p1 = zext_ln92_fu_628_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_256_p1 = zext_ln37_11_fu_547_p1;
    end else begin
        grp_fu_256_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_260_p0 = zext_ln86_fu_617_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_260_p0 = zext_ln37_8_fu_511_p1;
    end else begin
        grp_fu_260_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_260_p1 = zext_ln37_10_reg_1900;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_260_p1 = zext_ln41_2_fu_562_p1;
    end else begin
        grp_fu_260_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_268_p0 = zext_ln42_fu_689_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_268_p0 = zext_ln85_fu_612_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_268_p0 = zext_ln27_fu_472_p1;
    end else begin
        grp_fu_268_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_268_p1 = zext_ln37_7_fu_714_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_268_p1 = zext_ln41_1_fu_595_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_268_p1 = zext_ln37_fu_479_p1;
    end else begin
        grp_fu_268_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_272_p0 = zext_ln27_reg_1825;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_272_p0 = zext_ln79_fu_602_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_272_p0 = zext_ln27_fu_472_p1;
    end else begin
        grp_fu_272_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_272_p1 = zext_ln27_1_fu_724_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_272_p1 = zext_ln37_2_reg_1842;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_272_p1 = zext_ln37_2_fu_484_p1;
    end else begin
        grp_fu_272_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_276_p0 = zext_ln27_reg_1825;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_276_p0 = zext_ln93_fu_632_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_276_p0 = zext_ln27_fu_472_p1;
    end else begin
        grp_fu_276_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_276_p1 = zext_ln37_7_fu_714_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_276_p1 = zext_ln37_1_fu_591_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_276_p1 = zext_ln37_4_fu_489_p1;
    end else begin
        grp_fu_276_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_280_p0 = zext_ln41_fu_719_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_280_p0 = zext_ln41_1_fu_595_p1;
    end else begin
        grp_fu_280_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_280_p1 = zext_ln41_1_reg_1941;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_280_p1 = zext_ln41_1_fu_595_p1;
    end else begin
        grp_fu_280_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_400_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_400_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_400_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_9_out;
    end else begin
        grp_fu_400_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_400_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_400_p1 = 32'd38;
    end else begin
        grp_fu_400_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_445_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWADDR = sext_ln115_fu_1609_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_1327_p2 = (trunc_ln99_1_reg_2050 + trunc_ln99_reg_2045);

assign add_ln102_10_fu_913_p2 = (add_ln102_11_fu_908_p2 + add_ln102_9_fu_902_p2);

assign add_ln102_11_fu_908_p2 = (trunc_ln93_1_reg_1994 + trunc_ln95_fu_881_p1);

assign add_ln102_12_fu_964_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_10_out + zext_ln102_1_fu_929_p1);

assign add_ln102_13_fu_1027_p2 = (add_ln84_fu_996_p2 + shl_ln7_fu_829_p3);

assign add_ln102_14_fu_1033_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_11_out + zext_ln102_2_fu_986_p1);

assign add_ln102_15_fu_1089_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_12_out + zext_ln102_3_fu_1055_p1);

assign add_ln102_16_fu_1331_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_13_out + zext_ln102_4_fu_1316_p1);

assign add_ln102_17_fu_1371_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_14_out + zext_ln102_5_fu_1353_p1);

assign add_ln102_18_fu_1421_p2 = (tmp_fu_1309_p3 + zext_ln102_6_fu_1392_p1);

assign add_ln102_19_fu_1461_p2 = (trunc_ln71_1_reg_2105 + trunc_ln71_reg_2100);

assign add_ln102_1_fu_1039_p2 = (add_ln102_14_fu_1033_p2 + add_ln102_13_fu_1027_p2);

assign add_ln102_20_fu_1499_p2 = (trunc_ln77_1_reg_2125 + trunc_ln77_reg_2120);

assign add_ln102_21_fu_1537_p2 = (trunc_ln60_1_reg_2145 + trunc_ln60_reg_2140);

assign add_ln102_2_fu_1095_p2 = (add_ln102_15_fu_1089_p2 + add_ln80_fu_1065_p2);

assign add_ln102_3_fu_1337_p2 = (add_ln102_16_fu_1331_p2 + add_ln99_fu_1319_p2);

assign add_ln102_4_fu_1377_p2 = (add_ln102_17_fu_1371_p2 + add_ln73_1_reg_2060);

assign add_ln102_5_fu_1427_p2 = (add_ln102_18_fu_1421_p2 + add_ln72_2_fu_1396_p2);

assign add_ln102_6_fu_1465_p2 = (arr_26_fu_1447_p2 + zext_ln102_7_fu_1443_p1);

assign add_ln102_7_fu_1503_p2 = (arr_27_fu_1485_p2 + zext_ln102_8_fu_1481_p1);

assign add_ln102_8_fu_1541_p2 = (arr_25_fu_1523_p2 + zext_ln102_9_fu_1519_p1);

assign add_ln102_9_fu_902_p2 = (trunc_ln1_fu_867_p3 + trunc_ln2_fu_874_p3);

assign add_ln102_fu_970_p2 = (add_ln102_12_fu_964_p2 + add_ln89_fu_940_p2);

assign add_ln103_1_fu_1261_p2 = (trunc_ln90_fu_945_p1 + trunc_ln6_fu_954_p4);

assign add_ln103_2_fu_1267_p2 = (add_ln103_1_fu_1261_p2 + add_ln90_fu_949_p2);

assign add_ln103_fu_1636_p2 = (mul_ln102_fu_416_p2 + zext_ln103_fu_1633_p1);

assign add_ln104_1_fu_1285_p2 = (add_ln104_3_fu_1279_p2 + add_ln104_2_fu_1273_p2);

assign add_ln104_2_fu_1273_p2 = (trunc_ln85_1_fu_1009_p1 + trunc_ln7_fu_1002_p3);

assign add_ln104_3_fu_1279_p2 = (trunc_ln86_fu_1013_p1 + trunc_ln102_2_fu_1017_p4);

assign add_ln104_fu_1669_p2 = (zext_ln103_1_fu_1652_p1 + zext_ln104_fu_1666_p1);

assign add_ln105_fu_1291_p2 = (trunc_ln81_fu_1071_p1 + trunc_ln102_3_fu_1079_p4);

assign add_ln106_fu_1557_p2 = (trunc_ln100_fu_1323_p1 + trunc_ln102_4_reg_2055);

assign add_ln107_fu_1568_p2 = (trunc_ln73_fu_1357_p1 + trunc_ln102_5_fu_1361_p4);

assign add_ln108_fu_1579_p2 = (trunc_ln_fu_1400_p3 + trunc_ln102_6_fu_1411_p4);

assign add_ln60_1_fu_1241_p2 = (mul_ln60_2_fu_292_p2 + grp_fu_280_p2);

assign add_ln60_2_fu_1247_p2 = (add_ln60_1_fu_1241_p2 + mul_ln60_3_fu_296_p2);

assign add_ln60_fu_1235_p2 = (mul_ln60_1_fu_288_p2 + mul_ln60_fu_284_p2);

assign add_ln71_1_fu_1183_p2 = (mul_ln71_2_fu_332_p2 + grp_fu_276_p2);

assign add_ln71_2_fu_1189_p2 = (add_ln71_1_fu_1183_p2 + mul_ln71_3_fu_348_p2);

assign add_ln71_fu_1177_p2 = (mul_ln71_1_fu_320_p2 + mul_ln71_fu_304_p2);

assign add_ln72_1_fu_1163_p2 = (mul_ln72_2_fu_336_p2 + grp_fu_268_p2);

assign add_ln72_2_fu_1396_p2 = (add_ln72_1_reg_2075 + add_ln72_reg_2070);

assign add_ln72_3_fu_1407_p2 = (trunc_ln72_1_reg_2085 + trunc_ln72_reg_2080);

assign add_ln72_fu_1157_p2 = (mul_ln72_3_fu_352_p2 + mul_ln72_fu_308_p2);

assign add_ln73_1_fu_1147_p2 = (add_ln73_fu_1141_p2 + mul_ln73_1_fu_324_p2);

assign add_ln73_fu_1141_p2 = (mul_ln73_2_fu_340_p2 + mul_ln73_fu_312_p2);

assign add_ln77_1_fu_1209_p2 = (add_ln77_fu_1203_p2 + mul_ln70_1_fu_316_p2);

assign add_ln77_2_fu_1215_p2 = (mul_ln70_3_fu_344_p2 + grp_fu_272_p2);

assign add_ln77_3_fu_1221_p2 = (add_ln77_2_fu_1215_p2 + mul_ln77_fu_356_p2);

assign add_ln77_fu_1203_p2 = (mul_ln70_fu_300_p2 + mul_ln70_2_fu_328_p2);

assign add_ln80_1_fu_1059_p2 = (mul_ln81_fu_368_p2 + mul_ln79_1_fu_360_p2);

assign add_ln80_fu_1065_p2 = (add_ln80_1_fu_1059_p2 + mul_ln80_fu_364_p2);

assign add_ln84_1_fu_990_p2 = (mul_ln85_fu_380_p2 + mul_ln83_1_fu_372_p2);

assign add_ln84_fu_996_p2 = (add_ln84_1_fu_990_p2 + mul_ln84_fu_376_p2);

assign add_ln89_1_fu_654_p2 = (grp_fu_268_p2 + grp_fu_272_p2);

assign add_ln89_fu_940_p2 = (add_ln89_1_reg_2004 + shl_ln8_fu_836_p3);

assign add_ln90_fu_949_p2 = (trunc_ln89_1_reg_2014 + trunc_ln4_fu_933_p3);

assign add_ln92_fu_636_p2 = (grp_fu_276_p2 + grp_fu_280_p2);

assign add_ln95_1_fu_890_p2 = (shl_ln_fu_850_p3 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_9_out);

assign add_ln95_fu_885_p2 = (add_ln92_reg_1984 + shl_ln9_fu_843_p3);

assign add_ln99_1_fu_1111_p2 = (mul_ln99_fu_392_p2 + mul_ln97_fu_384_p2);

assign add_ln99_2_fu_1117_p2 = (mul_ln98_fu_388_p2 + mul_ln100_fu_396_p2);

assign add_ln99_fu_1319_p2 = (add_ln99_2_reg_2040 + add_ln99_1_reg_2035);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_22_fu_896_p2 = (add_ln95_1_fu_890_p2 + add_ln95_fu_885_p2);

assign arr_25_fu_1523_p2 = (add_ln60_2_reg_2135 + add_ln60_reg_2130);

assign arr_26_fu_1447_p2 = (add_ln71_2_reg_2095 + add_ln71_reg_2090);

assign arr_27_fu_1485_p2 = (add_ln77_3_reg_2115 + add_ln77_1_reg_2110);

assign arr_4_fu_524_p3 = {{grp_fu_248_p2}, {1'd0}};

assign arr_6_fu_538_p3 = {{grp_fu_252_p2}, {1'd0}};

assign arr_8_fu_553_p3 = {{grp_fu_256_p2}, {1'd0}};

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_231_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_ap_start_reg;

assign lshr_ln102_1_fu_976_p4 = {{add_ln102_fu_970_p2[63:25]}};

assign lshr_ln102_2_fu_1045_p4 = {{add_ln102_1_fu_1039_p2[63:26]}};

assign lshr_ln102_4_fu_1343_p4 = {{add_ln102_3_fu_1337_p2[63:26]}};

assign lshr_ln102_5_fu_1382_p4 = {{add_ln102_4_fu_1377_p2[63:25]}};

assign lshr_ln102_6_fu_1433_p4 = {{add_ln102_5_fu_1427_p2[63:26]}};

assign lshr_ln102_7_fu_1471_p4 = {{add_ln102_6_fu_1465_p2[63:25]}};

assign lshr_ln102_8_fu_1509_p4 = {{add_ln102_7_fu_1503_p2[63:26]}};

assign lshr_ln_fu_919_p4 = {{arr_22_fu_896_p2[63:26]}};

assign mul_ln100_fu_396_p0 = zext_ln79_reg_1953;

assign mul_ln100_fu_396_p1 = mul_ln100_fu_396_p10;

assign mul_ln100_fu_396_p10 = $unsigned(zext_ln37_6_fu_705_p0);

assign mul_ln102_fu_416_p0 = mul_ln102_fu_416_p00;

assign mul_ln102_fu_416_p00 = trunc_ln102_s_reg_2166;

assign mul_ln102_fu_416_p1 = 44'd19;

assign mul_ln60_1_fu_288_p0 = zext_ln60_1_fu_744_p1;

assign mul_ln60_1_fu_288_p1 = zext_ln37_4_reg_1855;

assign mul_ln60_2_fu_292_p0 = zext_ln60_2_fu_755_p1;

assign mul_ln60_2_fu_292_p1 = zext_ln37_3_fu_672_p1;

assign mul_ln60_3_fu_296_p0 = zext_ln60_3_fu_763_p1;

assign mul_ln60_3_fu_296_p1 = zext_ln37_2_reg_1842;

assign mul_ln60_fu_284_p0 = zext_ln60_fu_733_p1;

assign mul_ln60_fu_284_p1 = zext_ln37_5_fu_679_p1;

assign mul_ln70_1_fu_316_p0 = mul_ln70_1_fu_316_p00;

assign mul_ln70_1_fu_316_p00 = shl_ln70_fu_769_p2;

assign mul_ln70_1_fu_316_p1 = zext_ln37_5_fu_679_p1;

assign mul_ln70_2_fu_328_p0 = zext_ln60_2_fu_755_p1;

assign mul_ln70_2_fu_328_p1 = zext_ln37_4_reg_1855;

assign mul_ln70_3_fu_344_p0 = mul_ln70_3_fu_344_p00;

assign mul_ln70_3_fu_344_p00 = shl_ln70_1_fu_804_p2;

assign mul_ln70_3_fu_344_p1 = zext_ln37_3_fu_672_p1;

assign mul_ln70_fu_300_p0 = zext_ln60_fu_733_p1;

assign mul_ln70_fu_300_p1 = zext_ln41_1_reg_1941;

assign mul_ln71_1_fu_320_p0 = zext_ln60_2_fu_755_p1;

assign mul_ln71_1_fu_320_p1 = zext_ln37_5_fu_679_p1;

assign mul_ln71_2_fu_332_p0 = zext_ln60_3_fu_763_p1;

assign mul_ln71_2_fu_332_p1 = zext_ln37_4_reg_1855;

assign mul_ln71_3_fu_348_p0 = zext_ln73_fu_784_p1;

assign mul_ln71_3_fu_348_p1 = zext_ln37_3_fu_672_p1;

assign mul_ln71_fu_304_p0 = zext_ln60_1_fu_744_p1;

assign mul_ln71_fu_304_p1 = zext_ln41_1_reg_1941;

assign mul_ln72_1_fu_264_p0 = mul_ln72_1_fu_264_p00;

assign mul_ln72_1_fu_264_p00 = shl_ln60_3_fu_567_p2;

assign mul_ln72_1_fu_264_p1 = mul_ln72_1_fu_264_p10;

assign mul_ln72_1_fu_264_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_1_out;

assign mul_ln72_2_fu_336_p0 = zext_ln73_fu_784_p1;

assign mul_ln72_2_fu_336_p1 = zext_ln37_4_reg_1855;

assign mul_ln72_3_fu_352_p0 = zext_ln73_1_fu_797_p1;

assign mul_ln72_3_fu_352_p1 = zext_ln37_3_fu_672_p1;

assign mul_ln72_fu_308_p0 = zext_ln60_2_fu_755_p1;

assign mul_ln72_fu_308_p1 = zext_ln41_1_reg_1941;

assign mul_ln73_1_fu_324_p0 = zext_ln73_fu_784_p1;

assign mul_ln73_1_fu_324_p1 = zext_ln37_5_fu_679_p1;

assign mul_ln73_2_fu_340_p0 = zext_ln73_1_fu_797_p1;

assign mul_ln73_2_fu_340_p1 = zext_ln37_4_reg_1855;

assign mul_ln73_fu_312_p0 = zext_ln60_3_fu_763_p1;

assign mul_ln73_fu_312_p1 = zext_ln41_1_reg_1941;

assign mul_ln77_fu_356_p0 = zext_ln37_2_reg_1842;

assign mul_ln77_fu_356_p1 = zext_ln37_2_reg_1842;

assign mul_ln79_1_fu_360_p0 = zext_ln79_reg_1953;

assign mul_ln79_1_fu_360_p1 = zext_ln37_reg_1831;

assign mul_ln80_fu_364_p0 = zext_ln73_1_fu_797_p1;

assign mul_ln80_fu_364_p1 = zext_ln41_1_reg_1941;

assign mul_ln81_fu_368_p0 = zext_ln81_fu_819_p1;

assign mul_ln81_fu_368_p1 = zext_ln37_5_fu_679_p1;

assign mul_ln83_1_fu_372_p0 = mul_ln83_1_fu_372_p00;

assign mul_ln83_1_fu_372_p00 = mul_ln83_reg_1920;

assign mul_ln83_1_fu_372_p1 = zext_ln37_reg_1831;

assign mul_ln83_fu_406_p1 = 32'd19;

assign mul_ln84_fu_376_p0 = zext_ln81_fu_819_p1;

assign mul_ln84_fu_376_p1 = zext_ln41_1_reg_1941;

assign mul_ln85_fu_380_p0 = zext_ln85_reg_1959;

assign mul_ln85_fu_380_p1 = zext_ln37_5_fu_679_p1;

assign mul_ln93_fu_411_p1 = 32'd38;

assign mul_ln97_fu_384_p0 = zext_ln73_fu_784_p1;

assign mul_ln97_fu_384_p1 = zext_ln41_1_reg_1941;

assign mul_ln98_fu_388_p0 = mul_ln98_fu_388_p00;

assign mul_ln98_fu_388_p00 = shl_ln98_fu_857_p2;

assign mul_ln98_fu_388_p1 = zext_ln37_5_fu_679_p1;

assign mul_ln99_fu_392_p0 = zext_ln37_4_reg_1855;

assign mul_ln99_fu_392_p1 = zext_ln37_4_reg_1855;

assign out1_w_1_fu_1660_p2 = (zext_ln103_2_fu_1656_p1 + add_ln103_2_reg_2150);

assign out1_w_2_fu_1690_p2 = (zext_ln104_2_fu_1687_p1 + zext_ln104_1_fu_1683_p1);

assign out1_w_3_fu_1297_p2 = (add_ln105_fu_1291_p2 + trunc_ln81_1_fu_1075_p1);

assign out1_w_4_fu_1562_p2 = (add_ln106_fu_1557_p2 + add_ln100_fu_1327_p2);

assign out1_w_5_fu_1574_p2 = (add_ln107_fu_1568_p2 + trunc_ln73_1_reg_2065);

assign out1_w_6_fu_1585_p2 = (add_ln108_fu_1579_p2 + add_ln72_3_fu_1407_p2);

assign out1_w_7_fu_1591_p2 = (add_ln102_19_fu_1461_p2 + trunc_ln102_7_fu_1451_p4);

assign out1_w_8_fu_1597_p2 = (add_ln102_20_fu_1499_p2 + trunc_ln102_8_fu_1489_p4);

assign out1_w_9_fu_1603_p2 = (add_ln102_21_fu_1537_p2 + trunc_ln102_9_fu_1527_p4);

assign out1_w_fu_1627_p2 = (trunc_ln102_fu_1623_p1 + add_ln102_10_reg_2024);

assign sext_ln115_fu_1609_p1 = $signed(trunc_ln115_1_reg_1799);

assign sext_ln22_fu_445_p1 = $signed(trunc_ln22_1_reg_1793);

assign shl_ln41_fu_709_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_9_out;

assign shl_ln41_fu_709_p2 = shl_ln41_fu_709_p0 << 32'd1;

assign shl_ln60_1_fu_739_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out;

assign shl_ln60_1_fu_739_p2 = shl_ln60_1_fu_739_p0 << 32'd1;

assign shl_ln60_2_fu_750_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_6_out;

assign shl_ln60_2_fu_750_p2 = shl_ln60_2_fu_750_p0 << 32'd1;

assign shl_ln60_3_fu_567_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out;

assign shl_ln60_3_fu_567_p2 = shl_ln60_3_fu_567_p0 << 32'd1;

assign shl_ln60_fu_728_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_8_out;

assign shl_ln60_fu_728_p2 = shl_ln60_fu_728_p0 << 32'd1;

assign shl_ln70_1_fu_804_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out;

assign shl_ln70_1_fu_804_p2 = shl_ln70_1_fu_804_p0 << 32'd2;

assign shl_ln70_fu_769_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out;

assign shl_ln70_fu_769_p2 = shl_ln70_fu_769_p0 << 32'd2;

assign shl_ln73_1_fu_792_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out << 32'd1;

assign shl_ln73_fu_779_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_4_out << 32'd1;

assign shl_ln7_fu_829_p3 = {{mul_ln86_reg_1964}, {1'd0}};

assign shl_ln81_fu_814_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_2_out << 32'd1;

assign shl_ln85_fu_607_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_1_out << 32'd1;

assign shl_ln8_fu_836_p3 = {{mul_ln88_reg_1969}, {1'd0}};

assign shl_ln98_fu_857_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out << 32'd2;

assign shl_ln9_fu_843_p3 = {{mul_ln92_reg_1974}, {1'd0}};

assign shl_ln_fu_850_p3 = {{mul_ln95_reg_1979}, {1'd0}};

assign tmp32_fu_578_p2 = (grp_fu_260_p2 + mul_ln72_1_fu_264_p2);

assign tmp_1_fu_1675_p3 = add_ln104_fu_1669_p2[32'd25];

assign tmp_fu_1309_p3 = {{tmp32_reg_1931}, {1'd0}};

assign tmp_s_fu_1642_p4 = {{add_ln103_fu_1636_p2[43:26]}};

assign trunc_ln100_fu_1323_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_13_out[25:0];

assign trunc_ln102_2_fu_1017_p4 = {{add_ln102_fu_970_p2[50:25]}};

assign trunc_ln102_3_fu_1079_p4 = {{add_ln102_1_fu_1039_p2[50:26]}};

assign trunc_ln102_5_fu_1361_p4 = {{add_ln102_3_fu_1337_p2[50:26]}};

assign trunc_ln102_6_fu_1411_p4 = {{add_ln102_4_fu_1377_p2[50:25]}};

assign trunc_ln102_7_fu_1451_p4 = {{add_ln102_5_fu_1427_p2[50:26]}};

assign trunc_ln102_8_fu_1489_p4 = {{add_ln102_6_fu_1465_p2[50:25]}};

assign trunc_ln102_9_fu_1527_p4 = {{add_ln102_7_fu_1503_p2[50:26]}};

assign trunc_ln102_fu_1623_p1 = mul_ln102_fu_416_p2[25:0];

assign trunc_ln1_fu_867_p3 = {{trunc_ln93_reg_1989}, {1'd0}};

assign trunc_ln2_fu_874_p3 = {{trunc_ln94_reg_1999}, {1'd0}};

assign trunc_ln4_fu_933_p3 = {{trunc_ln89_reg_2009}, {1'd0}};

assign trunc_ln60_1_fu_1257_p1 = add_ln60_2_fu_1247_p2[24:0];

assign trunc_ln60_fu_1253_p1 = add_ln60_fu_1235_p2[24:0];

assign trunc_ln6_fu_954_p4 = {{arr_22_fu_896_p2[50:26]}};

assign trunc_ln71_1_fu_1199_p1 = add_ln71_2_fu_1189_p2[24:0];

assign trunc_ln71_fu_1195_p1 = add_ln71_fu_1177_p2[24:0];

assign trunc_ln72_1_fu_1173_p1 = add_ln72_1_fu_1163_p2[25:0];

assign trunc_ln72_2_fu_584_p1 = tmp32_fu_578_p2[24:0];

assign trunc_ln72_fu_1169_p1 = add_ln72_fu_1157_p2[25:0];

assign trunc_ln73_1_fu_1153_p1 = add_ln73_1_fu_1147_p2[24:0];

assign trunc_ln73_fu_1357_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_14_out[24:0];

assign trunc_ln77_1_fu_1231_p1 = add_ln77_3_fu_1221_p2[25:0];

assign trunc_ln77_fu_1227_p1 = add_ln77_1_fu_1209_p2[25:0];

assign trunc_ln7_fu_1002_p3 = {{trunc_ln85_reg_2019}, {1'd0}};

assign trunc_ln81_1_fu_1075_p1 = add_ln80_fu_1065_p2[24:0];

assign trunc_ln81_fu_1071_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_12_out[24:0];

assign trunc_ln85_1_fu_1009_p1 = add_ln84_fu_996_p2[25:0];

assign trunc_ln85_fu_668_p1 = grp_fu_248_p2[24:0];

assign trunc_ln86_fu_1013_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_11_out[25:0];

assign trunc_ln89_1_fu_664_p1 = add_ln89_1_fu_654_p2[24:0];

assign trunc_ln89_fu_660_p1 = grp_fu_252_p2[23:0];

assign trunc_ln90_fu_945_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_10_out[24:0];

assign trunc_ln93_1_fu_646_p1 = add_ln92_fu_636_p2[25:0];

assign trunc_ln93_fu_642_p1 = grp_fu_256_p2[24:0];

assign trunc_ln94_fu_650_p1 = grp_fu_260_p2[24:0];

assign trunc_ln95_fu_881_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_208_arr_9_out[25:0];

assign trunc_ln99_1_fu_1127_p1 = add_ln99_2_fu_1117_p2[25:0];

assign trunc_ln99_fu_1123_p1 = add_ln99_1_fu_1111_p2[25:0];

assign trunc_ln_fu_1400_p3 = {{trunc_ln72_2_reg_1936}, {1'd0}};

assign zext_ln102_1_fu_929_p1 = lshr_ln_fu_919_p4;

assign zext_ln102_2_fu_986_p1 = lshr_ln102_1_fu_976_p4;

assign zext_ln102_3_fu_1055_p1 = lshr_ln102_2_fu_1045_p4;

assign zext_ln102_4_fu_1316_p1 = lshr_ln102_3_reg_2030;

assign zext_ln102_5_fu_1353_p1 = lshr_ln102_4_fu_1343_p4;

assign zext_ln102_6_fu_1392_p1 = lshr_ln102_5_fu_1382_p4;

assign zext_ln102_7_fu_1443_p1 = lshr_ln102_6_fu_1433_p4;

assign zext_ln102_8_fu_1481_p1 = lshr_ln102_7_fu_1471_p4;

assign zext_ln102_9_fu_1519_p1 = lshr_ln102_8_fu_1509_p4;

assign zext_ln103_1_fu_1652_p1 = tmp_s_fu_1642_p4;

assign zext_ln103_2_fu_1656_p1 = tmp_s_fu_1642_p4;

assign zext_ln103_fu_1633_p1 = add_ln102_10_reg_2024;

assign zext_ln104_1_fu_1683_p1 = tmp_1_fu_1675_p3;

assign zext_ln104_2_fu_1687_p1 = add_ln104_1_reg_2156;

assign zext_ln104_fu_1666_p1 = add_ln103_2_reg_2150;

assign zext_ln27_1_fu_724_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_9_out;

assign zext_ln27_1_fu_724_p1 = $unsigned(zext_ln27_1_fu_724_p0);

assign zext_ln27_fu_472_p1 = reg_421;

assign zext_ln37_10_fu_533_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out;

assign zext_ln37_11_fu_547_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_1_out;

assign zext_ln37_1_fu_591_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out;

assign zext_ln37_1_fu_591_p1 = $unsigned(zext_ln37_1_fu_591_p0);

assign zext_ln37_2_fu_484_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_4_out;

assign zext_ln37_3_fu_672_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_3_out;

assign zext_ln37_4_fu_489_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_2_out;

assign zext_ln37_5_fu_679_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_1_out;

assign zext_ln37_6_fu_705_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out;

assign zext_ln37_7_fu_714_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_8_out;

assign zext_ln37_7_fu_714_p1 = $unsigned(zext_ln37_7_fu_714_p0);

assign zext_ln37_8_fu_511_p1 = reg_421;

assign zext_ln37_9_fu_519_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_5_out;

assign zext_ln37_9_fu_519_p1 = $unsigned(zext_ln37_9_fu_519_p0);

assign zext_ln37_fu_479_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_6_out;

assign zext_ln37_fu_479_p1 = $unsigned(zext_ln37_fu_479_p0);

assign zext_ln41_1_fu_595_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_out;

assign zext_ln41_2_fu_562_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_7_out;

assign zext_ln41_2_fu_562_p1 = $unsigned(zext_ln41_2_fu_562_p0);

assign zext_ln41_fu_719_p1 = shl_ln41_fu_709_p2;

assign zext_ln42_fu_689_p1 = mul_ln42_reg_1871;

assign zext_ln60_1_fu_744_p1 = shl_ln60_1_fu_739_p2;

assign zext_ln60_2_fu_755_p1 = shl_ln60_2_fu_750_p2;

assign zext_ln60_3_fu_763_p1 = shl_ln60_3_reg_1915;

assign zext_ln60_fu_733_p1 = shl_ln60_fu_728_p2;

assign zext_ln73_1_fu_797_p1 = shl_ln73_1_fu_792_p2;

assign zext_ln73_fu_784_p1 = shl_ln73_fu_779_p2;

assign zext_ln79_fu_602_p1 = reg_421;

assign zext_ln81_fu_819_p1 = shl_ln81_fu_814_p2;

assign zext_ln85_fu_612_p1 = shl_ln85_fu_607_p2;

assign zext_ln86_fu_617_p1 = reg_421;

assign zext_ln88_fu_623_p1 = mul_ln83_reg_1920;

assign zext_ln92_fu_628_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_191_arg1_r_4_out;

assign zext_ln93_fu_632_p1 = mul_ln93_reg_1926;

always @ (posedge ap_clk) begin
    zext_ln27_reg_1825[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln37_reg_1831[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln37_2_reg_1842[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln37_4_reg_1855[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln37_9_reg_1889[62:32] <= 31'b0000000000000000000000000000000;
    arr_4_reg_1895[0] <= 1'b0;
    zext_ln37_10_reg_1900[62:32] <= 31'b0000000000000000000000000000000;
    arr_6_reg_1905[0] <= 1'b0;
    arr_8_reg_1910[0] <= 1'b0;
    shl_ln60_3_reg_1915[0] <= 1'b0;
    zext_ln41_1_reg_1941[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln79_reg_1953[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln85_reg_1959[0] <= 1'b0;
    zext_ln85_reg_1959[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
