\section{CMOS in a nutshell}
This basic initial project is dedicated to the CMOS Technology only and for this reason two types of metal–oxide–semiconductor field-effect transistors (MOSFET) are required.

Historicaly, the first chips with MOSFETs on the mass market were p-channel MOSFETs in enhancement-mode.

\begin{center}
	\begin{figure}[h]
		\begin{center}
			\begin{circuitdiagram}{20}{20}
				\power{15}{18.5}{U}{}  % power above pmos
				\wire{15}{18}{15}{16}   % wire above pmos
				\trans{penh}{13}{14}{R}{}{} % pmos -> right
				\Voltarrow{14}{18}{10}{16}{u}{$-V_{GS}$}
				\wire{15}{12}{15}{8}   % wire below pmos
				\resis{15}{5}{V}{$R_D$}{}  % resistor on drain
				\wire{15}{1}{15}{2}   % wire below pmos
				\ground{15}{0.5}{D}  % ground below resistor
				\othersrc[\sigsym{-rec}]{o}{5.5}{15.5}{H}{}{signal}
				\pin{9.5}{15.5}{R}{}	% pin in
				\ground{2.5}{0.5}{D}  % ground below signal source
				\wire{2.5}{1}{2.5}{15.5}   % wire below signal
				\junct{15}{10}   % dot
				\wire{15}{10}{16}{10}   % wire before out
				\pin{17}{10}{R}{out}	% pin out
			\end{circuitdiagram}
		\end{center}
		\caption{enhancement-mode PMOS transistor use-case}
	\end{figure}
\end{center}

The sectional view of a PMOS transistor in silicon is being shown below
\begin{center}
	\begin{figure}[h]
		\begin{center}
			\begin{tikzpicture}[node distance = 3cm, auto, thick,scale=0.5, every node/.style={transform shape}]
				% substrate
				\fill[YellowOrange] (0,0) rectangle (10,2);
				\node at (2,0.5) {Si (p-type)};

				% n-well
				\fill[Goldenrod] (1.25,0.75) rectangle (8.25,2);
				\node at (5.75,1) {N-Well};

				% body
				\fill[ProcessBlue] (1.5,1) rectangle (3,2);
				\node at (2,1.5) {n+};
				% source
				\fill[RedOrange] (3.5,1) rectangle (5,2);
				\node at (4,1.5) {p+};
				% drain
				\fill[RedOrange] (6.5,1) rectangle (8,2);
				\node at (7,1.5) {p+};
				%% gate:
				% gate oxide
				\fill[LightGray] (4.8,2) rectangle (6.7,2.1);
				% gate poly
				\fill[BrickRed] (4.8,2.1) rectangle (6.7,2.2);

				% metals ground
				\fill[DarkDarkGray] (2,2) rectangle (2.5,3);
				\fill[DarkDarkGray] (4,2) rectangle (4.5,3);
				\fill[DarkDarkGray] (1,3) rectangle (4.5,3.2); % connection pad GND

				\fill[DarkDarkGray] (5.5,2.2) rectangle (6,3);
				\fill[DarkDarkGray] (5.3,3) rectangle (6.2,3.2); % connection pad VG

				\fill[DarkDarkGray] (7,2) rectangle (7.5,3);
				\fill[DarkDarkGray] (6.8,3) rectangle (7.7,3.2); % connection pad VDD

				% isolation oxides:
				\fill[NormalGray] (1,2) rectangle (2,3);
				\fill[NormalGray] (2.5,2) rectangle (4,3);
				\fill[NormalGray] (4.5,2) rectangle (4.8,3);
				\fill[NormalGray] (4.8,2.2) rectangle (5.5,3);
				\fill[NormalGray] (6,2.2) rectangle (6.7,3);
				\fill[NormalGray] (6.7,2) rectangle (7,3);
				\fill[NormalGray] (7.5,2) rectangle (8.5,3);

				\node at (1.5,3.5) {Source};
				\node at (5.5,3.4) {Gate};
				\node at (7.5,3.4) {Drain};

				%field oxides:
				\fill[DarkGray] (0,2) rectangle (1,4);
				\fill[DarkGray] (8.5,2) rectangle (10,4);
				\fill[RedOrange] (0,1.5) rectangle (1,2);
				\node at (0.5,1.75) {p+};
				\fill[RedOrange] (8.5,1.5) rectangle (10,2);
				\node at (9.5,1.75) {p+};
			\end{tikzpicture}
		\end{center}
		\caption{Sectional view of a PMOS transistor}
	\end{figure}
\end{center}

Historicaly later, faster chips with MOSFETs on the mass market were marked as n-channel MOSFETs in enhancement mode also.

\begin{center}
	\begin{figure}[h]
		\begin{center}
			\begin{circuitdiagram}{20}{20}
				\power{15}{18.5}{U}{}  % power above resistor
				\wire{15}{17}{15}{18}   % wire above resistor
				\resis{15}{14}{V}{$R_D$}{}  % resistor on drain
				\wire{15}{11}{15}{8}   % wire between resistor and nmos
				\trans{nenh}{13}{6}{R}{}{} % nmos -> right
				\Voltarrow{10}{4}{14}{1}{d}{$+V_{GS}$}
				\wire{15}{1}{15}{4}   % wire below nmos
				\ground{15}{0.5}{D}  % ground below nmos
				\othersrc[\sigsym{rec}]{o}{5.5}{4.5}{H}{}{signal}
				\pin{9.5}{4.5}{R}{}	% pin in
				\ground{2.5}{0.5}{D}  % ground below signal source
				\wire{2.5}{1}{2.5}{4.5}   % wire below signal
				\junct{15}{10}   % dot
				\wire{15}{10}{16}{10}   % wire before out
				\pin{17}{10}{R}{out}	% pin out
			\end{circuitdiagram}
		\end{center}
		\caption{enhancement-mode NMOS transistor use-case}
	\end{figure}
\end{center}

The sectional view of a NMOS transistor in silicon is being shown here also.
\begin{center}
	\begin{figure}[h]
		\begin{center}
			\begin{tikzpicture}[node distance = 3cm, auto, thick,scale=0.5, every node/.style={transform shape}]
				% substrate
				\fill[YellowOrange] (0,0) rectangle (10,2);
				\node at (2,0.5) {Si (p-type)};
				% body
				\fill[RedOrange] (1.5,1) rectangle (3,2);
				\node at (2,1.5) {p+};
				% source
				\fill[ProcessBlue] (3.5,1) rectangle (5,2);
				\node at (4,1.5) {n+};
				% drain
				\fill[ProcessBlue] (6.5,1) rectangle (8,2);
				\node at (7,1.5) {n+};
				%% gate:
				% gate oxide
				\fill[LightGray] (4.8,2) rectangle (6.7,2.1);
				% gate poly
				\fill[BrickRed] (4.8,2.1) rectangle (6.7,2.2);
				% metals ground
				\fill[DarkDarkGray] (2,2) rectangle (2.5,3);
				\fill[DarkDarkGray] (4,2) rectangle (4.5,3);
				\fill[DarkDarkGray] (1,3) rectangle (4.5,3.2); % connection pad GND

				\fill[DarkDarkGray] (5.5,2.2) rectangle (6,3);
				\fill[DarkDarkGray] (5.3,3) rectangle (6.2,3.2); % connection pad VG

				\fill[DarkDarkGray] (7,2) rectangle (7.5,3);
				\fill[DarkDarkGray] (6.8,3) rectangle (7.7,3.2); % connection pad VDD

				% isolation oxides:
				\fill[NormalGray] (1,2) rectangle (2,3);
				\fill[NormalGray] (2.5,2) rectangle (4,3);
				\fill[NormalGray] (4.5,2) rectangle (4.8,3);
				\fill[NormalGray] (4.8,2.2) rectangle (5.5,3);
				\fill[NormalGray] (6,2.2) rectangle (6.7,3);
				\fill[NormalGray] (6.7,2) rectangle (7,3);
				\fill[NormalGray] (7.5,2) rectangle (8.5,3);

				%field oxides:
				\fill[DarkGray] (0,2) rectangle (1,4);
				\fill[DarkGray] (8.5,2) rectangle (10,4);
				\fill[RedOrange] (0,1.5) rectangle (1,2);
				\node at (0.5,1.75) {p+};
				\fill[RedOrange] (8.5,1.5) rectangle (10,2);
				\node at (9.5,1.75) {p+};

				\node at (1.5,3.5) {Source};
				\node at (5.5,3.4) {Gate};
				\node at (7.5,3.4) {Drain};
			\end{tikzpicture}
		\end{center}
		\caption{Sectional view of a NMOS transistor}
	\end{figure}
\end{center}

Both technologies, the older NMOS as the newer PMOS, have the same disadvantage. Every time, the transistor is switched on, the current between Drain and Source of the transistor is limited by the Resistor on Drain only. Higher currents here meaning also higher power consumption for the chip where the transistors are integrated also. If the transistors are switched off, now currents flows between Drain and Source anymore, the power consumption of the chip also goes low.
Et violà, the US-Patent with Number 3356858\footnote{https://www.google.com/patents/US3356858} changed the world and combines both technologies to the new complementary metal-oxide-semiconductor (CMOS) technology. Instead of every transistor is working against a weak resistor, the transistor works against a complementary switched-off transistor. With the Eyes of our antecessor CMOS doubles the transistor count, but contemporary chips all are build in CMOS.

\begin{center}
	\begin{figure}[h]
		\begin{center}
			\begin{circuitdiagram}{20}{20}
				\power{15}{18.5}{U}{}  % power above pmos 
				\wire{15}{16}{15}{18}   % wire above pmos
				\trans{penh}{13}{14}{R}{}{} % pmos -> right
				\Voltarrow{14}{18}{10}{16}{u}{$-V_{GS}$}
				\wire{15}{8}{15}{12}   % wire between pmos and nmos
				\trans{nenh}{13}{6}{R}{}{} % nmos -> right
				\Voltarrow{10}{4}{14}{1}{d}{$+V_{GS}$}
				\wire{15}{1}{15}{4}   % wire below nmos
				\ground{15}{0.5}{D}  % ground below nmos
				\othersrc[\sigsym{rec}]{o}{5}{10}{H}{}{signal}
				\pin{9}{10}{R}{}	% pin in
				\wire{9.5}{10}{10}{10}   % wire before gates
				\wire{10}{15.5}{10}{4.5}   % wire between gates
				\junct{10}{10}   % dot
				\ground{2}{0.5}{D}  % ground below signal source
				\wire{2}{1}{2}{10}   % wire below signal
				\junct{15}{10}   % dot
				\wire{15}{10}{16}{10}   % wire before out
				\pin{17}{10}{R}{out}	% pin out
			\end{circuitdiagram}
		\end{center}
		\caption{complementary PMOS and NMOS transistor couple use-case}
	\end{figure}
\end{center}

Below the sectional view of the inverter circuitry can be seen.
For the run through of this process we will use this cross section diagram as reference.
\begin{center}
	\begin{figure}[h]
		\begin{center}
			\begin{tikzpicture}[node distance = 3cm, auto, thick,scale=0.5, every node/.style={transform shape}]
				% substrate
				\fill[YellowOrange] (0,0) rectangle (20,2);
				\node at (2,0.5) {Si (p-type)};
				% n-well
				\fill[Goldenrod] (1.25,0.75) rectangle (8.25,2);
				\node at (5.75,1) {N-Well};
				% body
				\fill[ProcessBlue] (1.5,1) rectangle (3,2);
				\node at (2,1.5) {n+};
				% source
				\fill[RedOrange] (3.5,1) rectangle (5,2);
				\node at (4,1.5) {p+};
				% drain
				\fill[RedOrange] (6.5,1) rectangle (8,2);
				\node at (7,1.5) {p+};
				%% gate:
				% gate oxide
				\fill[LightGray] (4.8,2) rectangle (6.7,2.1);
				% gate poly
				\fill[BrickRed] (4.8,2.1) rectangle (6.7,2.2);
				% isolation oxides:
				\fill[NormalGray] (1,2) rectangle (2,3);
				\fill[NormalGray] (2.5,2) rectangle (4,3);
				\fill[NormalGray] (4.5,2) rectangle (4.8,3);
				\fill[NormalGray] (4.8,2.2) rectangle (5.5,3);
				\fill[NormalGray] (6,2.2) rectangle (6.7,3);
				\fill[NormalGray] (6.7,2) rectangle (7,3);
				\fill[NormalGray] (7.5,2) rectangle (8.5,3);

				%field oxides:
				\fill[DarkGray] (0,2) rectangle (1,4);
				\fill[DarkGray] (8.5,2) rectangle (11.5,4);
				\fill[DarkGray] (19,2) rectangle (20,4);

				\fill[RedOrange] (0,1.5) rectangle (1,2);
				\fill[RedOrange] (8.5,1.5) rectangle (11.5,2);
				\fill[RedOrange] (19,1.5) rectangle (20,2);

				\node at (0.5,1.75) {p+};
				\node at (9.5,1.75) {p+};
				\node at (19.5,1.75) {p+};

				%%% nmos:
				% body
				\fill[RedOrange] (17,1) rectangle (18.5,2);
				\node at (18,1.5) {p+};
				% source
				\fill[ProcessBlue] (15,1) rectangle (16.5,2);
				\node at (16,1.5) {n+};
				% drain
				\fill[ProcessBlue] (12,1) rectangle (13.5,2);
				\node at (13,1.5) {n+};

				%% gate:
				% gate oxide
				\fill[LightGray] (13.3,2) rectangle (15.2,2.1);
				% gate poly
				\fill[BrickRed] (13.3,2.1) rectangle (15.2,2.2);

				% metals
				\fill[DarkDarkGray] (17.5,2) rectangle (18,3);
				\fill[DarkDarkGray] (15.5,2) rectangle (16,3);
				\fill[DarkDarkGray] (15.5,3) rectangle (19,3.2); % connection pad GND

				\fill[DarkDarkGray] (14,2.2) rectangle (14.5,3);
				\fill[DarkDarkGray] (13.8,3) rectangle (14.7,3.2); % connection pad VG

				\fill[DarkDarkGray] (12.5,2) rectangle (13,3);
				\fill[DarkDarkGray] (12.3,3) rectangle (13.2,3.2); % connection pad VDD

				\fill[DarkDarkGray] (2,2) rectangle (2.5,3);
				\fill[DarkDarkGray] (4,2) rectangle (4.5,3);
				\fill[DarkDarkGray] (1,3) rectangle (4.5,3.2); % connection pad GND

				\fill[DarkDarkGray] (5.5,2.2) rectangle (6,3);
				\fill[DarkDarkGray] (5.3,3) rectangle (6.2,3.2); % connection pad VG

				\fill[DarkDarkGray] (7,2) rectangle (7.5,3);
				\fill[DarkDarkGray] (6.8,3) rectangle (7.7,3.2); % connection pad VDD

				% isolation oxides:
				\fill[NormalGray] (18,2) rectangle (19,3);
				\fill[NormalGray] (16,2) rectangle (17.5,3);
				\fill[NormalGray] (15.2,2) rectangle (15.5,3);
				\fill[NormalGray] (14.5,2.2) rectangle (15.2,3);
				\fill[NormalGray] (13.3,2.2) rectangle (14,3);
				\fill[NormalGray] (13,2) rectangle (13.3,3);
				\fill[NormalGray] (11.5,2) rectangle (12.5,3);

				\node at (1.5,3.5) {VDD};
				\node at (16.5,3.5) {Ground};
				\node at (5.5,3.4) {Input};
				\node at (14,3.4) {Input};
				\node at (7,3.4) {Output};
				\node at (12.5,3.4) {Output};

				\node at (0.5,4.2) {Field oxide};
				\node at (9.5,4.2) {Field oxide};
				\node at (19.5,4.2) {Field oxide};
			\end{tikzpicture}
		\end{center}
		\caption{Sectional view of a NMOS-PMOS transistor circuit}
	\end{figure}
\end{center}
