module T_2_reg(
	input				[575:0]				M_out_plain_in,
	input										clk,
	input										rst_n,
	output	reg	[575:0]				M_out_plain_out
);
	always@(posedge cll or negedge rstn)begin
		if(!rstn)begin
			M_out_plain_out <= 	575'b0
		end else begin
			M_out_plain_out <=   M_out_plain_in;
		end
	end
endmodule