
timer_outputcompare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000278  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000410  08000418  00001418  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000410  08000410  00001418  2**0
                  CONTENTS
  4 .ARM          00000000  08000410  08000410  00001418  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000410  08000418  00001418  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000410  08000410  00001410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000414  08000414  00001414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001418  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000418  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000418  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001418  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000091e  00000000  00000000  00001448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000029e  00000000  00000000  00001d66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b8  00000000  00000000  00002008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000079  00000000  00000000  000020c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f70  00000000  00000000  00002139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001381  00000000  00000000  000030a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053246  00000000  00000000  0000442a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00057670  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000188  00000000  00000000  000576b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  0005783c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080003f8 	.word	0x080003f8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080003f8 	.word	0x080003f8

080001d8 <main>:




int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0





	uart2_tx_init();
 80001dc:	f000 f84c 	bl	8000278 <uart2_tx_init>
	tim2_1hz_init();
 80001e0:	f000 f804 	bl	80001ec <tim2_1hz_init>
 80001e4:	2300      	movs	r3, #0


}
 80001e6:	4618      	mov	r0, r3
 80001e8:	bd80      	pop	{r7, pc}
	...

080001ec <tim2_1hz_init>:
#define SR_UIF                 (1U<<0)
#define GPIOAEN				   (1U<<0)
#define PIN5				   (1U<<5)
#define LED				   		PIN5
void tim2_1hz_init(void)
{
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	/*Enable clock access to tim2*/
	RCC->APB1ENR |=TIM2EN;
 80001f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000270 <tim2_1hz_init+0x84>)
 80001f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80001f4:	4a1e      	ldr	r2, [pc, #120]	@ (8000270 <tim2_1hz_init+0x84>)
 80001f6:	f043 0301 	orr.w	r3, r3, #1
 80001fa:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Set prescaler value*/
	TIM2->PSC =  1600 - 1 ;  //  16 000 000 / 1 600 = 10 000
 80001fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000200:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000204:	629a      	str	r2, [r3, #40]	@ 0x28
	/*Set auto-reload value*/
	TIM2->ARR =  10000 - 1;  // 10 000 / 10 000 = 1
 8000206:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800020a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800020e:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Enable GPIO pin */
	/*1.Enable clock access to GPIOA*/
		RCC->AHB1ENR |= GPIOAEN;
 8000210:	4b17      	ldr	r3, [pc, #92]	@ (8000270 <tim2_1hz_init+0x84>)
 8000212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000214:	4a16      	ldr	r2, [pc, #88]	@ (8000270 <tim2_1hz_init+0x84>)
 8000216:	f043 0301 	orr.w	r3, r3, #1
 800021a:	6313      	str	r3, [r2, #48]	@ 0x30

		/*2.Set PA5 as alternate pin*/
		GPIOA->MODER &=~ (1U<<10);
 800021c:	4b15      	ldr	r3, [pc, #84]	@ (8000274 <tim2_1hz_init+0x88>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a14      	ldr	r2, [pc, #80]	@ (8000274 <tim2_1hz_init+0x88>)
 8000222:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000226:	6013      	str	r3, [r2, #0]
		GPIOA->MODER |=(1U<<11);
 8000228:	4b12      	ldr	r3, [pc, #72]	@ (8000274 <tim2_1hz_init+0x88>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a11      	ldr	r2, [pc, #68]	@ (8000274 <tim2_1hz_init+0x88>)
 800022e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000232:	6013      	str	r3, [r2, #0]
	/* alternate function register*/
		GPIOA->AFR[0]= (1U<<20);
 8000234:	4b0f      	ldr	r3, [pc, #60]	@ (8000274 <tim2_1hz_init+0x88>)
 8000236:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800023a:	621a      	str	r2, [r3, #32]

		/* modeling output capture  reg*/
		TIM2->CCMR1= 1U<<4 | 1U<<5;
 800023c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000240:	2230      	movs	r2, #48	@ 0x30
 8000242:	619a      	str	r2, [r3, #24]
		/* enabling register*/
		TIM2->CCER= 1U<<0;
 8000244:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000248:	2201      	movs	r2, #1
 800024a:	621a      	str	r2, [r3, #32]

	/*Clear counter*/
	TIM2->CNT = 0;
 800024c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000250:	2200      	movs	r2, #0
 8000252:	625a      	str	r2, [r3, #36]	@ 0x24

	/*Enable timer*/
	TIM2->CR1 = CR1_CEN;
 8000254:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000258:	2201      	movs	r2, #1
 800025a:	601a      	str	r2, [r3, #0]
	TIM2->CR1 = 0;
 800025c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000260:	2200      	movs	r2, #0
 8000262:	601a      	str	r2, [r3, #0]
}
 8000264:	bf00      	nop
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	40023800 	.word	0x40023800
 8000274:	40020000 	.word	0x40020000

08000278 <uart2_tx_init>:


}

void uart2_tx_init(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	/****************Configure uart gpio pin***************/
	/*Enable clock access to gpioa */
	RCC->AHB1ENR |= GPIOAEN;
 800027c:	4b20      	ldr	r3, [pc, #128]	@ (8000300 <uart2_tx_init+0x88>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000280:	4a1f      	ldr	r2, [pc, #124]	@ (8000300 <uart2_tx_init+0x88>)
 8000282:	f043 0301 	orr.w	r3, r3, #1
 8000286:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA2 mode to alternate function mode*/
	GPIOA->MODER &=~(1U<<4);
 8000288:	4b1e      	ldr	r3, [pc, #120]	@ (8000304 <uart2_tx_init+0x8c>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a1d      	ldr	r2, [pc, #116]	@ (8000304 <uart2_tx_init+0x8c>)
 800028e:	f023 0310 	bic.w	r3, r3, #16
 8000292:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 8000294:	4b1b      	ldr	r3, [pc, #108]	@ (8000304 <uart2_tx_init+0x8c>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a1a      	ldr	r2, [pc, #104]	@ (8000304 <uart2_tx_init+0x8c>)
 800029a:	f043 0320 	orr.w	r3, r3, #32
 800029e:	6013      	str	r3, [r2, #0]

	/*Set PA2 alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0] |= (1U<<8);
 80002a0:	4b18      	ldr	r3, [pc, #96]	@ (8000304 <uart2_tx_init+0x8c>)
 80002a2:	6a1b      	ldr	r3, [r3, #32]
 80002a4:	4a17      	ldr	r2, [pc, #92]	@ (8000304 <uart2_tx_init+0x8c>)
 80002a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002aa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 80002ac:	4b15      	ldr	r3, [pc, #84]	@ (8000304 <uart2_tx_init+0x8c>)
 80002ae:	6a1b      	ldr	r3, [r3, #32]
 80002b0:	4a14      	ldr	r2, [pc, #80]	@ (8000304 <uart2_tx_init+0x8c>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002b6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80002b8:	4b12      	ldr	r3, [pc, #72]	@ (8000304 <uart2_tx_init+0x8c>)
 80002ba:	6a1b      	ldr	r3, [r3, #32]
 80002bc:	4a11      	ldr	r2, [pc, #68]	@ (8000304 <uart2_tx_init+0x8c>)
 80002be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002c2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 80002c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <uart2_tx_init+0x8c>)
 80002c6:	6a1b      	ldr	r3, [r3, #32]
 80002c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000304 <uart2_tx_init+0x8c>)
 80002ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80002ce:	6213      	str	r3, [r2, #32]


	/****************Configure uart module ***************/
	/*Enable clock access to uart2 */
	RCC->APB1ENR |= UART2EN;
 80002d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000300 <uart2_tx_init+0x88>)
 80002d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002d4:	4a0a      	ldr	r2, [pc, #40]	@ (8000300 <uart2_tx_init+0x88>)
 80002d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002da:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Configure baudrate*/
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 80002dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002e0:	4909      	ldr	r1, [pc, #36]	@ (8000308 <uart2_tx_init+0x90>)
 80002e2:	480a      	ldr	r0, [pc, #40]	@ (800030c <uart2_tx_init+0x94>)
 80002e4:	f000 f814 	bl	8000310 <uart_set_baudrate>

	/*Configure the transfer direction*/
	 USART2->CR1 =  CR1_TE;
 80002e8:	4b08      	ldr	r3, [pc, #32]	@ (800030c <uart2_tx_init+0x94>)
 80002ea:	2208      	movs	r2, #8
 80002ec:	60da      	str	r2, [r3, #12]

	/*Enable uart module*/
	 USART2->CR1 |= CR1_UE;
 80002ee:	4b07      	ldr	r3, [pc, #28]	@ (800030c <uart2_tx_init+0x94>)
 80002f0:	68db      	ldr	r3, [r3, #12]
 80002f2:	4a06      	ldr	r2, [pc, #24]	@ (800030c <uart2_tx_init+0x94>)
 80002f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002f8:	60d3      	str	r3, [r2, #12]


}
 80002fa:	bf00      	nop
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	bf00      	nop
 8000300:	40023800 	.word	0x40023800
 8000304:	40020000 	.word	0x40020000
 8000308:	00f42400 	.word	0x00f42400
 800030c:	40004400 	.word	0x40004400

08000310 <uart_set_baudrate>:




static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
	USARTx->BRR =  compute_uart_bd(PeriphClk,BaudRate);
 800031c:	6879      	ldr	r1, [r7, #4]
 800031e:	68b8      	ldr	r0, [r7, #8]
 8000320:	f000 f808 	bl	8000334 <compute_uart_bd>
 8000324:	4603      	mov	r3, r0
 8000326:	461a      	mov	r2, r3
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	609a      	str	r2, [r3, #8]
}
 800032c:	bf00      	nop
 800032e:	3710      	adds	r7, #16
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}

08000334 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
 800033c:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800033e:	683b      	ldr	r3, [r7, #0]
 8000340:	085a      	lsrs	r2, r3, #1
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	441a      	add	r2, r3
 8000346:	683b      	ldr	r3, [r7, #0]
 8000348:	fbb2 f3f3 	udiv	r3, r2, r3
 800034c:	b29b      	uxth	r3, r3
}
 800034e:	4618      	mov	r0, r3
 8000350:	370c      	adds	r7, #12
 8000352:	46bd      	mov	sp, r7
 8000354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000358:	4770      	bx	lr
	...

0800035c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800035c:	480d      	ldr	r0, [pc, #52]	@ (8000394 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800035e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000360:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000364:	480c      	ldr	r0, [pc, #48]	@ (8000398 <LoopForever+0x6>)
  ldr r1, =_edata
 8000366:	490d      	ldr	r1, [pc, #52]	@ (800039c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000368:	4a0d      	ldr	r2, [pc, #52]	@ (80003a0 <LoopForever+0xe>)
  movs r3, #0
 800036a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800036c:	e002      	b.n	8000374 <LoopCopyDataInit>

0800036e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800036e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000372:	3304      	adds	r3, #4

08000374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000378:	d3f9      	bcc.n	800036e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800037a:	4a0a      	ldr	r2, [pc, #40]	@ (80003a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800037c:	4c0a      	ldr	r4, [pc, #40]	@ (80003a8 <LoopForever+0x16>)
  movs r3, #0
 800037e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000380:	e001      	b.n	8000386 <LoopFillZerobss>

08000382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000384:	3204      	adds	r2, #4

08000386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000388:	d3fb      	bcc.n	8000382 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800038a:	f000 f811 	bl	80003b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800038e:	f7ff ff23 	bl	80001d8 <main>

08000392 <LoopForever>:

LoopForever:
  b LoopForever
 8000392:	e7fe      	b.n	8000392 <LoopForever>
  ldr   r0, =_estack
 8000394:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800039c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003a0:	08000418 	.word	0x08000418
  ldr r2, =_sbss
 80003a4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003a8:	2000001c 	.word	0x2000001c

080003ac <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003ac:	e7fe      	b.n	80003ac <ADC_IRQHandler>
	...

080003b0 <__libc_init_array>:
 80003b0:	b570      	push	{r4, r5, r6, lr}
 80003b2:	4d0d      	ldr	r5, [pc, #52]	@ (80003e8 <__libc_init_array+0x38>)
 80003b4:	4c0d      	ldr	r4, [pc, #52]	@ (80003ec <__libc_init_array+0x3c>)
 80003b6:	1b64      	subs	r4, r4, r5
 80003b8:	10a4      	asrs	r4, r4, #2
 80003ba:	2600      	movs	r6, #0
 80003bc:	42a6      	cmp	r6, r4
 80003be:	d109      	bne.n	80003d4 <__libc_init_array+0x24>
 80003c0:	4d0b      	ldr	r5, [pc, #44]	@ (80003f0 <__libc_init_array+0x40>)
 80003c2:	4c0c      	ldr	r4, [pc, #48]	@ (80003f4 <__libc_init_array+0x44>)
 80003c4:	f000 f818 	bl	80003f8 <_init>
 80003c8:	1b64      	subs	r4, r4, r5
 80003ca:	10a4      	asrs	r4, r4, #2
 80003cc:	2600      	movs	r6, #0
 80003ce:	42a6      	cmp	r6, r4
 80003d0:	d105      	bne.n	80003de <__libc_init_array+0x2e>
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003d8:	4798      	blx	r3
 80003da:	3601      	adds	r6, #1
 80003dc:	e7ee      	b.n	80003bc <__libc_init_array+0xc>
 80003de:	f855 3b04 	ldr.w	r3, [r5], #4
 80003e2:	4798      	blx	r3
 80003e4:	3601      	adds	r6, #1
 80003e6:	e7f2      	b.n	80003ce <__libc_init_array+0x1e>
 80003e8:	08000410 	.word	0x08000410
 80003ec:	08000410 	.word	0x08000410
 80003f0:	08000410 	.word	0x08000410
 80003f4:	08000414 	.word	0x08000414

080003f8 <_init>:
 80003f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003fa:	bf00      	nop
 80003fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003fe:	bc08      	pop	{r3}
 8000400:	469e      	mov	lr, r3
 8000402:	4770      	bx	lr

08000404 <_fini>:
 8000404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000406:	bf00      	nop
 8000408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800040a:	bc08      	pop	{r3}
 800040c:	469e      	mov	lr, r3
 800040e:	4770      	bx	lr
