/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [15:0] _04_;
  wire [8:0] _05_;
  wire [26:0] _06_;
  wire [3:0] _07_;
  reg [17:0] _08_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [24:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [22:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [11:0] celloutsig_0_46z;
  wire [10:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [4:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire [15:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [4:0] celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_14z ? _00_ : celloutsig_0_10z[1]);
  assign celloutsig_0_34z = !(celloutsig_0_11z ? celloutsig_0_13z : celloutsig_0_13z);
  assign celloutsig_0_36z = !(_02_ ? _01_ : celloutsig_0_31z);
  assign celloutsig_0_39z = !(celloutsig_0_30z ? celloutsig_0_33z : celloutsig_0_4z);
  assign celloutsig_0_45z = !(celloutsig_0_24z[23] ? celloutsig_0_12z : celloutsig_0_25z);
  assign celloutsig_0_5z = !(celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_2z[0]);
  assign celloutsig_0_49z = !(celloutsig_0_45z ? celloutsig_0_24z[8] : 1'h1);
  assign celloutsig_0_66z = !(celloutsig_0_25z ? celloutsig_0_51z[1] : celloutsig_0_62z);
  assign celloutsig_0_80z = !(celloutsig_0_27z ? celloutsig_0_43z : celloutsig_0_71z);
  assign celloutsig_1_5z = !(in_data[134] ? 1'h1 : 1'h1);
  assign celloutsig_1_8z = !(celloutsig_1_7z ? celloutsig_1_5z : in_data[146]);
  assign celloutsig_1_10z = !(celloutsig_1_8z ? celloutsig_1_4z : in_data[180]);
  assign celloutsig_1_11z = !(1'h0 ? celloutsig_1_3z : celloutsig_1_8z);
  assign celloutsig_0_14z = !(celloutsig_0_0z ? celloutsig_0_6z : celloutsig_0_12z);
  assign celloutsig_0_27z = !(celloutsig_0_5z ? celloutsig_0_14z : celloutsig_0_21z);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_0z = ~(in_data[65] ^ in_data[35]);
  assign celloutsig_0_43z = ~(celloutsig_0_27z ^ celloutsig_0_9z);
  assign celloutsig_0_48z = ~(celloutsig_0_2z[0] ^ celloutsig_0_29z);
  assign celloutsig_0_50z = ~(celloutsig_0_48z ^ celloutsig_0_34z);
  assign celloutsig_0_60z = ~(celloutsig_0_24z[24] ^ celloutsig_0_40z[2]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z ^ in_data[85]);
  assign celloutsig_0_87z = ~(celloutsig_0_80z ^ celloutsig_0_6z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[8] ^ celloutsig_1_0z[1]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z ^ celloutsig_1_5z);
  assign celloutsig_0_21z = ~(celloutsig_0_12z ^ celloutsig_0_6z);
  assign celloutsig_0_22z = ~(in_data[5] ^ celloutsig_0_21z);
  assign celloutsig_0_25z = ~(celloutsig_0_9z ^ celloutsig_0_0z);
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 16'h0000;
    else _04_ <= { celloutsig_1_12z[15:1], celloutsig_1_8z };
  reg [8:0] _38_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_3z)
    if (celloutsig_1_3z) _38_ <= 9'h000;
    else _38_ <= { in_data[75:69], celloutsig_0_3z, celloutsig_0_0z };
  assign { _05_[8:1], _03_ } = _38_;
  reg [26:0] _39_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _39_ <= 27'h0000000;
    else _39_ <= { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _06_[26:17], _01_, _06_[15:2], _00_, _06_[0] } = _39_;
  reg [3:0] _40_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_3z)
    if (celloutsig_1_3z) _40_ <= 4'h0;
    else _40_ <= { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_4z };
  assign { _07_[3:2], _02_, _07_[0] } = _40_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_3z)
    if (!celloutsig_1_3z) _08_ <= 18'h00000;
    else _08_ <= { _06_[22:17], _01_, _06_[15:10], celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_8z = ! { in_data[41:38], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_13z = ! { in_data[114:112], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_11z = ! { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_1z = ! in_data[43:40];
  assign celloutsig_0_37z = { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_18z } * _05_[5:2];
  assign celloutsig_0_38z = { celloutsig_0_24z[13:1], celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_11z } * { celloutsig_0_31z, celloutsig_0_9z, _08_, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_40z = { celloutsig_0_24z[15:13], celloutsig_0_18z } * { _05_[2:1], celloutsig_0_39z, celloutsig_0_6z };
  assign celloutsig_0_44z = celloutsig_0_38z[17:15] * { _05_[2:1], _03_ };
  assign celloutsig_0_46z = { celloutsig_0_13z, _05_[8:1], _03_, celloutsig_0_7z, celloutsig_0_36z } * { celloutsig_0_36z, 1'h0, _07_[3:2], _02_, _07_[0], celloutsig_0_29z, celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_34z };
  assign celloutsig_0_47z = { in_data[19:11], celloutsig_0_5z, celloutsig_0_32z } * { _06_[11:2], celloutsig_0_14z };
  assign celloutsig_0_51z = { celloutsig_0_44z[1], celloutsig_0_13z, celloutsig_0_44z } * { _05_[4:1], _03_ };
  assign celloutsig_0_53z = { celloutsig_0_37z[2:0], celloutsig_0_14z } * { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_67z = { celloutsig_0_36z, celloutsig_0_66z, celloutsig_0_18z, celloutsig_0_46z, celloutsig_0_52z } * { celloutsig_0_32z, celloutsig_0_47z, celloutsig_0_44z, celloutsig_0_49z };
  assign celloutsig_0_86z = { celloutsig_0_53z, celloutsig_0_14z } * { celloutsig_0_67z[4:3], celloutsig_0_62z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[158:150] * in_data[120:112];
  assign celloutsig_0_10z = { in_data[79:67], celloutsig_0_5z, celloutsig_0_2z } * { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_12z = { in_data[114:113], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z } * { in_data[148:146], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z, 1'h1, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_4z, 1'h1, celloutsig_1_4z };
  assign celloutsig_1_17z = { _04_, celloutsig_1_5z } * { celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_1_18z = { _04_[8:5], celloutsig_1_3z } * { celloutsig_1_17z[6:3], celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[84:83], celloutsig_0_0z } * { in_data[30], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_23z = { in_data[53], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_18z } * { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_10z[5:3], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_8z, 1'h1, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_11z, _05_[8:1], _03_, _07_[3:2], _02_, _07_[0] } * { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_16z, 1'h1, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_10z[6:3], celloutsig_0_29z } != { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_32z = { in_data[52:50], celloutsig_0_2z } != { celloutsig_0_23z[2:1], celloutsig_0_12z, celloutsig_0_22z, 2'h3 };
  assign celloutsig_0_33z = { celloutsig_0_2z[1:0], celloutsig_0_26z, celloutsig_0_18z } != { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } != in_data[88:79];
  assign celloutsig_0_52z = { celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_48z } != _05_[4:2];
  assign celloutsig_0_58z = { celloutsig_0_51z, celloutsig_0_27z, celloutsig_0_8z } != { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_48z, celloutsig_0_21z, celloutsig_0_44z };
  assign celloutsig_0_59z = { celloutsig_0_46z[4:1], 1'h1, celloutsig_0_16z, celloutsig_0_49z } != in_data[27:21];
  assign celloutsig_0_62z = { _06_[12:7], celloutsig_0_60z } != { celloutsig_0_53z[2:0], 1'h0, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_59z };
  assign celloutsig_0_71z = in_data[92:89] != { celloutsig_0_58z, celloutsig_0_50z, celloutsig_0_36z, celloutsig_0_58z };
  assign celloutsig_0_7z = { in_data[86:85], celloutsig_0_5z, celloutsig_0_5z } != { in_data[29:27], celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z[2], celloutsig_0_3z } != { celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[124:119] != in_data[175:170];
  assign celloutsig_1_4z = in_data[153:142] != { celloutsig_1_3z, 1'h1, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_12z = in_data[78:72] != { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z } != celloutsig_0_10z[5:1];
  assign celloutsig_0_16z = { _05_[5:3], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z } != { _05_[4:2], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z } != { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_26z = { _07_[2], _02_, _07_[0], celloutsig_0_5z } != { celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_29z = celloutsig_0_23z[2:0] != { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_1_19z = ~celloutsig_1_3z;
  assign _05_[0] = _03_;
  assign { _06_[16], _06_[1] } = { _01_, _00_ };
  assign _07_[1] = _02_;
  assign { out_data[132:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
