INFO: [VRFC 10-2263] Analyzing Verilog file "F:/reg8file/reg8file.srcs/sources_1/new/reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8file
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/reg8file/reg8file.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/reg8file/reg8file.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
