#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan  5 10:32:10 2024
# Process ID: 1876
# Current directory: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24476 C:\Users\VivoBook\Downloads\Hardware-design-Final-Project-main\Hardware-design-Final-Project-main\final_project.xpr
# Log file: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/vivado.log
# Journal file: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main'
INFO: [Project 1-313] Project file moved from 'D:/LogicDesignLab/Final Project/final_project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/Pictrans/out.coe', nor could it be found using path 'D:/LogicDesignLab/Final Project/VGA/DEMO/Pictrans/out.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/demo2/Basys3_Master.xdc', nor could it be found using path 'D:/LogicDesignLab/Final Project/VGA/DEMO/demo2/Basys3_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files/mem_init_files/out.coe' provided. It will be converted relative to IP Instance files '../../../../final_project.ip_user_files/mem_init_files/out.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files/mem_init_files/out.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files/mem_init_files/out.coe' provided. It will be converted relative to IP Instance files '../../../../final_project.ip_user_files/mem_init_files/out.coe'
generate_target all [get_files  C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 16
[Fri Jan  5 10:33:24 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files -ipstatic_source_dir C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.cache/compile_simlib/questa} {riviera=C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/demo2/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/demo2/Basys3_Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/VivoBook/Downloads/VGA/DEMO/demo2/Basys3_Master.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jan  5 10:34:06 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/synth_1/runme.log
[Fri Jan  5 10:34:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/Pictrans/out.coe] -no_script -reset -force -quiet
remove_files  C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/Pictrans/out.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jan  5 10:34:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/synth_1/runme.log
[Fri Jan  5 10:34:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.969 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2A75A
set_property PROGRAM.FILE {C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BA2A75A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2A75A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BA2A75A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2A75A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BA2A75A
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  5 11:03:54 2024...
