// Seed: 4034183001
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    output uwire id_3,
    input wor id_4,
    output uwire id_5,
    output uwire id_6,
    output supply0 id_7
);
  wire id_9;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    output wor id_2,
    output tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    output wor id_6,
    output tri0 id_7,
    output wor id_8,
    output wor id_9,
    input logic id_10,
    input supply1 id_11,
    output supply1 id_12
);
  always @(*) begin : LABEL_0
    id_1 <= id_10;
  end
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_3,
      id_11,
      id_12,
      id_7,
      id_12
  );
endmodule
