MPMC_CLOCK_FREQUENCY             EQU    0x00000014              ; FREQUENCY IN MHZ
MPMC_BASE                        EQU    0x63800000		; Register base
SDRAM_BASE			 EQU	0x18000000

MPMC_CONTROL                     EQU    0x00000000
MPMC_CONTROL_DEFAULT_V           EQU    0x00000003
WRITE_BUFFER_OPERATION_M         EQU    0xFFFFFFF7
DRAIN_WRITE_BUFFERS_V            EQU    0x00000008
NORMAL_WRITE_BUFFERS_V           EQU    0x00000000
POWER_MODE_M                     EQU    0xFFFFFFFB
LOW_POWER_MODE_V                 EQU    0x00000004
NORMAL_MODE_V                    EQU    0x00000000
MEMORY_MAP_M                     EQU    0xFFFFFFFD
RESET_MEMORY_MAP_V               EQU    0x00000002
NORMAL_MEMORY_MAP_V              EQU    0x00000000
DEVICE_CONTROL_M                 EQU    0xFFFFFFFE
ENABLE_V                         EQU    0x00000001
DISABLE_V                        EQU    0x00000000

MPMC_STATUS                      EQU    0x00000004
MPMC_STATUS_DEFAULT_V            EQU    0x00000000
SELF_REFRESH_ACKNOWLEDGE_M       EQU    0x00000004
WRITE_BUFFER_STATUS_M            EQU    0x00000002
BUSY_M                           EQU    0x00000001
BUFFER_AND_BUSY_M                EQU    0x00000003
STATUS_ZERO_BITS_M               EQU    0x00000007

MPMC_CONFIG                      EQU    0x00000008
MPMC_CONFIG_DEFAULT_V            EQU    0x00000000
CLOCK_RATIO_M                    EQU    0xFFFFFEFF
ONE_TO_ONE_V                     EQU    0x00000000
TWO_TO_ONE_V                     EQU    0x00000100
BYTE_ORDER_M                     EQU    0xFFFFFFFE
LITTLE_ENDIAN_V                  EQU    0x00000000
BIG_ENDIAN_V                     EQU    0x00000001
CONFIG_ZERO_BITS_M               EQU    0x00000101

MPMC_DYNAMIC_CONTROL             EQU    0x00000020
MPMC_DYNAMIC_CONTROL_DEFAULT_V   EQU    0x00000002
SLEEP_MODE_M                     EQU    0xFFFFDFFF
NORMAL_OPERATION_V               EQU    0x00000000
DEEP_SLEEP_MODE_V                EQU    0x00002000
INITIALIZATION_STATE_M           EQU    0xFFFFFE7F
NORMAL_V                         EQU    0x00000000
MODE_V                           EQU    0x00000080
PALL_V                           EQU    0x00000100
NOP_V                            EQU    0x00000180
REFRESH_MODE_M                   EQU    0xFFFFFFFB
SELF_REFRESH_V                   EQU    0x00000004
NORMAL_REFRESH_V                 EQU    0x00000000
CLOCK_POWER_MODE_M               EQU    0xFFFFFFFC
CLOCK_HIGH_POWER_V               EQU    0x00000003
CLOCK_LOW_POWER_V                EQU    0x00000000
CLOCK_INTERMEDIATE_POWER_V       EQU    0x00000001 ;	ARM documentation says this is wrong, but ARM says ok
DYNAMIC_CONTROL_ZERO_BITS_M      EQU    0x00002187

MPMC_DYNAMIC_REFRESH             EQU    0x00000024
MPMC_DYNAMIC_REFRESH_DEFAULT_V   EQU    0x00000000
REFRESH_TIMER_M                  EQU    0xFFFFF800
NUMBER_OF_CYCLES_V               EQU    0x00000014
THIRTY_TWO_CYCLES_V              EQU    0x00000002
DYNAMIC_REFRESH_ZERO_BITS_M      EQU    0x000007FF

MPMC_DYNAMIC_tRP                 EQU    0x00000030
MPMC_DYNAMIC_tRP_DEFAULT_V       EQU    0x0000000F
MPMC_tRP_CONSTANT                EQU    0x00000014

MPMC_DYNAMIC_tRAS                EQU    0x00000034
MPMC_DYNAMIC_tRAS_DEFAULT_V      EQU    0x0000000F
MPMC_tRAS_CONSTANT               EQU    0x00000032

MPMC_DYNAMIC_tSREX               EQU    0x00000038
MPMC_DYNAMIC_tSREX_DEFAULT_V     EQU    0x0000000F
MPMC_tSREX_CONSTANT              EQU    0x00000050

MPMC_DYNAMIC_tAPR                EQU    0x0000003C
MPMC_DYNAMIC_tAPR_DEFAULT_V      EQU    0x0000000F
MPMC_tAPR_CONSTANT               EQU    0x00000000

MPMC_DYNAMIC_tDAL                EQU    0x00000040
MPMC_DYNAMIC_tDAL_DEFAULT_V      EQU    0x0000000F

MPMC_DYNAMIC_tWR                 EQU    0x00000044
MPMC_DYNAMIC_tWR_DEFAULT_V       EQU    0x0000000F
MPMC_tWR_CONSTANT                EQU    0x00000005 ;    DELAY IS 5ns + 1 Clock Cycle

MPMC_DYNAMIC_tRC                 EQU    0x00000048
MPMC_DYNAMIC_tRC_DEFAULT_V       EQU    0x0000001F
MPMC_tRC_CONSTANT                EQU    0x00000050

MPMC_DYNAMIC_tRFC                EQU    0x0000004C
MPMC_DYNAMIC_tRFC_DEFAULT_V      EQU    0x0000001F
MPMC_tRFC_CONSTANT               EQU    0x00000050

MPMC_DYNAMIC_tXSR                EQU    0x00000050
MPMC_DYNAMIC_tXSR_DEFAULT_V      EQU    0x0000001F
MPMC_tXSR_CONSTANT               EQU    0x00000050

MPMC_DYNAMIC_tRRD                EQU    0x00000054
MPMC_DYNAMIC_tRRD_DEFAULT_V      EQU    0x0000000F
MPMC_tRRD_CONSTANT               EQU    0x00000014

MPMC_DYNAMIC_tMRD                EQU    0x00000058
MPMC_DYNAMIC_tMRD_DEFAULT_V      EQU    0x0000000F
MPMC_tMRD_CONSTANT               EQU    0x00000002 ;    Measured in cycles, not ns

MPMC_DYNAMIC_CONFIG0             EQU    0x00000100
MPMC_DYNAMIC_CONFIG1             EQU    0x00000120
MPMC_DYNAMIC_CONFIG2             EQU    0x00000140
MPMC_DYNAMIC_CONFIG3             EQU    0x00000160
MPMC_DYNAMIC_CONFIG_DEFAULT_V    EQU    0x00000000
ROW_WIDTH_M                      EQU    0xCFFFFFFF 
ROW_WIDTH_V                      EQU    0x10000000 ;    Sets row width to 12-bits
NUMBER_OF_BANKS_M                EQU    0xFBFFFFFF
NUMBER_OF_BANKS_V                EQU    0x04000000 ;    Sets number of banks to 4
COLUMN_WIDTH_M                   EQU    0xFE3FFFFF
COLUMN_WIDTH_V                   EQU    0x00C00000 ;    Sets column width to 9-bits
WRITE_PROTECTION_M               EQU    0xFFEFFFFF
ENABLE_WRITE_PROTECT_0_V         EQU    0x00100000
ENABLE_WRITE_PROTECT_1_V         EQU    0x00100000
ENABLE_WRITE_PROTECT_2_V         EQU    0x00100000
ENABLE_WRITE_PROTECT_3_V         EQU    0x00100000
DISABLE_WRITE_PROTECT_0_V        EQU    0x00000000
DISABLE_WRITE_PROTECT_1_V        EQU    0x00000000
DISABLE_WRITE_PROTECT_2_V        EQU    0x00000000
DISABLE_WRITE_PROTECT_3_V        EQU    0x00000000
BUFFER_CONTROL_M                 EQU    0xFFF7FFFF
BUFFER_ENABLE_0_V                EQU    0x00080000
BUFFER_ENABLE_1_V                EQU    0x00080000
BUFFER_ENABLE_2_V                EQU    0x00080000
BUFFER_ENABLE_3_V                EQU    0x00080000
BUFFER_DISABLE_0_V               EQU    0x00000000
BUFFER_DISABLE_1_V               EQU    0x00000000
BUFFER_DISABLE_2_V               EQU    0x00000000
BUFFER_DISABLE_3_V               EQU    0x00000000
ADDRESS_MAPPING_M                EQU    0xFFFFA07F
MAPPING_V                        EQU    0x00001480
DEVICE_ID_M                      EQU    0xFFFFFFE7
ID_CODE_V                        EQU    0x00000008 ;    Sets ID to Low Power SDRAM
DYNAMIC_CONFIG_ZERO_BITS_M       EQU    0x15D85F98

MPMC_DYNAMIC_RASCAS0             EQU    0x00000104
MPMC_DYNAMIC_RASCAS1             EQU    0x00000124
MPMC_DYNAMIC_RASCAS2             EQU    0x00000144
MPMC_DYNAMIC_RASCAS3             EQU    0x00000164
MPMC_DYNAMIC_RASCAS_DEFAULT_V    EQU    0x00000303
CAS_M                            EQU    0xFFFFFCFF
CAS_LATENCY_V                    EQU    0x00000200
RAS_M                            EQU    0xFFFFFFFC
RAS_LATENCY_V                    EQU    0x00000002
DYNAMIC_RASCAS_ZERO_BITS_M       EQU    0x00000303

MODE_REGISTER_ADDRESS_V          EQU    0x00008C00
EXTENDED_MODE_REGISTER_ADDRESS_V EQU    0x00800000

	END
