<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-486-670  </DOCNO><DOCID>07 486 670.andO;</DOCID><JOURNAL>IEEE Design andamp; Test of Computers  August 1989 v6 n4 p49(12).andM;</JOURNAL><TITLE>Failure diagnosis of structured VLSI. (technical)</TITLE><AUTHOR>Waicukauski, John A.; Lindbloom, Eric.andM;</AUTHOR><TEXT><ABSTRACT>A technique is described for diagnosing failures observed in verylarge scale integration (VLSI) chips in which the scan-pathstructure is implemented.andP;  Traditional diagnostic techniques areneither effective nor efficient for failures in VLSI chips.andP;  Thetechnique described diagnoses VLSI failures by simulating selectedfaults after testing.andP;  A fault simulator is used that allows theapplication of several patterns in parallel.andP;  The technique isalso useful for signature-based random-pattern testing.andP;  Thetechnique is suitable for diagnosing multi-chip modules, boardsand cards as well as VLSI chips.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Very-Large-Scale IntegrationDiagnosticsFailure AnalysisIntegrated CircuitsQuality ControlTechnologyTutorialCircuit DesignSimulation.andO;Feature:   illustrationtablechart.andO;Caption:   List of faults with results from fault simulation. (table)Example of a circuit used for fault simulation. (chart)Algorithm of diagnostic strategy. (chart)andM;</DESCRIPT></DOC>