INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/ip/float_mult/sim/float_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/ip/float_add/sim/float_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/conv2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D
WARNING: [VRFC 10-3380] identifier 'col_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:82]
WARNING: [VRFC 10-3380] identifier 'TX_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:83]
WARNING: [VRFC 10-3380] identifier 'col_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/sim/bd_0eb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6
INFO: [VRFC 10-311] analyzing module clk_map_imp_3VFIY4
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1W2RED3
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_WV6LX0
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_ROSXV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_0/sim/bd_0eb6_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/sim/test_axi_smc_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axi_smc_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axis_data_fifo_0/sim/test_axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axis_data_fifo_0_0/sim/test_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_processing_system7_0_0/sim/test_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_conv2D_0_0/sim/test_conv2D_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_conv2D_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/sim/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/hdl/test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_wrapper
