#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Mar 17 21:58:59 2017
# Process ID: 10856
# Log file: C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex3.runs/synth_1/test_env.vds
# Journal file: C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_env.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex3.cache/wt} [current_project]
# set_property parent.project_path {C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex3.xpr} [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_vhdl -library xil_defaultlib {
#   {C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/SSD.vhd}
#   {C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex3.srcs/sources_1/new/RAM.vhd}
#   {C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/MPG.vhd}
#   {C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd}
# }
# read_xdc {{C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Basys3_original.xdc}}
# set_property used_in_implementation false [get_files {{C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Basys3_original.xdc}}]
# catch { write_hwdef -file test_env.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top test_env -part xc7a35tcpg236-1
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 385.758 ; gain = 64.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd:45]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/MPG.vhd:36' bound to instance 'C1' of component 'MPG' [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'MPG' [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/MPG.vhd:42]
WARNING: [Synth 8-614] signal 'REG_EN' is read in the process but is not in the sensitivity list [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/MPG.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/MPG.vhd:42]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/MPG.vhd:36' bound to instance 'C4' of component 'MPG' [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd:82]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/SSD.vhd:36' bound to instance 'C2' of component 'SSD' [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/SSD.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'SSD' (2#1) [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/SSD.vhd:46]
INFO: [Synth 8-3491] module 'rams_no_change' declared at 'C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex3.srcs/sources_1/new/RAM.vhd:6' bound to instance 'C3' of component 'rams_no_change' [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rams_no_change' [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex3.srcs/sources_1/new/RAM.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'rams_no_change' (3#1) [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex3.srcs/sources_1/new/RAM.vhd:14]
WARNING: [Synth 8-3848] Net led in module/entity test_env does not have driver. [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'test_env' (4#1) [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd:45]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 410.801 ; gain = 89.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 410.801 ; gain = 89.398
---------------------------------------------------------------------------------
Loading clock regions from D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/UTCN/An2/SemestrulII/Custom/VivadoInstalation/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Basys3_original.xdc]
Finished Parsing XDC File [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Basys3_original.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 627.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net led in module/entity test_env does not have driver. [C:/Users/Dorin/Desktop/UTCN Documents/An 2/Sem2/AC/Exercitii Lab/Lab3/Ex3/Ex1.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module rams_no_change 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:01:13 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:13 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:46 ; elapsed = 00:01:13 . Memory (MB): peak = 627.195 ; gain = 305.793

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+------------+--------------------+----------------------+-----------------+-------------------+
|Module Name | RTL Object | Inference Criteria | Size (depth X width) | Primitives      | Hierarchical Name | 
+------------+------------+--------------------+----------------------+-----------------+-------------------+
|test_env    | C3/RAM_reg | Implied            | 16 X 16              | RAM16X1S x 16   | test_env/ram__1   | 
+------------+------------+--------------------+----------------------+-----------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WD_ADD_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\WD_ADD_reg[0] ) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 627.195 ; gain = 305.793

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:02:01 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:03 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:03 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:03 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     4|
|3     |LUT1     |    17|
|4     |LUT2     |     7|
|5     |LUT3     |     3|
|6     |LUT4     |    23|
|7     |LUT6     |     7|
|8     |RAM16X1S |    16|
|9     |FDRE     |    57|
|10    |IBUF     |     5|
|11    |OBUF     |    11|
|12    |OBUFT    |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   167|
|2     |  C1     |MPG            |    47|
|3     |  C3     |rams_no_change |    43|
|4     |  C4     |MPG_0          |    21|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:03 . Memory (MB): peak = 627.195 ; gain = 305.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:01:17 . Memory (MB): peak = 627.195 ; gain = 56.238
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:02:03 . Memory (MB): peak = 627.195 ; gain = 305.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 627.195 ; gain = 272.633
# write_checkpoint -noxdef test_env.dcp
# catch { report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 627.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 22:01:46 2017...
