# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2026, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2026-01-04 11:00+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Sequential logic/memory.rst:2
msgid "RAM/ROM Memory"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:4
msgid "To create a memory in SpinalHDL, the ``Mem`` class should be used. It allows you to define a memory and add read and write ports to it."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:7
msgid "The following table shows how to instantiate a memory:"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:13
#: ../../SpinalHDL/Sequential logic/memory.rst:40
#: ../../SpinalHDL/Sequential logic/memory.rst:161
msgid "Syntax"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:14
#: ../../SpinalHDL/Sequential logic/memory.rst:41
#: ../../SpinalHDL/Sequential logic/memory.rst:140
#: ../../SpinalHDL/Sequential logic/memory.rst:162
#: ../../SpinalHDL/Sequential logic/memory.rst:227
msgid "Description"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:15
msgid "``Mem(type : Data, size : Int)``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:16
msgid "Create a RAM"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:17
msgid "``Mem(type : Data, initialContent : Array[Data])``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:18
msgid "Create a ROM. If your target is an FPGA, because the memory can be inferred as a block ram, you can still create write ports on it."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:22
msgid "If you want to define a ROM, elements of the ``initialContent`` array should only be literal values (no operator, no resize functions). There is an example :ref:`here <sinus_rom>`."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:25
msgid "To give a RAM initial values, you can also use the ``init`` function."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:28
msgid "Write mask width is flexible, and subdivide the memory word in as many slices of equal width as the width of the mask. For instance if you have a 32 bits memory word and provide a 4 bits mask then it will be a byte mask. If you provide a as many mask bits than you have word bits, then it is a bit mask."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:32
msgid "Manipulation of ``Mem`` is possible in simulation, see section :ref:`Load and Store of Memory in Simulation <simulation_of_memory>`."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:34
msgid "The following table show how to add access ports on a memory :"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:42
msgid "Return"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:43
msgid "mem(address) := data"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:44
msgid "Synchronous write"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:46
msgid "mem(x)"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:47
msgid "Asynchronous read"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:48
#: ../../SpinalHDL/Sequential logic/memory.rst:63
#: ../../SpinalHDL/Sequential logic/memory.rst:71
#: ../../SpinalHDL/Sequential logic/memory.rst:84
msgid "T"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "mem.write("
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "address"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "data"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "[enable]"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "[mask]"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid ")"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Synchronous write with an optional mask."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "If no enable is specified, it's automatically inferred from the conditional scope where this function is called"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "mem.readAsync("
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "[readUnderWrite]"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:62
msgid "Asynchronous read with an optional read-under-write policy"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "mem.readSync("
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "[clockCrossing]"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:70
msgid "Synchronous read with an optional enable, read-under-write policy, and ``clockCrossing`` mode"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "mem.readWriteSync("
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "enable"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "write"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Infer a read/write port."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "``data`` is written when ``enable && write``."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Return the read data, the read occurs when ``enable`` is true"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:88
msgid "If for some reason you need a specific memory port which is not implemented in Spinal, you can always abstract over your memory by specifying a BlackBox for it."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:91
msgid "Memory ports in SpinalHDL are not inferred, but are explicitly defined. You should not use coding templates like in VHDL/Verilog to help the synthesis tool to infer memory."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:93
msgid "Here is a example which infers a simple dual port ram (32 bits * 256):"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:111
msgid "Synchronous enable quirk"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:113
msgid "When enable signals are used in a block guarded by a conditional block like `when`, only the enable signal will be generated as the access condition: the `when` condition is ignored."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:123
msgid "In the example above the condition `cond` will not be elaborated. Prefer to include the condition `cond` in the enable signal directly as below."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:131
msgid "Read-under-write policy"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:133
msgid "This policy specifies how a read is affected when a write occurs in the same cycle to the same address."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:139
#: ../../SpinalHDL/Sequential logic/memory.rst:226
msgid "Kinds"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:141
msgid "``dontCare``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:142
msgid "Don't care about the read value when the case occurs"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:143
msgid "``readFirst``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:144
msgid "The read will get the old value (before the write)"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:145
msgid "``writeFirst``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:146
msgid "The read will get the new value (provided by the write)"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:150
msgid "The generated VHDL/Verilog is always in the ``readFirst`` mode, which is compatible with ``dontCare`` but not with ``writeFirst``. To generate a design that contains this kind of feature, you need to enable :ref:`automatic memory blackboxing <automatic_memory_blackboxing>`."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:153
msgid "Mixed-width ram"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:155
msgid "You can specify ports that access the memory with a width that is a power of two fraction of the memory width using these functions:"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "mem.writeMixedWidth("
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:168
msgid "Similar to ``mem.write``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "mem.readAsyncMixedWidth("
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:174
msgid "Similar to ``mem.readAsync``, but in place of returning the read value, it drives the signal/object given as the ``data`` argument"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "mem.readSyncMixedWidth("
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:182
msgid "Similar to ``mem.readSync``, but in place of returning the read value, it drives the signal/object given as the ``data`` argument"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "mem.readWriteSyncMixedWidth("
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:192
msgid "Equivalent to ``mem.readWriteSync``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:196
msgid "As for read-under-write policy, to use this feature you need to enable :ref:`automatic memory blackboxing <automatic_memory_blackboxing>`, because there is no universal VHDL/Verilog language template to infer mixed-width ram."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:201
msgid "Automatic blackboxing"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:203
msgid "Because it's impossible to infer all ram kinds by using regular VHDL/Verilog, SpinalHDL integrates an optional automatic blackboxing system. This system looks at all memories present in your RTL netlist and replaces them with blackboxes. Then the generated code will rely on third party IP to provide the memory features, such as the read-during-write policy and mixed-width ports."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:205
msgid "Here is an example of how to enable blackboxing of memories by default:"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:215
msgid "If the standard blackboxing tools don't do enough for your design, do not hesitate to create a `Github issue <https://github.com/SpinalHDL/SpinalHDL/issues>`_. There is also a way to create your own blackboxing tool."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:218
msgid "Blackboxing policy"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:220
msgid "There are multiple policies that you can use to select which memory you want to blackbox and also what to do when the blackboxing is not feasible:"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:228
msgid "``blackboxAll``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Blackbox all memory."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Throw an error on unblackboxable memory."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:231
msgid "``blackboxAllWhatsYouCan``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:232
msgid "Blackbox every memory that is replaceable."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:233
msgid "``blackboxRequestedAndUninferable``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Blackbox memory specified by the user and memory that is known to be uninferable (mixed-width, ...)."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:236
#: ../../SpinalHDL/Sequential logic/memory.rst:243
msgid "``blackboxOnlyIfRequested``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Blackbox memory specified by the user."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:239
msgid "``blackboxByteEnables``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Blackbox every memory which use write port with byte mask."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:0
msgid "Useful because synthesis tool don't support an unified way to infer byte mask in verilog/VHDL."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:249
msgid "To explicitly set a memory to be blackboxed, you can use its ``generateAsBlackBox`` function."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:256
msgid "You can also define your own blackboxing policy by extending the ``MemBlackboxingPolicy`` class."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:259
msgid "Standard memory blackboxes"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:261
msgid "Shown below are the VHDL definitions of the standard blackboxes used in SpinalHDL:"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:374
msgid "As you can see, blackboxes have a technology parameter. To set it, you can use the ``setTechnology`` function on the corresponding memory. There are currently 4 kinds of technologies possible:"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:377
msgid "``auto``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:378
msgid "``ramBlock``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:379
msgid "``distributedLut``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:380
msgid "``registerFile``"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:382
msgid "Blackboxing can insert HDL attributes if ``SpinalConfig#setDevice(Device)`` has been configured for your device-vendor."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:385
msgid "The resulting HDL attributes might look like:"
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:392
msgid "SpinalHDL tries to support many common memory types provided by well known vendors and devices, however this is an ever moving landscape and project requirements can be very specific in this area."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:396
msgid "If this is important to your design flow then check the output HDL for the expected attributes/generic insertion, while consulting your vendor's platform documentation."
msgstr ""

#: ../../SpinalHDL/Sequential logic/memory.rst:400
msgid "HDL attributes can also be added manually using the `addAttribute()` :ref:`addAttribute <vhdl-and-verilog-attributes>` mechanism."
msgstr ""
