# 05-counter
[xalkan00-Digital-electronics-1](https://github.com/xalkan00/Digital-electronics-1)

## 1.Preparation tasks (done before the lab at home). Submit:

### 1.1 Figure or table with connection of push buttons on Nexys A7 board,
### 1.2 Table with calculated values.

   | **Time interval** | **Number of clk periods** | **Number of clk periods in hex** | **Number of clk periods in binary** |
   | :-: | :-: | :-: | :-: |
   | 2&nbsp;ms | 200 000 | 0x3 0d40 | 0b 0011 0000 1101 0100 0000 |
   | 4&nbsp;ms | 400 000 | 0x6 1a80 | 0b 0110 0001 1010 1000 0000 |
   | 10&nbsp;ms | 1 000 000 | 0xf 4240 | 0b 1111 0100 0010 0100 0000 |
   | 250&nbsp;ms | 25 000 000 | 0x17D 7840 | 0b 0001 0111 1101 0111 1000 0100 0000 |
   | 500&nbsp;ms | 50 000 000 | 0x2FA F080 | 0b 0010 1111 1010 1111 0000 1000 0000 |
   | 1&nbsp;sec | 100 000 000 | 0x5F5 E100 | 0b 0101 1111 0101 1110 0001 0000 0000 |


## 2.Bidirectional counter. Submit:

### 2.1 Listing of VHDL code of the process p_cnt_up_down with syntax highlighting.
### 2.2 Listing of VHDL reset and stimulus processes from testbench file tb_cnt_up_down.vhd with syntax highlighting and asserts,
### 2.3 Screenshot with simulated time waveforms; always display all inputs and outputs,


## 3.Top level. Submit:

### 3.1 Listing of VHDL code from source file top.vhd with all instantiations for the 4-bit bidirectional counter.
### 3.2 (Hand-drawn) sketch of the top layer including both counters, ie a 4-bit bidirectional counter from Part 4 and a 16-bit counter with a different time base from Part Experiments on your own.
