<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1916" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1916{left:660px;top:1124px;}
#t2_1916{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_1916{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_1916{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_1916{left:69px;top:101px;letter-spacing:-0.5px;word-spacing:0.3px;}
#t6_1916{left:359px;top:440px;}
#t7_1916{left:69px;top:528px;}
#t8_1916{left:69px;top:553px;word-spacing:-1.9px;}
#t9_1916{left:69px;top:570px;letter-spacing:-0.1px;word-spacing:-3px;}
#ta_1916{left:69px;top:587px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tb_1916{left:69px;top:604px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tc_1916{left:69px;top:620px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#td_1916{left:69px;top:643px;word-spacing:-1.9px;}
#te_1916{left:69px;top:660px;letter-spacing:-0.1px;word-spacing:-5px;}
#tf_1916{left:69px;top:677px;letter-spacing:-0.1px;word-spacing:-2.6px;}
#tg_1916{left:69px;top:694px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#th_1916{left:69px;top:710px;letter-spacing:-0.2px;word-spacing:-1.7px;}
#ti_1916{left:69px;top:733px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tj_1916{left:425px;top:733px;letter-spacing:-0.1px;}
#tk_1916{left:452px;top:733px;letter-spacing:-0.1px;}
#tl_1916{left:69px;top:756px;letter-spacing:-0.1px;word-spacing:-3.1px;}
#tm_1916{left:69px;top:773px;word-spacing:-2px;}
#tn_1916{left:69px;top:796px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#to_1916{left:69px;top:813px;word-spacing:-1.9px;}
#tp_1916{left:69px;top:836px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tq_1916{left:75px;top:125px;letter-spacing:-0.2px;}
#tr_1916{left:75px;top:141px;letter-spacing:-0.1px;}
#ts_1916{left:379px;top:125px;}
#tt_1916{left:379px;top:141px;letter-spacing:0.2px;}
#tu_1916{left:417px;top:125px;word-spacing:-0.2px;}
#tv_1916{left:417px;top:141px;letter-spacing:-0.1px;}
#tw_1916{left:417px;top:156px;letter-spacing:-0.1px;}
#tx_1916{left:490px;top:125px;}
#ty_1916{left:490px;top:141px;letter-spacing:-0.5px;}
#tz_1916{left:490px;top:156px;letter-spacing:-0.2px;}
#t10_1916{left:562px;top:125px;letter-spacing:-0.1px;}
#t11_1916{left:75px;top:179px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t12_1916{left:75px;top:196px;letter-spacing:-0.2px;}
#t13_1916{left:132px;top:196px;}
#t14_1916{left:379px;top:179px;letter-spacing:0.1px;}
#t15_1916{left:417px;top:179px;letter-spacing:0.1px;}
#t16_1916{left:490px;top:179px;letter-spacing:-1.7px;}
#t17_1916{left:562px;top:179px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t18_1916{left:562px;top:196px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t19_1916{left:562px;top:212px;letter-spacing:-0.2px;}
#t1a_1916{left:75px;top:235px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1b_1916{left:75px;top:252px;letter-spacing:-0.2px;}
#t1c_1916{left:132px;top:252px;}
#t1d_1916{left:379px;top:235px;letter-spacing:0.1px;}
#t1e_1916{left:417px;top:235px;letter-spacing:0.1px;}
#t1f_1916{left:490px;top:235px;letter-spacing:-1.7px;}
#t1g_1916{left:562px;top:235px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1h_1916{left:562px;top:252px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1i_1916{left:562px;top:269px;letter-spacing:-0.2px;}
#t1j_1916{left:75px;top:292px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1k_1916{left:75px;top:309px;letter-spacing:-0.2px;}
#t1l_1916{left:134px;top:309px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1m_1916{left:379px;top:292px;letter-spacing:0.1px;}
#t1n_1916{left:417px;top:292px;letter-spacing:0.1px;}
#t1o_1916{left:490px;top:292px;letter-spacing:-1.7px;}
#t1p_1916{left:562px;top:292px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1q_1916{left:562px;top:309px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1r_1916{left:562px;top:325px;letter-spacing:-0.2px;}
#t1s_1916{left:75px;top:348px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1t_1916{left:75px;top:365px;letter-spacing:-0.2px;}
#t1u_1916{left:134px;top:365px;word-spacing:0.1px;}
#t1v_1916{left:379px;top:348px;letter-spacing:0.1px;}
#t1w_1916{left:417px;top:348px;letter-spacing:0.1px;}
#t1x_1916{left:490px;top:348px;letter-spacing:-1.7px;}
#t1y_1916{left:562px;top:348px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1z_1916{left:562px;top:365px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t20_1916{left:562px;top:382px;letter-spacing:-0.2px;}
#t21_1916{left:86px;top:463px;letter-spacing:-0.1px;}
#t22_1916{left:198px;top:463px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t23_1916{left:378px;top:463px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t24_1916{left:555px;top:463px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t25_1916{left:732px;top:463px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t26_1916{left:95px;top:487px;letter-spacing:0.2px;}
#t27_1916{left:188px;top:487px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t28_1916{left:367px;top:487px;}
#t29_1916{left:576px;top:487px;letter-spacing:0.2px;}
#t2a_1916{left:754px;top:487px;letter-spacing:-0.2px;}

.s1_1916{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1916{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1916{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1916{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1916{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s6_1916{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana, Geneva, sans-serif;
	color: rgb(0,0,0);
	FONT-STYLE: italic;
}

.s7_1916{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s8_1916{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s9_1916{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel-Italic_2kok;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1916" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel-Italic_2kok;
	src: url("fonts/NeoSansIntel-Italic_2kok.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1916Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1916" style="-webkit-user-select: none;"><object width="935" height="1210" data="1916/1916.svg" type="image/svg+xml" id="pdf1916" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1916" class="t s1_1916">VTESTPD/VTESTPS—Packed Bit Test</div>
<div id="t2_1916" class="t s2_1916">INSTRUCTION SET REFERENCE, V-Z</div>
<div id="t3_1916" class="t s1_1916">5-560</div>
<div id="t4_1916" class="t s1_1916">Vol. 2C</div>
<div id="t5_1916" class="t s3_1916">VTESTPD/VTESTPS—Packed Bit Test</div>
<div id="t6_1916" class="t s4_1916">Instruction Operand Encoding</div>
<div id="t7_1916" class="t s4_1916">Description</div>
<div id="t8_1916" class="t s5_1916">VTESTPS performs a bitwise comparison of all the sign bits of the packed single-precision elements in the first </div>
<div id="t9_1916" class="t s5_1916">source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with </div>
<div id="ta_1916" class="t s5_1916">the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND of the source sign bits with the </div>
<div id="tb_1916" class="t s5_1916">inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with </div>
<div id="tc_1916" class="t s5_1916">VEX.W=1 will cause #UD.</div>
<div id="td_1916" class="t s5_1916">VTESTPD performs a bitwise comparison of all the sign bits of the double-precision elements in the first source </div>
<div id="te_1916" class="t s5_1916">operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest </div>
<div id="tf_1916" class="t s5_1916">sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND the source sign bits with the inverted dest </div>
<div id="tg_1916" class="t s5_1916">sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will </div>
<div id="th_1916" class="t s5_1916">cause #UD.</div>
<div id="ti_1916" class="t s5_1916">The first source register is specified by the ModR/M </div>
<div id="tj_1916" class="t s6_1916">reg</div>
<div id="tk_1916" class="t s5_1916">field.</div>
<div id="tl_1916" class="t s5_1916">128-bit version: The first source register is an XMM register. The second source register can be an XMM register or </div>
<div id="tm_1916" class="t s5_1916">a 128-bit memory location. The destination register is not modified.</div>
<div id="tn_1916" class="t s5_1916">VEX.256 encoded version: The first source register is a YMM register. The second source register can be a YMM </div>
<div id="to_1916" class="t s5_1916">register or a 256-bit memory location. The destination register is not modified.</div>
<div id="tp_1916" class="t s5_1916">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</div>
<div id="tq_1916" class="t s7_1916">Opcode/</div>
<div id="tr_1916" class="t s7_1916">Instruction</div>
<div id="ts_1916" class="t s7_1916">Op/ </div>
<div id="tt_1916" class="t s7_1916">En</div>
<div id="tu_1916" class="t s7_1916">64/32 bit </div>
<div id="tv_1916" class="t s7_1916">Mode </div>
<div id="tw_1916" class="t s7_1916">Support</div>
<div id="tx_1916" class="t s7_1916">CPUID </div>
<div id="ty_1916" class="t s7_1916">Feature </div>
<div id="tz_1916" class="t s7_1916">Flag</div>
<div id="t10_1916" class="t s7_1916">Description</div>
<div id="t11_1916" class="t s8_1916">VEX.128.66.0F38.W0 0E /r</div>
<div id="t12_1916" class="t s8_1916">VTESTPS </div>
<div id="t13_1916" class="t s9_1916">xmm1, xmm2/m128</div>
<div id="t14_1916" class="t s8_1916">RM</div>
<div id="t15_1916" class="t s8_1916">V/V</div>
<div id="t16_1916" class="t s8_1916">AVX</div>
<div id="t17_1916" class="t s8_1916">Set ZF and CF depending on sign bit AND and </div>
<div id="t18_1916" class="t s8_1916">ANDN of packed single-precision floating-point </div>
<div id="t19_1916" class="t s8_1916">sources.</div>
<div id="t1a_1916" class="t s8_1916">VEX.256.66.0F38.W0 0E /r</div>
<div id="t1b_1916" class="t s8_1916">VTESTPS </div>
<div id="t1c_1916" class="t s9_1916">ymm1, ymm2/m256</div>
<div id="t1d_1916" class="t s8_1916">RM</div>
<div id="t1e_1916" class="t s8_1916">V/V</div>
<div id="t1f_1916" class="t s8_1916">AVX</div>
<div id="t1g_1916" class="t s8_1916">Set ZF and CF depending on sign bit AND and </div>
<div id="t1h_1916" class="t s8_1916">ANDN of packed single-precision floating-point </div>
<div id="t1i_1916" class="t s8_1916">sources.</div>
<div id="t1j_1916" class="t s8_1916">VEX.128.66.0F38.W0 0F /r</div>
<div id="t1k_1916" class="t s8_1916">VTESTPD </div>
<div id="t1l_1916" class="t s9_1916">xmm1, xmm2/m128</div>
<div id="t1m_1916" class="t s8_1916">RM</div>
<div id="t1n_1916" class="t s8_1916">V/V</div>
<div id="t1o_1916" class="t s8_1916">AVX</div>
<div id="t1p_1916" class="t s8_1916">Set ZF and CF depending on sign bit AND and </div>
<div id="t1q_1916" class="t s8_1916">ANDN of packed double-precision floating-point </div>
<div id="t1r_1916" class="t s8_1916">sources.</div>
<div id="t1s_1916" class="t s8_1916">VEX.256.66.0F38.W0 0F /r</div>
<div id="t1t_1916" class="t s8_1916">VTESTPD </div>
<div id="t1u_1916" class="t s9_1916">ymm1, ymm2/m256</div>
<div id="t1v_1916" class="t s8_1916">RM</div>
<div id="t1w_1916" class="t s8_1916">V/V</div>
<div id="t1x_1916" class="t s8_1916">AVX</div>
<div id="t1y_1916" class="t s8_1916">Set ZF and CF depending on sign bit AND and </div>
<div id="t1z_1916" class="t s8_1916">ANDN of packed double-precision floating-point </div>
<div id="t20_1916" class="t s8_1916">sources.</div>
<div id="t21_1916" class="t s8_1916">Op/En</div>
<div id="t22_1916" class="t s8_1916">Operand 1</div>
<div id="t23_1916" class="t s8_1916">Operand 2</div>
<div id="t24_1916" class="t s8_1916">Operand 3</div>
<div id="t25_1916" class="t s8_1916">Operand 4</div>
<div id="t26_1916" class="t s8_1916">RM</div>
<div id="t27_1916" class="t s8_1916">ModRM:reg (r)</div>
<div id="t28_1916" class="t s8_1916">ModRM:r/m (r)</div>
<div id="t29_1916" class="t s8_1916">NA</div>
<div id="t2a_1916" class="t s8_1916">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
