[[Logic gates]]

![[Pasted image 20230830113318.png]]
S - Sum bit
C - Carry bit

| A   | B   | C   | S   |
| --- | --- | --- | --- |
| 0   | 0   | 0   | 0   |
| 0   | 1   | 0   | 1   |
| 1   | 0   | 0   | 1   |
| 1   | 1   | 1   | 0   |

Full adder = multiple half-adders cascaded to make one logic circuit.

![[Pasted image 20230830113621.png]]
