module DOWNSAMPLER
(
	data_val,
	pixel_in,
	pixel_out,
	clk
);

input data_val;
input clk;
input [15:0] pixel_in;
output [7:0] pixel_out;

always @ (posedge clk) begin
	if (data_val) begin
		pixel_out[7:5] = pixel_in[14:12];
		pixel_out[4:2] = pixel_in[4:2];
		pixel_out[1:0] = pixel_in[11:10];
	end
end

endmodule