
*** Running vivado
    with args -log ff_replicator.rds -m64 -mode batch -messageDb vivado.pb -source ff_replicator.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source ff_replicator.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k70tfbg676-2
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   C:/Users/nikc/Desktop/jenkins/src/ff_ce_sync_rst.v
#   C:/Users/nikc/Desktop/jenkins/src/ff_replicator.v
# }
# read_xdc C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc
# set_property used_in_implementation false [get_files C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/nikc/Desktop/jenkins/project_flow_inter/workspace/tp/tp.data/wt [current_project]
# set_property parent.project_dir C:/Users/nikc/Desktop/jenkins/project_flow_inter/workspace/tp [current_project]
# synth_design -top ff_replicator -part xc7k70tfbg676-2
Command: synth_design -top ff_replicator -part xc7k70tfbg676-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 231.996 ; gain = 84.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ff_replicator' [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter STAGES bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ff_ce_sync_rst' [C:/Users/nikc/Desktop/jenkins/src/ff_ce_sync_rst.v:1]
	Parameter INIT_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ff_ce_sync_rst' (1#1) [C:/Users/nikc/Desktop/jenkins/src/ff_ce_sync_rst.v:1]
INFO: [Synth 8-256] done synthesizing module 'ff_replicator' (2#1) [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 266.242 ; gain = 118.938
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k70t/fbg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]
Finished Parsing XDC File [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nikc/Desktop/jenkins/src/ff_replicator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/nikc/Desktop/jenkins/project_flow_inter/workspace/tp/tp.runs/synth_1/.Xil/ff_replicator_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/Users/nikc/Desktop/jenkins/project_flow_inter/workspace/tp/tp.runs/synth_1/.Xil/ff_replicator_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 460.105 ; gain = 312.801
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 460.105 ; gain = 312.801
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-2
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 517.703 ; gain = 370.398
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 100   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ff_replicator 
Detailed RTL Component Info : 
Module ff_ce_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 528.395 ; gain = 381.090
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 529.953 ; gain = 382.648
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 529.953 ; gain = 382.648
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 529.953 ; gain = 382.648
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 538.367 ; gain = 391.063
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 538.367 ; gain = 391.063
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 538.367 ; gain = 391.063
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 538.367 ; gain = 391.063
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |   100|
|3     |IBUF |    13|
|4     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------+------+
|      |Instance                         |Module            |Cells |
+------+---------------------------------+------------------+------+
|1     |top                              |                  |   124|
|2     |  \ff_stage[7].ff_channel[6].ff  |ff_ce_sync_rst    |     1|
|3     |  \ff_stage[5].ff_channel[9].ff  |ff_ce_sync_rst_0  |     1|
|4     |  \ff_stage[6].ff_channel[6].ff  |ff_ce_sync_rst_1  |     1|
|5     |  \ff_stage[4].ff_channel[9].ff  |ff_ce_sync_rst_2  |     1|
|6     |  \ff_stage[5].ff_channel[6].ff  |ff_ce_sync_rst_3  |     1|
|7     |  \ff_stage[6].ff_channel[3].ff  |ff_ce_sync_rst_4  |     1|
|8     |  \ff_stage[4].ff_channel[6].ff  |ff_ce_sync_rst_5  |     1|
|9     |  \ff_stage[5].ff_channel[3].ff  |ff_ce_sync_rst_6  |     1|
|10    |  \ff_stage[3].ff_channel[6].ff  |ff_ce_sync_rst_7  |     1|
|11    |  \ff_stage[4].ff_channel[3].ff  |ff_ce_sync_rst_8  |     1|
|12    |  \ff_stage[5].ff_channel[0].ff  |ff_ce_sync_rst_9  |     1|
|13    |  \ff_stage[3].ff_channel[3].ff  |ff_ce_sync_rst_10 |     1|
|14    |  \ff_stage[4].ff_channel[0].ff  |ff_ce_sync_rst_11 |     1|
|15    |  \ff_stage[2].ff_channel[3].ff  |ff_ce_sync_rst_12 |     1|
|16    |  \ff_stage[9].ff_channel[1].ff  |ff_ce_sync_rst_13 |     1|
|17    |  \ff_stage[3].ff_channel[0].ff  |ff_ce_sync_rst_14 |     1|
|18    |  \ff_stage[2].ff_channel[0].ff  |ff_ce_sync_rst_15 |     1|
|19    |  \ff_stage[1].ff_channel[0].ff  |ff_ce_sync_rst_16 |     1|
|20    |  \ff_stage[5].ff_channel[7].ff  |ff_ce_sync_rst_17 |     1|
|21    |  \ff_stage[4].ff_channel[7].ff  |ff_ce_sync_rst_18 |     1|
|22    |  \ff_stage[3].ff_channel[7].ff  |ff_ce_sync_rst_19 |     1|
|23    |  \ff_stage[4].ff_channel[4].ff  |ff_ce_sync_rst_20 |     1|
|24    |  \ff_stage[2].ff_channel[7].ff  |ff_ce_sync_rst_21 |     1|
|25    |  \ff_stage[9].ff_channel[5].ff  |ff_ce_sync_rst_22 |     1|
|26    |  \ff_stage[3].ff_channel[4].ff  |ff_ce_sync_rst_23 |     1|
|27    |  \ff_stage[1].ff_channel[7].ff  |ff_ce_sync_rst_24 |     1|
|28    |  \ff_stage[2].ff_channel[4].ff  |ff_ce_sync_rst_25 |     1|
|29    |  \ff_stage[9].ff_channel[2].ff  |ff_ce_sync_rst_26 |     1|
|30    |  \ff_stage[3].ff_channel[1].ff  |ff_ce_sync_rst_27 |     1|
|31    |  \ff_stage[1].ff_channel[4].ff  |ff_ce_sync_rst_28 |     1|
|32    |  \ff_stage[2].ff_channel[1].ff  |ff_ce_sync_rst_29 |     1|
|33    |  \ff_stage[8].ff_channel[2].ff  |ff_ce_sync_rst_30 |     1|
|34    |  \ff_stage[0].ff_channel[4].ff  |ff_ce_sync_rst_31 |     1|
|35    |  \ff_stage[1].ff_channel[1].ff  |ff_ce_sync_rst_32 |     1|
|36    |  \ff_stage[0].ff_channel[1].ff  |ff_ce_sync_rst_33 |     1|
|37    |  \ff_stage[4].ff_channel[8].ff  |ff_ce_sync_rst_34 |     1|
|38    |  \ff_stage[9].ff_channel[9].ff  |ff_ce_sync_rst_35 |     1|
|39    |  \ff_stage[3].ff_channel[8].ff  |ff_ce_sync_rst_36 |     1|
|40    |  \ff_stage[2].ff_channel[8].ff  |ff_ce_sync_rst_37 |     1|
|41    |  \ff_stage[9].ff_channel[6].ff  |ff_ce_sync_rst_38 |     1|
|42    |  \ff_stage[3].ff_channel[5].ff  |ff_ce_sync_rst_39 |     1|
|43    |  \ff_stage[1].ff_channel[8].ff  |ff_ce_sync_rst_40 |     1|
|44    |  \ff_stage[8].ff_channel[6].ff  |ff_ce_sync_rst_41 |     1|
|45    |  \ff_stage[2].ff_channel[5].ff  |ff_ce_sync_rst_42 |     1|
|46    |  \ff_stage[9].ff_channel[3].ff  |ff_ce_sync_rst_43 |     1|
|47    |  \ff_stage[0].ff_channel[8].ff  |ff_ce_sync_rst_44 |     1|
|48    |  \ff_stage[1].ff_channel[5].ff  |ff_ce_sync_rst_45 |     1|
|49    |  \ff_stage[8].ff_channel[3].ff  |ff_ce_sync_rst_46 |     1|
|50    |  \ff_stage[2].ff_channel[2].ff  |ff_ce_sync_rst_47 |     1|
|51    |  \ff_stage[0].ff_channel[5].ff  |ff_ce_sync_rst_48 |     1|
|52    |  \ff_stage[9].ff_channel[0].ff  |ff_ce_sync_rst_49 |     1|
|53    |  \ff_stage[7].ff_channel[3].ff  |ff_ce_sync_rst_50 |     1|
|54    |  \ff_stage[1].ff_channel[2].ff  |ff_ce_sync_rst_51 |     1|
|55    |  \ff_stage[8].ff_channel[0].ff  |ff_ce_sync_rst_52 |     1|
|56    |  \ff_stage[0].ff_channel[2].ff  |ff_ce_sync_rst_53 |     1|
|57    |  \ff_stage[7].ff_channel[0].ff  |ff_ce_sync_rst_54 |     1|
|58    |  \ff_stage[6].ff_channel[0].ff  |ff_ce_sync_rst_55 |     1|
|59    |  \ff_stage[3].ff_channel[9].ff  |ff_ce_sync_rst_56 |     1|
|60    |  \ff_stage[2].ff_channel[9].ff  |ff_ce_sync_rst_57 |     1|
|61    |  \ff_stage[9].ff_channel[7].ff  |ff_ce_sync_rst_58 |     1|
|62    |  \ff_stage[1].ff_channel[9].ff  |ff_ce_sync_rst_59 |     1|
|63    |  \ff_stage[8].ff_channel[7].ff  |ff_ce_sync_rst_60 |     1|
|64    |  \ff_stage[2].ff_channel[6].ff  |ff_ce_sync_rst_61 |     1|
|65    |  \ff_stage[9].ff_channel[4].ff  |ff_ce_sync_rst_62 |     1|
|66    |  \ff_stage[0].ff_channel[9].ff  |ff_ce_sync_rst_63 |     1|
|67    |  \ff_stage[7].ff_channel[7].ff  |ff_ce_sync_rst_64 |     1|
|68    |  \ff_stage[1].ff_channel[6].ff  |ff_ce_sync_rst_65 |     1|
|69    |  \ff_stage[8].ff_channel[4].ff  |ff_ce_sync_rst_66 |     1|
|70    |  \ff_stage[6].ff_channel[7].ff  |ff_ce_sync_rst_67 |     1|
|71    |  \ff_stage[0].ff_channel[6].ff  |ff_ce_sync_rst_68 |     1|
|72    |  \ff_stage[7].ff_channel[4].ff  |ff_ce_sync_rst_69 |     1|
|73    |  \ff_stage[1].ff_channel[3].ff  |ff_ce_sync_rst_70 |     1|
|74    |  \ff_stage[8].ff_channel[1].ff  |ff_ce_sync_rst_71 |     1|
|75    |  \ff_stage[6].ff_channel[4].ff  |ff_ce_sync_rst_72 |     1|
|76    |  \ff_stage[0].ff_channel[3].ff  |ff_ce_sync_rst_73 |     1|
|77    |  \ff_stage[7].ff_channel[1].ff  |ff_ce_sync_rst_74 |     1|
|78    |  \ff_stage[5].ff_channel[4].ff  |ff_ce_sync_rst_75 |     1|
|79    |  \ff_stage[6].ff_channel[1].ff  |ff_ce_sync_rst_76 |     1|
|80    |  \ff_stage[0].ff_channel[0].ff  |ff_ce_sync_rst_77 |     1|
|81    |  \ff_stage[5].ff_channel[1].ff  |ff_ce_sync_rst_78 |     1|
|82    |  \ff_stage[4].ff_channel[1].ff  |ff_ce_sync_rst_79 |     1|
|83    |  \ff_stage[9].ff_channel[8].ff  |ff_ce_sync_rst_80 |     1|
|84    |  \ff_stage[8].ff_channel[8].ff  |ff_ce_sync_rst_81 |     1|
|85    |  \ff_stage[7].ff_channel[8].ff  |ff_ce_sync_rst_82 |     1|
|86    |  \ff_stage[8].ff_channel[5].ff  |ff_ce_sync_rst_83 |     1|
|87    |  \ff_stage[6].ff_channel[8].ff  |ff_ce_sync_rst_84 |     1|
|88    |  \ff_stage[0].ff_channel[7].ff  |ff_ce_sync_rst_85 |     1|
|89    |  \ff_stage[7].ff_channel[5].ff  |ff_ce_sync_rst_86 |     1|
|90    |  \ff_stage[5].ff_channel[8].ff  |ff_ce_sync_rst_87 |     1|
|91    |  \ff_stage[6].ff_channel[5].ff  |ff_ce_sync_rst_88 |     1|
|92    |  \ff_stage[7].ff_channel[2].ff  |ff_ce_sync_rst_89 |     1|
|93    |  \ff_stage[5].ff_channel[5].ff  |ff_ce_sync_rst_90 |     1|
|94    |  \ff_stage[6].ff_channel[2].ff  |ff_ce_sync_rst_91 |     1|
|95    |  \ff_stage[4].ff_channel[5].ff  |ff_ce_sync_rst_92 |     1|
|96    |  \ff_stage[5].ff_channel[2].ff  |ff_ce_sync_rst_93 |     1|
|97    |  \ff_stage[4].ff_channel[2].ff  |ff_ce_sync_rst_94 |     1|
|98    |  \ff_stage[3].ff_channel[2].ff  |ff_ce_sync_rst_95 |     1|
|99    |  \ff_stage[8].ff_channel[9].ff  |ff_ce_sync_rst_96 |     1|
|100   |  \ff_stage[7].ff_channel[9].ff  |ff_ce_sync_rst_97 |     1|
|101   |  \ff_stage[6].ff_channel[9].ff  |ff_ce_sync_rst_98 |     1|
+------+---------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 538.367 ; gain = 391.063
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 538.367 ; gain = 391.063
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 946.684 ; gain = 761.723
# write_checkpoint ff_replicator.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file ff_replicator_utilization_synth.rpt -pb ff_replicator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 946.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 23:23:28 2014...
