==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 242.848 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:188:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:189:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:98:39)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:98:52)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:98:65)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:98:85)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:98:103)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:98:121)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:98:139)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:117:90)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:117:103)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:117:123)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:117:141)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:117:159)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:117:177)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:142:37)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:142:63)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:142:83)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:142:101)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:142:119)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:142:137)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:161:77)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:161:90)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:161:103)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:161:123)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:161:141)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:161:159)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:161:177)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.7 seconds. Elapsed time: 18.3 seconds; current allocated memory: 246.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 974 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,074 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,159 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,993 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,893 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,876,499 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,584 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,586 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,682 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,751 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,761 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,746 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,746 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,746 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,771 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,833 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/2mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:170:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:171:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:172:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:149:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:150:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:126:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:127:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:128:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:105:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:106:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_5' (code_generated.cpp:170:20) in function 'task3' completely with a factor of 3 (code_generated.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_6' (code_generated.cpp:171:47) in function 'task3' completely with a factor of 220 (code_generated.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_7' (code_generated.cpp:172:43) in function 'task3' completely with a factor of 2 (code_generated.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_4' (code_generated.cpp:149:20) in function 'task2' completely with a factor of 3 (code_generated.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_5' (code_generated.cpp:150:39) in function 'task2' completely with a factor of 22 (code_generated.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_5' (code_generated.cpp:126:20) in function 'task1' completely with a factor of 1 (code_generated.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_6' (code_generated.cpp:127:47) in function 'task1' completely with a factor of 60 (code_generated.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_7' (code_generated.cpp:128:39) in function 'task1' completely with a factor of 14 (code_generated.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_4' (code_generated.cpp:105:20) in function 'task0' completely with a factor of 10 (code_generated.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_5' (code_generated.cpp:106:39) in function 'task0' completely with a factor of 60 (code_generated.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_tmp(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_A(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_B(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_D(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_C(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_tmp(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'store_D(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:83:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 60 on dimension 1. Cyclic partitioning with factor 14 on dimension 2. (code_generated.cpp:204:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 60 on dimension 1. Cyclic partitioning with factor 10 on dimension 2. (code_generated.cpp:205:11)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 3 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:206:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 14 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (code_generated.cpp:207:11)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:208:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vtmp' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vD' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst reads of length 17100 and bit width 64 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 18900 and bit width 64 in loop 'VITIS_LOOP_25_1'(code_generated.cpp:25:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 19950 and bit width 64 in loop 'VITIS_LOOP_36_1'(code_generated.cpp:36:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:36:19)
INFO: [HLS 214-115] Multiple burst reads of length 9900 and bit width 128 in loop 'VITIS_LOOP_47_1'(code_generated.cpp:47:19) has been inferred on bundle 'kernel_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:47:19)
INFO: [HLS 214-115] Multiple burst reads of length 10450 and bit width 128 in loop 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:60:19)
INFO: [HLS 214-115] Multiple burst writes of length 17100 and bit width 64 in loop 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:73:19)
INFO: [HLS 214-115] Multiple burst writes of length 9900 and bit width 128 in loop 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) has been inferred on bundle 'kernel_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:85:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 123.06 seconds. CPU system time: 2.21 seconds. Elapsed time: 161.85 seconds; current allocated memory: 257.129 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.129 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 49.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 49.49 seconds; current allocated memory: 303.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 23.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 24.48 seconds; current allocated memory: 365.566 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'task1' (code_generated.cpp:121:35)...1620 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 127.6 seconds. CPU system time: 0.15 seconds. Elapsed time: 128.7 seconds; current allocated memory: 421.781 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_166_2'(code_generated.cpp:166:27) and 'VITIS_LOOP_168_4'(code_generated.cpp:168:35) in function 'task3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_123_3'(code_generated.cpp:123:31) and 'VITIS_LOOP_124_4'(code_generated.cpp:124:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_102_2'(code_generated.cpp:102:27) and 'VITIS_LOOP_103_3'(code_generated.cpp:103:31) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) and 'VITIS_LOOP_74_2'(code_generated.cpp:74:26) in function 'store_tmp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) and 'VITIS_LOOP_86_2'(code_generated.cpp:86:26) in function 'store_D' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_tmp' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_1'(code_generated.cpp:47:19) and 'VITIS_LOOP_48_2'(code_generated.cpp:48:26) in function 'load_D' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) and 'VITIS_LOOP_61_2'(code_generated.cpp:61:26) in function 'load_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_1'(code_generated.cpp:36:19) and 'VITIS_LOOP_37_2'(code_generated.cpp:37:26) in function 'load_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(code_generated.cpp:25:19) and 'VITIS_LOOP_26_2'(code_generated.cpp:26:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_2' (code_generated.cpp:166:27) in function 'task3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_2' (code_generated.cpp:146:27) in function 'task2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_3' (code_generated.cpp:123:31) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (code_generated.cpp:121:23) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_2' (code_generated.cpp:102:27) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (code_generated.cpp:73:19) in function 'store_tmp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_1' (code_generated.cpp:85:19) in function 'store_D'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_tmp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (code_generated.cpp:47:19) in function 'load_D'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (code_generated.cpp:60:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (code_generated.cpp:36:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (code_generated.cpp:25:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 204.26 seconds. CPU system time: 0.27 seconds. Elapsed time: 218.7 seconds; current allocated memory: 748.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 35.48 seconds. CPU system time: 0.32 seconds. Elapsed time: 44.96 seconds; current allocated memory: 932.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.18 seconds; current allocated memory: 932.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.2 seconds; current allocated memory: 932.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 5.71 seconds; current allocated memory: 932.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 25.93 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.4 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.18 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [40]  (0.387 ns)
	'load' operation 7 bit ('indvar_load', code_generated.cpp:37) on local variable 'indvar' [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln37', code_generated.cpp:37) [56]  (0.706 ns)
	'select' operation 8 bit ('select_ln36_1', code_generated.cpp:36) [58]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln36', code_generated.cpp:36) [60]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.28 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 11.33 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 6.12 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 5.76 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [672]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', code_generated.cpp:48) on local variable 'indvar' [676]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln48', code_generated.cpp:48) [688]  (0.706 ns)
	'select' operation 8 bit ('select_ln47_1', code_generated.cpp:47) [690]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln47', code_generated.cpp:47) [692]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 17.99 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.2 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.22 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 3.05 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.83 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 3.26 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.56 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.87 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln109) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_2_VITIS_LOOP_103_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_102_2_VITIS_LOOP_103_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.31 seconds; current allocated memory: 992.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.26 seconds; current allocated memory: 992.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_123_3_VITIS_LOOP_124_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_121_1_VITIS_LOOP_123_3_VITIS_LOOP_124_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 64.94 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.62 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_2_VITIS_LOOP_147_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_146_2_VITIS_LOOP_147_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 9.4 seconds; current allocated memory: 1.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.57 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln176) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_2_VITIS_LOOP_168_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 30, loop 'VITIS_LOOP_166_2_VITIS_LOOP_168_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3443.07 seconds. CPU system time: 1.27 seconds. Elapsed time: 3449.98 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.71 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.59 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.09 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1_VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_85_1_VITIS_LOOP_86_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [672]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', code_generated.cpp:86) on local variable 'indvar' [682]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', code_generated.cpp:86) [688]  (0.706 ns)
	'select' operation 8 bit ('select_ln85_1', code_generated.cpp:85) [690]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln85', code_generated.cpp:85) [692]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.74 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.47 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.68 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.52 seconds; current allocated memory: 1.369 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.96 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_tmp_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tmp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.18 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_tmp' is 24000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.15 seconds. Elapsed time: 10.34 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.12 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 33600 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.13 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 18.17 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' pipeline 'VITIS_LOOP_47_1_VITIS_LOOP_48_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2/m_axi_kernel_D_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2' is 25080 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_D_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.73 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_D' is 26400 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.15 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' is 17160 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.41 seconds; current allocated memory: 1.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C' is 18040 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_102_2_VITIS_LOOP_103_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 22800 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_123_3_VITIS_LOOP_124_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 512270 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 840 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 854 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.35 seconds. CPU system time: 0.23 seconds. Elapsed time: 15.97 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_146_2_VITIS_LOOP_147_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 25080 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 66 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.39 seconds. CPU system time: 0.31 seconds. Elapsed time: 17.73 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3' pipeline 'VITIS_LOOP_166_2_VITIS_LOOP_168_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 836743 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 120 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_6ns_5_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 44.95 seconds. CPU system time: 0.34 seconds. Elapsed time: 56.93 seconds; current allocated memory: 2.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_21_4_32_1_1' is changed to 'sparsemux_21_4_32_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_tmp_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_121_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1_x': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tmp_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.74 seconds. CPU system time: 0.47 seconds. Elapsed time: 34.59 seconds; current allocated memory: 2.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.13 seconds; current allocated memory: 2.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2' pipeline 'VITIS_LOOP_85_1_VITIS_LOOP_86_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2/m_axi_kernel_D_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_111_8_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_D_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.53 seconds; current allocated memory: 2.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.11 seconds; current allocated memory: 2.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_tmp' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vtmp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vD' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vtmp', 'vA', 'vB', 'vC', 'vD' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 148850 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 840 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 854 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.72 seconds. CPU system time: 1.2 seconds. Elapsed time: 71.36 seconds; current allocated memory: 2.670 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.22 seconds. CPU system time: 1.22 seconds. Elapsed time: 21.02 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.15 seconds. CPU system time: 0.14 seconds. Elapsed time: 13.5 seconds; current allocated memory: 2.935 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4248.41 seconds. CPU system time: 10.71 seconds. Elapsed time: 4797.25 seconds; current allocated memory: 2.699 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 348.98 seconds. CPU system time: 2.65 seconds. Elapsed time: 387.46 seconds; current allocated memory: 17.637 MB.
INFO: [HLS 200-1510] Running: close_project 
