<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Flipper Zero Firmware: /Users/astrr/flipper/flipperzero-firmware/lib/cmsis_core/core_cm4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Flipper Zero Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_6cb95780239ccd9325f85450195f017e.html">cmsis_core</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">core_cm4.h</div></div>
</div><!--header-->
<div class="contents">
<a href="core__cm4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2009-2023 Arm Limited. All rights reserved.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#ifndef __CORE_CM4_H_GENERIC</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define __CORE_CM4_H_GENERIC</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* CMSIS CM4 definitions */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a90ffc8179476f80347379bfe29639edc">   66</a></span><span class="preprocessor">#define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#afc7392964da961a44e916fcff7add532">   67</a></span><span class="preprocessor">#define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#acb6f5d2c3271c95d0a02fd06723af25d">   69</a></span><span class="preprocessor">                                    __CM4_CMSIS_VERSION_SUB           )  </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a63ea62503c88acab19fcf3d5743009e3">   71</a></span><span class="preprocessor">#define __CORTEX_M                (4U)                                   </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">  #if defined __ARM_FP</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#elif defined (__ti__)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">  #if defined (__ARM_FP)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>}</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#ifndef __CORE_CM4_H_DEPENDANT</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a65104fb6a96df4ec7f7e72781b561060">  186</a></span><span class="preprocessor">#define __CORE_CM4_H_DEPENDANT</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">  #ifndef __CM4_REV</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">    #define __CM4_REV               0x0000U</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">    #warning &quot;__CM4_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">  #ifndef __VTOR_PRESENT</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">    #define __VTOR_PRESENT             1U</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">  236</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">  238</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">  239</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">  - Core FPU Register</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html">  276</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>{</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">  280</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">_reserved0</a>:16;              </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">  281</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">GE</a>:4;                       </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac681f266e20b3b3591b961e13633ae13">  282</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac681f266e20b3b3591b961e13633ae13">_reserved1</a>:7;               </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">  283</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">Q</a>:1;                        </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">  284</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">V</a>:1;                        </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">  285</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">C</a>:1;                        </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">  286</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">Z</a>:1;                        </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">  287</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">N</a>:1;                        </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1176b924094ed440dad852b808f2d461">  288</a></span>  } b;                                   </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">  289</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  293</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  294</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  296</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  297</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  299</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  300</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  302</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  303</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">  305</a></span><span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  306</a></span><span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  308</a></span><span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  309</a></span><span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html">  315</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>{</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  {</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">  319</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">ISR</a>:9;                      </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">  320</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">_reserved0</a>:23;              </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga809074d077e206623f542f9a69dc7ed2">  321</a></span>  } b;                                   </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">  322</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  326</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  327</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html">  333</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>{</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  {</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">  337</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">ISR</a>:9;                      </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">  338</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">_reserved0</a>:1;               </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa57a08ddc8ac3ee066e88dfddc3aa72a">  339</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa57a08ddc8ac3ee066e88dfddc3aa72a">ICI_IT_1</a>:6;                 </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">  340</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">GE</a>:4;                       </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">  341</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">_reserved1</a>:4;               </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">  342</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">T</a>:1;                        </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadf3639bb7c6e54e5712f2ddef46a702e">  343</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadf3639bb7c6e54e5712f2ddef46a702e">ICI_IT_2</a>:2;                 </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">  344</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">Q</a>:1;                        </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">  345</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">V</a>:1;                        </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">  346</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">C</a>:1;                        </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">  347</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">Z</a>:1;                        </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">  348</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">N</a>:1;                        </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga01365fceab80a0f2e11216af37cbebab">  349</a></span>  } b;                                   </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">  350</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">w</a>;                            </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  354</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  355</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  357</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  358</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  360</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  361</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  363</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  364</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">  366</a></span><span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">  367</a></span><span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaffb36d1bb0280b1caafcf9b00f6a6da0">  369</a></span><span class="preprocessor">#define xPSR_ICI_IT_2_Pos                  25U                                            </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa47c89b028499f8d9ebe6d554439a2b3">  370</a></span><span class="preprocessor">#define xPSR_ICI_IT_2_Msk                  (3UL &lt;&lt; xPSR_ICI_IT_2_Pos)                     </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  372</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  373</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">  375</a></span><span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">  376</a></span><span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafdcd08cbd7116d65ae1a5b8182dc55ae">  378</a></span><span class="preprocessor">#define xPSR_ICI_IT_1_Pos                  10U                                            </span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae98918458d70d79b32ce200b55ffe744">  379</a></span><span class="preprocessor">#define xPSR_ICI_IT_1_Msk                  (0x3FUL &lt;&lt; xPSR_ICI_IT_1_Pos)                  </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  381</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  382</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html">  388</a></span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>{</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  {</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">  392</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">  393</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">  394</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">FPCA</a>:1;                     </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">  395</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">_reserved0</a>:29;              </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga26fcbe72647f7785cc26f69a945edf70">  396</a></span>  } b;                                   </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">  397</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">w</a>;                            </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7018b59b07134c5363b33eb94918a58">  401</a></span><span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad20bb0212b2e1864f24af38d93587c79">  402</a></span><span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  404</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  405</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">  407</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">  408</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html">  423</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>{</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga99fe3791941bf69b7c1edf13e0b5383a">  425</a></span>  __IOM uint32_t ISER[8U];               </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        uint32_t RESERVED0[24U];</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad30ec76aa0be02aa9a56ff4bdc401180">  427</a></span>  __IOM uint32_t ICER[8U];               </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        uint32_t RESERVED1[24U];</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga58a1d427f4f45aa4bba77115ec25a2f9">  429</a></span>  __IOM uint32_t ISPR[8U];               </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>        uint32_t RESERVED2[24U];</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae3c409719774e839b092bf3ea73c0545">  431</a></span>  __IOM uint32_t ICPR[8U];               </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>        uint32_t RESERVED3[24U];</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga55efb38ee86027a5e0b92bd40dba46c4">  433</a></span>  __IOM uint32_t IABR[8U];               </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>        uint32_t RESERVED4[56U];</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9a4341692e45d089a113986a3d344e98">  435</a></span>  __IOM uint8_t  IP[240U];               </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>        uint32_t RESERVED5[644U];</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga37de89637466e007171c6b135299bc75">  437</a></span>  __OM  uint32_t STIR;                   </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">  441</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">  442</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html">  457</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>{</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga21e08d546d8b641bee298a459ea73e46">  459</a></span>  __IM  uint32_t CPUID;                  </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">  460</a></span>  __IOM uint32_t ICSR;                   </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga187a4578e920544ed967f98020fb8170">  461</a></span>  __IOM uint32_t VTOR;                   </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad3e5b8934c647eb1b7383c1894f01380">  462</a></span>  __IOM uint32_t AIRCR;                  </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">  463</a></span>  __IOM uint32_t SCR;                    </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2d6653b0b70faac936046a02809b577f">  464</a></span>  __IOM uint32_t CCR;                    </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9b05f74580fc93daa7fe2f0e1c9c5663">  465</a></span>  __IOM uint8_t  SHP[12U];               </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7b5ae9741a99808043394c4743b635c4">  466</a></span>  __IOM uint32_t SHCSR;                  </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0cda9e061b42373383418663092ad19a">  467</a></span>  __IOM uint32_t CFSR;                   </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga14ad254659362b9752c69afe3fd80934">  468</a></span>  __IOM uint32_t HFSR;                   </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga191579bde0d21ff51d30a714fd887033">  469</a></span>  __IOM uint32_t DFSR;                   </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">  470</a></span>  __IOM uint32_t MMFAR;                  </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3f8e7e58be4e41c88dfa78f54589271c">  471</a></span>  __IOM uint32_t BFAR;                   </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab65372404ce64b0f0b35e2709429404e">  472</a></span>  __IOM uint32_t AFSR;                   </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga470fb15cbd417d76f0efac74a3e765b6">  473</a></span>  __IM  uint32_t PFR[2U];                </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga85dd6fe77aab17e7ea89a52c59da6004">  474</a></span>  __IM  uint32_t DFR;                    </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf084e1b2dad004a88668efea1dfe7fa1">  475</a></span>  __IM  uint32_t ADR;                    </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga80d8984e85c56da9097b2997389d1abd">  476</a></span>  __IM  uint32_t MMFR[4U];               </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabbc8da60afc3e52495d4c92d28e5bdc2">  477</a></span>  __IM  uint32_t ISAR[5U];               </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>        uint32_t RESERVED0[5U];</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac6a860c1b8d8154a1f00d99d23b67764">  479</a></span>  __IOM uint32_t CPACR;                  </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  483</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  484</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  486</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  487</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  489</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">  490</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  492</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  493</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  495</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  496</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  499</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31U                                            </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  500</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  502</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  503</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  505</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  506</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  508</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  509</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  511</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  512</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  514</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  515</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  517</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  518</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  520</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  521</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">  523</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  524</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  526</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  527</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">  530</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  531</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  534</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  535</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  537</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  538</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  540</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  541</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">  543</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">  544</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  546</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  547</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  549</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  550</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  552</a></span><span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0U                                            </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">  553</a></span><span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  556</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  557</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  559</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  560</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  562</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  563</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  566</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9U                                            </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  567</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  569</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  570</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">  572</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">  573</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  575</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  576</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">  578</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">  579</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">  581</a></span><span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  582</a></span><span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">  585</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">  586</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  588</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  589</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">  591</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">  592</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  594</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  595</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">  597</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">  598</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  600</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  601</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  603</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">  604</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">  606</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">  607</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  609</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">  610</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">  612</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  613</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">  615</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">  616</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">  618</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">  619</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  621</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  622</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">  624</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">  625</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">  628</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">  629</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  631</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  632</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">  634</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">  635</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf9a595a3a8e0171473d486b490669165">  638</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33f17b24b05b0405de908ce185bef5c3">  639</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1390a486a538d1bb8e9661b678e88e39">  641</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac0602ef4ef443ef6ccb1f24d6886661a">  642</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga76517c60f54396e7cf075876e8af7a62">  644</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga30331822fa13db8ee288173cfbcbbf72">  645</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  647</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2d77850270c5ca96e63e456315609876">  648</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa9c22daf6e72e64259673b55ae095725">  650</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacd585d5b620c175f80dd99aecbe42bcf">  651</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga964f0465dfaca775e31db26e50f395d5">  653</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac0a8e6525cd6c610f05d99640b40e6b7">  654</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1cdff62f1f5730c14c809fef9009bfbb">  657</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  658</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf9b4a695a4f8d14a17be613423ef30e1">  660</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8af8c68915f63358325fb4ebc5d7acc1">  661</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  663</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77076fdfa5941327d4d8f0cb99653872">  664</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  666</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2dfce5c289681884651f92377d09380e">  667</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec426f59eb8d75acd48b32953ac154f5">  669</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  670</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf4744e87d7f6eddbff803977901d6ad0">  672</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad8fc0d1f80364470e52d3dcf941f38cc">  673</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  675</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  676</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa8fc61d57be3e94db000367f521aa1fc">  679</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d91a0850b4962ad1335b2eadac6777e">  680</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8836da99a7e569d7a5a79ab4eaa85690">  682</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac7d2aa508a08a2cab97aa8683c87d125">  683</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga769b841a38d4e7b8c5e7e74cf0455754">  685</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  686</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga526d3cebe0e96962941e5e3a729307c2">  688</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafd7f0192bfedbde5d313fe7e637f55f1">  689</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga85ecc14a387d790129e9a3fb1312407a">  691</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8088a459ac3900a43a54f5cd4252484d">  692</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga28219a6a1ae6b6118ffd1682c362c63d">  694</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga96e201c8da2bd76df35e184f31b89f1e">  695</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  698</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">  699</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">  701</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">  702</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">  704</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">  705</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">  708</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  709</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">  711</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">  712</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">  714</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">  715</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">  717</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">  718</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">  720</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">  721</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html">  736</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>{</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga34ec1d771245eb9bd0e3ec9336949762">  739</a></span>  __IM  uint32_t ICTR;                   </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga13af9b718dde7481f1c0344f00593c23">  740</a></span>  __IOM uint32_t ACTLR;                  </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>} <a class="code hl_struct" href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a>;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">  744</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">  745</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/* Auxiliary Control Register Definitions */</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaff0b57464c60fea8182b903676f8de49">  748</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga1ecd6adafa43464d7097b132c19e8640">  749</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)           </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa194809383bc72ecf3416d85709281d7">  751</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         </span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga10d5aa4a196dcde6f476016ece2c1b69">  752</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)           </span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaab395870643a0bee78906bb15ca5bd02">  754</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa9dd2d4a2350499188f438d0aa9fd982">  755</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gafa2eb37493c0f8dae77cde81ecf80f77">  757</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga6cda7b7219232a008ec52cc8e89d5d08">  758</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  760</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga2a2818f0489ad10b6ea2964e899d4cbc">  761</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html">  776</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>{</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">  778</a></span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4780a489256bb9f54d0ba8ed4de191cd">  779</a></span>  __IOM uint32_t LOAD;                   </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9b5420d17e8e43104ddd4ae5a610af93">  780</a></span>  __IOM uint32_t VAL;                    </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafcadb0c6d35b21cdc0018658a13942de">  781</a></span>  __IM  uint32_t CALIB;                  </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  785</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  786</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  788</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  789</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  791</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  792</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  794</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  795</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  798</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  799</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  802</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  803</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  806</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  807</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  809</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  810</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  812</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  813</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html">  828</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>{</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  __OM  <span class="keyword">union</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  {</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae773bf9f9dac64e6c28b14aa39f74275">  832</a></span>    __OM  uint8_t    u8;                 </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga962a970dfd286cad7f8a8577e87d4ad3">  833</a></span>    __OM  uint16_t   u16;                </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5834885903a557674f078f3b71fa8bc8">  834</a></span>    __OM  uint32_t   u32;                </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga83f3d4348364d47a446e011c17255eb4">  835</a></span>  }  PORT [32U];                         </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>        uint32_t RESERVED0[864U];</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacd03c6858f7b678dab6a6121462e7807">  837</a></span>  __IOM uint32_t TER;                    </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>        uint32_t RESERVED1[15U];</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae907229ba50538bf370fbdfd54c099a2">  839</a></span>  __IOM uint32_t TPR;                    </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>        uint32_t RESERVED2[15U];</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga04b9fbc83759cb818dfa161d39628426">  841</a></span>  __IOM uint32_t TCR;                    </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>        uint32_t RESERVED3[32U];</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>        uint32_t RESERVED4[43U];</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7f9c2a2113a11c7f3e98915f95b669d5">  844</a></span>  __OM  uint32_t LAR;                    </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3861c67933a24dd6632288c4ed0b80c8">  845</a></span>  __IM  uint32_t LSR;                    </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>        uint32_t RESERVED5[6U];</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaad5e11dd4baf6d941bd6c7450f60a158">  847</a></span>  __IM  uint32_t PID4;                   </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf9085648bf18f69b5f9d1136d45e1d37">  848</a></span>  __IM  uint32_t PID5;                   </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad34dbe6b1072c77d36281049c8b169f6">  849</a></span>  __IM  uint32_t PID6;                   </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2bcec6803f28f30d5baf5e20e3517d3d">  850</a></span>  __IM  uint32_t PID7;                   </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab4a4cc97ad658e9c46cf17490daffb8a">  851</a></span>  __IM  uint32_t PID0;                   </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga89ea1d805a668d6589b22d8e678eb6a4">  852</a></span>  __IM  uint32_t PID1;                   </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8471c4d77b7107cf580587509da69f38">  853</a></span>  __IM  uint32_t PID2;                   </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3">  854</a></span>  __IM  uint32_t PID3;                   </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga30bb2b166b1723867da4a708935677ba">  855</a></span>  __IM  uint32_t CID0;                   </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac40df2c3a6cef02f90b4e82c8204756f">  856</a></span>  __IM  uint32_t CID1;                   </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d">  857</a></span>  __IM  uint32_t CID2;                   </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga43451f43f514108d9eaed5b017f8d921">  858</a></span>  __IM  uint32_t CID3;                   </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>} <a class="code hl_struct" href="struct_i_t_m___type.html">ITM_Type</a>;</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">  862</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">  863</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">  866</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  867</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga113bf41ed31584360ad7d865e5e0ace7">  869</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Pos             16U                                            </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac014c7345304ed245b642eb9d6e9a302">  870</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TRACEBUSID_Pos)             </span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">  872</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">  873</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa39e93e22d56e5e9edaf866b1171ac4f">  875</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Pos              8U                                            </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3e8651ecde89295bcc6e248a1b7393d6">  876</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Msk             (3UL &lt;&lt; ITM_TCR_TSPRESCALE_Pos)                </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">  878</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">  879</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">  881</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">  882</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">  884</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">  885</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">  887</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">  888</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">  890</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">  891</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gae9d6a891da6466f4d19165b4045361c2">  894</a></span><span class="preprocessor">#define ITM_LSR_BYTEACC_Pos                 2U                                            </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga280ad7aada4213ecaa4e05aef5cc114b">  895</a></span><span class="preprocessor">#define ITM_LSR_BYTEACC_Msk                (1UL &lt;&lt; ITM_LSR_BYTEACC_Pos)                   </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga5deb9ada708d01c7726a5779e9451f21">  897</a></span><span class="preprocessor">#define ITM_LSR_ACCESS_Pos                  1U                                            </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga4e50cf39ee36c4fa661c59028c987ddd">  898</a></span><span class="preprocessor">#define ITM_LSR_ACCESS_Msk                 (1UL &lt;&lt; ITM_LSR_ACCESS_Pos)                    </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad720d7a7dbfaec53292de1935ffd6431">  900</a></span><span class="preprocessor">#define ITM_LSR_PRESENT_Pos                 0U                                            </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa648443dd4ea3805f50ad908983c90e7">  901</a></span><span class="preprocessor">#define ITM_LSR_PRESENT_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_PRESENT_Pos*/</span><span class="preprocessor">)               </span> <span class="comment">/* end of group CMSIS_ITM */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html">  916</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>{</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gadd790c53410023b3b581919bb681fe2a">  918</a></span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga102eaa529d9098242851cb57c52b42d9">  919</a></span>  __IOM uint32_t CYCCNT;                 </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2c08096c82abe245c0fa97badc458154">  920</a></span>  __IOM uint32_t CPICNT;                 </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9fe20c16c5167ca61486caf6832686d1">  921</a></span>  __IOM uint32_t EXCCNT;                 </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga416a54e2084ce66e5ca74f152a5ecc70">  922</a></span>  __IOM uint32_t SLEEPCNT;               </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">  923</a></span>  __IOM uint32_t LSUCNT;                 </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">  924</a></span>  __IOM uint32_t FOLDCNT;                </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6353ca1d1ad9bc1be05d3b5632960113">  925</a></span>  __IM  uint32_t PCSR;                   </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga61c2965af5bc0643f9af65620b0e67c9">  926</a></span>  __IOM uint32_t COMP0;                  </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga821eb5e71f340ec077efc064cfc567db">  927</a></span>  __IOM uint32_t MASK0;                  </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga579ae082f58a0317b7ef029b20f52889">  928</a></span>  __IOM uint32_t FUNCTION0;              </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">  930</a></span>  __IOM uint32_t COMP1;                  </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaabf94936c9340e62fed836dcfb152405">  931</a></span>  __IOM uint32_t MASK1;                  </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8dfcf25675f9606aa305c46e85182e4e">  932</a></span>  __IOM uint32_t FUNCTION1;              </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>        uint32_t RESERVED1[1U];</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5ae6dde39989f27bae90afc2347deb46">  934</a></span>  __IOM uint32_t COMP2;                  </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga00ac4d830dfe0070a656cda9baed170f">  935</a></span>  __IOM uint32_t MASK2;                  </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab1b60d6600c38abae515bab8e86a188f">  936</a></span>  __IOM uint32_t FUNCTION2;              </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>        uint32_t RESERVED2[1U];</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga85eb73d1848ac3f82d39d6c3e8910847">  938</a></span>  __IOM uint32_t COMP3;                  </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2a509d8505c37a3b64f6b24993df5f3f">  939</a></span>  __IOM uint32_t MASK3;                  </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga52d4ff278fae6f9216c63b74ce328841">  940</a></span>  __IOM uint32_t FUNCTION3;              </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>} <a class="code hl_struct" href="struct_d_w_t___type.html">DWT_Type</a>;</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  944</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7">  945</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd">  947</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">  948</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0">  950</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gacc7d15edf7a27147c422099ab475953e">  951</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522">  953</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf40c8d7a4fd978034c137e90f714c143">  954</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048">  956</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafd8448d7db4bc51f27f202e6e1f27823">  957</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6">  959</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga40554bd81460e39abf08810f45fac1a2">  960</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff">  962</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga717e679d775562ae09185a3776b1582f">  963</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e">  965</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac47427f455fbc29d4b6f8a479169f2b2">  966</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5">  968</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2f431b3734fb840daf5b361034856da9">  969</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544">  971</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab7ee0def33423b5859ca4030dff63b58">  972</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">  974</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga189089c30aade60b983df17ad2412f6f">  975</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d">  977</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4fbb509ab3cbb768f16484c660a24c3">  978</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9">  980</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">  981</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284">  983</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf1e6c3729d56ecadeb6eeff4d225968c">  984</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559">  986</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga6c12e2868b8989a69445646698b8c331">  987</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25">  989</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">  990</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69">  992</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">  993</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10">  995</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">  996</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">  999</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1000</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga031c693654030d4cba398b45d2925b1d"> 1003</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9"> 1004</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1007</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828"> 1008</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab9394c7911b0b4312a096dad91d53a3d"> 1011</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615"> 1012</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1015</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1016</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">/* DWT Comparator Mask Register Definitions */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf798ae34e2b9280ea64f4d9920cd2e7d"> 1019</a></span><span class="preprocessor">#define DWT_MASK_MASK_Pos                   0U                                         </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gadd798deb0f1312feab4fb05dcddc229b"> 1020</a></span><span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1023</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac8b1a655947490280709037808eec8ac"> 1024</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c"> 1026</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         </span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdbf5a8c367befe8661a4f6945c83445"> 1027</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9854cd8bf16f7dce0fb196a8029b018e"> 1029</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         </span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb"> 1030</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1032</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaab42cbc1e6084c44d5de70971613ea76"> 1033</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga89d7c48858b4d4de96cdadfac91856a1"> 1035</a></span><span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga64bd419260c3337cacf93607d1ad27ac"> 1036</a></span><span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga106f3672cd4be7c7c846e20497ebe5a6"> 1038</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e"> 1039</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4b65d79ca37ae8010b4a726312413efd"> 1041</a></span><span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25"> 1042</a></span><span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga41d5b332216baa8d29561260a1b85659"> 1044</a></span><span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad46dd5aba29f2e28d4d3f50b1d291f41"> 1045</a></span><span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5797b556edde2bbaa4d33dcdb1a891bb"> 1047</a></span><span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0U                                         </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga3b2cda708755ecf5f921d08b25d774d1"> 1048</a></span><span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span><span class="preprocessor">)    </span> <span class="comment">/* end of group CMSIS_DWT */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html"> 1063</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>{</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga037901d7cb870199ac51d9ad0ef9fd1a"> 1065</a></span>  __IM  uint32_t SSPSR;                  </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8826aa84e5806053395a742d38d59d0f"> 1066</a></span>  __IOM uint32_t CSPSR;                  </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3"> 1068</a></span>  __IOM uint32_t ACPR;                   </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>        uint32_t RESERVED1[55U];</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga12f79d4e3ddc69893ba8bff890d04cc5"> 1070</a></span>  __IOM uint32_t SPPR;                   </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>        uint32_t RESERVED2[131U];</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6c47a0b4c7ffc66093ef993d36bb441c"> 1072</a></span>  __IM  uint32_t FFSR;                   </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga3f68b6e73561b4849ebf953a894df8d2"> 1073</a></span>  __IOM uint32_t FFCR;                   </div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad6901bfd8a0089ca7e8a20475cf494a8"> 1074</a></span>  __IM  uint32_t FSCR;                   </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>        uint32_t RESERVED3[759U];</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4d4cd2357f72333a82a1313228287bbd"> 1076</a></span>  __IM  uint32_t TRIGGER;                </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814"> 1077</a></span>  __IM  uint32_t FIFO0;                  </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab358319b969d3fed0f89bbe33e9f1652"> 1078</a></span>  __IM  uint32_t ITATBCTR2;              </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaaa573b2e073e76e93c51ecec79c616d0"> 1080</a></span>  __IM  uint32_t ITATBCTR0;              </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga061372fcd72f1eea871e2d9c1be849bc"> 1081</a></span>  __IM  uint32_t FIFO1;                  </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaaa4c823c10f115f7517c82ef86a5a68d"> 1082</a></span>  __IOM uint32_t ITCTRL;                 </div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>        uint32_t RESERVED5[39U];</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf8b7d15fa5252b733dd4b11fa1b5730a"> 1084</a></span>  __IOM uint32_t CLAIMSET;               </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0e10e292cb019a832b03ddd055b2f6ac"> 1085</a></span>  __IOM uint32_t CLAIMCLR;               </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>        uint32_t RESERVED7[8U];</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabc0ecda8a5446bc754080276bad77514"> 1087</a></span>  __IM  uint32_t DEVID;                  </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad98855854a719bbea33061e71529a472"> 1088</a></span>  __IM  uint32_t DEVTYPE;                </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>} <a class="code hl_struct" href="struct_t_p_i___type.html">TPI_Type</a>;</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1092</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13"> 1093</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0f302797b94bb2da24052082ab630858"> 1096</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1097</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1100</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1101</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1103</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1104</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2"> 1106</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1107</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf"> 1109</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga63dfb09259893958962914fc3a9e3824"> 1110</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1113</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd"> 1114</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64"> 1116</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1117</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment">/* TPI TRIGGER Register Definitions */</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5517fa2ced64efbbd413720329c50b99"> 1120</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110"> 1121</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7e050e9eb6528241ebc6835783b6bae"> 1124</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         </span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga94cb2493ed35d2dab7bd4092b88a05bc"> 1125</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac2b6f7f13a2fa0be4aa7645a47dcac52"> 1127</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga07bafa971b8daf0d63b3f92b9ae7fa16"> 1128</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d"> 1130</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4f0005dc420b28f2369179a935b9a9d3"> 1131</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2f738e45386ebf58c4d406f578e7ddaf"> 1133</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad2536b3a935361c68453cd068640af92"> 1134</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5f0037cc80c65e86d9e94e5005077a48"> 1136</a></span><span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16U                                         </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa82a7b9b99c990fb12eafb3c84b68254"> 1137</a></span><span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac5a2ef4b7f811d1f3d81ec919d794413"> 1139</a></span><span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8U                                         </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaad9c1a6ed34a70905005a0cc14d5f01b"> 1140</a></span><span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga48783ce3c695d8c06b1352a526110a87"> 1142</a></span><span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0U                                         </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaf924f7d1662f3f6c1da12052390cb118"> 1143</a></span><span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga36b77b6a6a9808dec534802232ffcaa4"> 1146</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaef520d45da3808f8ffde92b915cd6c7c"> 1147</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY2_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gae0edc53203a2373fef7734be91e6125a"> 1149</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga32573fb2508a35660ab785a85c5b38a7"> 1150</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY1_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga08edfc862b2c8c415854cc4ae2067dfb"> 1153</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabc1f6a3b6cac0099d7c01ca949b4dd08"> 1154</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a"> 1156</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacba2edfc0499828019550141356b0dcb"> 1157</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3177b8d815cf4a707a2d3d3d5499315d"> 1159</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0e8f29a1e9378d1ceb0708035edbb86d"> 1160</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaab31238152b5691af633a7475eaf1f06"> 1162</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab554305459953b80554fdb1908b73291"> 1163</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1828c228f3940005f48fb8dd88ada35b"> 1165</a></span><span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16U                                         </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gae54512f926ebc00f2e056232aa21d335"> 1166</a></span><span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaece86ab513bc3d0e0a9dbd82258af49f"> 1168</a></span><span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8U                                         </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3347f42828920dfe56e3130ad319a9e6"> 1169</a></span><span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2188671488417a52abb075bcd4d73440"> 1171</a></span><span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0U                                         </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga8ae09f544fc1a428797e2a150f14a4c9"> 1172</a></span><span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3f0249dfcfd58090c08fd4a0adea6b22"> 1175</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaf985067de6e6e68fbbd2350646b9125e"> 1176</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY2_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaded82241155665db59493d912d44c65c"> 1178</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga21e1f9c5532e75ee2edc8eb4cf69b1f0"> 1179</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY1_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa847adb71a1bc811d2e3190528f495f0"> 1182</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017"> 1183</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9f46cf1a1708575f56d6b827766277f4"> 1186</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1187</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c"> 1189</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1190</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1192</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ca84d62243e475836bba02516ba6b97"> 1193</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3f7da5de2a34be41a092e5eddd22ac4d"> 1195</a></span><span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6U                                         </span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga939e068ff3f1a65b35187ab34a342cd8"> 1196</a></span><span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab382b1296b5efd057be606eb8f768df8"> 1198</a></span><span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5U                                         </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab67830557d2d10be882284275025a2d3"> 1199</a></span><span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed"> 1201</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabed454418d2140043cd65ec899abd97f"> 1202</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0c799ff892af5eb3162d152abc00af7a"> 1205</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1206</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd"> 1208</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaecbceed6d08ec586403b37ad47b38c88"> 1209</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span> <span class="comment">/* end of group CMSIS_TPI */</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>{</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  __IOM uint32_t RASR;                   </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  __IOM uint32_t RBAR_A1;                </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  __IOM uint32_t RASR_A1;                </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  __IOM uint32_t RBAR_A2;                </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  __IOM uint32_t RASR_A2;                </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  __IOM uint32_t RBAR_A3;                </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>  __IOM uint32_t RASR_A3;                </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>} MPU_Type;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5U                                            </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4U                                            </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0U                                            </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">/* MPU Region Attribute and Size Register Definitions */</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16U                                            </span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#define MPU_RASR_XN_Pos                    28U                                            </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="preprocessor">#define MPU_RASR_AP_Pos                    24U                                            </span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">#define MPU_RASR_TEX_Pos                   19U                                            </span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define MPU_RASR_S_Pos                     18U                                            </span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define MPU_RASR_C_Pos                     17U                                            </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">#define MPU_RASR_B_Pos                     16U                                            </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define MPU_RASR_SRD_Pos                    8U                                            </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1U                                            </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span> </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="struct_f_p_u___type.html"> 1321</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>{</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf1b708c5e413739150df3d16ca3b7061"> 1324</a></span>  __IOM uint32_t FPCCR;                  </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga55263b468d0f8e11ac77aec9ff87c820"> 1325</a></span>  __IOM uint32_t FPCAR;                  </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga58d1989664a06db6ec2e122eefa9f04a"> 1326</a></span>  __IOM uint32_t FPDSCR;                 </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4f19014defe6033d070b80af19ef627c"> 1327</a></span>  __IM  uint32_t MVFR0;                  </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga66f8cfa49a423b480001a4e101bf842d"> 1328</a></span>  __IM  uint32_t MVFR1;                  </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga479130e53a8b3c36fd8ee38b503a3911"> 1329</a></span>  __IM  uint32_t MVFR2;                  </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>} <a class="code hl_struct" href="struct_f_p_u___type.html">FPU_Type</a>;</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span> </div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">/* Floating-Point Context Control Register Definitions */</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 1333</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 1334</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 1336</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf4ab19de45df6522dd882bc116f938e9"> 1337</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gae0a4effc79209d821ded517c2be326ba"> 1339</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga42067729a887081cf56b8fe1029be7a1"> 1340</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga6d633920f92c3ce4133d769701619b17"> 1342</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gad349eb1323d8399d54a04c0bfd520cb2"> 1343</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaccdb481211629f9440431439231187f1"> 1345</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gadedfaec9fdd07261573e823a4dcfb5c4"> 1346</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gab12733991487acc2da41ca300fe36fb6"> 1348</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf4beaa279abff34828344bd594fff8a1"> 1349</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga0937d64c42374200af44b22e5b49fd26"> 1351</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga8d18cd88336d63d4b1810383aa8da700"> 1352</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaea663104375ce6be15470e3db294c92d"> 1354</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga2eb70427eeaa7344196219cf5a8620a4"> 1355</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 1357</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga86e7c2fa52ba65c3b535dfa33f2586eb"> 1358</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">/* Floating-Point Context Address Register Definitions */</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf45377b7e45be8517ddbcf2028b80ae7"> 1361</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga517d89370c81325c5387b9c3085ac554"> 1362</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">/* Floating-Point Default Status Control Register Definitions */</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga138f54bc002629ab3e4de814c58abb29"> 1365</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gab2789cebebda5fda8c4e9d87e24f32be"> 1366</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 1368</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga40c2d4a297ca2ceffe174703a4ad17f6"> 1369</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 1371</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaae7d901442d4af97c6d22939cffc8ad9"> 1372</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 1374</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga449beb50211f8e97df6b2640c82c4741"> 1375</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">/* Media and FP Feature Register 0 Definitions */</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga1ebcc9076f08013f0ea814540df03e82"> 1378</a></span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gae6dc9339ac72227d5d54360bb9fbef1b"> 1379</a></span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gabbf83a918536ebf10889cee71a0404c7"> 1381</a></span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gabf261a72023fdfc64f32c6b21d55c5b9"> 1382</a></span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga176c85453ba03257bf263adec05f7344"> 1384</a></span><span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga3ec0bfec1640bdaf9dff027f275b446d"> 1385</a></span><span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga167be203091e6cc7d00ad40ca48c4396"> 1387</a></span><span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaeb7370768c6cdf06f8a15c86c6102ed2"> 1388</a></span><span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga5c0715c41c4470f8bb0b6dcd34707f1c"> 1390</a></span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga29bbddd679e821e050699fda23e6c85e"> 1391</a></span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga461e26147be0c39402a78cb6249e8f84"> 1393</a></span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901"> 1394</a></span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga1b4e9fe31992b1495c7a158747d42571"> 1396</a></span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44"> 1397</a></span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaa1de44af3e3162c8c176a57564611618"> 1399</a></span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga118f13f9562805356e92b5ad52573021"> 1400</a></span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">/* Media and FP Feature Register 1 Definitions */</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga68c53771f02f4c73122a7b40796549cc"> 1403</a></span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf5129ab18948ff573a1ab29f0be47bc2"> 1404</a></span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga02ceac0abcbdc8670633056bec005bfd"> 1406</a></span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gafe29dd327ed3b723b3f01759568e116d"> 1407</a></span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gae34d7ce42e50e2f1ea3e654fd3ba690a"> 1409</a></span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gad6af7c4632dba5a417307d456fe9b8a7"> 1410</a></span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga7faa5bfa85036f8511793234cbbc2409"> 1412</a></span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gac566bde39a7afcceffbb21d830c269c1"> 1413</a></span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">/* Media and FP Feature Register 2 Definitions */</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#ga98723f6017d05f2ca5d8351829a43d7c"> 1417</a></span><span class="preprocessor">#define FPU_MVFR2_VFP_Misc_Pos              4U                                            </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___f_p_u.html#gaf3f9795202dc9a2cfd0c51d7214db5d1"> 1418</a></span><span class="preprocessor">#define FPU_MVFR2_VFP_Misc_Msk             (0xFUL &lt;&lt; FPU_MVFR2_VFP_Misc_Pos)              </span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html"> 1433</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>{</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad63554e4650da91a8e79929cbb63db66"> 1435</a></span>  __IOM uint32_t DHCSR;                  </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf907cf64577eaf927dac6787df6dd98b"> 1436</a></span>  __OM  uint32_t DCRSR;                  </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55"> 1437</a></span>  __IOM uint32_t DCRDR;                  </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaeb3126abc4c258a858f21f356c0df6ee"> 1438</a></span>  __IOM uint32_t DEMCR;                  </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>} <a class="code hl_struct" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842"> 1442</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1443</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753"> 1445</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922"> 1446</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730"> 1448</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1449</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1451</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1452</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb"> 1454</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1455</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1457</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1458</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d"> 1460</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1461</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1463</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1464</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1466</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1467</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1469</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1470</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1472</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1473</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1475</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1476</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1479</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1480</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1482</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1483</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39"> 1486</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834"> 1487</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64"> 1489</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95"> 1490</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1492</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1493</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1495</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8"> 1496</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c"> 1498</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977"> 1499</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a"> 1501</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1502</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e"> 1504</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1505</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1507</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1508</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1510</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19"> 1511</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1513</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f"> 1514</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1516</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c"> 1517</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41"> 1519</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87"> 1520</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1522</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1523</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1541</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 1549</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1562</a></span><span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 1563</a></span><span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1564</a></span><span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1565</a></span><span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1566</a></span><span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646"> 1567</a></span><span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1568</a></span><span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1569</a></span><span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1571</a></span><span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1572</a></span><span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1573</a></span><span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1574</a></span><span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 1575</a></span><span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1576</a></span><span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1577</a></span><span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1578</a></span><span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga4dcad4027118c098c07bcd575f1fbb28"> 1585</a></span><span class="preprocessor">#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428"> 1586</a></span><span class="preprocessor">#define FPU                 ((FPU_Type       *)     FPU_BASE      )   </span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">/* Capitalize ITM_TCR Register Definitions */</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span> </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#gaca0281de867f33114aac0636f7ce65d3"> 1601</a></span><span class="preprocessor">#define ITM_TCR_TraceBusID_Pos           (ITM_TCR_TRACEBUSID_Pos)     </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#ga60c20bd9649d1da5a2be8e656ba19a60"> 1602</a></span><span class="preprocessor">#define ITM_TCR_TraceBusID_Msk           (ITM_TCR_TRACEBUSID_Msk)     </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#gad7bc9ee1732032c6e0de035f0978e473"> 1604</a></span><span class="preprocessor">#define ITM_TCR_TSPrescale_Pos           (ITM_TCR_TSPRESCALE_Pos)     </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#ga7a723f71bfb0204c264d8dbe8cc7ae52"> 1605</a></span><span class="preprocessor">#define ITM_TCR_TSPrescale_Msk           (ITM_TCR_TSPRESCALE_Msk)     </span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#gabfae3e570edc8759597311ed6dfb478e"> 1608</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Pos              (ITM_LSR_BYTEACC_Pos)        </span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1609</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Msk              (ITM_LSR_BYTEACC_Msk)        </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1611</a></span><span class="preprocessor">#define ITM_LSR_Access_Pos               (ITM_LSR_ACCESS_Pos)         </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#gac8ae69f11c0311da226c0c8ec40b3d37"> 1612</a></span><span class="preprocessor">#define ITM_LSR_Access_Msk               (ITM_LSR_ACCESS_Msk)         </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1614</a></span><span class="preprocessor">#define ITM_LSR_Present_Pos              (ITM_LSR_PRESENT_Pos)        </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__register__aliases.html#gaa5bc2a7f5f1d69ff819531f5508bb017"> 1615</a></span><span class="preprocessor">#define ITM_LSR_Present_Msk              (ITM_LSR_PRESENT_Msk)        </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span> </div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span> </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">/* The following EXC_RETURN values are saved the LR on exception entry */</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     </span><span class="comment">/* return to Handler mode, uses MSP after return                               */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     </span><span class="comment">/* return to Thread mode, uses MSP after return                                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     </span><span class="comment">/* return to Thread mode, uses PSP after return                                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     </span><span class="comment">/* return to Handler mode, uses MSP after return, restore floating-point state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     </span><span class="comment">/* return to Thread mode, uses MSP after return, restore floating-point state  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     </span><span class="comment">/* return to Thread mode, uses PSP after return, restore floating-point state  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span> </div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d"> 1694</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>{</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  uint32_t reg_value;</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  reg_value  =  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>                (PriorityGroupTmp &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>}</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span> </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga9b894af672df4373eb637f8288845c05"> 1713</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>{</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <span class="keywordflow">return</span> ((uint32_t)((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>}</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span> </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea"> 1725</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>{</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>  {</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  }</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>}</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span> </div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083"> 1744</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>{</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>  {</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>  }</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>  {</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>  }</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>}</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span> </div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f"> 1763</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>{</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>  {</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>    <a class="code hl_function" href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>    <a class="code hl_function" href="group___c_m_s_i_s___core___instruction_interface.html#gae26c2b3961e702aeabc24d4984ebd369">__ISB</a>();</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  }</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>}</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span> </div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span> </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694"> 1782</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>{</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>  {</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>  }</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>  {</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>  }</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>}</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span> </div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span> </div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad"> 1801</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>{</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  {</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>  }</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>}</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span> </div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191"> 1816</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>{</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>  {</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  }</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>}</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span> </div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span> </div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593"> 1833</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>{</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>  {</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  }</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  {</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>  }</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>}</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span> </div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span> </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd"> 1855</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(IRQn_Type IRQn, uint32_t priority)</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>{</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  {</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - __NVIC_PRIO_BITS)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  }</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>  {</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - __NVIC_PRIO_BITS)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>  }</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>}</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span> </div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span> </div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73"> 1877</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>{</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span> </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  {</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)IRQn)]               &gt;&gt; (8U - __NVIC_PRIO_BITS)));</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>  }</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>  {</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - __NVIC_PRIO_BITS)));</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>  }</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>}</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span> </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac"> 1902</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>{</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span> </div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span> </div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>         );</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>}</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span> </div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span> </div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96"> 1929</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>{</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span> </div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span> </div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>}</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span> </div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208"> 1952</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(IRQn_Type IRQn, uint32_t vector)</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>{</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>  <span class="comment">/* ARM Application Note 321 states that the M4 does not require the architectural barrier */</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>}</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span> </div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span> </div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5"> 1968</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(IRQn_Type IRQn)</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>{</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>}</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span> </div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span> </div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c"> 1979</a></span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>{</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>  <a class="code hl_function" href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>                           (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>                            <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <a class="code hl_function" href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span> </div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>  {</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>  }</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>}</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span> </div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span> </div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="preprocessor">#include &quot;mpu_armv7.h&quot;</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span> </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span> </div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span> </div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___fpu_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756"> 2022</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___fpu_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>{</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>  uint32_t mvfr0;</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span> </div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>  mvfr0 = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>  <span class="keywordflow">if</span>      ((mvfr0 &amp; (<a class="code hl_define" href="group___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x020U)</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>  {</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>  }</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>  {</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>  }</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>}</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span> </div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span> </div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>{</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>  {</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>  }</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span> </div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>  NVIC_SetPriority (SysTick_IRQn, (1UL &lt;&lt; __NVIC_PRIO_BITS) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>}</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span> </div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span> </div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 2094</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e"> 2105</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>{</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>  <span class="keywordflow">if</span> (((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>      ((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>  {</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>    {</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>    }</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>  }</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>}</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53"> 2126</a></span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>{</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span> </div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  {</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>    ch = <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>  }</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span> </div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>}</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span> </div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span> </div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29"> 2146</a></span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>{</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>  {</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>  }</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>  {</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  }</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>}</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>}</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span> </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span> </div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___fpu_functions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group___c_m_s_i_s___core___fpu_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> core_cm4.h:2022</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga7fe277f5385d23b9c44b2cbda1577ce9"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __DSB(void)</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:275</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:150</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gae26c2b3961e702aeabc24d4984ebd369"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gae26c2b3961e702aeabc24d4984ebd369">__ISB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __ISB(void)</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:264</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1979</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1952</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1929</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1968</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1855</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1816</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1782</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1725</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga9b894af672df4373eb637f8288845c05"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1713</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1833</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1801</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1744</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1902</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1763</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1877</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gafc94dcbaee03e4746ade1f5bb9aaa56d"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1694</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___f_p_u_html_ga3f2c8c6c759ffe70f548a165602ea901"><div class="ttname"><a href="group___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Double_precision_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1394</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___f_p_u_html_ga95008f205c9d25e4ffebdbdc50d5ae44"><div class="ttname"><a href="group___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Single_precision_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1397</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___i_t_m_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:891</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:544</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:535</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm4.h:534</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:547</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_cm4.h:543</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:795</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:799</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:792</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:789</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm4.h:350</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1e5d9801013d5146f2e02d9b7b3da562"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm4.h:347</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga22d10913489d24ab08bd83457daa88de"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm4.h:283</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2d0ec4ccae337c1df5658f8cf4632e76"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_cm4.h:340</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2db9a52f6d42809627d1a7a607c5dbc5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm4.h:348</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga35c1732cf153b7b5c4bd321cf1de9605"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> core_cm4.h:392</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3b04d58738b66a28ff13f23d8b0ba7e5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm4.h:286</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga3e9120dcf1a829fc8d2302b4d0673970"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:337</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga40213a6b5620410cac83b0d89564609d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm4.h:346</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm4.h:322</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm4.h:397</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga790056bb6f20ea16cecc784b0dd19ad6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:341</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7e7bbba9b00b0bb3283dc07f1abe37e0"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm4.h:287</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7eed9fe24ae8d354cd76ae1c1110a658"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_cm4.h:342</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8004d224aacb78ca37774c35f9156e7e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm4.h:284</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga86e2c5b891ecef1ab55b1edac0da79a6"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm4.h:285</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8cc085fea1c50a8bd9adea63931ee8e2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_cm4.h:393</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa57a08ddc8ac3ee066e88dfddc3aa72a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa57a08ddc8ac3ee066e88dfddc3aa72a">xPSR_Type::ICI_IT_1</a></div><div class="ttdeci">uint32_t ICI_IT_1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:339</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_cm4.h:2094</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:319</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:2126</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac62cfff08e6f055e0101785bad7094cd"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> core_cm4.h:394</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac681f266e20b3b3591b961e13633ae13"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:282</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:2105</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad2eb0a06de4f03f58874a727716aa9aa"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:320</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadcb98a5b9c93b0cb69cdb7af5638f32e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_cm4.h:281</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadd7cbd2b0abd8954d62cd7831796ac7c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm4.h:344</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gadf3639bb7c6e54e5712f2ddef46a702e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gadf3639bb7c6e54e5712f2ddef46a702e">xPSR_Type::ICI_IT_2</a></div><div class="ttdeci">uint32_t ICI_IT_2</div><div class="ttdef"><b>Definition:</b> core_cm4.h:343</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm4.h:289</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:2146</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf14df16ea0690070c45b95f2116b7a0a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm4.h:345</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf438e0f407357e914a70b5bd4d6a97c5"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:338</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf8c314273a1e4970a5671bd7f8184f50"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:395</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafbce95646fd514c10aa85ec0a33db728"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:280</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1572</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1575</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1586</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1574</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1573</div></div>
<div class="ttc" id="astruct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1434</div></div>
<div class="ttc" id="astruct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:917</div></div>
<div class="ttc" id="astruct_f_p_u___type_html"><div class="ttname"><a href="struct_f_p_u___type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1322</div></div>
<div class="ttc" id="astruct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:829</div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:424</div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:458</div></div>
<div class="ttc" id="astruct_s_cn_s_c_b___type_html"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> core_cm4.h:737</div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:777</div></div>
<div class="ttc" id="astruct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1064</div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:277</div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:389</div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:316</div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> core_cm4.h:334</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
