/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [6:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  reg [10:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [20:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [24:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[70] ? in_data[87] : in_data[93]);
  assign celloutsig_0_30z = !(celloutsig_0_16z ? celloutsig_0_4z[6] : celloutsig_0_25z);
  assign celloutsig_0_31z = !(celloutsig_0_30z ? celloutsig_0_13z : celloutsig_0_23z);
  assign celloutsig_0_37z = !(celloutsig_0_27z ? celloutsig_0_31z : celloutsig_0_3z[0]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_4z = !(celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_6z = !(celloutsig_1_4z ? in_data[164] : celloutsig_1_4z);
  assign celloutsig_1_9z = !(celloutsig_1_2z ? celloutsig_1_6z : celloutsig_1_8z);
  assign celloutsig_0_7z = !(celloutsig_0_3z[3] ? celloutsig_0_3z[3] : in_data[65]);
  assign celloutsig_0_8z = !(celloutsig_0_6z[24] ? in_data[74] : celloutsig_0_1z[1]);
  assign celloutsig_0_11z = !(celloutsig_0_4z[2] ? celloutsig_0_2z : celloutsig_0_10z);
  assign celloutsig_0_12z = !(celloutsig_0_10z ? celloutsig_0_9z[1] : celloutsig_0_7z);
  assign celloutsig_0_13z = !(celloutsig_0_7z ? celloutsig_0_6z[16] : celloutsig_0_3z[3]);
  assign celloutsig_0_16z = !(celloutsig_0_11z ? celloutsig_0_9z[9] : celloutsig_0_4z[1]);
  assign celloutsig_0_24z = !(celloutsig_0_1z[5] ? celloutsig_0_11z : celloutsig_0_22z);
  assign celloutsig_0_3z = celloutsig_0_1z[6:2] + { celloutsig_0_1z[10:7], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[189:177], celloutsig_1_1z, celloutsig_1_0z } + { in_data[141:137], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_3z[8], celloutsig_1_7z } + in_data[156:151];
  assign celloutsig_0_5z = { in_data[15:9], celloutsig_0_0z } + { celloutsig_0_4z[7:5], celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z } + { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_16z = { celloutsig_1_10z[3], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_9z } + in_data[177:168];
  reg [6:0] _24_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _24_ <= 7'h00;
    else _24_ <= celloutsig_0_1z[7:1];
  assign { _01_[6:5], _00_, _01_[1:0] } = _24_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 6'h00;
    else _02_ <= celloutsig_0_6z[7:2];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } === in_data[169:167];
  assign celloutsig_1_18z = { celloutsig_1_16z[5:0], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z } === { celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_10z = { celloutsig_0_6z[4:1], celloutsig_0_3z, celloutsig_0_5z } === { celloutsig_0_1z[8:0], celloutsig_0_4z };
  assign celloutsig_0_18z = { _00_[1:0], _01_[1:0] } === celloutsig_0_4z[6:3];
  assign celloutsig_0_23z = { celloutsig_0_6z[22:21], celloutsig_0_14z, celloutsig_0_11z } === { _00_[1], celloutsig_0_10z, _01_[6:5], _00_, _01_[1:0] };
  assign celloutsig_0_25z = { celloutsig_0_5z[4:1], celloutsig_0_1z, celloutsig_0_8z } === { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_27z = { _01_[6:5], _00_ } === { celloutsig_0_26z[10:7], celloutsig_0_24z };
  assign celloutsig_0_38z = { celloutsig_0_34z[19:18], celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_5z } <= celloutsig_0_15z[19:0];
  assign celloutsig_1_0z = in_data[175:156] <= in_data[169:150];
  assign celloutsig_1_8z = celloutsig_1_3z[8:5] <= { celloutsig_1_5z[10:9], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_11z = in_data[188:178] <= { celloutsig_1_5z[10:5], celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_5z[11:4], celloutsig_1_7z } <= { celloutsig_1_12z[4:3], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_0_22z = { celloutsig_0_15z[19:14], celloutsig_0_13z, celloutsig_0_0z } <= { celloutsig_0_20z[7:1], celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[39:32], celloutsig_0_0z } <= in_data[34:26];
  assign celloutsig_0_4z = celloutsig_0_1z[8:1] | { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z[13:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } | { celloutsig_1_3z[13:2], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_3z[8:6], celloutsig_1_4z, celloutsig_1_6z } | celloutsig_1_3z[7:3];
  assign celloutsig_1_12z = celloutsig_1_3z[13:9] | in_data[115:111];
  assign celloutsig_0_14z = { celloutsig_0_1z[5], celloutsig_0_3z } | { celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_4z[4:2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_12z } | in_data[82:62];
  assign celloutsig_1_15z = { celloutsig_1_5z[11:8], celloutsig_1_6z } << in_data[107:103];
  assign celloutsig_0_6z = { in_data[68:64], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } << { in_data[8:4], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } << { celloutsig_0_1z[10], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_20z = in_data[17:5] << { _02_[3], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_26z = { _02_[5], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_24z, _02_, celloutsig_0_13z } << { celloutsig_0_4z[4:0], celloutsig_0_5z, celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_34z = 21'h000000;
    else if (clkin_data[0]) celloutsig_0_34z = { in_data[74:55], celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[60:54], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign _01_[4:2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
