<!doctype html>
<!--

 The HTML below was generated by ðŸ“œ Scroll, a public domain
 programming language and static site publishing tool.
 
 https://scroll.pub
 
 Generally you don't want to edit it by hand.

 Scroll v37.1.1

-->
<html lang="en-US">
 <head>
  <meta charset="utf-8"></meta>
  <title>Verilog - Hardware description language</title>
  <meta name="viewport" content="width=device-width,initial-scale=1"></meta>
  <meta name="description" content="PLDB: a Programming Language Database. Build the next great programming language."></meta>
  <meta name="generator" content="Scroll v37.1.1"></meta>
  <meta property="og:title" content="Verilog"></meta>
  <meta property="og:description" content="Verilog is a hardware description language created in 1984."></meta>
  <meta property="og:image" content=""></meta>
  <meta name="twitter:card" content="summary_large_image"></meta>
</head>
 <body>
  <link rel="stylesheet" type="text/css" href="../scroll.css"></link>
  <link rel="stylesheet" type="text/css" href="../style.css"></link>
  <script src="../libs/combined.js"></script>
  <script src="../search.js"></script>
  <div class="pldbHeader">
   <a href="../index.html" class="logoFont">PLDB</a>
   <form style="display:inline-block;">
    <input type="search" id="headerSearch" placeholder="Search" autocomplete="off"></input>
</form>
   <a href="../lists/top500.html">Languages</a>
   <a href="../lists/features.html">Features</a>
   <a href="../lists/calendar.html">Calendar</a>
   <a href="../docs/csv.html">CSV</a>
   <a href="../lists/lists.html">Lists</a>
   <a href="../posts/index.html">Blog</a>
   <a href="../pages/about.html">About</a>
   <a href="../pages/sponsor-a-fact.html">Sponsor</a>
   <a href="https://build.pldb.com/create">Add Language</a>
</div>
  <a class="gitHubTopRightLinkComponent" href="https://github.com/breck7/pldb"><svg role="img" viewBox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><title>GitHub icon</title><path d="M12 .297c-6.63 0-12  5.373-12 12 0 5.303 3.438 9.8 8.205 11.385.6.113.82-.258.82-.577 0-.285-.01-1.04-.015-2.04-3.338.724-4.042-1.61-4.042-1.61C4.422  18.07 3.633 17.7 3.633 17.7c-1.087-.744.084-.729.084-.729 1.205.084 1.838 1.236 1.838 1.236 1.07 1.835 2.809 1.305  3.495.998.108-.776.417-1.305.76-1.605-2.665-.3-5.466-1.332-5.466-5.93 0-1.31.465-2.38 1.235-3.22-.135-.303-.54-1.523.105-3.176 0 0  1.005-.322 3.3 1.23.96-.267 1.98-.399 3-.405 1.02.006 2.04.138 3 .405 2.28-1.552 3.285-1.23 3.285-1.23.645 1.653.24 2.873.12  3.176.765.84 1.23 1.91 1.23 3.22 0 4.61-2.805 5.625-5.475 5.92.42.36.81 1.096.81 2.22 0 1.606-.015 2.896-.015 3.286 0  .315.21.69.825.57C20.565 22.092 24 17.592 24 12.297c0-6.627-5.373-12-12-12"/></svg></a>
  <h1 class="scrollFilePageTitle">
   <a href="verilog.html">Verilog</a>
</h1>
  <div class="scrollFilePageComponent" style="column-width:35ch;column-count:2;max-width:90ch;"><h1 class="scrollTitleComponent"><a href="verilog.html">Verilog</a></h1>













































<p class="scrollParagraphComponent">Verilog is a <a href="../lists/languages.html?filter=hardwareDescriptionLanguage">hardware description language</a> created in <a href="../lists/languages.html?filter=1984">1984</a>.</p>


<table class="scrollKpiTable"><tr><td>#58<span><span title="TotalRank: 211 Jobs: 62 Users: 197 Facts: 59 Links: 90">on PLDB</span></span></td>
<td>38<span>Years Old</span></td>
<td>5.2k<span><span title="Crude user estimate from a linear model.">Users</span></span></td></tr>
<tr><td>34<span><span title="Books about or leveraging Verilog">Books</span></span></td>
<td>18<span><span title="Academic publications about or leveraging Verilog">Papers</span></span></td>
<td>48k<span><span title="Verilog repos on GitHub.">Repos</span></span></td></tr>
</table>

<p class="scrollParagraphComponent">Try now: <a href="https://riju.codes/verilog">Riju</a></p>

<p class="scrollParagraphComponent">Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuits, as well as in the design of genetic circuits.. <a href="https://en.wikipedia.org/wiki/Verilog">Read more on Wikipedia...</a></p>

<ul><li><p class="scrollParagraphComponent">the <a href="https://en.wikipedia.org/wiki/Verilog">Verilog Wikipedia page</a></p></li>
<li><p class="scrollParagraphComponent">the <a href="https://verilogguide.readthedocs.io/en/latest/">Verilog docs</a></p></li>
<li><p class="scrollParagraphComponent">There are at least 48,035 Verilog repos on <a href="https://github.com/search?q=language:Verilog">GitHub</a></p></li>
<li><p class="scrollParagraphComponent">PLDB estimates there are currently 246 job openings for Verilog programmers.</p></li>
<li><p class="scrollParagraphComponent">file extensions for Verilog include v and veo</p></li>
<li><p class="scrollParagraphComponent">The  Google BigQuery Public Dataset GitHub snapshot shows 2k users using Verilog in 3k repos on <a href="https://api.github.com/search/repositories?q=language:Verilog">GitHub</a></p></li>
<li><p class="scrollParagraphComponent">There are 2,421 members in the <a href="https://reddit.com/r/Verilog">Verilog subreddit</a></p></li>
<li><p class="scrollParagraphComponent">Explore Verilog snippets on <a href="http://www.rosettacode.org/wiki/Category:Verilog">Rosetta Code</a></p></li>
<li><p class="scrollParagraphComponent">Verilog is listed on <a href="https://hopl.info/showlanguage.prx?exp=1062">HOPL</a></p></li>
<li><p class="scrollParagraphComponent">Verilog ranks #50 in the <a href="https://www.tiobe.com/tiobe-index/">TIOBE Index</a></p></li>
<li><p class="scrollParagraphComponent">There is an <a href="https://packages.ubuntu.com/jammy/iverilog">Ubuntu package</a> for Verilog</p></li>
<li><p class="scrollParagraphComponent">Here is an <a href="antlr.html">ANTLR</a> <a href="https://github.com/antlr/grammars-v4/tree/master/verilog">grammar</a> for Verilog</p></li>
<li><p class="scrollParagraphComponent">There is a <a href="codemirror.html">CodeMirror</a> <a href="https://github.com/codemirror/codemirror5/tree/master/mode/verilog">package</a> for syntax highlighting Verilog</p></li>
<li><p class="scrollParagraphComponent"><a href="languages/pygments.html">Pygments</a> supports <a href="https://github.com/pygments/pygments/blob/master/pygments/lexers/hdl.py">syntax highlighting</a> for Verilog</p></li>
<li><p class="scrollParagraphComponent">GitHub supports <a href="https://github.com/textmate/verilog.tmbundle" title="The package used for syntax highlighting by GitHub Linguist.">syntax highlighting</a> for Verilog</p></li>
<li><p class="scrollParagraphComponent">Verilog appears in the <a href="https://github.com/mame/quine-relay">Quine Relay</a> project</p></li>
<li><p class="scrollParagraphComponent">Indeed.com has 246 matches for <a href="https://www.indeed.com/jobs?q=verilog developer">"verilog developer"</a>.</p></li>
<li><p class="scrollParagraphComponent">See also: (5 related languages)<a href="systemverilog.html">SystemVerilog</a>, <a href="c.html">C</a>, <a href="vhdl.html">VHDL</a>, <a href="openvera.html">OpenVera</a>, <a href="property-specification-language.html">Property Specification Language</a></p></li>
<li><p class="scrollParagraphComponent">HTML of this page generated by <a href="https://github.com/breck7/pldb/blob/main/code/LanguagePage.ts">LanguagePage.ts</a></p></li>
<li><p class="scrollParagraphComponent"><a href="https://build.pldb.com/edit/verilog">Improve our Verilog file</a></p></li></ul>

<br>

<div class="exampleCodeHeader">Example from <a href='https://riju.codes/verilog'>Riju</a>:</div>
<code class="scrollCodeBlockComponent">module main;

initial begin
  $display(&quot;Hello, world!&quot;);
end

endmodule</code>

<div class="exampleCodeHeader">Example from <a href='https://github.com/leachim6/hello-world/blob/main/v/Verilog.v'>hello-world</a>:</div>
<code class="scrollCodeBlockComponent">module main;
  initial
    begin
      $display(&quot;Hello World&quot;);
      $finish;
    end
endmodule
</code>

<div class="exampleCodeHeader">Example from <a href='http://helloworldcollection.de/#Verilog'>the Hello World Collection</a>:</div>
<code class="scrollCodeBlockComponent">/* Hello World in Verilog. */

module main;

 initial
   begin
     $display(&quot;Hello, World&quot;);
     $finish ;
   end

 endmodule
</code>

<div class="exampleCodeHeader">Example from <a href='https://github.com/textmate/verilog.tmbundle'>Linguist</a>:</div>
<code class="scrollCodeBlockComponent">`timescale 1ns / 1ps
// Copyright (C) 2008 Schuyler Eldridge, Boston University
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.
module mux(opA,opB,sum,dsp_sel,out);
	input [3:0] opA,opB;
	input [4:0] sum;
	input [1:0] dsp_sel;
	output [3:0] out;
	
	reg cout;
	
	always @ (sum)
		begin
			if (sum[4] == 1)
				cout &lt;= 4&#39;b0001;
			else
				cout &lt;= 4&#39;b0000;
		end
	
	reg out;
	
	always @(dsp_sel,sum,cout,opB,opA)
		begin
			if (dsp_sel == 2&#39;b00)
				out &lt;= sum[3:0];
			else if (dsp_sel == 2&#39;b01)
				out &lt;= cout;
			else if (dsp_sel == 2&#39;b10)
				out &lt;= opB;
			else if (dsp_sel == 2&#39;b11)
				out &lt;= opA;
		end

endmodule
</code>

<div class="exampleCodeHeader">Example from <a href='https://en.wikipedia.org/wiki/Verilog'>Wikipedia</a>:</div>
<code class="scrollCodeBlockComponent">initial
  a = 0;

initial
  b = a;

initial
  begin
    #1;
    $display(&quot;Value a=%d Value of b=%d&quot;,a,b);
  end</code>

<h4 class="scrollSectionComponent"><a href="../lists/keywords.html?filter=verilog">Keywords</a> in Verilog</h4>
<p class="scrollParagraphComponent">always assign automatic begin case casex casez cell config deassign default defparam design disable edge else end endcase endconfig endfunction endgenerate endmodule endprimitive endspecify endtable endtask event for force forever fork function generate genvar if ifnone incdir include initial inout input instance join liblist library localparam macromodule module negedge noshowcancelled output parameter posedge primitive pulsestyle<em>ondetect pulsestyle</em>onevent reg release repeat scalared showcancelled signed specify specparam strength table task tri tri0 tri1 triand wand trior wor trireg unsigned use vectored wait while wire</p>

</div><div class="scrollFilePageComponent" style="column-width:70ch;column-count:1;max-width:90ch;">
<h4 class="scrollSectionComponent">Language <a href="../lists/features.html">features</a></h4>

<table class="scrollTableComponent"><thead><tr><th>Feature</th>

<th>Supported</th>

<th>Example</th>

<th>Token</th>
</tr></thead>
<tbody><tr><td><a href="../languages/binary-numbers-feature.html">Binary Literals</a></td>
<td>âœ“</td>
<td><pre>// ([0-9]+)|(\'b)[01]+</pre></td>
<td></td>
</tr>
<tr><td><a href="../languages/integers-feature.html">Integers</a></td>
<td>âœ“</td>
<td><pre>// ([0-9]+)|(\'d)[0-9]+</pre></td>
<td></td>
</tr>
<tr><td><a href="../languages/floats-feature.html">Floats</a></td>
<td>âœ“</td>
<td><pre>// (\d+\.\d*|\.\d+|\d+)[eE][+-]?\d+[lL]?</pre></td>
<td></td>
</tr>
<tr><td><a href="../languages/hexadecimals-feature.html">Hexadecimals</a></td>
<td>âœ“</td>
<td><pre>// ([0-9]+)|(\'h)[0-9a-fA-F]+</pre></td>
<td></td>
</tr>
<tr><td><a href="../languages/octals-feature.html">Octals</a></td>
<td>âœ“</td>
<td><pre>// ([0-9]+)|(\'o)[0-7]+</pre></td>
<td></td>
</tr>
<tr><td><a href="../languages/conditionals-feature.html">Conditionals</a></td>
<td>âœ“</td>
<td></td>
<td></td>
</tr>
<tr><td><a href="../languages/functions-feature.html">Functions</a></td>
<td>âœ“</td>
<td></td>
<td></td>
</tr>
<tr><td><a href="../languages/while-loops-feature.html">While Loops</a></td>
<td>âœ“</td>
<td></td>
<td></td>
</tr>
<tr><td><a href="../languages/case-sensitivity-feature.html">Case Sensitivity</a></td>
<td>âœ“</td>
<td></td>
<td></td>
</tr>
<tr><td><a href="../languages/strings-feature.html">Strings</a></td>
<td>âœ“</td>
<td><pre>"Hello world"</pre></td>
<td>"</td>
</tr>
<tr><td><a href="../languages/multiline-comments-feature.html">MultiLine Comments</a></td>
<td>âœ“</td>
<td><pre>/* A comment
*/</pre></td>
<td>/* */</td>
</tr>
<tr><td><a href="../languages/print-debugging-feature.html">Print() Debugging</a></td>
<td>âœ“</td>
<td></td>
<td>$display</td>
</tr>
<tr><td><a href="../languages/line-comments-feature.html">Line Comments</a></td>
<td>âœ“</td>
<td><pre>// A comment</pre></td>
<td>//</td>
</tr>
<tr><td><a href="../languages/comment-feature.html">Comments</a></td>
<td>âœ“</td>
<td></td>
<td></td>
</tr>
<tr><td><a href="../languages/semantic-indentation-feature.html">Semantic Indentation</a></td>
<td>Ï´</td>
<td></td>
<td></td>
</tr></tbody></table>

</div><div class="scrollFilePageComponent" style="column-width:70ch;column-count:1;max-width:90ch;">
<h4 class="scrollSectionComponent">Books about Verilog on goodreads</h4>
<table class="scrollTableComponent"><thead><tr><th>title</th>

<th>author</th>

<th>year</th>

<th>reviews</th>

<th>ratings</th>

<th>rating</th>
</tr></thead>
<tbody><tr><td><a href="https://www.goodreads.com/search?q=HDL Programming Fundamentals: VHDL and Verilog [With CD-ROM] Nazeih M. Botros">HDL Programming Fundamentals: VHDL and Verilog [With CD-ROM]</a></td>
<td>Nazeih M. Botros</td>
<td>2005</td>
<td>5</td>
<td>55</td>
<td>4.15</td>
</tr>
<tr><td><a href="https://www.goodreads.com/search?q=Programming Fpgas: Getting Started with Verilog Simon Monk">Programming Fpgas: Getting Started with Verilog</a></td>
<td>Simon Monk</td>
<td></td>
<td>2</td>
<td>9</td>
<td>3.89</td>
</tr>
<tr><td><a href="https://www.goodreads.com/search?q=Computer Arithmetic And Verilog Hdl Fundamentals Joseph Cavanagh">Computer Arithmetic And Verilog Hdl Fundamentals</a></td>
<td>Joseph Cavanagh</td>
<td>2009</td>
<td>1</td>
<td>10</td>
<td>4.70</td>
</tr></tbody></table>

</div><div class="scrollFilePageComponent" style="column-width:70ch;column-count:1;max-width:90ch;">
<h4 class="scrollSectionComponent">Books about Verilog from ISBNdb</h4>
<table class="scrollTableComponent"><thead><tr><th>title</th>

<th>authors</th>

<th>year</th>

<th>publisher</th>
</tr></thead>
<tbody><tr><td><a href="https://isbndb.com/book/9781259643767">Programming FPGAs: Getting Started with Verilog</a></td>
<td>Monk, Simon</td>
<td>2016</td>
<td>McGraw Hill TAB</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780201618600">Verilog Styles for Synthesis of Digital Systems</a></td>
<td>Smith, David R and Franzon, Paul D</td>
<td>2019</td>
<td>Pearson</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781420051544">Verilog HDL: Digital Design and Modeling</a></td>
<td>Cavanagh, Joseph</td>
<td>2007</td>
<td>CRC Press</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780792381884">The Complete Verilog Book</a></td>
<td>Sagdeo, Vivek</td>
<td>1998</td>
<td>Springer</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781584508557">HDL Programming Fundamentals: VHDL and Verilog (DaVinci Engineering)</a></td>
<td>Botros, Nazeih M</td>
<td>2005</td>
<td>Charles River Media</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780521045728">Designing Digital Computer Systems with Verilog</a></td>
<td>Lilja, David J. and Sapatnekar, Sachin S.</td>
<td>2007</td>
<td>Cambridge University Press</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781461550174">The Verilog PLI Handbook</a></td>
<td>Stuart Sutherland</td>
<td>20130418</td>
<td>Springer Nature</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781259643774">Programming FPGAs: Getting Started with Verilog</a></td>
<td>Monk, Simon</td>
<td>2016</td>
<td>McGraw Hill TAB</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781259837913">Digital System Design with FPGA: Implementation Using Verilog and VHDL</a></td>
<td>Unsalan, Cem and Tar, Bora</td>
<td>2017</td>
<td>McGraw-Hill Education</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780134516752">Verilog HDL</a></td>
<td>Palnitkar, Samir</td>
<td>1996</td>
<td>Prentice Hall PTR</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781119621546">Digital Logic: With an Introduction to Verilog and FPGA-Based Design</a></td>
<td>Rafiquzzaman, M. and McNinch,  Steven A.</td>
<td>2019</td>
<td>Wiley</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781119621638">Digital Logic: With an Introduction to Verilog and FPGA-Based Design</a></td>
<td>Rafiquzzaman, M. and McNinch, Steven A.</td>
<td>2019</td>
<td>Wiley</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780136392538">Verilog Digital Computer Design: Algorithms into Hardware</a></td>
<td>Arnold, Mark Gordon</td>
<td>1998</td>
<td>Pearson College Div</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780965039178">A Verilog HDL Primer, Second Edition</a></td>
<td>Bhasker, J.</td>
<td>1999</td>
<td>Star Galaxy Pub</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780792376583">The Verilog PLI Handbook: A Userâ€™s Guide and Comprehensive Reference on the Verilog Programming Language Interface (The Springer International Series in Engineering and Computer Science (666))</a></td>
<td>Sutherland, Stuart</td>
<td>2002</td>
<td>Springer</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780792384779">Principles of Verilog PLI</a></td>
<td>Mittra, Swapnajit</td>
<td>1999</td>
<td>Springer</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780792384892">The Verilog PLI Handbook: A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface</a></td>
<td>Sutherland, Stuart</td>
<td>1999</td>
<td>Springer</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781475783711">The Verilog PLI Handbook: A Userâ€™s Guide and Comprehensive Reference on the Verilog Programming Language Interface (The Springer International Series in Engineering and Computer Science (666))</a></td>
<td>Sutherland, Stuart</td>
<td>2013-04-18T00:00:01Z</td>
<td>Springer</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781461372790">The Verilog PLI Handbook: A Userâ€™s Guide and Comprehensive Reference on the Verilog Programming Language Interface</a></td>
<td>Sutherland, Stuart</td>
<td>2012</td>
<td>Springer</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9783659417887">Dual Core RISC Processor with configurable hardware using VERILOG</a></td>
<td>Kumar, Nishant and Aggrawal, Ekta</td>
<td>2015</td>
<td>LAP LAMBERT Academic Publishing</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9783656845027">Verilog Design of a Pedestrian Crossing: Verilog Programming</a></td>
<td>Gondhalekar, Ninad</td>
<td>2014</td>
<td>GRIN Publishing</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9783848423248">A HDL & Verilog Code: Simulated Output</a></td>
<td>Sudhan, Manu and S., Manjunatha</td>
<td>2012</td>
<td>LAP LAMBERT Academic Publishing</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781461550181">The Verilog PLI Handbook: A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface</a></td>
<td>Sutherland, Stuart</td>
<td>2011-10-08T00:00:01Z</td>
<td>Springer</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9788131502013">HDL Programming Fundamentals: VHDL and Verilog (Davinci Engineering)</a></td>
<td>Botros</td>
<td>2021</td>
<td>Cengage Learning</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780132441582">Verilog Designer's Library</a></td>
<td>Bob Zeidman</td>
<td>1999</td>
<td>Pearson Education</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780306476655">The Verilog PLI Handbook</a></td>
<td>Stuart Sutherland</td>
<td>20060418</td>
<td>Springer Nature</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781461551614">Principles of Verilog PLI</a></td>
<td>Swapnajit Mittra</td>
<td>20121206</td>
<td>Springer Nature</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781118210611">FPGA Prototyping by Verilog Examples</a></td>
<td>Pong P. Chu</td>
<td>2011-09-20</td>
<td>Wiley</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781942270287">HDL with Digital Design VHDL and Verilog</a></td>
<td>Nazeih Botros</td>
<td>03/2015</td>
<td>Mercury Learning and Information</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9781119778066">Digital VLSI Design and Simulation with Verilog</a></td>
<td>Suman Lata Tripathi and Sobhit Saxena and Sanjeet K. Sinha and Govind S. Patel</td>
<td>2021-12-10</td>
<td>Wiley</td>
</tr>
<tr><td><a href="https://isbndb.com/book/9780071445658">Verilog Digital System Design: RT Level Synthesis, Testbench and Verification</a></td>
<td>Zainalabedin Navabi</td>
<td>2005</td>
<td>McGraw-Hill Professional Publishing</td>
</tr></tbody></table>

</div><div class="scrollFilePageComponent" style="column-width:70ch;column-count:1;max-width:90ch;">
<h4 class="scrollSectionComponent">Publications about Verilog from Semantic Scholar</h4>
<table class="scrollTableComponent"><thead><tr><th>title</th>

<th>authors</th>

<th>year</th>

<th>citations</th>

<th>influentialCitations</th>
</tr></thead>
<tbody><tr><td><a href="https://www.semanticscholar.org/paper/12b01362e0f2c133a8620d6d6746a839f4b02982">Verilog HDL</a></td>
<td>S. Palnitkar</td>
<td>2003</td>
<td>60</td>
<td>7</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/f06f4e9b01a446ad3ecd785751bb1f0bc727f050">Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction</a></td>
<td>Arash Saifhashemi and H. Pedram</td>
<td>2003</td>
<td>50</td>
<td>1</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/00dce6a5797c44dba1313774a1b9d61a388a355c">The Verilog PLI Handbook</a></td>
<td>S. Sutherland</td>
<td>1999</td>
<td>37</td>
<td>4</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/78033ca1ee054dedc610e22cdb0550a0ee4a11f2">The Verilog Procedural Interface for the Verilog Hardware Description Language</a></td>
<td>C. Dawson and S. Pattanam and D. Roberts</td>
<td>1996</td>
<td>26</td>
<td>2</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/d500d55aed7a737378eeb529213b45d53ee7f88b">An animatable operational semantics of the Verilog hardware description language</a></td>
<td>Jonathan P. Bowen and Jifeng He and Qiwen Xu</td>
<td>2000</td>
<td>25</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/2d3f3e8149af1901341eb6740430393b0360df62">Verischemelog: Verilog embedded in Scheme</a></td>
<td>J. Jennings and Eric Beuscher</td>
<td>1999</td>
<td>21</td>
<td>1</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/fc745adcef2a1519155c07f903ebe70918477d3b">An Algebraic Approach to the VERILOG Programming</a></td>
<td>H. Jifeng</td>
<td>2003</td>
<td>11</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/f759a43b5e1aca4eb8d85d2a10444ab3fcf18c0c">GCC2Verilog Compiler Toolset for Complete Translation of C Programming Language into Verilog HDL</a></td>
<td>Giang Nguyen Thi Huong and S. Kim</td>
<td>2011</td>
<td>11</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/9335cf6436e7a5ab0f6be2c37ad3702082f39875">FBDtoVerilog 2.0: An Automatic Translation of FBD into Verilog to Develop FPGA</a></td>
<td>Dong-Ah Lee and Eui-Sub Kim and Junbeom Yoo and Jang-Soo Lee and J. Choi</td>
<td>2014</td>
<td>10</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/5deda61155eb8aeb4540ad5ecf443a7228899bbb">Combining Operational Semantics, Logic Programming and Literate Programming in the Specification and Animation of the Verilog Hardware Description Language</a></td>
<td>Jonathan P. Bowen</td>
<td>2000</td>
<td>10</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/c8eaeb296d7c077e571a26f95a01efe2f2029e58">Verilog plus C language modeling with PLI 2.0: The next generation simulation language</a></td>
<td>S. Meyer</td>
<td>1998</td>
<td>6</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/73ac82fcff57ef2a5a81eb167fc51515184aaba5">The PowerPC 603 C++ Verilog interface model</a></td>
<td>R. P. Voith</td>
<td>1994</td>
<td>5</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/0b6abbaedaeed268005a26aa72f9bcf36789a920">Faster Verilog simulations using a cycle based programming methodology</a></td>
<td>M. Becker</td>
<td>1996</td>
<td>5</td>
<td>1</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/5bb4f4be3aad75da5a64a52b56e697ee6df71e39">DAVE: Deriving Automatically Verilog from English</a></td>
<td>H. Pearce and Benjamin Tan and R. Karri</td>
<td>2020</td>
<td>3</td>
<td>1</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/5c855df6ed85074d6adae0f10f0683d9b28ab02c">Introduction to Verilog</a></td>
<td>T. R. Padmanabhan and B. T. Sundari</td>
<td>2004</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/00b84822867ddbe569681df411fd7733ea273f88">Principles of Verilog PLI</a></td>
<td>S. Mittra</td>
<td>2012</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/9241d6183956e7e47fac20a91a9a9b6ad22ef72b">FeatureVerilog: Extending Verilog to Support Feature-Oriented Programming</a></td>
<td>Jun Ye and QingPing Tan and Tun Li and GuoRong Cao</td>
<td>2011</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td><a href="https://www.semanticscholar.org/paper/8e173c2d102219a0e155cbf73b63613cca2df2e0">Comparative Analysis between Verilog and Chisel in RISC-V Core Design and Verification</a></td>
<td>Jaekyung Im and Seokhyeong Kang</td>
<td>2021</td>
<td>1</td>
<td>0</td>
</tr></tbody></table>

<div class="scrollKeyboardNav"><a href="solidity.html">solidity.html</a> Â· verilog.html Â· <a href="reason.html">reason.html</a><script>document.addEventListener('keydown', function(event) {
  if (document.activeElement !== document.body) return
  const getLinks = () => document.getElementsByClassName("scrollKeyboardNav")[0].getElementsByTagName("a")
  if (event.key === "ArrowLeft")
    getLinks()[0].click()
  else if (event.key === "ArrowRight")
    getLinks()[1].click()
 });</script></div>
<p class="scrollFileViewSourceUrlComponent"><a href="https://github.com/breck7/pldb/blob/main/database/things/verilog.pldb">View source</a></p></div>
  <div class="pldbFooter">
   <a href="../index.html" class="logoFont">PLDB</a>
   <span>- Build the next great programming language Â· <a title="This page was built in 2022 from commit c63f3e4045e0c30d0829794e7df1d166fc201a63" href="https://github.com/breck7/pldb/commit/c63f3e4045e0c30d0829794e7df1d166fc201a63">v2022</a> Â· </span>
   <a href="../pages/about.html">Day 64</a>
   <span>Â·</span>
   <a href="../docs/csv.html">Docs</a>
   <span>Â·</span>
   <a href="https://build.pldb.com">Build</a>
   <span>Â·</span>
   <a href="../pages/acknowledgements.html">Acknowledgements</a>
   <span>Â·</span>
   <a href="https://pldb.com/nginxDaily.html">Traffic Today</a>
   <span>Â·</span>
   <a href="https://pldb.com/nginxDailyAll.html">Traffic Trends</a>
   <span>Â·</span>
   <a href="../pages/mirrors.html">Mirrors</a>
   <span>Â·</span>
   <a href="https://github.com/breck7/pldb">GitHub</a>
   <span>Â·</span>
   <a href="mailto:feedback@pldb.com">feedback@pldb.com</a>
</div>
</body>
</html>
