$date
	Mon Oct 13 17:25:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_16to1_tb $end
$var wire 1 ! y $end
$var reg 16 " a [15:0] $end
$var reg 4 # s [3:0] $end
$var integer 32 $ i [31:0] $end
$scope module inst $end
$var wire 16 % a [15:0] $end
$var wire 4 & s [3:0] $end
$var reg 1 ! y $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 '
b0 &
b11110011110101 %
b0 $
b0 #
b11110011110101 "
1!
$end
#5
b10000 '
0!
b1 #
b1 &
b1 $
#10
1!
b10000 '
b10 #
b10 &
b10 $
#15
b10000 '
0!
b11 #
b11 &
b11 $
#20
1!
b10000 '
b100 #
b100 &
b100 $
#25
b10000 '
1!
b101 #
b101 &
b101 $
#30
b10000 '
1!
b110 #
b110 &
b110 $
#35
b10000 '
1!
b111 #
b111 &
b111 $
#40
b10000 '
0!
b1000 #
b1000 &
b1000 $
#45
b10000 '
b1001 #
b1001 &
b1001 $
#50
1!
b10000 '
b1010 #
b1010 &
b1010 $
#55
b10000 '
1!
b1011 #
b1011 &
b1011 $
#60
b10000 '
1!
b1100 #
b1100 &
b1100 $
#65
b10000 '
1!
b1101 #
b1101 &
b1101 $
#70
b10000 '
0!
b1110 #
b1110 &
b1110 $
#75
b10000 '
b1111 #
b1111 &
b1111 $
#80
b10000 $
