/*******************************************************************************
* FILENAME: cydevice_trm.h
* 
* PSoC Creator  3.1
*
* DESCRIPTION:
* This file provides all of the address values for the entire PSoC device.
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#if !defined(CYDEVICE_TRM_H)
#define CYDEVICE_TRM_H
#define CYDEV_FLASH_BASE 0x00000000u
#define CYDEV_FLASH_SIZE 0x00020000u
#define CYREG_FLASH_DATA_MBASE 0x00000000u
#define CYREG_FLASH_DATA_MSIZE 0x00020000u
#define CYDEV_SFLASH_BASE 0x0ffff000u
#define CYDEV_SFLASH_SIZE 0x00000800u
#define CYREG_SFLASH_PROT_ROW00 0x0ffff000u
#define CYREG_SFLASH_PROT_ROW01 0x0ffff001u
#define CYREG_SFLASH_PROT_ROW02 0x0ffff002u
#define CYREG_SFLASH_PROT_ROW03 0x0ffff003u
#define CYREG_SFLASH_PROT_ROW04 0x0ffff004u
#define CYREG_SFLASH_PROT_ROW05 0x0ffff005u
#define CYREG_SFLASH_PROT_ROW06 0x0ffff006u
#define CYREG_SFLASH_PROT_ROW07 0x0ffff007u
#define CYREG_SFLASH_PROT_ROW08 0x0ffff008u
#define CYREG_SFLASH_PROT_ROW09 0x0ffff009u
#define CYREG_SFLASH_PROT_ROW10 0x0ffff00au
#define CYREG_SFLASH_PROT_ROW11 0x0ffff00bu
#define CYREG_SFLASH_PROT_ROW12 0x0ffff00cu
#define CYREG_SFLASH_PROT_ROW13 0x0ffff00du
#define CYREG_SFLASH_PROT_ROW14 0x0ffff00eu
#define CYREG_SFLASH_PROT_ROW15 0x0ffff00fu
#define CYREG_SFLASH_PROT_ROW16 0x0ffff010u
#define CYREG_SFLASH_PROT_ROW17 0x0ffff011u
#define CYREG_SFLASH_PROT_ROW18 0x0ffff012u
#define CYREG_SFLASH_PROT_ROW19 0x0ffff013u
#define CYREG_SFLASH_PROT_ROW20 0x0ffff014u
#define CYREG_SFLASH_PROT_ROW21 0x0ffff015u
#define CYREG_SFLASH_PROT_ROW22 0x0ffff016u
#define CYREG_SFLASH_PROT_ROW23 0x0ffff017u
#define CYREG_SFLASH_PROT_ROW24 0x0ffff018u
#define CYREG_SFLASH_PROT_ROW25 0x0ffff019u
#define CYREG_SFLASH_PROT_ROW26 0x0ffff01au
#define CYREG_SFLASH_PROT_ROW27 0x0ffff01bu
#define CYREG_SFLASH_PROT_ROW28 0x0ffff01cu
#define CYREG_SFLASH_PROT_ROW29 0x0ffff01du
#define CYREG_SFLASH_PROT_ROW30 0x0ffff01eu
#define CYREG_SFLASH_PROT_ROW31 0x0ffff01fu
#define CYREG_SFLASH_PROT_ROW32 0x0ffff020u
#define CYREG_SFLASH_PROT_ROW33 0x0ffff021u
#define CYREG_SFLASH_PROT_ROW34 0x0ffff022u
#define CYREG_SFLASH_PROT_ROW35 0x0ffff023u
#define CYREG_SFLASH_PROT_ROW36 0x0ffff024u
#define CYREG_SFLASH_PROT_ROW37 0x0ffff025u
#define CYREG_SFLASH_PROT_ROW38 0x0ffff026u
#define CYREG_SFLASH_PROT_ROW39 0x0ffff027u
#define CYREG_SFLASH_PROT_ROW40 0x0ffff028u
#define CYREG_SFLASH_PROT_ROW41 0x0ffff029u
#define CYREG_SFLASH_PROT_ROW42 0x0ffff02au
#define CYREG_SFLASH_PROT_ROW43 0x0ffff02bu
#define CYREG_SFLASH_PROT_ROW44 0x0ffff02cu
#define CYREG_SFLASH_PROT_ROW45 0x0ffff02du
#define CYREG_SFLASH_PROT_ROW46 0x0ffff02eu
#define CYREG_SFLASH_PROT_ROW47 0x0ffff02fu
#define CYREG_SFLASH_PROT_ROW48 0x0ffff030u
#define CYREG_SFLASH_PROT_ROW49 0x0ffff031u
#define CYREG_SFLASH_PROT_ROW50 0x0ffff032u
#define CYREG_SFLASH_PROT_ROW51 0x0ffff033u
#define CYREG_SFLASH_PROT_ROW52 0x0ffff034u
#define CYREG_SFLASH_PROT_ROW53 0x0ffff035u
#define CYREG_SFLASH_PROT_ROW54 0x0ffff036u
#define CYREG_SFLASH_PROT_ROW55 0x0ffff037u
#define CYREG_SFLASH_PROT_ROW56 0x0ffff038u
#define CYREG_SFLASH_PROT_ROW57 0x0ffff039u
#define CYREG_SFLASH_PROT_ROW58 0x0ffff03au
#define CYREG_SFLASH_PROT_ROW59 0x0ffff03bu
#define CYREG_SFLASH_PROT_ROW60 0x0ffff03cu
#define CYREG_SFLASH_PROT_ROW61 0x0ffff03du
#define CYREG_SFLASH_PROT_ROW62 0x0ffff03eu
#define CYREG_SFLASH_PROT_ROW63 0x0ffff03fu
#define CYREG_SFLASH_PROT_PROTECTION 0x0ffff07fu
#define CYREG_SFLASH_AV_PAIRS_8B000 0x0ffff080u
#define CYREG_SFLASH_AV_PAIRS_8B001 0x0ffff081u
#define CYREG_SFLASH_AV_PAIRS_8B002 0x0ffff082u
#define CYREG_SFLASH_AV_PAIRS_8B003 0x0ffff083u
#define CYREG_SFLASH_AV_PAIRS_8B004 0x0ffff084u
#define CYREG_SFLASH_AV_PAIRS_8B005 0x0ffff085u
#define CYREG_SFLASH_AV_PAIRS_8B006 0x0ffff086u
#define CYREG_SFLASH_AV_PAIRS_8B007 0x0ffff087u
#define CYREG_SFLASH_AV_PAIRS_8B008 0x0ffff088u
#define CYREG_SFLASH_AV_PAIRS_8B009 0x0ffff089u
#define CYREG_SFLASH_AV_PAIRS_8B010 0x0ffff08au
#define CYREG_SFLASH_AV_PAIRS_8B011 0x0ffff08bu
#define CYREG_SFLASH_AV_PAIRS_8B012 0x0ffff08cu
#define CYREG_SFLASH_AV_PAIRS_8B013 0x0ffff08du
#define CYREG_SFLASH_AV_PAIRS_8B014 0x0ffff08eu
#define CYREG_SFLASH_AV_PAIRS_8B015 0x0ffff08fu
#define CYREG_SFLASH_AV_PAIRS_8B016 0x0ffff090u
#define CYREG_SFLASH_AV_PAIRS_8B017 0x0ffff091u
#define CYREG_SFLASH_AV_PAIRS_8B018 0x0ffff092u
#define CYREG_SFLASH_AV_PAIRS_8B019 0x0ffff093u
#define CYREG_SFLASH_AV_PAIRS_8B020 0x0ffff094u
#define CYREG_SFLASH_AV_PAIRS_8B021 0x0ffff095u
#define CYREG_SFLASH_AV_PAIRS_8B022 0x0ffff096u
#define CYREG_SFLASH_AV_PAIRS_8B023 0x0ffff097u
#define CYREG_SFLASH_AV_PAIRS_8B024 0x0ffff098u
#define CYREG_SFLASH_AV_PAIRS_8B025 0x0ffff099u
#define CYREG_SFLASH_AV_PAIRS_8B026 0x0ffff09au
#define CYREG_SFLASH_AV_PAIRS_8B027 0x0ffff09bu
#define CYREG_SFLASH_AV_PAIRS_8B028 0x0ffff09cu
#define CYREG_SFLASH_AV_PAIRS_8B029 0x0ffff09du
#define CYREG_SFLASH_AV_PAIRS_8B030 0x0ffff09eu
#define CYREG_SFLASH_AV_PAIRS_8B031 0x0ffff09fu
#define CYREG_SFLASH_AV_PAIRS_8B032 0x0ffff0a0u
#define CYREG_SFLASH_AV_PAIRS_8B033 0x0ffff0a1u
#define CYREG_SFLASH_AV_PAIRS_8B034 0x0ffff0a2u
#define CYREG_SFLASH_AV_PAIRS_8B035 0x0ffff0a3u
#define CYREG_SFLASH_AV_PAIRS_8B036 0x0ffff0a4u
#define CYREG_SFLASH_AV_PAIRS_8B037 0x0ffff0a5u
#define CYREG_SFLASH_AV_PAIRS_8B038 0x0ffff0a6u
#define CYREG_SFLASH_AV_PAIRS_8B039 0x0ffff0a7u
#define CYREG_SFLASH_AV_PAIRS_8B040 0x0ffff0a8u
#define CYREG_SFLASH_AV_PAIRS_8B041 0x0ffff0a9u
#define CYREG_SFLASH_AV_PAIRS_8B042 0x0ffff0aau
#define CYREG_SFLASH_AV_PAIRS_8B043 0x0ffff0abu
#define CYREG_SFLASH_AV_PAIRS_8B044 0x0ffff0acu
#define CYREG_SFLASH_AV_PAIRS_8B045 0x0ffff0adu
#define CYREG_SFLASH_AV_PAIRS_8B046 0x0ffff0aeu
#define CYREG_SFLASH_AV_PAIRS_8B047 0x0ffff0afu
#define CYREG_SFLASH_AV_PAIRS_8B048 0x0ffff0b0u
#define CYREG_SFLASH_AV_PAIRS_8B049 0x0ffff0b1u
#define CYREG_SFLASH_AV_PAIRS_8B050 0x0ffff0b2u
#define CYREG_SFLASH_AV_PAIRS_8B051 0x0ffff0b3u
#define CYREG_SFLASH_AV_PAIRS_8B052 0x0ffff0b4u
#define CYREG_SFLASH_AV_PAIRS_8B053 0x0ffff0b5u
#define CYREG_SFLASH_AV_PAIRS_8B054 0x0ffff0b6u
#define CYREG_SFLASH_AV_PAIRS_8B055 0x0ffff0b7u
#define CYREG_SFLASH_AV_PAIRS_8B056 0x0ffff0b8u
#define CYREG_SFLASH_AV_PAIRS_8B057 0x0ffff0b9u
#define CYREG_SFLASH_AV_PAIRS_8B058 0x0ffff0bau
#define CYREG_SFLASH_AV_PAIRS_8B059 0x0ffff0bbu
#define CYREG_SFLASH_AV_PAIRS_8B060 0x0ffff0bcu
#define CYREG_SFLASH_AV_PAIRS_8B061 0x0ffff0bdu
#define CYREG_SFLASH_AV_PAIRS_8B062 0x0ffff0beu
#define CYREG_SFLASH_AV_PAIRS_8B063 0x0ffff0bfu
#define CYREG_SFLASH_AV_PAIRS_8B064 0x0ffff0c0u
#define CYREG_SFLASH_AV_PAIRS_8B065 0x0ffff0c1u
#define CYREG_SFLASH_AV_PAIRS_8B066 0x0ffff0c2u
#define CYREG_SFLASH_AV_PAIRS_8B067 0x0ffff0c3u
#define CYREG_SFLASH_AV_PAIRS_8B068 0x0ffff0c4u
#define CYREG_SFLASH_AV_PAIRS_8B069 0x0ffff0c5u
#define CYREG_SFLASH_AV_PAIRS_8B070 0x0ffff0c6u
#define CYREG_SFLASH_AV_PAIRS_8B071 0x0ffff0c7u
#define CYREG_SFLASH_AV_PAIRS_8B072 0x0ffff0c8u
#define CYREG_SFLASH_AV_PAIRS_8B073 0x0ffff0c9u
#define CYREG_SFLASH_AV_PAIRS_8B074 0x0ffff0cau
#define CYREG_SFLASH_AV_PAIRS_8B075 0x0ffff0cbu
#define CYREG_SFLASH_AV_PAIRS_8B076 0x0ffff0ccu
#define CYREG_SFLASH_AV_PAIRS_8B077 0x0ffff0cdu
#define CYREG_SFLASH_AV_PAIRS_8B078 0x0ffff0ceu
#define CYREG_SFLASH_AV_PAIRS_8B079 0x0ffff0cfu
#define CYREG_SFLASH_AV_PAIRS_8B080 0x0ffff0d0u
#define CYREG_SFLASH_AV_PAIRS_8B081 0x0ffff0d1u
#define CYREG_SFLASH_AV_PAIRS_8B082 0x0ffff0d2u
#define CYREG_SFLASH_AV_PAIRS_8B083 0x0ffff0d3u
#define CYREG_SFLASH_AV_PAIRS_8B084 0x0ffff0d4u
#define CYREG_SFLASH_AV_PAIRS_8B085 0x0ffff0d5u
#define CYREG_SFLASH_AV_PAIRS_8B086 0x0ffff0d6u
#define CYREG_SFLASH_AV_PAIRS_8B087 0x0ffff0d7u
#define CYREG_SFLASH_AV_PAIRS_8B088 0x0ffff0d8u
#define CYREG_SFLASH_AV_PAIRS_8B089 0x0ffff0d9u
#define CYREG_SFLASH_AV_PAIRS_8B090 0x0ffff0dau
#define CYREG_SFLASH_AV_PAIRS_8B091 0x0ffff0dbu
#define CYREG_SFLASH_AV_PAIRS_8B092 0x0ffff0dcu
#define CYREG_SFLASH_AV_PAIRS_8B093 0x0ffff0ddu
#define CYREG_SFLASH_AV_PAIRS_8B094 0x0ffff0deu
#define CYREG_SFLASH_AV_PAIRS_8B095 0x0ffff0dfu
#define CYREG_SFLASH_AV_PAIRS_8B096 0x0ffff0e0u
#define CYREG_SFLASH_AV_PAIRS_8B097 0x0ffff0e1u
#define CYREG_SFLASH_AV_PAIRS_8B098 0x0ffff0e2u
#define CYREG_SFLASH_AV_PAIRS_8B099 0x0ffff0e3u
#define CYREG_SFLASH_AV_PAIRS_8B100 0x0ffff0e4u
#define CYREG_SFLASH_AV_PAIRS_8B101 0x0ffff0e5u
#define CYREG_SFLASH_AV_PAIRS_8B102 0x0ffff0e6u
#define CYREG_SFLASH_AV_PAIRS_8B103 0x0ffff0e7u
#define CYREG_SFLASH_AV_PAIRS_8B104 0x0ffff0e8u
#define CYREG_SFLASH_AV_PAIRS_8B105 0x0ffff0e9u
#define CYREG_SFLASH_AV_PAIRS_8B106 0x0ffff0eau
#define CYREG_SFLASH_AV_PAIRS_8B107 0x0ffff0ebu
#define CYREG_SFLASH_AV_PAIRS_8B108 0x0ffff0ecu
#define CYREG_SFLASH_AV_PAIRS_8B109 0x0ffff0edu
#define CYREG_SFLASH_AV_PAIRS_8B110 0x0ffff0eeu
#define CYREG_SFLASH_AV_PAIRS_8B111 0x0ffff0efu
#define CYREG_SFLASH_AV_PAIRS_8B112 0x0ffff0f0u
#define CYREG_SFLASH_AV_PAIRS_8B113 0x0ffff0f1u
#define CYREG_SFLASH_AV_PAIRS_8B114 0x0ffff0f2u
#define CYREG_SFLASH_AV_PAIRS_8B115 0x0ffff0f3u
#define CYREG_SFLASH_AV_PAIRS_8B116 0x0ffff0f4u
#define CYREG_SFLASH_AV_PAIRS_8B117 0x0ffff0f5u
#define CYREG_SFLASH_AV_PAIRS_8B118 0x0ffff0f6u
#define CYREG_SFLASH_AV_PAIRS_8B119 0x0ffff0f7u
#define CYREG_SFLASH_AV_PAIRS_8B120 0x0ffff0f8u
#define CYREG_SFLASH_AV_PAIRS_8B121 0x0ffff0f9u
#define CYREG_SFLASH_AV_PAIRS_8B122 0x0ffff0fau
#define CYREG_SFLASH_AV_PAIRS_8B123 0x0ffff0fbu
#define CYREG_SFLASH_AV_PAIRS_8B124 0x0ffff0fcu
#define CYREG_SFLASH_AV_PAIRS_8B125 0x0ffff0fdu
#define CYREG_SFLASH_AV_PAIRS_8B126 0x0ffff0feu
#define CYREG_SFLASH_AV_PAIRS_8B127 0x0ffff0ffu
#define CYREG_SFLASH_AV_PAIRS_32B00 0x0ffff100u
#define CYREG_SFLASH_AV_PAIRS_32B01 0x0ffff104u
#define CYREG_SFLASH_AV_PAIRS_32B02 0x0ffff108u
#define CYREG_SFLASH_AV_PAIRS_32B03 0x0ffff10cu
#define CYREG_SFLASH_AV_PAIRS_32B04 0x0ffff110u
#define CYREG_SFLASH_AV_PAIRS_32B05 0x0ffff114u
#define CYREG_SFLASH_AV_PAIRS_32B06 0x0ffff118u
#define CYREG_SFLASH_AV_PAIRS_32B07 0x0ffff11cu
#define CYREG_SFLASH_AV_PAIRS_32B08 0x0ffff120u
#define CYREG_SFLASH_AV_PAIRS_32B09 0x0ffff124u
#define CYREG_SFLASH_AV_PAIRS_32B10 0x0ffff128u
#define CYREG_SFLASH_AV_PAIRS_32B11 0x0ffff12cu
#define CYREG_SFLASH_AV_PAIRS_32B12 0x0ffff130u
#define CYREG_SFLASH_AV_PAIRS_32B13 0x0ffff134u
#define CYREG_SFLASH_AV_PAIRS_32B14 0x0ffff138u
#define CYREG_SFLASH_AV_PAIRS_32B15 0x0ffff13cu
#define CYREG_SFLASH_CPUSS_WOUNDING 0x0ffff140u
#define CYREG_SFLASH_SILICON_ID 0x0ffff144u
#define CYREG_SFLASH_CPUSS_PRIV_RAM 0x0ffff148u
#define CYREG_SFLASH_CPUSS_PRIV_ROM_BROM 0x0ffff14au
#define CYREG_SFLASH_CPUSS_PRIV_FLASH 0x0ffff14cu
#define CYREG_SFLASH_CPUSS_PRIV_ROM_SROM 0x0ffff14eu
#define CYREG_SFLASH_HIB_KEY_DELAY 0x0ffff150u
#define CYREG_SFLASH_DPSLP_KEY_DELAY 0x0ffff152u
#define CYREG_SFLASH_SWD_CONFIG 0x0ffff154u
#define CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0 0x0ffff155u
#define CYREG_SFLASH_SWD_LISTEN 0x0ffff158u
#define CYREG_SFLASH_FLASH_START 0x0ffff15cu
#define CYREG_SFLASH_CSD_TRIM1_HVIDAC 0x0ffff160u
#define CYREG_SFLASH_CSD_TRIM2_HVIDAC 0x0ffff161u
#define CYREG_SFLASH_CSD_TRIM1_CSD 0x0ffff162u
#define CYREG_SFLASH_CSD_TRIM2_CSD 0x0ffff163u
#define CYREG_SFLASH_SAR_TEMP_MULTIPLIER 0x0ffff164u
#define CYREG_SFLASH_SAR_TEMP_OFFSET 0x0ffff166u
#define CYREG_SFLASH_SKIP_CHECKSUM 0x0ffff169u
#define CYREG_SFLASH_PROT_VIRGINKEY0 0x0ffff170u
#define CYREG_SFLASH_PROT_VIRGINKEY1 0x0ffff171u
#define CYREG_SFLASH_PROT_VIRGINKEY2 0x0ffff172u
#define CYREG_SFLASH_PROT_VIRGINKEY3 0x0ffff173u
#define CYREG_SFLASH_PROT_VIRGINKEY4 0x0ffff174u
#define CYREG_SFLASH_PROT_VIRGINKEY5 0x0ffff175u
#define CYREG_SFLASH_PROT_VIRGINKEY6 0x0ffff176u
#define CYREG_SFLASH_PROT_VIRGINKEY7 0x0ffff177u
#define CYREG_SFLASH_DIE_LOT0 0x0ffff178u
#define CYREG_SFLASH_DIE_LOT1 0x0ffff179u
#define CYREG_SFLASH_DIE_LOT2 0x0ffff17au
#define CYREG_SFLASH_DIE_WAFER 0x0ffff17bu
#define CYREG_SFLASH_DIE_X 0x0ffff17cu
#define CYREG_SFLASH_DIE_Y 0x0ffff17du
#define CYREG_SFLASH_DIE_SORT 0x0ffff17eu
#define CYREG_SFLASH_DIE_MINOR 0x0ffff17fu
#define CYREG_SFLASH_PE_TE_DATA00 0x0ffff180u
#define CYREG_SFLASH_PE_TE_DATA01 0x0ffff181u
#define CYREG_SFLASH_PE_TE_DATA02 0x0ffff182u
#define CYREG_SFLASH_PE_TE_DATA03 0x0ffff183u
#define CYREG_SFLASH_PE_TE_DATA04 0x0ffff184u
#define CYREG_SFLASH_PE_TE_DATA05 0x0ffff185u
#define CYREG_SFLASH_PE_TE_DATA06 0x0ffff186u
#define CYREG_SFLASH_PE_TE_DATA07 0x0ffff187u
#define CYREG_SFLASH_PE_TE_DATA08 0x0ffff188u
#define CYREG_SFLASH_PE_TE_DATA09 0x0ffff189u
#define CYREG_SFLASH_PE_TE_DATA10 0x0ffff18au
#define CYREG_SFLASH_PE_TE_DATA11 0x0ffff18bu
#define CYREG_SFLASH_PE_TE_DATA12 0x0ffff18cu
#define CYREG_SFLASH_PE_TE_DATA13 0x0ffff18du
#define CYREG_SFLASH_PE_TE_DATA14 0x0ffff18eu
#define CYREG_SFLASH_PE_TE_DATA15 0x0ffff18fu
#define CYREG_SFLASH_PE_TE_DATA16 0x0ffff190u
#define CYREG_SFLASH_PE_TE_DATA17 0x0ffff191u
#define CYREG_SFLASH_PE_TE_DATA18 0x0ffff192u
#define CYREG_SFLASH_PE_TE_DATA19 0x0ffff193u
#define CYREG_SFLASH_PE_TE_DATA20 0x0ffff194u
#define CYREG_SFLASH_PE_TE_DATA21 0x0ffff195u
#define CYREG_SFLASH_PE_TE_DATA22 0x0ffff196u
#define CYREG_SFLASH_PE_TE_DATA23 0x0ffff197u
#define CYREG_SFLASH_PE_TE_DATA24 0x0ffff198u
#define CYREG_SFLASH_PE_TE_DATA25 0x0ffff199u
#define CYREG_SFLASH_PE_TE_DATA26 0x0ffff19au
#define CYREG_SFLASH_PE_TE_DATA27 0x0ffff19bu
#define CYREG_SFLASH_PE_TE_DATA28 0x0ffff19cu
#define CYREG_SFLASH_PE_TE_DATA29 0x0ffff19du
#define CYREG_SFLASH_PE_TE_DATA30 0x0ffff19eu
#define CYREG_SFLASH_PE_TE_DATA31 0x0ffff19fu
#define CYREG_SFLASH_PP 0x0ffff1a0u
#define CYREG_SFLASH_E 0x0ffff1a4u
#define CYREG_SFLASH_P 0x0ffff1a8u
#define CYREG_SFLASH_EA_E 0x0ffff1acu
#define CYREG_SFLASH_EA_P 0x0ffff1b0u
#define CYREG_SFLASH_ES_E 0x0ffff1b4u
#define CYREG_SFLASH_ES_P_EO 0x0ffff1b8u
#define CYREG_SFLASH_E_VCTAT 0x0ffff1bcu
#define CYREG_SFLASH_P_VCTAT 0x0ffff1bdu
#define CYREG_SFLASH_IMO_MAXF0 0x0ffff1c0u
#define CYREG_SFLASH_IMO_ABS0 0x0ffff1c1u
#define CYREG_SFLASH_IMO_TMPCO0 0x0ffff1c2u
#define CYREG_SFLASH_IMO_MAXF1 0x0ffff1c3u
#define CYREG_SFLASH_IMO_ABS1 0x0ffff1c4u
#define CYREG_SFLASH_IMO_TMPCO1 0x0ffff1c5u
#define CYREG_SFLASH_IMO_MAXF2 0x0ffff1c6u
#define CYREG_SFLASH_IMO_ABS2 0x0ffff1c7u
#define CYREG_SFLASH_IMO_TMPCO2 0x0ffff1c8u
#define CYREG_SFLASH_IMO_MAXF3 0x0ffff1c9u
#define CYREG_SFLASH_IMO_ABS3 0x0ffff1cau
#define CYREG_SFLASH_IMO_TMPCO3 0x0ffff1cbu
#define CYREG_SFLASH_IMO_ABS4 0x0ffff1ccu
#define CYREG_SFLASH_IMO_TMPCO4 0x0ffff1cdu
#define CYREG_SFLASH_IMO_TRIM00 0x0ffff1d0u
#define CYREG_SFLASH_IMO_TRIM01 0x0ffff1d1u
#define CYREG_SFLASH_IMO_TRIM02 0x0ffff1d2u
#define CYREG_SFLASH_IMO_TRIM03 0x0ffff1d3u
#define CYREG_SFLASH_IMO_TRIM04 0x0ffff1d4u
#define CYREG_SFLASH_IMO_TRIM05 0x0ffff1d5u
#define CYREG_SFLASH_IMO_TRIM06 0x0ffff1d6u
#define CYREG_SFLASH_IMO_TRIM07 0x0ffff1d7u
#define CYREG_SFLASH_IMO_TRIM08 0x0ffff1d8u
#define CYREG_SFLASH_IMO_TRIM09 0x0ffff1d9u
#define CYREG_SFLASH_IMO_TRIM10 0x0ffff1dau
#define CYREG_SFLASH_IMO_TRIM11 0x0ffff1dbu
#define CYREG_SFLASH_IMO_TRIM12 0x0ffff1dcu
#define CYREG_SFLASH_IMO_TRIM13 0x0ffff1ddu
#define CYREG_SFLASH_IMO_TRIM14 0x0ffff1deu
#define CYREG_SFLASH_IMO_TRIM15 0x0ffff1dfu
#define CYREG_SFLASH_IMO_TRIM16 0x0ffff1e0u
#define CYREG_SFLASH_IMO_TRIM17 0x0ffff1e1u
#define CYREG_SFLASH_IMO_TRIM18 0x0ffff1e2u
#define CYREG_SFLASH_IMO_TRIM19 0x0ffff1e3u
#define CYREG_SFLASH_IMO_TRIM20 0x0ffff1e4u
#define CYREG_SFLASH_IMO_TRIM21 0x0ffff1e5u
#define CYREG_SFLASH_IMO_TRIM22 0x0ffff1e6u
#define CYREG_SFLASH_IMO_TRIM23 0x0ffff1e7u
#define CYREG_SFLASH_IMO_TRIM24 0x0ffff1e8u
#define CYREG_SFLASH_IMO_TRIM25 0x0ffff1e9u
#define CYREG_SFLASH_IMO_TRIM26 0x0ffff1eau
#define CYREG_SFLASH_IMO_TRIM27 0x0ffff1ebu
#define CYREG_SFLASH_IMO_TRIM28 0x0ffff1ecu
#define CYREG_SFLASH_IMO_TRIM29 0x0ffff1edu
#define CYREG_SFLASH_IMO_TRIM30 0x0ffff1eeu
#define CYREG_SFLASH_IMO_TRIM31 0x0ffff1efu
#define CYREG_SFLASH_IMO_TRIM32 0x0ffff1f0u
#define CYREG_SFLASH_IMO_TRIM33 0x0ffff1f1u
#define CYREG_SFLASH_IMO_TRIM34 0x0ffff1f2u
#define CYREG_SFLASH_IMO_TRIM35 0x0ffff1f3u
#define CYREG_SFLASH_IMO_TRIM36 0x0ffff1f4u
#define CYREG_SFLASH_IMO_TRIM37 0x0ffff1f5u
#define CYREG_SFLASH_IMO_TRIM38 0x0ffff1f6u
#define CYREG_SFLASH_IMO_TRIM39 0x0ffff1f7u
#define CYREG_SFLASH_IMO_TRIM40 0x0ffff1f8u
#define CYREG_SFLASH_IMO_TRIM41 0x0ffff1f9u
#define CYREG_SFLASH_IMO_TRIM42 0x0ffff1fau
#define CYREG_SFLASH_IMO_TRIM43 0x0ffff1fbu
#define CYREG_SFLASH_IMO_TRIM44 0x0ffff1fcu
#define CYREG_SFLASH_IMO_TRIM45 0x0ffff1fdu
#define CYREG_SFLASH_CHECKSUM 0x0ffff1feu
#define CYREG_SFLASH_ALT_PROT_ROW000 0x0ffff400u
#define CYREG_SFLASH_ALT_PROT_ROW001 0x0ffff401u
#define CYREG_SFLASH_ALT_PROT_ROW002 0x0ffff402u
#define CYREG_SFLASH_ALT_PROT_ROW003 0x0ffff403u
#define CYREG_SFLASH_ALT_PROT_ROW004 0x0ffff404u
#define CYREG_SFLASH_ALT_PROT_ROW005 0x0ffff405u
#define CYREG_SFLASH_ALT_PROT_ROW006 0x0ffff406u
#define CYREG_SFLASH_ALT_PROT_ROW007 0x0ffff407u
#define CYREG_SFLASH_ALT_PROT_ROW008 0x0ffff408u
#define CYREG_SFLASH_ALT_PROT_ROW009 0x0ffff409u
#define CYREG_SFLASH_ALT_PROT_ROW010 0x0ffff40au
#define CYREG_SFLASH_ALT_PROT_ROW011 0x0ffff40bu
#define CYREG_SFLASH_ALT_PROT_ROW012 0x0ffff40cu
#define CYREG_SFLASH_ALT_PROT_ROW013 0x0ffff40du
#define CYREG_SFLASH_ALT_PROT_ROW014 0x0ffff40eu
#define CYREG_SFLASH_ALT_PROT_ROW015 0x0ffff40fu
#define CYREG_SFLASH_ALT_PROT_ROW016 0x0ffff410u
#define CYREG_SFLASH_ALT_PROT_ROW017 0x0ffff411u
#define CYREG_SFLASH_ALT_PROT_ROW018 0x0ffff412u
#define CYREG_SFLASH_ALT_PROT_ROW019 0x0ffff413u
#define CYREG_SFLASH_ALT_PROT_ROW020 0x0ffff414u
#define CYREG_SFLASH_ALT_PROT_ROW021 0x0ffff415u
#define CYREG_SFLASH_ALT_PROT_ROW022 0x0ffff416u
#define CYREG_SFLASH_ALT_PROT_ROW023 0x0ffff417u
#define CYREG_SFLASH_ALT_PROT_ROW024 0x0ffff418u
#define CYREG_SFLASH_ALT_PROT_ROW025 0x0ffff419u
#define CYREG_SFLASH_ALT_PROT_ROW026 0x0ffff41au
#define CYREG_SFLASH_ALT_PROT_ROW027 0x0ffff41bu
#define CYREG_SFLASH_ALT_PROT_ROW028 0x0ffff41cu
#define CYREG_SFLASH_ALT_PROT_ROW029 0x0ffff41du
#define CYREG_SFLASH_ALT_PROT_ROW030 0x0ffff41eu
#define CYREG_SFLASH_ALT_PROT_ROW031 0x0ffff41fu
#define CYREG_SFLASH_ALT_PROT_ROW032 0x0ffff420u
#define CYREG_SFLASH_ALT_PROT_ROW033 0x0ffff421u
#define CYREG_SFLASH_ALT_PROT_ROW034 0x0ffff422u
#define CYREG_SFLASH_ALT_PROT_ROW035 0x0ffff423u
#define CYREG_SFLASH_ALT_PROT_ROW036 0x0ffff424u
#define CYREG_SFLASH_ALT_PROT_ROW037 0x0ffff425u
#define CYREG_SFLASH_ALT_PROT_ROW038 0x0ffff426u
#define CYREG_SFLASH_ALT_PROT_ROW039 0x0ffff427u
#define CYREG_SFLASH_ALT_PROT_ROW040 0x0ffff428u
#define CYREG_SFLASH_ALT_PROT_ROW041 0x0ffff429u
#define CYREG_SFLASH_ALT_PROT_ROW042 0x0ffff42au
#define CYREG_SFLASH_ALT_PROT_ROW043 0x0ffff42bu
#define CYREG_SFLASH_ALT_PROT_ROW044 0x0ffff42cu
#define CYREG_SFLASH_ALT_PROT_ROW045 0x0ffff42du
#define CYREG_SFLASH_ALT_PROT_ROW046 0x0ffff42eu
#define CYREG_SFLASH_ALT_PROT_ROW047 0x0ffff42fu
#define CYREG_SFLASH_ALT_PROT_ROW048 0x0ffff430u
#define CYREG_SFLASH_ALT_PROT_ROW049 0x0ffff431u
#define CYREG_SFLASH_ALT_PROT_ROW050 0x0ffff432u
#define CYREG_SFLASH_ALT_PROT_ROW051 0x0ffff433u
#define CYREG_SFLASH_ALT_PROT_ROW052 0x0ffff434u
#define CYREG_SFLASH_ALT_PROT_ROW053 0x0ffff435u
#define CYREG_SFLASH_ALT_PROT_ROW054 0x0ffff436u
#define CYREG_SFLASH_ALT_PROT_ROW055 0x0ffff437u
#define CYREG_SFLASH_ALT_PROT_ROW056 0x0ffff438u
#define CYREG_SFLASH_ALT_PROT_ROW057 0x0ffff439u
#define CYREG_SFLASH_ALT_PROT_ROW058 0x0ffff43au
#define CYREG_SFLASH_ALT_PROT_ROW059 0x0ffff43bu
#define CYREG_SFLASH_ALT_PROT_ROW060 0x0ffff43cu
#define CYREG_SFLASH_ALT_PROT_ROW061 0x0ffff43du
#define CYREG_SFLASH_ALT_PROT_ROW062 0x0ffff43eu
#define CYREG_SFLASH_ALT_PROT_ROW063 0x0ffff43fu
#define CYREG_SFLASH_ALT_PROT_ROW064 0x0ffff440u
#define CYREG_SFLASH_ALT_PROT_ROW065 0x0ffff441u
#define CYREG_SFLASH_ALT_PROT_ROW066 0x0ffff442u
#define CYREG_SFLASH_ALT_PROT_ROW067 0x0ffff443u
#define CYREG_SFLASH_ALT_PROT_ROW068 0x0ffff444u
#define CYREG_SFLASH_ALT_PROT_ROW069 0x0ffff445u
#define CYREG_SFLASH_ALT_PROT_ROW070 0x0ffff446u
#define CYREG_SFLASH_ALT_PROT_ROW071 0x0ffff447u
#define CYREG_SFLASH_ALT_PROT_ROW072 0x0ffff448u
#define CYREG_SFLASH_ALT_PROT_ROW073 0x0ffff449u
#define CYREG_SFLASH_ALT_PROT_ROW074 0x0ffff44au
#define CYREG_SFLASH_ALT_PROT_ROW075 0x0ffff44bu
#define CYREG_SFLASH_ALT_PROT_ROW076 0x0ffff44cu
#define CYREG_SFLASH_ALT_PROT_ROW077 0x0ffff44du
#define CYREG_SFLASH_ALT_PROT_ROW078 0x0ffff44eu
#define CYREG_SFLASH_ALT_PROT_ROW079 0x0ffff44fu
#define CYREG_SFLASH_ALT_PROT_ROW080 0x0ffff450u
#define CYREG_SFLASH_ALT_PROT_ROW081 0x0ffff451u
#define CYREG_SFLASH_ALT_PROT_ROW082 0x0ffff452u
#define CYREG_SFLASH_ALT_PROT_ROW083 0x0ffff453u
#define CYREG_SFLASH_ALT_PROT_ROW084 0x0ffff454u
#define CYREG_SFLASH_ALT_PROT_ROW085 0x0ffff455u
#define CYREG_SFLASH_ALT_PROT_ROW086 0x0ffff456u
#define CYREG_SFLASH_ALT_PROT_ROW087 0x0ffff457u
#define CYREG_SFLASH_ALT_PROT_ROW088 0x0ffff458u
#define CYREG_SFLASH_ALT_PROT_ROW089 0x0ffff459u
#define CYREG_SFLASH_ALT_PROT_ROW090 0x0ffff45au
#define CYREG_SFLASH_ALT_PROT_ROW091 0x0ffff45bu
#define CYREG_SFLASH_ALT_PROT_ROW092 0x0ffff45cu
#define CYREG_SFLASH_ALT_PROT_ROW093 0x0ffff45du
#define CYREG_SFLASH_ALT_PROT_ROW094 0x0ffff45eu
#define CYREG_SFLASH_ALT_PROT_ROW095 0x0ffff45fu
#define CYREG_SFLASH_ALT_PROT_ROW096 0x0ffff460u
#define CYREG_SFLASH_ALT_PROT_ROW097 0x0ffff461u
#define CYREG_SFLASH_ALT_PROT_ROW098 0x0ffff462u
#define CYREG_SFLASH_ALT_PROT_ROW099 0x0ffff463u
#define CYREG_SFLASH_ALT_PROT_ROW100 0x0ffff464u
#define CYREG_SFLASH_ALT_PROT_ROW101 0x0ffff465u
#define CYREG_SFLASH_ALT_PROT_ROW102 0x0ffff466u
#define CYREG_SFLASH_ALT_PROT_ROW103 0x0ffff467u
#define CYREG_SFLASH_ALT_PROT_ROW104 0x0ffff468u
#define CYREG_SFLASH_ALT_PROT_ROW105 0x0ffff469u
#define CYREG_SFLASH_ALT_PROT_ROW106 0x0ffff46au
#define CYREG_SFLASH_ALT_PROT_ROW107 0x0ffff46bu
#define CYREG_SFLASH_ALT_PROT_ROW108 0x0ffff46cu
#define CYREG_SFLASH_ALT_PROT_ROW109 0x0ffff46du
#define CYREG_SFLASH_ALT_PROT_ROW110 0x0ffff46eu
#define CYREG_SFLASH_ALT_PROT_ROW111 0x0ffff46fu
#define CYREG_SFLASH_ALT_PROT_ROW112 0x0ffff470u
#define CYREG_SFLASH_ALT_PROT_ROW113 0x0ffff471u
#define CYREG_SFLASH_ALT_PROT_ROW114 0x0ffff472u
#define CYREG_SFLASH_ALT_PROT_ROW115 0x0ffff473u
#define CYREG_SFLASH_ALT_PROT_ROW116 0x0ffff474u
#define CYREG_SFLASH_ALT_PROT_ROW117 0x0ffff475u
#define CYREG_SFLASH_ALT_PROT_ROW118 0x0ffff476u
#define CYREG_SFLASH_ALT_PROT_ROW119 0x0ffff477u
#define CYREG_SFLASH_ALT_PROT_ROW120 0x0ffff478u
#define CYREG_SFLASH_ALT_PROT_ROW121 0x0ffff479u
#define CYREG_SFLASH_ALT_PROT_ROW122 0x0ffff47au
#define CYREG_SFLASH_ALT_PROT_ROW123 0x0ffff47bu
#define CYREG_SFLASH_ALT_PROT_ROW124 0x0ffff47cu
#define CYREG_SFLASH_ALT_PROT_ROW125 0x0ffff47du
#define CYREG_SFLASH_ALT_PROT_ROW126 0x0ffff47eu
#define CYREG_SFLASH_ALT_PROT_ROW127 0x0ffff47fu
#define CYREG_SFLASH_ALT_PROT_ROW128 0x0ffff480u
#define CYREG_SFLASH_ALT_PROT_ROW129 0x0ffff481u
#define CYREG_SFLASH_ALT_PROT_ROW130 0x0ffff482u
#define CYREG_SFLASH_ALT_PROT_ROW131 0x0ffff483u
#define CYREG_SFLASH_ALT_PROT_ROW132 0x0ffff484u
#define CYREG_SFLASH_ALT_PROT_ROW133 0x0ffff485u
#define CYREG_SFLASH_ALT_PROT_ROW134 0x0ffff486u
#define CYREG_SFLASH_ALT_PROT_ROW135 0x0ffff487u
#define CYREG_SFLASH_ALT_PROT_ROW136 0x0ffff488u
#define CYREG_SFLASH_ALT_PROT_ROW137 0x0ffff489u
#define CYREG_SFLASH_ALT_PROT_ROW138 0x0ffff48au
#define CYREG_SFLASH_ALT_PROT_ROW139 0x0ffff48bu
#define CYREG_SFLASH_ALT_PROT_ROW140 0x0ffff48cu
#define CYREG_SFLASH_ALT_PROT_ROW141 0x0ffff48du
#define CYREG_SFLASH_ALT_PROT_ROW142 0x0ffff48eu
#define CYREG_SFLASH_ALT_PROT_ROW143 0x0ffff48fu
#define CYREG_SFLASH_ALT_PROT_ROW144 0x0ffff490u
#define CYREG_SFLASH_ALT_PROT_ROW145 0x0ffff491u
#define CYREG_SFLASH_ALT_PROT_ROW146 0x0ffff492u
#define CYREG_SFLASH_ALT_PROT_ROW147 0x0ffff493u
#define CYREG_SFLASH_ALT_PROT_ROW148 0x0ffff494u
#define CYREG_SFLASH_ALT_PROT_ROW149 0x0ffff495u
#define CYREG_SFLASH_ALT_PROT_ROW150 0x0ffff496u
#define CYREG_SFLASH_ALT_PROT_ROW151 0x0ffff497u
#define CYREG_SFLASH_ALT_PROT_ROW152 0x0ffff498u
#define CYREG_SFLASH_ALT_PROT_ROW153 0x0ffff499u
#define CYREG_SFLASH_ALT_PROT_ROW154 0x0ffff49au
#define CYREG_SFLASH_ALT_PROT_ROW155 0x0ffff49bu
#define CYREG_SFLASH_ALT_PROT_ROW156 0x0ffff49cu
#define CYREG_SFLASH_ALT_PROT_ROW157 0x0ffff49du
#define CYREG_SFLASH_ALT_PROT_ROW158 0x0ffff49eu
#define CYREG_SFLASH_ALT_PROT_ROW159 0x0ffff49fu
#define CYREG_SFLASH_ALT_PROT_ROW160 0x0ffff4a0u
#define CYREG_SFLASH_ALT_PROT_ROW161 0x0ffff4a1u
#define CYREG_SFLASH_ALT_PROT_ROW162 0x0ffff4a2u
#define CYREG_SFLASH_ALT_PROT_ROW163 0x0ffff4a3u
#define CYREG_SFLASH_ALT_PROT_ROW164 0x0ffff4a4u
#define CYREG_SFLASH_ALT_PROT_ROW165 0x0ffff4a5u
#define CYREG_SFLASH_ALT_PROT_ROW166 0x0ffff4a6u
#define CYREG_SFLASH_ALT_PROT_ROW167 0x0ffff4a7u
#define CYREG_SFLASH_ALT_PROT_ROW168 0x0ffff4a8u
#define CYREG_SFLASH_ALT_PROT_ROW169 0x0ffff4a9u
#define CYREG_SFLASH_ALT_PROT_ROW170 0x0ffff4aau
#define CYREG_SFLASH_ALT_PROT_ROW171 0x0ffff4abu
#define CYREG_SFLASH_ALT_PROT_ROW172 0x0ffff4acu
#define CYREG_SFLASH_ALT_PROT_ROW173 0x0ffff4adu
#define CYREG_SFLASH_ALT_PROT_ROW174 0x0ffff4aeu
#define CYREG_SFLASH_ALT_PROT_ROW175 0x0ffff4afu
#define CYREG_SFLASH_ALT_PROT_ROW176 0x0ffff4b0u
#define CYREG_SFLASH_ALT_PROT_ROW177 0x0ffff4b1u
#define CYREG_SFLASH_ALT_PROT_ROW178 0x0ffff4b2u
#define CYREG_SFLASH_ALT_PROT_ROW179 0x0ffff4b3u
#define CYREG_SFLASH_ALT_PROT_ROW180 0x0ffff4b4u
#define CYREG_SFLASH_ALT_PROT_ROW181 0x0ffff4b5u
#define CYREG_SFLASH_ALT_PROT_ROW182 0x0ffff4b6u
#define CYREG_SFLASH_ALT_PROT_ROW183 0x0ffff4b7u
#define CYREG_SFLASH_ALT_PROT_ROW184 0x0ffff4b8u
#define CYREG_SFLASH_ALT_PROT_ROW185 0x0ffff4b9u
#define CYREG_SFLASH_ALT_PROT_ROW186 0x0ffff4bau
#define CYREG_SFLASH_ALT_PROT_ROW187 0x0ffff4bbu
#define CYREG_SFLASH_ALT_PROT_ROW188 0x0ffff4bcu
#define CYREG_SFLASH_ALT_PROT_ROW189 0x0ffff4bdu
#define CYREG_SFLASH_ALT_PROT_ROW190 0x0ffff4beu
#define CYREG_SFLASH_ALT_PROT_ROW191 0x0ffff4bfu
#define CYREG_SFLASH_ALT_PROT_ROW192 0x0ffff4c0u
#define CYREG_SFLASH_ALT_PROT_ROW193 0x0ffff4c1u
#define CYREG_SFLASH_ALT_PROT_ROW194 0x0ffff4c2u
#define CYREG_SFLASH_ALT_PROT_ROW195 0x0ffff4c3u
#define CYREG_SFLASH_ALT_PROT_ROW196 0x0ffff4c4u
#define CYREG_SFLASH_ALT_PROT_ROW197 0x0ffff4c5u
#define CYREG_SFLASH_ALT_PROT_ROW198 0x0ffff4c6u
#define CYREG_SFLASH_ALT_PROT_ROW199 0x0ffff4c7u
#define CYREG_SFLASH_ALT_PROT_ROW200 0x0ffff4c8u
#define CYREG_SFLASH_ALT_PROT_ROW201 0x0ffff4c9u
#define CYREG_SFLASH_ALT_PROT_ROW202 0x0ffff4cau
#define CYREG_SFLASH_ALT_PROT_ROW203 0x0ffff4cbu
#define CYREG_SFLASH_ALT_PROT_ROW204 0x0ffff4ccu
#define CYREG_SFLASH_ALT_PROT_ROW205 0x0ffff4cdu
#define CYREG_SFLASH_ALT_PROT_ROW206 0x0ffff4ceu
#define CYREG_SFLASH_ALT_PROT_ROW207 0x0ffff4cfu
#define CYREG_SFLASH_ALT_PROT_ROW208 0x0ffff4d0u
#define CYREG_SFLASH_ALT_PROT_ROW209 0x0ffff4d1u
#define CYREG_SFLASH_ALT_PROT_ROW210 0x0ffff4d2u
#define CYREG_SFLASH_ALT_PROT_ROW211 0x0ffff4d3u
#define CYREG_SFLASH_ALT_PROT_ROW212 0x0ffff4d4u
#define CYREG_SFLASH_ALT_PROT_ROW213 0x0ffff4d5u
#define CYREG_SFLASH_ALT_PROT_ROW214 0x0ffff4d6u
#define CYREG_SFLASH_ALT_PROT_ROW215 0x0ffff4d7u
#define CYREG_SFLASH_ALT_PROT_ROW216 0x0ffff4d8u
#define CYREG_SFLASH_ALT_PROT_ROW217 0x0ffff4d9u
#define CYREG_SFLASH_ALT_PROT_ROW218 0x0ffff4dau
#define CYREG_SFLASH_ALT_PROT_ROW219 0x0ffff4dbu
#define CYREG_SFLASH_ALT_PROT_ROW220 0x0ffff4dcu
#define CYREG_SFLASH_ALT_PROT_ROW221 0x0ffff4ddu
#define CYREG_SFLASH_ALT_PROT_ROW222 0x0ffff4deu
#define CYREG_SFLASH_ALT_PROT_ROW223 0x0ffff4dfu
#define CYREG_SFLASH_ALT_PROT_ROW224 0x0ffff4e0u
#define CYREG_SFLASH_ALT_PROT_ROW225 0x0ffff4e1u
#define CYREG_SFLASH_ALT_PROT_ROW226 0x0ffff4e2u
#define CYREG_SFLASH_ALT_PROT_ROW227 0x0ffff4e3u
#define CYREG_SFLASH_ALT_PROT_ROW228 0x0ffff4e4u
#define CYREG_SFLASH_ALT_PROT_ROW229 0x0ffff4e5u
#define CYREG_SFLASH_ALT_PROT_ROW230 0x0ffff4e6u
#define CYREG_SFLASH_ALT_PROT_ROW231 0x0ffff4e7u
#define CYREG_SFLASH_ALT_PROT_ROW232 0x0ffff4e8u
#define CYREG_SFLASH_ALT_PROT_ROW233 0x0ffff4e9u
#define CYREG_SFLASH_ALT_PROT_ROW234 0x0ffff4eau
#define CYREG_SFLASH_ALT_PROT_ROW235 0x0ffff4ebu
#define CYREG_SFLASH_ALT_PROT_ROW236 0x0ffff4ecu
#define CYREG_SFLASH_ALT_PROT_ROW237 0x0ffff4edu
#define CYREG_SFLASH_ALT_PROT_ROW238 0x0ffff4eeu
#define CYREG_SFLASH_ALT_PROT_ROW239 0x0ffff4efu
#define CYREG_SFLASH_ALT_PROT_ROW240 0x0ffff4f0u
#define CYREG_SFLASH_ALT_PROT_ROW241 0x0ffff4f1u
#define CYREG_SFLASH_ALT_PROT_ROW242 0x0ffff4f2u
#define CYREG_SFLASH_ALT_PROT_ROW243 0x0ffff4f3u
#define CYREG_SFLASH_ALT_PROT_ROW244 0x0ffff4f4u
#define CYREG_SFLASH_ALT_PROT_ROW245 0x0ffff4f5u
#define CYREG_SFLASH_ALT_PROT_ROW246 0x0ffff4f6u
#define CYREG_SFLASH_ALT_PROT_ROW247 0x0ffff4f7u
#define CYREG_SFLASH_ALT_PROT_ROW248 0x0ffff4f8u
#define CYREG_SFLASH_ALT_PROT_ROW249 0x0ffff4f9u
#define CYREG_SFLASH_ALT_PROT_ROW250 0x0ffff4fau
#define CYREG_SFLASH_ALT_PROT_ROW251 0x0ffff4fbu
#define CYREG_SFLASH_ALT_PROT_ROW252 0x0ffff4fcu
#define CYREG_SFLASH_ALT_PROT_ROW253 0x0ffff4fdu
#define CYREG_SFLASH_ALT_PROT_ROW254 0x0ffff4feu
#define CYREG_SFLASH_ALT_PROT_ROW255 0x0ffff4ffu
#define CYREG_SFLASH_ALT_PP 0x0ffff5a0u
#define CYREG_SFLASH_ALT_E 0x0ffff5a4u
#define CYREG_SFLASH_ALT_P 0x0ffff5a8u
#define CYREG_SFLASH_ALT_EA_E 0x0ffff5acu
#define CYREG_SFLASH_ALT_EA_P 0x0ffff5b0u
#define CYREG_SFLASH_ALT_ES_E 0x0ffff5b4u
#define CYREG_SFLASH_ALT_ES_P_EO 0x0ffff5b8u
#define CYREG_SFLASH_ALT_E_VCTAT 0x0ffff5bcu
#define CYREG_SFLASH_ALT_P_VCTAT 0x0ffff5bdu
#define CYDEV_ROM_BASE 0x10000000u
#define CYDEV_ROM_SIZE 0x00002000u
#define CYREG_ROM_DATA_MBASE 0x10000000u
#define CYREG_ROM_DATA_MSIZE 0x00002000u
#define CYDEV_SRAM_BASE 0x20000000u
#define CYDEV_SRAM_SIZE 0x00004000u
#define CYREG_SRAM_DATA_MBASE 0x20000000u
#define CYREG_SRAM_DATA_MSIZE 0x00004000u
#define CYDEV_PERI_BASE 0x40010000u
#define CYDEV_PERI_SIZE 0x00010000u
#define CYREG_PERI_DIV_CMD 0x40010000u
#define CYREG_PERI_PCLK_CTL00 0x40010100u
#define CYREG_PERI_PCLK_CTL01 0x40010104u
#define CYREG_PERI_PCLK_CTL02 0x40010108u
#define CYREG_PERI_PCLK_CTL03 0x4001010cu
#define CYREG_PERI_PCLK_CTL04 0x40010110u
#define CYREG_PERI_PCLK_CTL05 0x40010114u
#define CYREG_PERI_PCLK_CTL06 0x40010118u
#define CYREG_PERI_PCLK_CTL07 0x4001011cu
#define CYREG_PERI_PCLK_CTL08 0x40010120u
#define CYREG_PERI_PCLK_CTL09 0x40010124u
#define CYREG_PERI_PCLK_CTL10 0x40010128u
#define CYREG_PERI_PCLK_CTL11 0x4001012cu
#define CYREG_PERI_PCLK_CTL12 0x40010130u
#define CYREG_PERI_PCLK_CTL13 0x40010134u
#define CYREG_PERI_PCLK_CTL14 0x40010138u
#define CYREG_PERI_PCLK_CTL15 0x4001013cu
#define CYREG_PERI_DIV_16_CTL00 0x40010300u
#define CYREG_PERI_DIV_16_CTL01 0x40010304u
#define CYREG_PERI_DIV_16_CTL02 0x40010308u
#define CYREG_PERI_DIV_16_CTL03 0x4001030cu
#define CYREG_PERI_DIV_16_CTL04 0x40010310u
#define CYREG_PERI_DIV_16_CTL05 0x40010314u
#define CYREG_PERI_DIV_16_CTL06 0x40010318u
#define CYREG_PERI_DIV_16_CTL07 0x4001031cu
#define CYREG_PERI_DIV_16_CTL08 0x40010320u
#define CYREG_PERI_DIV_16_CTL09 0x40010324u
#define CYREG_PERI_DIV_16_5_CTL00 0x40010400u
#define CYREG_PERI_DIV_16_5_CTL01 0x40010404u
#define CYDEV_HSIOM_BASE 0x40020000u
#define CYDEV_HSIOM_SIZE 0x00004000u
#define CYREG_HSIOM_PORT_SEL0 0x40020000u
#define CYREG_HSIOM_PORT_SEL1 0x40020100u
#define CYREG_HSIOM_PORT_SEL2 0x40020200u
#define CYREG_HSIOM_PORT_SEL3 0x40020300u
#define CYREG_HSIOM_PORT_SEL4 0x40020400u
#define CYREG_HSIOM_PORT_SEL5 0x40020500u
#define CYREG_HSIOM_PORT_SEL6 0x40020600u
#define CYREG_HSIOM_AMUX_SPLIT_CTL0 0x40022100u
#define CYREG_HSIOM_AMUX_SPLIT_CTL1 0x40022104u
#define CYREG_HSIOM_AMUX_SPLIT_CTL2 0x40022108u
#define CYDEV_TST_BASE 0x40030000u
#define CYDEV_TST_SIZE 0x00010000u
#define CYREG_TST_MODE 0x40030014u
#define CYDEV_GPIO_BASE 0x40040000u
#define CYDEV_GPIO_SIZE 0x00004000u
#define CYDEV_GPIO_PRT0_BASE 0x40040000u
#define CYDEV_GPIO_PRT0_SIZE 0x00000100u
#define CYREG_GPIO_PRT0_DR 0x40040000u
#define CYREG_GPIO_PRT0_PS 0x40040004u
#define CYREG_GPIO_PRT0_PC 0x40040008u
#define CYREG_GPIO_PRT0_INTR_CFG 0x4004000cu
#define CYREG_GPIO_PRT0_INTR 0x40040010u
#define CYREG_GPIO_PRT0_PC2 0x40040018u
#define CYREG_GPIO_PRT0_DR_SET 0x40040040u
#define CYREG_GPIO_PRT0_DR_CLR 0x40040044u
#define CYREG_GPIO_PRT0_DR_INV 0x40040048u
#define CYDEV_GPIO_PRT1_BASE 0x40040100u
#define CYDEV_GPIO_PRT1_SIZE 0x00000100u
#define CYREG_GPIO_PRT1_DR 0x40040100u
#define CYREG_GPIO_PRT1_PS 0x40040104u
#define CYREG_GPIO_PRT1_PC 0x40040108u
#define CYREG_GPIO_PRT1_INTR_CFG 0x4004010cu
#define CYREG_GPIO_PRT1_INTR 0x40040110u
#define CYREG_GPIO_PRT1_PC2 0x40040118u
#define CYREG_GPIO_PRT1_DR_SET 0x40040140u
#define CYREG_GPIO_PRT1_DR_CLR 0x40040144u
#define CYREG_GPIO_PRT1_DR_INV 0x40040148u
#define CYDEV_GPIO_PRT2_BASE 0x40040200u
#define CYDEV_GPIO_PRT2_SIZE 0x00000100u
#define CYREG_GPIO_PRT2_DR 0x40040200u
#define CYREG_GPIO_PRT2_PS 0x40040204u
#define CYREG_GPIO_PRT2_PC 0x40040208u
#define CYREG_GPIO_PRT2_INTR_CFG 0x4004020cu
#define CYREG_GPIO_PRT2_INTR 0x40040210u
#define CYREG_GPIO_PRT2_PC2 0x40040218u
#define CYREG_GPIO_PRT2_DR_SET 0x40040240u
#define CYREG_GPIO_PRT2_DR_CLR 0x40040244u
#define CYREG_GPIO_PRT2_DR_INV 0x40040248u
#define CYDEV_GPIO_PRT3_BASE 0x40040300u
#define CYDEV_GPIO_PRT3_SIZE 0x00000100u
#define CYREG_GPIO_PRT3_DR 0x40040300u
#define CYREG_GPIO_PRT3_PS 0x40040304u
#define CYREG_GPIO_PRT3_PC 0x40040308u
#define CYREG_GPIO_PRT3_INTR_CFG 0x4004030cu
#define CYREG_GPIO_PRT3_INTR 0x40040310u
#define CYREG_GPIO_PRT3_PC2 0x40040318u
#define CYREG_GPIO_PRT3_DR_SET 0x40040340u
#define CYREG_GPIO_PRT3_DR_CLR 0x40040344u
#define CYREG_GPIO_PRT3_DR_INV 0x40040348u
#define CYDEV_GPIO_PRT4_BASE 0x40040400u
#define CYDEV_GPIO_PRT4_SIZE 0x00000100u
#define CYREG_GPIO_PRT4_DR 0x40040400u
#define CYREG_GPIO_PRT4_PS 0x40040404u
#define CYREG_GPIO_PRT4_PC 0x40040408u
#define CYREG_GPIO_PRT4_INTR_CFG 0x4004040cu
#define CYREG_GPIO_PRT4_INTR 0x40040410u
#define CYREG_GPIO_PRT4_PC2 0x40040418u
#define CYREG_GPIO_PRT4_DR_SET 0x40040440u
#define CYREG_GPIO_PRT4_DR_CLR 0x40040444u
#define CYREG_GPIO_PRT4_DR_INV 0x40040448u
#define CYDEV_GPIO_PRT5_BASE 0x40040500u
#define CYDEV_GPIO_PRT5_SIZE 0x00000100u
#define CYREG_GPIO_PRT5_DR 0x40040500u
#define CYREG_GPIO_PRT5_PS 0x40040504u
#define CYREG_GPIO_PRT5_PC 0x40040508u
#define CYREG_GPIO_PRT5_INTR_CFG 0x4004050cu
#define CYREG_GPIO_PRT5_INTR 0x40040510u
#define CYREG_GPIO_PRT5_PC2 0x40040518u
#define CYREG_GPIO_PRT5_DR_SET 0x40040540u
#define CYREG_GPIO_PRT5_DR_CLR 0x40040544u
#define CYREG_GPIO_PRT5_DR_INV 0x40040548u
#define CYDEV_GPIO_PRT6_BASE 0x40040600u
#define CYDEV_GPIO_PRT6_SIZE 0x00000100u
#define CYREG_GPIO_PRT6_DR 0x40040600u
#define CYREG_GPIO_PRT6_PS 0x40040604u
#define CYREG_GPIO_PRT6_PC 0x40040608u
#define CYREG_GPIO_PRT6_INTR_CFG 0x4004060cu
#define CYREG_GPIO_PRT6_INTR 0x40040610u
#define CYREG_GPIO_PRT6_PC2 0x40040618u
#define CYREG_GPIO_PRT6_DR_SET 0x40040640u
#define CYREG_GPIO_PRT6_DR_CLR 0x40040644u
#define CYREG_GPIO_PRT6_DR_INV 0x40040648u
#define CYREG_GPIO_INTR_CAUSE 0x40041000u
#define CYDEV__BASE 0x400b0000u
#define CYDEV__SIZE 0x00010000u
#define CYREG_PWR_CONTROL 0x400b0000u
#define CYREG_PWR_INTR 0x400b0004u
#define CYREG_PWR_INTR_MASK 0x400b0008u
#define CYREG_PWR_KEY_DELAY 0x400b000cu
#define CYREG_PWR_PWRSYS_CONFIG 0x400b0010u
#define CYREG_PWR_BG_CONFIG 0x400b0014u
#define CYREG_PWR_VMON_CONFIG 0x400b0018u
#define CYREG_PWR_DFT_SELECT 0x400b001cu
#define CYREG_PWR_DDFT_SELECT 0x400b0020u
#define CYREG_PWR_DFT_KEY 0x400b0024u
#define CYREG_PWR_BOD_KEY 0x400b0028u
#define CYREG_PWR_STOP 0x400b002cu
#define CYREG_CLK_SELECT 0x400b0100u
#define CYREG_CLK_ILO_CONFIG 0x400b0104u
#define CYREG_CLK_IMO_CONFIG 0x400b0108u
#define CYREG_CLK_IMO_SPREAD 0x400b010cu
#define CYREG_CLK_DFT_SELECT 0x400b0110u
#define CYREG_WDT_CTRLOW 0x400b0200u
#define CYREG_WDT_CTRHIGH 0x400b0204u
#define CYREG_WDT_MATCH 0x400b0208u
#define CYREG_WDT_CONFIG 0x400b020cu
#define CYREG_WDT_CONTROL 0x400b0210u
#define CYREG_RES_CAUSE 0x400b0300u
#define CYREG_PWR_PWRSYS_TRIM1 0x400bff00u
#define CYREG_PWR_PWRSYS_TRIM2 0x400bff04u
#define CYREG_PWR_PWRSYS_TRIM3 0x400bff08u
#define CYREG_PWR_PWRSYS_TRIM4 0x400bff0cu
#define CYREG_PWR_BG_TRIM1 0x400bff10u
#define CYREG_PWR_BG_TRIM2 0x400bff14u
#define CYREG_PWR_BG_TRIM3 0x400bff18u
#define CYREG_PWR_BG_TRIM4 0x400bff1cu
#define CYREG_PWR_BG_TRIM5 0x400bff20u
#define CYREG_CLK_ILO_TRIM 0x400bff24u
#define CYREG_CLK_IMO_TRIM1 0x400bff28u
#define CYREG_CLK_IMO_TRIM2 0x400bff2cu
#define CYREG_CLK_IMO_TRIM3 0x400bff30u
#define CYREG_CLK_IMO_TRIM4 0x400bff34u
#define CYREG_PWR_RSVD_TRIM 0x400bff38u
#define CYDEV_UDB_BASE 0x400f0000u
#define CYDEV_UDB_SIZE 0x00010000u
#define CYDEV_UDB_W8_BASE 0x400f0000u
#define CYDEV_UDB_W8_SIZE 0x00001000u
#define CYREG_UDB_W8_A0_00 0x400f0000u
#define CYREG_UDB_W8_A0_01 0x400f0001u
#define CYREG_UDB_W8_A0_02 0x400f0002u
#define CYREG_UDB_W8_A0_03 0x400f0003u
#define CYREG_UDB_W8_A1_00 0x400f0010u
#define CYREG_UDB_W8_A1_01 0x400f0011u
#define CYREG_UDB_W8_A1_02 0x400f0012u
#define CYREG_UDB_W8_A1_03 0x400f0013u
#define CYREG_UDB_W8_D0_00 0x400f0020u
#define CYREG_UDB_W8_D0_01 0x400f0021u
#define CYREG_UDB_W8_D0_02 0x400f0022u
#define CYREG_UDB_W8_D0_03 0x400f0023u
#define CYREG_UDB_W8_D1_00 0x400f0030u
#define CYREG_UDB_W8_D1_01 0x400f0031u
#define CYREG_UDB_W8_D1_02 0x400f0032u
#define CYREG_UDB_W8_D1_03 0x400f0033u
#define CYREG_UDB_W8_F0_00 0x400f0040u
#define CYREG_UDB_W8_F0_01 0x400f0041u
#define CYREG_UDB_W8_F0_02 0x400f0042u
#define CYREG_UDB_W8_F0_03 0x400f0043u
#define CYREG_UDB_W8_F1_00 0x400f0050u
#define CYREG_UDB_W8_F1_01 0x400f0051u
#define CYREG_UDB_W8_F1_02 0x400f0052u
#define CYREG_UDB_W8_F1_03 0x400f0053u
#define CYREG_UDB_W8_ST_00 0x400f0060u
#define CYREG_UDB_W8_ST_01 0x400f0061u
#define CYREG_UDB_W8_ST_02 0x400f0062u
#define CYREG_UDB_W8_ST_03 0x400f0063u
#define CYREG_UDB_W8_CTL_00 0x400f0070u
#define CYREG_UDB_W8_CTL_01 0x400f0071u
#define CYREG_UDB_W8_CTL_02 0x400f0072u
#define CYREG_UDB_W8_CTL_03 0x400f0073u
#define CYREG_UDB_W8_MSK_00 0x400f0080u
#define CYREG_UDB_W8_MSK_01 0x400f0081u
#define CYREG_UDB_W8_MSK_02 0x400f0082u
#define CYREG_UDB_W8_MSK_03 0x400f0083u
#define CYREG_UDB_W8_ACTL_00 0x400f0090u
#define CYREG_UDB_W8_ACTL_01 0x400f0091u
#define CYREG_UDB_W8_ACTL_02 0x400f0092u
#define CYREG_UDB_W8_ACTL_03 0x400f0093u
#define CYREG_UDB_W8_MC_00 0x400f00a0u
#define CYREG_UDB_W8_MC_01 0x400f00a1u
#define CYREG_UDB_W8_MC_02 0x400f00a2u
#define CYREG_UDB_W8_MC_03 0x400f00a3u
#define CYDEV_UDB_CAT16_BASE 0x400f1000u
#define CYDEV_UDB_CAT16_SIZE 0x00001000u
#define CYREG_UDB_CAT16_A_00 0x400f1000u
#define CYREG_UDB_CAT16_A_01 0x400f1002u
#define CYREG_UDB_CAT16_A_02 0x400f1004u
#define CYREG_UDB_CAT16_A_03 0x400f1006u
#define CYREG_UDB_CAT16_D_00 0x400f1040u
#define CYREG_UDB_CAT16_D_01 0x400f1042u
#define CYREG_UDB_CAT16_D_02 0x400f1044u
#define CYREG_UDB_CAT16_D_03 0x400f1046u
#define CYREG_UDB_CAT16_F_00 0x400f1080u
#define CYREG_UDB_CAT16_F_01 0x400f1082u
#define CYREG_UDB_CAT16_F_02 0x400f1084u
#define CYREG_UDB_CAT16_F_03 0x400f1086u
#define CYREG_UDB_CAT16_CTL_ST_00 0x400f10c0u
#define CYREG_UDB_CAT16_CTL_ST_01 0x400f10c2u
#define CYREG_UDB_CAT16_CTL_ST_02 0x400f10c4u
#define CYREG_UDB_CAT16_CTL_ST_03 0x400f10c6u
#define CYREG_UDB_CAT16_ACTL_MSK_00 0x400f1100u
#define CYREG_UDB_CAT16_ACTL_MSK_01 0x400f1102u
#define CYREG_UDB_CAT16_ACTL_MSK_02 0x400f1104u
#define CYREG_UDB_CAT16_ACTL_MSK_03 0x400f1106u
#define CYREG_UDB_CAT16_MC_00 0x400f1140u
#define CYREG_UDB_CAT16_MC_01 0x400f1142u
#define CYREG_UDB_CAT16_MC_02 0x400f1144u
#define CYREG_UDB_CAT16_MC_03 0x400f1146u
#define CYDEV_UDB_W16_BASE 0x400f1000u
#define CYDEV_UDB_W16_SIZE 0x00001000u
#define CYREG_UDB_W16_A0_00 0x400f1000u
#define CYREG_UDB_W16_A0_01 0x400f1002u
#define CYREG_UDB_W16_A0_02 0x400f1004u
#define CYREG_UDB_W16_A1_00 0x400f1020u
#define CYREG_UDB_W16_A1_01 0x400f1022u
#define CYREG_UDB_W16_A1_02 0x400f1024u
#define CYREG_UDB_W16_D0_00 0x400f1040u
#define CYREG_UDB_W16_D0_01 0x400f1042u
#define CYREG_UDB_W16_D0_02 0x400f1044u
#define CYREG_UDB_W16_D1_00 0x400f1060u
#define CYREG_UDB_W16_D1_01 0x400f1062u
#define CYREG_UDB_W16_D1_02 0x400f1064u
#define CYREG_UDB_W16_F0_00 0x400f1080u
#define CYREG_UDB_W16_F0_01 0x400f1082u
#define CYREG_UDB_W16_F0_02 0x400f1084u
#define CYREG_UDB_W16_F1_00 0x400f10a0u
#define CYREG_UDB_W16_F1_01 0x400f10a2u
#define CYREG_UDB_W16_F1_02 0x400f10a4u
#define CYREG_UDB_W16_ST_00 0x400f10c0u
#define CYREG_UDB_W16_ST_01 0x400f10c2u
#define CYREG_UDB_W16_ST_02 0x400f10c4u
#define CYREG_UDB_W16_CTL_00 0x400f10e0u
#define CYREG_UDB_W16_CTL_01 0x400f10e2u
#define CYREG_UDB_W16_CTL_02 0x400f10e4u
#define CYREG_UDB_W16_MSK_00 0x400f1100u
#define CYREG_UDB_W16_MSK_01 0x400f1102u
#define CYREG_UDB_W16_MSK_02 0x400f1104u
#define CYREG_UDB_W16_ACTL_00 0x400f1120u
#define CYREG_UDB_W16_ACTL_01 0x400f1122u
#define CYREG_UDB_W16_ACTL_02 0x400f1124u
#define CYREG_UDB_W16_MC_00 0x400f1140u
#define CYREG_UDB_W16_MC_01 0x400f1142u
#define CYREG_UDB_W16_MC_02 0x400f1144u
#define CYDEV_UDB_W32_BASE 0x400f2000u
#define CYDEV_UDB_W32_SIZE 0x00001000u
#define CYREG_UDB_W32_A0_00 0x400f2000u
#define CYREG_UDB_W32_A1_00 0x400f2040u
#define CYREG_UDB_W32_D0_00 0x400f2080u
#define CYREG_UDB_W32_D1_00 0x400f20c0u
#define CYREG_UDB_W32_F0_00 0x400f2100u
#define CYREG_UDB_W32_F1_00 0x400f2140u
#define CYREG_UDB_W32_ST_00 0x400f2180u
#define CYREG_UDB_W32_CTL_00 0x400f21c0u
#define CYREG_UDB_W32_MSK_00 0x400f2200u
#define CYREG_UDB_W32_ACTL_00 0x400f2240u
#define CYREG_UDB_W32_MC_00 0x400f2280u
#define CYDEV_UDB_P0_BASE 0x400f3000u
#define CYDEV_UDB_P0_SIZE 0x00000200u
#define CYDEV_UDB_P0_U0_BASE 0x400f3000u
#define CYDEV_UDB_P0_U0_SIZE 0x00000080u
#define CYREG_UDB_P0_U0_PLD_IT0 0x400f3000u
#define CYREG_UDB_P0_U0_PLD_IT1 0x400f3004u
#define CYREG_UDB_P0_U0_PLD_IT2 0x400f3008u
#define CYREG_UDB_P0_U0_PLD_IT3 0x400f300cu
#define CYREG_UDB_P0_U0_PLD_IT4 0x400f3010u
#define CYREG_UDB_P0_U0_PLD_IT5 0x400f3014u
#define CYREG_UDB_P0_U0_PLD_IT6 0x400f3018u
#define CYREG_UDB_P0_U0_PLD_IT7 0x400f301cu
#define CYREG_UDB_P0_U0_PLD_IT8 0x400f3020u
#define CYREG_UDB_P0_U0_PLD_IT9 0x400f3024u
#define CYREG_UDB_P0_U0_PLD_IT10 0x400f3028u
#define CYREG_UDB_P0_U0_PLD_IT11 0x400f302cu
#define CYREG_UDB_P0_U0_PLD_ORT0 0x400f3030u
#define CYREG_UDB_P0_U0_PLD_ORT1 0x400f3032u
#define CYREG_UDB_P0_U0_PLD_ORT2 0x400f3034u
#define CYREG_UDB_P0_U0_PLD_ORT3 0x400f3036u
#define CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST 0x400f3038u
#define CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB 0x400f303au
#define CYREG_UDB_P0_U0_PLD_MC_SET_RESET 0x400f303cu
#define CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS 0x400f303eu
#define CYREG_UDB_P0_U0_CFG0 0x400f3040u
#define CYREG_UDB_P0_U0_CFG1 0x400f3041u
#define CYREG_UDB_P0_U0_CFG2 0x400f3042u
#define CYREG_UDB_P0_U0_CFG3 0x400f3043u
#define CYREG_UDB_P0_U0_CFG4 0x400f3044u
#define CYREG_UDB_P0_U0_CFG5 0x400f3045u
#define CYREG_UDB_P0_U0_CFG6 0x400f3046u
#define CYREG_UDB_P0_U0_CFG7 0x400f3047u
#define CYREG_UDB_P0_U0_CFG8 0x400f3048u
#define CYREG_UDB_P0_U0_CFG9 0x400f3049u
#define CYREG_UDB_P0_U0_CFG10 0x400f304au
#define CYREG_UDB_P0_U0_CFG11 0x400f304bu
#define CYREG_UDB_P0_U0_CFG12 0x400f304cu
#define CYREG_UDB_P0_U0_CFG13 0x400f304du
#define CYREG_UDB_P0_U0_CFG14 0x400f304eu
#define CYREG_UDB_P0_U0_CFG15 0x400f304fu
#define CYREG_UDB_P0_U0_CFG16 0x400f3050u
#define CYREG_UDB_P0_U0_CFG17 0x400f3051u
#define CYREG_UDB_P0_U0_CFG18 0x400f3052u
#define CYREG_UDB_P0_U0_CFG19 0x400f3053u
#define CYREG_UDB_P0_U0_CFG20 0x400f3054u
#define CYREG_UDB_P0_U0_CFG21 0x400f3055u
#define CYREG_UDB_P0_U0_CFG22 0x400f3056u
#define CYREG_UDB_P0_U0_CFG23 0x400f3057u
#define CYREG_UDB_P0_U0_CFG24 0x400f3058u
#define CYREG_UDB_P0_U0_CFG25 0x400f3059u
#define CYREG_UDB_P0_U0_CFG26 0x400f305au
#define CYREG_UDB_P0_U0_CFG27 0x400f305bu
#define CYREG_UDB_P0_U0_CFG28 0x400f305cu
#define CYREG_UDB_P0_U0_CFG29 0x400f305du
#define CYREG_UDB_P0_U0_CFG30 0x400f305eu
#define CYREG_UDB_P0_U0_CFG31 0x400f305fu
#define CYREG_UDB_P0_U0_DCFG0 0x400f3060u
#define CYREG_UDB_P0_U0_DCFG1 0x400f3062u
#define CYREG_UDB_P0_U0_DCFG2 0x400f3064u
#define CYREG_UDB_P0_U0_DCFG3 0x400f3066u
#define CYREG_UDB_P0_U0_DCFG4 0x400f3068u
#define CYREG_UDB_P0_U0_DCFG5 0x400f306au
#define CYREG_UDB_P0_U0_DCFG6 0x400f306cu
#define CYREG_UDB_P0_U0_DCFG7 0x400f306eu
#define CYDEV_UDB_P0_U1_BASE 0x400f3080u
#define CYDEV_UDB_P0_U1_SIZE 0x00000080u
#define CYREG_UDB_P0_U1_PLD_IT0 0x400f3080u
#define CYREG_UDB_P0_U1_PLD_IT1 0x400f3084u
#define CYREG_UDB_P0_U1_PLD_IT2 0x400f3088u
#define CYREG_UDB_P0_U1_PLD_IT3 0x400f308cu
#define CYREG_UDB_P0_U1_PLD_IT4 0x400f3090u
#define CYREG_UDB_P0_U1_PLD_IT5 0x400f3094u
#define CYREG_UDB_P0_U1_PLD_IT6 0x400f3098u
#define CYREG_UDB_P0_U1_PLD_IT7 0x400f309cu
#define CYREG_UDB_P0_U1_PLD_IT8 0x400f30a0u
#define CYREG_UDB_P0_U1_PLD_IT9 0x400f30a4u
#define CYREG_UDB_P0_U1_PLD_IT10 0x400f30a8u
#define CYREG_UDB_P0_U1_PLD_IT11 0x400f30acu
#define CYREG_UDB_P0_U1_PLD_ORT0 0x400f30b0u
#define CYREG_UDB_P0_U1_PLD_ORT1 0x400f30b2u
#define CYREG_UDB_P0_U1_PLD_ORT2 0x400f30b4u
#define CYREG_UDB_P0_U1_PLD_ORT3 0x400f30b6u
#define CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST 0x400f30b8u
#define CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB 0x400f30bau
#define CYREG_UDB_P0_U1_PLD_MC_SET_RESET 0x400f30bcu
#define CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS 0x400f30beu
#define CYREG_UDB_P0_U1_CFG0 0x400f30c0u
#define CYREG_UDB_P0_U1_CFG1 0x400f30c1u
#define CYREG_UDB_P0_U1_CFG2 0x400f30c2u
#define CYREG_UDB_P0_U1_CFG3 0x400f30c3u
#define CYREG_UDB_P0_U1_CFG4 0x400f30c4u
#define CYREG_UDB_P0_U1_CFG5 0x400f30c5u
#define CYREG_UDB_P0_U1_CFG6 0x400f30c6u
#define CYREG_UDB_P0_U1_CFG7 0x400f30c7u
#define CYREG_UDB_P0_U1_CFG8 0x400f30c8u
#define CYREG_UDB_P0_U1_CFG9 0x400f30c9u
#define CYREG_UDB_P0_U1_CFG10 0x400f30cau
#define CYREG_UDB_P0_U1_CFG11 0x400f30cbu
#define CYREG_UDB_P0_U1_CFG12 0x400f30ccu
#define CYREG_UDB_P0_U1_CFG13 0x400f30cdu
#define CYREG_UDB_P0_U1_CFG14 0x400f30ceu
#define CYREG_UDB_P0_U1_CFG15 0x400f30cfu
#define CYREG_UDB_P0_U1_CFG16 0x400f30d0u
#define CYREG_UDB_P0_U1_CFG17 0x400f30d1u
#define CYREG_UDB_P0_U1_CFG18 0x400f30d2u
#define CYREG_UDB_P0_U1_CFG19 0x400f30d3u
#define CYREG_UDB_P0_U1_CFG20 0x400f30d4u
#define CYREG_UDB_P0_U1_CFG21 0x400f30d5u
#define CYREG_UDB_P0_U1_CFG22 0x400f30d6u
#define CYREG_UDB_P0_U1_CFG23 0x400f30d7u
#define CYREG_UDB_P0_U1_CFG24 0x400f30d8u
#define CYREG_UDB_P0_U1_CFG25 0x400f30d9u
#define CYREG_UDB_P0_U1_CFG26 0x400f30dau
#define CYREG_UDB_P0_U1_CFG27 0x400f30dbu
#define CYREG_UDB_P0_U1_CFG28 0x400f30dcu
#define CYREG_UDB_P0_U1_CFG29 0x400f30ddu
#define CYREG_UDB_P0_U1_CFG30 0x400f30deu
#define CYREG_UDB_P0_U1_CFG31 0x400f30dfu
#define CYREG_UDB_P0_U1_DCFG0 0x400f30e0u
#define CYREG_UDB_P0_U1_DCFG1 0x400f30e2u
#define CYREG_UDB_P0_U1_DCFG2 0x400f30e4u
#define CYREG_UDB_P0_U1_DCFG3 0x400f30e6u
#define CYREG_UDB_P0_U1_DCFG4 0x400f30e8u
#define CYREG_UDB_P0_U1_DCFG5 0x400f30eau
#define CYREG_UDB_P0_U1_DCFG6 0x400f30ecu
#define CYREG_UDB_P0_U1_DCFG7 0x400f30eeu
#define CYDEV_UDB_P0_ROUTE_BASE 0x400f3100u
#define CYDEV_UDB_P0_ROUTE_SIZE 0x00000100u
#define CYREG_UDB_P0_ROUTE_HC0 0x400f3100u
#define CYREG_UDB_P0_ROUTE_HC1 0x400f3101u
#define CYREG_UDB_P0_ROUTE_HC2 0x400f3102u
#define CYREG_UDB_P0_ROUTE_HC3 0x400f3103u
#define CYREG_UDB_P0_ROUTE_HC4 0x400f3104u
#define CYREG_UDB_P0_ROUTE_HC5 0x400f3105u
#define CYREG_UDB_P0_ROUTE_HC6 0x400f3106u
#define CYREG_UDB_P0_ROUTE_HC7 0x400f3107u
#define CYREG_UDB_P0_ROUTE_HC8 0x400f3108u
#define CYREG_UDB_P0_ROUTE_HC9 0x400f3109u
#define CYREG_UDB_P0_ROUTE_HC10 0x400f310au
#define CYREG_UDB_P0_ROUTE_HC11 0x400f310bu
#define CYREG_UDB_P0_ROUTE_HC12 0x400f310cu
#define CYREG_UDB_P0_ROUTE_HC13 0x400f310du
#define CYREG_UDB_P0_ROUTE_HC14 0x400f310eu
#define CYREG_UDB_P0_ROUTE_HC15 0x400f310fu
#define CYREG_UDB_P0_ROUTE_HC16 0x400f3110u
#define CYREG_UDB_P0_ROUTE_HC17 0x400f3111u
#define CYREG_UDB_P0_ROUTE_HC18 0x400f3112u
#define CYREG_UDB_P0_ROUTE_HC19 0x400f3113u
#define CYREG_UDB_P0_ROUTE_HC20 0x400f3114u
#define CYREG_UDB_P0_ROUTE_HC21 0x400f3115u
#define CYREG_UDB_P0_ROUTE_HC22 0x400f3116u
#define CYREG_UDB_P0_ROUTE_HC23 0x400f3117u
#define CYREG_UDB_P0_ROUTE_HC24 0x400f3118u
#define CYREG_UDB_P0_ROUTE_HC25 0x400f3119u
#define CYREG_UDB_P0_ROUTE_HC26 0x400f311au
#define CYREG_UDB_P0_ROUTE_HC27 0x400f311bu
#define CYREG_UDB_P0_ROUTE_HC28 0x400f311cu
#define CYREG_UDB_P0_ROUTE_HC29 0x400f311du
#define CYREG_UDB_P0_ROUTE_HC30 0x400f311eu
#define CYREG_UDB_P0_ROUTE_HC31 0x400f311fu
#define CYREG_UDB_P0_ROUTE_HC32 0x400f3120u
#define CYREG_UDB_P0_ROUTE_HC33 0x400f3121u
#define CYREG_UDB_P0_ROUTE_HC34 0x400f3122u
#define CYREG_UDB_P0_ROUTE_HC35 0x400f3123u
#define CYREG_UDB_P0_ROUTE_HC36 0x400f3124u
#define CYREG_UDB_P0_ROUTE_HC37 0x400f3125u
#define CYREG_UDB_P0_ROUTE_HC38 0x400f3126u
#define CYREG_UDB_P0_ROUTE_HC39 0x400f3127u
#define CYREG_UDB_P0_ROUTE_HC40 0x400f3128u
#define CYREG_UDB_P0_ROUTE_HC41 0x400f3129u
#define CYREG_UDB_P0_ROUTE_HC42 0x400f312au
#define CYREG_UDB_P0_ROUTE_HC43 0x400f312bu
#define CYREG_UDB_P0_ROUTE_HC44 0x400f312cu
#define CYREG_UDB_P0_ROUTE_HC45 0x400f312du
#define CYREG_UDB_P0_ROUTE_HC46 0x400f312eu
#define CYREG_UDB_P0_ROUTE_HC47 0x400f312fu
#define CYREG_UDB_P0_ROUTE_HC48 0x400f3130u
#define CYREG_UDB_P0_ROUTE_HC49 0x400f3131u
#define CYREG_UDB_P0_ROUTE_HC50 0x400f3132u
#define CYREG_UDB_P0_ROUTE_HC51 0x400f3133u
#define CYREG_UDB_P0_ROUTE_HC52 0x400f3134u
#define CYREG_UDB_P0_ROUTE_HC53 0x400f3135u
#define CYREG_UDB_P0_ROUTE_HC54 0x400f3136u
#define CYREG_UDB_P0_ROUTE_HC55 0x400f3137u
#define CYREG_UDB_P0_ROUTE_HC56 0x400f3138u
#define CYREG_UDB_P0_ROUTE_HC57 0x400f3139u
#define CYREG_UDB_P0_ROUTE_HC58 0x400f313au
#define CYREG_UDB_P0_ROUTE_HC59 0x400f313bu
#define CYREG_UDB_P0_ROUTE_HC60 0x400f313cu
#define CYREG_UDB_P0_ROUTE_HC61 0x400f313du
#define CYREG_UDB_P0_ROUTE_HC62 0x400f313eu
#define CYREG_UDB_P0_ROUTE_HC63 0x400f313fu
#define CYREG_UDB_P0_ROUTE_HC64 0x400f3140u
#define CYREG_UDB_P0_ROUTE_HC65 0x400f3141u
#define CYREG_UDB_P0_ROUTE_HC66 0x400f3142u
#define CYREG_UDB_P0_ROUTE_HC67 0x400f3143u
#define CYREG_UDB_P0_ROUTE_HC68 0x400f3144u
#define CYREG_UDB_P0_ROUTE_HC69 0x400f3145u
#define CYREG_UDB_P0_ROUTE_HC70 0x400f3146u
#define CYREG_UDB_P0_ROUTE_HC71 0x400f3147u
#define CYREG_UDB_P0_ROUTE_HC72 0x400f3148u
#define CYREG_UDB_P0_ROUTE_HC73 0x400f3149u
#define CYREG_UDB_P0_ROUTE_HC74 0x400f314au
#define CYREG_UDB_P0_ROUTE_HC75 0x400f314bu
#define CYREG_UDB_P0_ROUTE_HC76 0x400f314cu
#define CYREG_UDB_P0_ROUTE_HC77 0x400f314du
#define CYREG_UDB_P0_ROUTE_HC78 0x400f314eu
#define CYREG_UDB_P0_ROUTE_HC79 0x400f314fu
#define CYREG_UDB_P0_ROUTE_HC80 0x400f3150u
#define CYREG_UDB_P0_ROUTE_HC81 0x400f3151u
#define CYREG_UDB_P0_ROUTE_HC82 0x400f3152u
#define CYREG_UDB_P0_ROUTE_HC83 0x400f3153u
#define CYREG_UDB_P0_ROUTE_HC84 0x400f3154u
#define CYREG_UDB_P0_ROUTE_HC85 0x400f3155u
#define CYREG_UDB_P0_ROUTE_HC86 0x400f3156u
#define CYREG_UDB_P0_ROUTE_HC87 0x400f3157u
#define CYREG_UDB_P0_ROUTE_HC88 0x400f3158u
#define CYREG_UDB_P0_ROUTE_HC89 0x400f3159u
#define CYREG_UDB_P0_ROUTE_HC90 0x400f315au
#define CYREG_UDB_P0_ROUTE_HC91 0x400f315bu
#define CYREG_UDB_P0_ROUTE_HC92 0x400f315cu
#define CYREG_UDB_P0_ROUTE_HC93 0x400f315du
#define CYREG_UDB_P0_ROUTE_HC94 0x400f315eu
#define CYREG_UDB_P0_ROUTE_HC95 0x400f315fu
#define CYREG_UDB_P0_ROUTE_HC96 0x400f3160u
#define CYREG_UDB_P0_ROUTE_HC97 0x400f3161u
#define CYREG_UDB_P0_ROUTE_HC98 0x400f3162u
#define CYREG_UDB_P0_ROUTE_HC99 0x400f3163u
#define CYREG_UDB_P0_ROUTE_HC100 0x400f3164u
#define CYREG_UDB_P0_ROUTE_HC101 0x400f3165u
#define CYREG_UDB_P0_ROUTE_HC102 0x400f3166u
#define CYREG_UDB_P0_ROUTE_HC103 0x400f3167u
#define CYREG_UDB_P0_ROUTE_HC104 0x400f3168u
#define CYREG_UDB_P0_ROUTE_HC105 0x400f3169u
#define CYREG_UDB_P0_ROUTE_HC106 0x400f316au
#define CYREG_UDB_P0_ROUTE_HC107 0x400f316bu
#define CYREG_UDB_P0_ROUTE_HC108 0x400f316cu
#define CYREG_UDB_P0_ROUTE_HC109 0x400f316du
#define CYREG_UDB_P0_ROUTE_HC110 0x400f316eu
#define CYREG_UDB_P0_ROUTE_HC111 0x400f316fu
#define CYREG_UDB_P0_ROUTE_HC112 0x400f3170u
#define CYREG_UDB_P0_ROUTE_HC113 0x400f3171u
#define CYREG_UDB_P0_ROUTE_HC114 0x400f3172u
#define CYREG_UDB_P0_ROUTE_HC115 0x400f3173u
#define CYREG_UDB_P0_ROUTE_HC116 0x400f3174u
#define CYREG_UDB_P0_ROUTE_HC117 0x400f3175u
#define CYREG_UDB_P0_ROUTE_HC118 0x400f3176u
#define CYREG_UDB_P0_ROUTE_HC119 0x400f3177u
#define CYREG_UDB_P0_ROUTE_HC120 0x400f3178u
#define CYREG_UDB_P0_ROUTE_HC121 0x400f3179u
#define CYREG_UDB_P0_ROUTE_HC122 0x400f317au
#define CYREG_UDB_P0_ROUTE_HC123 0x400f317bu
#define CYREG_UDB_P0_ROUTE_HC124 0x400f317cu
#define CYREG_UDB_P0_ROUTE_HC125 0x400f317du
#define CYREG_UDB_P0_ROUTE_HC126 0x400f317eu
#define CYREG_UDB_P0_ROUTE_HC127 0x400f317fu
#define CYREG_UDB_P0_ROUTE_HV_L0 0x400f3180u
#define CYREG_UDB_P0_ROUTE_HV_L1 0x400f3181u
#define CYREG_UDB_P0_ROUTE_HV_L2 0x400f3182u
#define CYREG_UDB_P0_ROUTE_HV_L3 0x400f3183u
#define CYREG_UDB_P0_ROUTE_HV_L4 0x400f3184u
#define CYREG_UDB_P0_ROUTE_HV_L5 0x400f3185u
#define CYREG_UDB_P0_ROUTE_HV_L6 0x400f3186u
#define CYREG_UDB_P0_ROUTE_HV_L7 0x400f3187u
#define CYREG_UDB_P0_ROUTE_HV_L8 0x400f3188u
#define CYREG_UDB_P0_ROUTE_HV_L9 0x400f3189u
#define CYREG_UDB_P0_ROUTE_HV_L10 0x400f318au
#define CYREG_UDB_P0_ROUTE_HV_L11 0x400f318bu
#define CYREG_UDB_P0_ROUTE_HV_L12 0x400f318cu
#define CYREG_UDB_P0_ROUTE_HV_L13 0x400f318du
#define CYREG_UDB_P0_ROUTE_HV_L14 0x400f318eu
#define CYREG_UDB_P0_ROUTE_HV_L15 0x400f318fu
#define CYREG_UDB_P0_ROUTE_HS0 0x400f3190u
#define CYREG_UDB_P0_ROUTE_HS1 0x400f3191u
#define CYREG_UDB_P0_ROUTE_HS2 0x400f3192u
#define CYREG_UDB_P0_ROUTE_HS3 0x400f3193u
#define CYREG_UDB_P0_ROUTE_HS4 0x400f3194u
#define CYREG_UDB_P0_ROUTE_HS5 0x400f3195u
#define CYREG_UDB_P0_ROUTE_HS6 0x400f3196u
#define CYREG_UDB_P0_ROUTE_HS7 0x400f3197u
#define CYREG_UDB_P0_ROUTE_HS8 0x400f3198u
#define CYREG_UDB_P0_ROUTE_HS9 0x400f3199u
#define CYREG_UDB_P0_ROUTE_HS10 0x400f319au
#define CYREG_UDB_P0_ROUTE_HS11 0x400f319bu
#define CYREG_UDB_P0_ROUTE_HS12 0x400f319cu
#define CYREG_UDB_P0_ROUTE_HS13 0x400f319du
#define CYREG_UDB_P0_ROUTE_HS14 0x400f319eu
#define CYREG_UDB_P0_ROUTE_HS15 0x400f319fu
#define CYREG_UDB_P0_ROUTE_HS16 0x400f31a0u
#define CYREG_UDB_P0_ROUTE_HS17 0x400f31a1u
#define CYREG_UDB_P0_ROUTE_HS18 0x400f31a2u
#define CYREG_UDB_P0_ROUTE_HS19 0x400f31a3u
#define CYREG_UDB_P0_ROUTE_HS20 0x400f31a4u
#define CYREG_UDB_P0_ROUTE_HS21 0x400f31a5u
#define CYREG_UDB_P0_ROUTE_HS22 0x400f31a6u
#define CYREG_UDB_P0_ROUTE_HS23 0x400f31a7u
#define CYREG_UDB_P0_ROUTE_HV_R0 0x400f31a8u
#define CYREG_UDB_P0_ROUTE_HV_R1 0x400f31a9u
#define CYREG_UDB_P0_ROUTE_HV_R2 0x400f31aau
#define CYREG_UDB_P0_ROUTE_HV_R3 0x400f31abu
#define CYREG_UDB_P0_ROUTE_HV_R4 0x400f31acu
#define CYREG_UDB_P0_ROUTE_HV_R5 0x400f31adu
#define CYREG_UDB_P0_ROUTE_HV_R6 0x400f31aeu
#define CYREG_UDB_P0_ROUTE_HV_R7 0x400f31afu
#define CYREG_UDB_P0_ROUTE_HV_R8 0x400f31b0u
#define CYREG_UDB_P0_ROUTE_HV_R9 0x400f31b1u
#define CYREG_UDB_P0_ROUTE_HV_R10 0x400f31b2u
#define CYREG_UDB_P0_ROUTE_HV_R11 0x400f31b3u
#define CYREG_UDB_P0_ROUTE_HV_R12 0x400f31b4u
#define CYREG_UDB_P0_ROUTE_HV_R13 0x400f31b5u
#define CYREG_UDB_P0_ROUTE_HV_R14 0x400f31b6u
#define CYREG_UDB_P0_ROUTE_HV_R15 0x400f31b7u
#define CYREG_UDB_P0_ROUTE_PLD0IN0 0x400f31c0u
#define CYREG_UDB_P0_ROUTE_PLD0IN1 0x400f31c2u
#define CYREG_UDB_P0_ROUTE_PLD0IN2 0x400f31c4u
#define CYREG_UDB_P0_ROUTE_PLD1IN0 0x400f31cau
#define CYREG_UDB_P0_ROUTE_PLD1IN1 0x400f31ccu
#define CYREG_UDB_P0_ROUTE_PLD1IN2 0x400f31ceu
#define CYREG_UDB_P0_ROUTE_DPIN0 0x400f31d0u
#define CYREG_UDB_P0_ROUTE_DPIN1 0x400f31d2u
#define CYREG_UDB_P0_ROUTE_SCIN 0x400f31d6u
#define CYREG_UDB_P0_ROUTE_SCIOIN 0x400f31d8u
#define CYREG_UDB_P0_ROUTE_RCIN 0x400f31deu
#define CYREG_UDB_P0_ROUTE_VS0 0x400f31e0u
#define CYREG_UDB_P0_ROUTE_VS1 0x400f31e2u
#define CYREG_UDB_P0_ROUTE_VS2 0x400f31e4u
#define CYREG_UDB_P0_ROUTE_VS3 0x400f31e6u
#define CYREG_UDB_P0_ROUTE_VS4 0x400f31e8u
#define CYREG_UDB_P0_ROUTE_VS5 0x400f31eau
#define CYREG_UDB_P0_ROUTE_VS6 0x400f31ecu
#define CYREG_UDB_P0_ROUTE_VS7 0x400f31eeu
#define CYDEV_UDB_P1_BASE 0x400f3200u
#define CYDEV_UDB_P1_SIZE 0x00000200u
#define CYDEV_UDB_P1_U0_BASE 0x400f3200u
#define CYDEV_UDB_P1_U0_SIZE 0x00000080u
#define CYREG_UDB_P1_U0_PLD_IT0 0x400f3200u
#define CYREG_UDB_P1_U0_PLD_IT1 0x400f3204u
#define CYREG_UDB_P1_U0_PLD_IT2 0x400f3208u
#define CYREG_UDB_P1_U0_PLD_IT3 0x400f320cu
#define CYREG_UDB_P1_U0_PLD_IT4 0x400f3210u
#define CYREG_UDB_P1_U0_PLD_IT5 0x400f3214u
#define CYREG_UDB_P1_U0_PLD_IT6 0x400f3218u
#define CYREG_UDB_P1_U0_PLD_IT7 0x400f321cu
#define CYREG_UDB_P1_U0_PLD_IT8 0x400f3220u
#define CYREG_UDB_P1_U0_PLD_IT9 0x400f3224u
#define CYREG_UDB_P1_U0_PLD_IT10 0x400f3228u
#define CYREG_UDB_P1_U0_PLD_IT11 0x400f322cu
#define CYREG_UDB_P1_U0_PLD_ORT0 0x400f3230u
#define CYREG_UDB_P1_U0_PLD_ORT1 0x400f3232u
#define CYREG_UDB_P1_U0_PLD_ORT2 0x400f3234u
#define CYREG_UDB_P1_U0_PLD_ORT3 0x400f3236u
#define CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST 0x400f3238u
#define CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB 0x400f323au
#define CYREG_UDB_P1_U0_PLD_MC_SET_RESET 0x400f323cu
#define CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS 0x400f323eu
#define CYREG_UDB_P1_U0_CFG0 0x400f3240u
#define CYREG_UDB_P1_U0_CFG1 0x400f3241u
#define CYREG_UDB_P1_U0_CFG2 0x400f3242u
#define CYREG_UDB_P1_U0_CFG3 0x400f3243u
#define CYREG_UDB_P1_U0_CFG4 0x400f3244u
#define CYREG_UDB_P1_U0_CFG5 0x400f3245u
#define CYREG_UDB_P1_U0_CFG6 0x400f3246u
#define CYREG_UDB_P1_U0_CFG7 0x400f3247u
#define CYREG_UDB_P1_U0_CFG8 0x400f3248u
#define CYREG_UDB_P1_U0_CFG9 0x400f3249u
#define CYREG_UDB_P1_U0_CFG10 0x400f324au
#define CYREG_UDB_P1_U0_CFG11 0x400f324bu
#define CYREG_UDB_P1_U0_CFG12 0x400f324cu
#define CYREG_UDB_P1_U0_CFG13 0x400f324du
#define CYREG_UDB_P1_U0_CFG14 0x400f324eu
#define CYREG_UDB_P1_U0_CFG15 0x400f324fu
#define CYREG_UDB_P1_U0_CFG16 0x400f3250u
#define CYREG_UDB_P1_U0_CFG17 0x400f3251u
#define CYREG_UDB_P1_U0_CFG18 0x400f3252u
#define CYREG_UDB_P1_U0_CFG19 0x400f3253u
#define CYREG_UDB_P1_U0_CFG20 0x400f3254u
#define CYREG_UDB_P1_U0_CFG21 0x400f3255u
#define CYREG_UDB_P1_U0_CFG22 0x400f3256u
#define CYREG_UDB_P1_U0_CFG23 0x400f3257u
#define CYREG_UDB_P1_U0_CFG24 0x400f3258u
#define CYREG_UDB_P1_U0_CFG25 0x400f3259u
#define CYREG_UDB_P1_U0_CFG26 0x400f325au
#define CYREG_UDB_P1_U0_CFG27 0x400f325bu
#define CYREG_UDB_P1_U0_CFG28 0x400f325cu
#define CYREG_UDB_P1_U0_CFG29 0x400f325du
#define CYREG_UDB_P1_U0_CFG30 0x400f325eu
#define CYREG_UDB_P1_U0_CFG31 0x400f325fu
#define CYREG_UDB_P1_U0_DCFG0 0x400f3260u
#define CYREG_UDB_P1_U0_DCFG1 0x400f3262u
#define CYREG_UDB_P1_U0_DCFG2 0x400f3264u
#define CYREG_UDB_P1_U0_DCFG3 0x400f3266u
#define CYREG_UDB_P1_U0_DCFG4 0x400f3268u
#define CYREG_UDB_P1_U0_DCFG5 0x400f326au
#define CYREG_UDB_P1_U0_DCFG6 0x400f326cu
#define CYREG_UDB_P1_U0_DCFG7 0x400f326eu
#define CYDEV_UDB_P1_U1_BASE 0x400f3280u
#define CYDEV_UDB_P1_U1_SIZE 0x00000080u
#define CYREG_UDB_P1_U1_PLD_IT0 0x400f3280u
#define CYREG_UDB_P1_U1_PLD_IT1 0x400f3284u
#define CYREG_UDB_P1_U1_PLD_IT2 0x400f3288u
#define CYREG_UDB_P1_U1_PLD_IT3 0x400f328cu
#define CYREG_UDB_P1_U1_PLD_IT4 0x400f3290u
#define CYREG_UDB_P1_U1_PLD_IT5 0x400f3294u
#define CYREG_UDB_P1_U1_PLD_IT6 0x400f3298u
#define CYREG_UDB_P1_U1_PLD_IT7 0x400f329cu
#define CYREG_UDB_P1_U1_PLD_IT8 0x400f32a0u
#define CYREG_UDB_P1_U1_PLD_IT9 0x400f32a4u
#define CYREG_UDB_P1_U1_PLD_IT10 0x400f32a8u
#define CYREG_UDB_P1_U1_PLD_IT11 0x400f32acu
#define CYREG_UDB_P1_U1_PLD_ORT0 0x400f32b0u
#define CYREG_UDB_P1_U1_PLD_ORT1 0x400f32b2u
#define CYREG_UDB_P1_U1_PLD_ORT2 0x400f32b4u
#define CYREG_UDB_P1_U1_PLD_ORT3 0x400f32b6u
#define CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST 0x400f32b8u
#define CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB 0x400f32bau
#define CYREG_UDB_P1_U1_PLD_MC_SET_RESET 0x400f32bcu
#define CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS 0x400f32beu
#define CYREG_UDB_P1_U1_CFG0 0x400f32c0u
#define CYREG_UDB_P1_U1_CFG1 0x400f32c1u
#define CYREG_UDB_P1_U1_CFG2 0x400f32c2u
#define CYREG_UDB_P1_U1_CFG3 0x400f32c3u
#define CYREG_UDB_P1_U1_CFG4 0x400f32c4u
#define CYREG_UDB_P1_U1_CFG5 0x400f32c5u
#define CYREG_UDB_P1_U1_CFG6 0x400f32c6u
#define CYREG_UDB_P1_U1_CFG7 0x400f32c7u
#define CYREG_UDB_P1_U1_CFG8 0x400f32c8u
#define CYREG_UDB_P1_U1_CFG9 0x400f32c9u
#define CYREG_UDB_P1_U1_CFG10 0x400f32cau
#define CYREG_UDB_P1_U1_CFG11 0x400f32cbu
#define CYREG_UDB_P1_U1_CFG12 0x400f32ccu
#define CYREG_UDB_P1_U1_CFG13 0x400f32cdu
#define CYREG_UDB_P1_U1_CFG14 0x400f32ceu
#define CYREG_UDB_P1_U1_CFG15 0x400f32cfu
#define CYREG_UDB_P1_U1_CFG16 0x400f32d0u
#define CYREG_UDB_P1_U1_CFG17 0x400f32d1u
#define CYREG_UDB_P1_U1_CFG18 0x400f32d2u
#define CYREG_UDB_P1_U1_CFG19 0x400f32d3u
#define CYREG_UDB_P1_U1_CFG20 0x400f32d4u
#define CYREG_UDB_P1_U1_CFG21 0x400f32d5u
#define CYREG_UDB_P1_U1_CFG22 0x400f32d6u
#define CYREG_UDB_P1_U1_CFG23 0x400f32d7u
#define CYREG_UDB_P1_U1_CFG24 0x400f32d8u
#define CYREG_UDB_P1_U1_CFG25 0x400f32d9u
#define CYREG_UDB_P1_U1_CFG26 0x400f32dau
#define CYREG_UDB_P1_U1_CFG27 0x400f32dbu
#define CYREG_UDB_P1_U1_CFG28 0x400f32dcu
#define CYREG_UDB_P1_U1_CFG29 0x400f32ddu
#define CYREG_UDB_P1_U1_CFG30 0x400f32deu
#define CYREG_UDB_P1_U1_CFG31 0x400f32dfu
#define CYREG_UDB_P1_U1_DCFG0 0x400f32e0u
#define CYREG_UDB_P1_U1_DCFG1 0x400f32e2u
#define CYREG_UDB_P1_U1_DCFG2 0x400f32e4u
#define CYREG_UDB_P1_U1_DCFG3 0x400f32e6u
#define CYREG_UDB_P1_U1_DCFG4 0x400f32e8u
#define CYREG_UDB_P1_U1_DCFG5 0x400f32eau
#define CYREG_UDB_P1_U1_DCFG6 0x400f32ecu
#define CYREG_UDB_P1_U1_DCFG7 0x400f32eeu
#define CYDEV_UDB_P1_ROUTE_BASE 0x400f3300u
#define CYDEV_UDB_P1_ROUTE_SIZE 0x00000100u
#define CYREG_UDB_P1_ROUTE_HC0 0x400f3300u
#define CYREG_UDB_P1_ROUTE_HC1 0x400f3301u
#define CYREG_UDB_P1_ROUTE_HC2 0x400f3302u
#define CYREG_UDB_P1_ROUTE_HC3 0x400f3303u
#define CYREG_UDB_P1_ROUTE_HC4 0x400f3304u
#define CYREG_UDB_P1_ROUTE_HC5 0x400f3305u
#define CYREG_UDB_P1_ROUTE_HC6 0x400f3306u
#define CYREG_UDB_P1_ROUTE_HC7 0x400f3307u
#define CYREG_UDB_P1_ROUTE_HC8 0x400f3308u
#define CYREG_UDB_P1_ROUTE_HC9 0x400f3309u
#define CYREG_UDB_P1_ROUTE_HC10 0x400f330au
#define CYREG_UDB_P1_ROUTE_HC11 0x400f330bu
#define CYREG_UDB_P1_ROUTE_HC12 0x400f330cu
#define CYREG_UDB_P1_ROUTE_HC13 0x400f330du
#define CYREG_UDB_P1_ROUTE_HC14 0x400f330eu
#define CYREG_UDB_P1_ROUTE_HC15 0x400f330fu
#define CYREG_UDB_P1_ROUTE_HC16 0x400f3310u
#define CYREG_UDB_P1_ROUTE_HC17 0x400f3311u
#define CYREG_UDB_P1_ROUTE_HC18 0x400f3312u
#define CYREG_UDB_P1_ROUTE_HC19 0x400f3313u
#define CYREG_UDB_P1_ROUTE_HC20 0x400f3314u
#define CYREG_UDB_P1_ROUTE_HC21 0x400f3315u
#define CYREG_UDB_P1_ROUTE_HC22 0x400f3316u
#define CYREG_UDB_P1_ROUTE_HC23 0x400f3317u
#define CYREG_UDB_P1_ROUTE_HC24 0x400f3318u
#define CYREG_UDB_P1_ROUTE_HC25 0x400f3319u
#define CYREG_UDB_P1_ROUTE_HC26 0x400f331au
#define CYREG_UDB_P1_ROUTE_HC27 0x400f331bu
#define CYREG_UDB_P1_ROUTE_HC28 0x400f331cu
#define CYREG_UDB_P1_ROUTE_HC29 0x400f331du
#define CYREG_UDB_P1_ROUTE_HC30 0x400f331eu
#define CYREG_UDB_P1_ROUTE_HC31 0x400f331fu
#define CYREG_UDB_P1_ROUTE_HC32 0x400f3320u
#define CYREG_UDB_P1_ROUTE_HC33 0x400f3321u
#define CYREG_UDB_P1_ROUTE_HC34 0x400f3322u
#define CYREG_UDB_P1_ROUTE_HC35 0x400f3323u
#define CYREG_UDB_P1_ROUTE_HC36 0x400f3324u
#define CYREG_UDB_P1_ROUTE_HC37 0x400f3325u
#define CYREG_UDB_P1_ROUTE_HC38 0x400f3326u
#define CYREG_UDB_P1_ROUTE_HC39 0x400f3327u
#define CYREG_UDB_P1_ROUTE_HC40 0x400f3328u
#define CYREG_UDB_P1_ROUTE_HC41 0x400f3329u
#define CYREG_UDB_P1_ROUTE_HC42 0x400f332au
#define CYREG_UDB_P1_ROUTE_HC43 0x400f332bu
#define CYREG_UDB_P1_ROUTE_HC44 0x400f332cu
#define CYREG_UDB_P1_ROUTE_HC45 0x400f332du
#define CYREG_UDB_P1_ROUTE_HC46 0x400f332eu
#define CYREG_UDB_P1_ROUTE_HC47 0x400f332fu
#define CYREG_UDB_P1_ROUTE_HC48 0x400f3330u
#define CYREG_UDB_P1_ROUTE_HC49 0x400f3331u
#define CYREG_UDB_P1_ROUTE_HC50 0x400f3332u
#define CYREG_UDB_P1_ROUTE_HC51 0x400f3333u
#define CYREG_UDB_P1_ROUTE_HC52 0x400f3334u
#define CYREG_UDB_P1_ROUTE_HC53 0x400f3335u
#define CYREG_UDB_P1_ROUTE_HC54 0x400f3336u
#define CYREG_UDB_P1_ROUTE_HC55 0x400f3337u
#define CYREG_UDB_P1_ROUTE_HC56 0x400f3338u
#define CYREG_UDB_P1_ROUTE_HC57 0x400f3339u
#define CYREG_UDB_P1_ROUTE_HC58 0x400f333au
#define CYREG_UDB_P1_ROUTE_HC59 0x400f333bu
#define CYREG_UDB_P1_ROUTE_HC60 0x400f333cu
#define CYREG_UDB_P1_ROUTE_HC61 0x400f333du
#define CYREG_UDB_P1_ROUTE_HC62 0x400f333eu
#define CYREG_UDB_P1_ROUTE_HC63 0x400f333fu
#define CYREG_UDB_P1_ROUTE_HC64 0x400f3340u
#define CYREG_UDB_P1_ROUTE_HC65 0x400f3341u
#define CYREG_UDB_P1_ROUTE_HC66 0x400f3342u
#define CYREG_UDB_P1_ROUTE_HC67 0x400f3343u
#define CYREG_UDB_P1_ROUTE_HC68 0x400f3344u
#define CYREG_UDB_P1_ROUTE_HC69 0x400f3345u
#define CYREG_UDB_P1_ROUTE_HC70 0x400f3346u
#define CYREG_UDB_P1_ROUTE_HC71 0x400f3347u
#define CYREG_UDB_P1_ROUTE_HC72 0x400f3348u
#define CYREG_UDB_P1_ROUTE_HC73 0x400f3349u
#define CYREG_UDB_P1_ROUTE_HC74 0x400f334au
#define CYREG_UDB_P1_ROUTE_HC75 0x400f334bu
#define CYREG_UDB_P1_ROUTE_HC76 0x400f334cu
#define CYREG_UDB_P1_ROUTE_HC77 0x400f334du
#define CYREG_UDB_P1_ROUTE_HC78 0x400f334eu
#define CYREG_UDB_P1_ROUTE_HC79 0x400f334fu
#define CYREG_UDB_P1_ROUTE_HC80 0x400f3350u
#define CYREG_UDB_P1_ROUTE_HC81 0x400f3351u
#define CYREG_UDB_P1_ROUTE_HC82 0x400f3352u
#define CYREG_UDB_P1_ROUTE_HC83 0x400f3353u
#define CYREG_UDB_P1_ROUTE_HC84 0x400f3354u
#define CYREG_UDB_P1_ROUTE_HC85 0x400f3355u
#define CYREG_UDB_P1_ROUTE_HC86 0x400f3356u
#define CYREG_UDB_P1_ROUTE_HC87 0x400f3357u
#define CYREG_UDB_P1_ROUTE_HC88 0x400f3358u
#define CYREG_UDB_P1_ROUTE_HC89 0x400f3359u
#define CYREG_UDB_P1_ROUTE_HC90 0x400f335au
#define CYREG_UDB_P1_ROUTE_HC91 0x400f335bu
#define CYREG_UDB_P1_ROUTE_HC92 0x400f335cu
#define CYREG_UDB_P1_ROUTE_HC93 0x400f335du
#define CYREG_UDB_P1_ROUTE_HC94 0x400f335eu
#define CYREG_UDB_P1_ROUTE_HC95 0x400f335fu
#define CYREG_UDB_P1_ROUTE_HC96 0x400f3360u
#define CYREG_UDB_P1_ROUTE_HC97 0x400f3361u
#define CYREG_UDB_P1_ROUTE_HC98 0x400f3362u
#define CYREG_UDB_P1_ROUTE_HC99 0x400f3363u
#define CYREG_UDB_P1_ROUTE_HC100 0x400f3364u
#define CYREG_UDB_P1_ROUTE_HC101 0x400f3365u
#define CYREG_UDB_P1_ROUTE_HC102 0x400f3366u
#define CYREG_UDB_P1_ROUTE_HC103 0x400f3367u
#define CYREG_UDB_P1_ROUTE_HC104 0x400f3368u
#define CYREG_UDB_P1_ROUTE_HC105 0x400f3369u
#define CYREG_UDB_P1_ROUTE_HC106 0x400f336au
#define CYREG_UDB_P1_ROUTE_HC107 0x400f336bu
#define CYREG_UDB_P1_ROUTE_HC108 0x400f336cu
#define CYREG_UDB_P1_ROUTE_HC109 0x400f336du
#define CYREG_UDB_P1_ROUTE_HC110 0x400f336eu
#define CYREG_UDB_P1_ROUTE_HC111 0x400f336fu
#define CYREG_UDB_P1_ROUTE_HC112 0x400f3370u
#define CYREG_UDB_P1_ROUTE_HC113 0x400f3371u
#define CYREG_UDB_P1_ROUTE_HC114 0x400f3372u
#define CYREG_UDB_P1_ROUTE_HC115 0x400f3373u
#define CYREG_UDB_P1_ROUTE_HC116 0x400f3374u
#define CYREG_UDB_P1_ROUTE_HC117 0x400f3375u
#define CYREG_UDB_P1_ROUTE_HC118 0x400f3376u
#define CYREG_UDB_P1_ROUTE_HC119 0x400f3377u
#define CYREG_UDB_P1_ROUTE_HC120 0x400f3378u
#define CYREG_UDB_P1_ROUTE_HC121 0x400f3379u
#define CYREG_UDB_P1_ROUTE_HC122 0x400f337au
#define CYREG_UDB_P1_ROUTE_HC123 0x400f337bu
#define CYREG_UDB_P1_ROUTE_HC124 0x400f337cu
#define CYREG_UDB_P1_ROUTE_HC125 0x400f337du
#define CYREG_UDB_P1_ROUTE_HC126 0x400f337eu
#define CYREG_UDB_P1_ROUTE_HC127 0x400f337fu
#define CYREG_UDB_P1_ROUTE_HV_L0 0x400f3380u
#define CYREG_UDB_P1_ROUTE_HV_L1 0x400f3381u
#define CYREG_UDB_P1_ROUTE_HV_L2 0x400f3382u
#define CYREG_UDB_P1_ROUTE_HV_L3 0x400f3383u
#define CYREG_UDB_P1_ROUTE_HV_L4 0x400f3384u
#define CYREG_UDB_P1_ROUTE_HV_L5 0x400f3385u
#define CYREG_UDB_P1_ROUTE_HV_L6 0x400f3386u
#define CYREG_UDB_P1_ROUTE_HV_L7 0x400f3387u
#define CYREG_UDB_P1_ROUTE_HV_L8 0x400f3388u
#define CYREG_UDB_P1_ROUTE_HV_L9 0x400f3389u
#define CYREG_UDB_P1_ROUTE_HV_L10 0x400f338au
#define CYREG_UDB_P1_ROUTE_HV_L11 0x400f338bu
#define CYREG_UDB_P1_ROUTE_HV_L12 0x400f338cu
#define CYREG_UDB_P1_ROUTE_HV_L13 0x400f338du
#define CYREG_UDB_P1_ROUTE_HV_L14 0x400f338eu
#define CYREG_UDB_P1_ROUTE_HV_L15 0x400f338fu
#define CYREG_UDB_P1_ROUTE_HS0 0x400f3390u
#define CYREG_UDB_P1_ROUTE_HS1 0x400f3391u
#define CYREG_UDB_P1_ROUTE_HS2 0x400f3392u
#define CYREG_UDB_P1_ROUTE_HS3 0x400f3393u
#define CYREG_UDB_P1_ROUTE_HS4 0x400f3394u
#define CYREG_UDB_P1_ROUTE_HS5 0x400f3395u
#define CYREG_UDB_P1_ROUTE_HS6 0x400f3396u
#define CYREG_UDB_P1_ROUTE_HS7 0x400f3397u
#define CYREG_UDB_P1_ROUTE_HS8 0x400f3398u
#define CYREG_UDB_P1_ROUTE_HS9 0x400f3399u
#define CYREG_UDB_P1_ROUTE_HS10 0x400f339au
#define CYREG_UDB_P1_ROUTE_HS11 0x400f339bu
#define CYREG_UDB_P1_ROUTE_HS12 0x400f339cu
#define CYREG_UDB_P1_ROUTE_HS13 0x400f339du
#define CYREG_UDB_P1_ROUTE_HS14 0x400f339eu
#define CYREG_UDB_P1_ROUTE_HS15 0x400f339fu
#define CYREG_UDB_P1_ROUTE_HS16 0x400f33a0u
#define CYREG_UDB_P1_ROUTE_HS17 0x400f33a1u
#define CYREG_UDB_P1_ROUTE_HS18 0x400f33a2u
#define CYREG_UDB_P1_ROUTE_HS19 0x400f33a3u
#define CYREG_UDB_P1_ROUTE_HS20 0x400f33a4u
#define CYREG_UDB_P1_ROUTE_HS21 0x400f33a5u
#define CYREG_UDB_P1_ROUTE_HS22 0x400f33a6u
#define CYREG_UDB_P1_ROUTE_HS23 0x400f33a7u
#define CYREG_UDB_P1_ROUTE_HV_R0 0x400f33a8u
#define CYREG_UDB_P1_ROUTE_HV_R1 0x400f33a9u
#define CYREG_UDB_P1_ROUTE_HV_R2 0x400f33aau
#define CYREG_UDB_P1_ROUTE_HV_R3 0x400f33abu
#define CYREG_UDB_P1_ROUTE_HV_R4 0x400f33acu
#define CYREG_UDB_P1_ROUTE_HV_R5 0x400f33adu
#define CYREG_UDB_P1_ROUTE_HV_R6 0x400f33aeu
#define CYREG_UDB_P1_ROUTE_HV_R7 0x400f33afu
#define CYREG_UDB_P1_ROUTE_HV_R8 0x400f33b0u
#define CYREG_UDB_P1_ROUTE_HV_R9 0x400f33b1u
#define CYREG_UDB_P1_ROUTE_HV_R10 0x400f33b2u
#define CYREG_UDB_P1_ROUTE_HV_R11 0x400f33b3u
#define CYREG_UDB_P1_ROUTE_HV_R12 0x400f33b4u
#define CYREG_UDB_P1_ROUTE_HV_R13 0x400f33b5u
#define CYREG_UDB_P1_ROUTE_HV_R14 0x400f33b6u
#define CYREG_UDB_P1_ROUTE_HV_R15 0x400f33b7u
#define CYREG_UDB_P1_ROUTE_PLD0IN0 0x400f33c0u
#define CYREG_UDB_P1_ROUTE_PLD0IN1 0x400f33c2u
#define CYREG_UDB_P1_ROUTE_PLD0IN2 0x400f33c4u
#define CYREG_UDB_P1_ROUTE_PLD1IN0 0x400f33cau
#define CYREG_UDB_P1_ROUTE_PLD1IN1 0x400f33ccu
#define CYREG_UDB_P1_ROUTE_PLD1IN2 0x400f33ceu
#define CYREG_UDB_P1_ROUTE_DPIN0 0x400f33d0u
#define CYREG_UDB_P1_ROUTE_DPIN1 0x400f33d2u
#define CYREG_UDB_P1_ROUTE_SCIN 0x400f33d6u
#define CYREG_UDB_P1_ROUTE_SCIOIN 0x400f33d8u
#define CYREG_UDB_P1_ROUTE_RCIN 0x400f33deu
#define CYREG_UDB_P1_ROUTE_VS0 0x400f33e0u
#define CYREG_UDB_P1_ROUTE_VS1 0x400f33e2u
#define CYREG_UDB_P1_ROUTE_VS2 0x400f33e4u
#define CYREG_UDB_P1_ROUTE_VS3 0x400f33e6u
#define CYREG_UDB_P1_ROUTE_VS4 0x400f33e8u
#define CYREG_UDB_P1_ROUTE_VS5 0x400f33eau
#define CYREG_UDB_P1_ROUTE_VS6 0x400f33ecu
#define CYREG_UDB_P1_ROUTE_VS7 0x400f33eeu
#define CYDEV_UDB_DSI0_BASE 0x400f4000u
#define CYDEV_UDB_DSI0_SIZE 0x00000100u
#define CYREG_UDB_DSI0_HC0 0x400f4000u
#define CYREG_UDB_DSI0_HC1 0x400f4001u
#define CYREG_UDB_DSI0_HC2 0x400f4002u
#define CYREG_UDB_DSI0_HC3 0x400f4003u
#define CYREG_UDB_DSI0_HC4 0x400f4004u
#define CYREG_UDB_DSI0_HC5 0x400f4005u
#define CYREG_UDB_DSI0_HC6 0x400f4006u
#define CYREG_UDB_DSI0_HC7 0x400f4007u
#define CYREG_UDB_DSI0_HC8 0x400f4008u
#define CYREG_UDB_DSI0_HC9 0x400f4009u
#define CYREG_UDB_DSI0_HC10 0x400f400au
#define CYREG_UDB_DSI0_HC11 0x400f400bu
#define CYREG_UDB_DSI0_HC12 0x400f400cu
#define CYREG_UDB_DSI0_HC13 0x400f400du
#define CYREG_UDB_DSI0_HC14 0x400f400eu
#define CYREG_UDB_DSI0_HC15 0x400f400fu
#define CYREG_UDB_DSI0_HC16 0x400f4010u
#define CYREG_UDB_DSI0_HC17 0x400f4011u
#define CYREG_UDB_DSI0_HC18 0x400f4012u
#define CYREG_UDB_DSI0_HC19 0x400f4013u
#define CYREG_UDB_DSI0_HC20 0x400f4014u
#define CYREG_UDB_DSI0_HC21 0x400f4015u
#define CYREG_UDB_DSI0_HC22 0x400f4016u
#define CYREG_UDB_DSI0_HC23 0x400f4017u
#define CYREG_UDB_DSI0_HC24 0x400f4018u
#define CYREG_UDB_DSI0_HC25 0x400f4019u
#define CYREG_UDB_DSI0_HC26 0x400f401au
#define CYREG_UDB_DSI0_HC27 0x400f401bu
#define CYREG_UDB_DSI0_HC28 0x400f401cu
#define CYREG_UDB_DSI0_HC29 0x400f401du
#define CYREG_UDB_DSI0_HC30 0x400f401eu
#define CYREG_UDB_DSI0_HC31 0x400f401fu
#define CYREG_UDB_DSI0_HC32 0x400f4020u
#define CYREG_UDB_DSI0_HC33 0x400f4021u
#define CYREG_UDB_DSI0_HC34 0x400f4022u
#define CYREG_UDB_DSI0_HC35 0x400f4023u
#define CYREG_UDB_DSI0_HC36 0x400f4024u
#define CYREG_UDB_DSI0_HC37 0x400f4025u
#define CYREG_UDB_DSI0_HC38 0x400f4026u
#define CYREG_UDB_DSI0_HC39 0x400f4027u
#define CYREG_UDB_DSI0_HC40 0x400f4028u
#define CYREG_UDB_DSI0_HC41 0x400f4029u
#define CYREG_UDB_DSI0_HC42 0x400f402au
#define CYREG_UDB_DSI0_HC43 0x400f402bu
#define CYREG_UDB_DSI0_HC44 0x400f402cu
#define CYREG_UDB_DSI0_HC45 0x400f402du
#define CYREG_UDB_DSI0_HC46 0x400f402eu
#define CYREG_UDB_DSI0_HC47 0x400f402fu
#define CYREG_UDB_DSI0_HC48 0x400f4030u
#define CYREG_UDB_DSI0_HC49 0x400f4031u
#define CYREG_UDB_DSI0_HC50 0x400f4032u
#define CYREG_UDB_DSI0_HC51 0x400f4033u
#define CYREG_UDB_DSI0_HC52 0x400f4034u
#define CYREG_UDB_DSI0_HC53 0x400f4035u
#define CYREG_UDB_DSI0_HC54 0x400f4036u
#define CYREG_UDB_DSI0_HC55 0x400f4037u
#define CYREG_UDB_DSI0_HC56 0x400f4038u
#define CYREG_UDB_DSI0_HC57 0x400f4039u
#define CYREG_UDB_DSI0_HC58 0x400f403au
#define CYREG_UDB_DSI0_HC59 0x400f403bu
#define CYREG_UDB_DSI0_HC60 0x400f403cu
#define CYREG_UDB_DSI0_HC61 0x400f403du
#define CYREG_UDB_DSI0_HC62 0x400f403eu
#define CYREG_UDB_DSI0_HC63 0x400f403fu
#define CYREG_UDB_DSI0_HC64 0x400f4040u
#define CYREG_UDB_DSI0_HC65 0x400f4041u
#define CYREG_UDB_DSI0_HC66 0x400f4042u
#define CYREG_UDB_DSI0_HC67 0x400f4043u
#define CYREG_UDB_DSI0_HC68 0x400f4044u
#define CYREG_UDB_DSI0_HC69 0x400f4045u
#define CYREG_UDB_DSI0_HC70 0x400f4046u
#define CYREG_UDB_DSI0_HC71 0x400f4047u
#define CYREG_UDB_DSI0_HC72 0x400f4048u
#define CYREG_UDB_DSI0_HC73 0x400f4049u
#define CYREG_UDB_DSI0_HC74 0x400f404au
#define CYREG_UDB_DSI0_HC75 0x400f404bu
#define CYREG_UDB_DSI0_HC76 0x400f404cu
#define CYREG_UDB_DSI0_HC77 0x400f404du
#define CYREG_UDB_DSI0_HC78 0x400f404eu
#define CYREG_UDB_DSI0_HC79 0x400f404fu
#define CYREG_UDB_DSI0_HC80 0x400f4050u
#define CYREG_UDB_DSI0_HC81 0x400f4051u
#define CYREG_UDB_DSI0_HC82 0x400f4052u
#define CYREG_UDB_DSI0_HC83 0x400f4053u
#define CYREG_UDB_DSI0_HC84 0x400f4054u
#define CYREG_UDB_DSI0_HC85 0x400f4055u
#define CYREG_UDB_DSI0_HC86 0x400f4056u
#define CYREG_UDB_DSI0_HC87 0x400f4057u
#define CYREG_UDB_DSI0_HC88 0x400f4058u
#define CYREG_UDB_DSI0_HC89 0x400f4059u
#define CYREG_UDB_DSI0_HC90 0x400f405au
#define CYREG_UDB_DSI0_HC91 0x400f405bu
#define CYREG_UDB_DSI0_HC92 0x400f405cu
#define CYREG_UDB_DSI0_HC93 0x400f405du
#define CYREG_UDB_DSI0_HC94 0x400f405eu
#define CYREG_UDB_DSI0_HC95 0x400f405fu
#define CYREG_UDB_DSI0_HC96 0x400f4060u
#define CYREG_UDB_DSI0_HC97 0x400f4061u
#define CYREG_UDB_DSI0_HC98 0x400f4062u
#define CYREG_UDB_DSI0_HC99 0x400f4063u
#define CYREG_UDB_DSI0_HC100 0x400f4064u
#define CYREG_UDB_DSI0_HC101 0x400f4065u
#define CYREG_UDB_DSI0_HC102 0x400f4066u
#define CYREG_UDB_DSI0_HC103 0x400f4067u
#define CYREG_UDB_DSI0_HC104 0x400f4068u
#define CYREG_UDB_DSI0_HC105 0x400f4069u
#define CYREG_UDB_DSI0_HC106 0x400f406au
#define CYREG_UDB_DSI0_HC107 0x400f406bu
#define CYREG_UDB_DSI0_HC108 0x400f406cu
#define CYREG_UDB_DSI0_HC109 0x400f406du
#define CYREG_UDB_DSI0_HC110 0x400f406eu
#define CYREG_UDB_DSI0_HC111 0x400f406fu
#define CYREG_UDB_DSI0_HC112 0x400f4070u
#define CYREG_UDB_DSI0_HC113 0x400f4071u
#define CYREG_UDB_DSI0_HC114 0x400f4072u
#define CYREG_UDB_DSI0_HC115 0x400f4073u
#define CYREG_UDB_DSI0_HC116 0x400f4074u
#define CYREG_UDB_DSI0_HC117 0x400f4075u
#define CYREG_UDB_DSI0_HC118 0x400f4076u
#define CYREG_UDB_DSI0_HC119 0x400f4077u
#define CYREG_UDB_DSI0_HC120 0x400f4078u
#define CYREG_UDB_DSI0_HC121 0x400f4079u
#define CYREG_UDB_DSI0_HC122 0x400f407au
#define CYREG_UDB_DSI0_HC123 0x400f407bu
#define CYREG_UDB_DSI0_HC124 0x400f407cu
#define CYREG_UDB_DSI0_HC125 0x400f407du
#define CYREG_UDB_DSI0_HC126 0x400f407eu
#define CYREG_UDB_DSI0_HC127 0x400f407fu
#define CYREG_UDB_DSI0_HV_L0 0x400f4080u
#define CYREG_UDB_DSI0_HV_L1 0x400f4081u
#define CYREG_UDB_DSI0_HV_L2 0x400f4082u
#define CYREG_UDB_DSI0_HV_L3 0x400f4083u
#define CYREG_UDB_DSI0_HV_L4 0x400f4084u
#define CYREG_UDB_DSI0_HV_L5 0x400f4085u
#define CYREG_UDB_DSI0_HV_L6 0x400f4086u
#define CYREG_UDB_DSI0_HV_L7 0x400f4087u
#define CYREG_UDB_DSI0_HV_L8 0x400f4088u
#define CYREG_UDB_DSI0_HV_L9 0x400f4089u
#define CYREG_UDB_DSI0_HV_L10 0x400f408au
#define CYREG_UDB_DSI0_HV_L11 0x400f408bu
#define CYREG_UDB_DSI0_HV_L12 0x400f408cu
#define CYREG_UDB_DSI0_HV_L13 0x400f408du
#define CYREG_UDB_DSI0_HV_L14 0x400f408eu
#define CYREG_UDB_DSI0_HV_L15 0x400f408fu
#define CYREG_UDB_DSI0_HS0 0x400f4090u
#define CYREG_UDB_DSI0_HS1 0x400f4091u
#define CYREG_UDB_DSI0_HS2 0x400f4092u
#define CYREG_UDB_DSI0_HS3 0x400f4093u
#define CYREG_UDB_DSI0_HS4 0x400f4094u
#define CYREG_UDB_DSI0_HS5 0x400f4095u
#define CYREG_UDB_DSI0_HS6 0x400f4096u
#define CYREG_UDB_DSI0_HS7 0x400f4097u
#define CYREG_UDB_DSI0_HS8 0x400f4098u
#define CYREG_UDB_DSI0_HS9 0x400f4099u
#define CYREG_UDB_DSI0_HS10 0x400f409au
#define CYREG_UDB_DSI0_HS11 0x400f409bu
#define CYREG_UDB_DSI0_HS12 0x400f409cu
#define CYREG_UDB_DSI0_HS13 0x400f409du
#define CYREG_UDB_DSI0_HS14 0x400f409eu
#define CYREG_UDB_DSI0_HS15 0x400f409fu
#define CYREG_UDB_DSI0_HS16 0x400f40a0u
#define CYREG_UDB_DSI0_HS17 0x400f40a1u
#define CYREG_UDB_DSI0_HS18 0x400f40a2u
#define CYREG_UDB_DSI0_HS19 0x400f40a3u
#define CYREG_UDB_DSI0_HS20 0x400f40a4u
#define CYREG_UDB_DSI0_HS21 0x400f40a5u
#define CYREG_UDB_DSI0_HS22 0x400f40a6u
#define CYREG_UDB_DSI0_HS23 0x400f40a7u
#define CYREG_UDB_DSI0_HV_R0 0x400f40a8u
#define CYREG_UDB_DSI0_HV_R1 0x400f40a9u
#define CYREG_UDB_DSI0_HV_R2 0x400f40aau
#define CYREG_UDB_DSI0_HV_R3 0x400f40abu
#define CYREG_UDB_DSI0_HV_R4 0x400f40acu
#define CYREG_UDB_DSI0_HV_R5 0x400f40adu
#define CYREG_UDB_DSI0_HV_R6 0x400f40aeu
#define CYREG_UDB_DSI0_HV_R7 0x400f40afu
#define CYREG_UDB_DSI0_HV_R8 0x400f40b0u
#define CYREG_UDB_DSI0_HV_R9 0x400f40b1u
#define CYREG_UDB_DSI0_HV_R10 0x400f40b2u
#define CYREG_UDB_DSI0_HV_R11 0x400f40b3u
#define CYREG_UDB_DSI0_HV_R12 0x400f40b4u
#define CYREG_UDB_DSI0_HV_R13 0x400f40b5u
#define CYREG_UDB_DSI0_HV_R14 0x400f40b6u
#define CYREG_UDB_DSI0_HV_R15 0x400f40b7u
#define CYREG_UDB_DSI0_DSIINP0 0x400f40c0u
#define CYREG_UDB_DSI0_DSIINP1 0x400f40c2u
#define CYREG_UDB_DSI0_DSIINP2 0x400f40c4u
#define CYREG_UDB_DSI0_DSIINP3 0x400f40c6u
#define CYREG_UDB_DSI0_DSIINP4 0x400f40c8u
#define CYREG_UDB_DSI0_DSIINP5 0x400f40cau
#define CYREG_UDB_DSI0_DSIOUTP0 0x400f40ccu
#define CYREG_UDB_DSI0_DSIOUTP1 0x400f40ceu
#define CYREG_UDB_DSI0_DSIOUTP2 0x400f40d0u
#define CYREG_UDB_DSI0_DSIOUTP3 0x400f40d2u
#define CYREG_UDB_DSI0_DSIOUTT0 0x400f40d4u
#define CYREG_UDB_DSI0_DSIOUTT1 0x400f40d6u
#define CYREG_UDB_DSI0_DSIOUTT2 0x400f40d8u
#define CYREG_UDB_DSI0_DSIOUTT3 0x400f40dau
#define CYREG_UDB_DSI0_DSIOUTT4 0x400f40dcu
#define CYREG_UDB_DSI0_DSIOUTT5 0x400f40deu
#define CYREG_UDB_DSI0_VS0 0x400f40e0u
#define CYREG_UDB_DSI0_VS1 0x400f40e2u
#define CYREG_UDB_DSI0_VS2 0x400f40e4u
#define CYREG_UDB_DSI0_VS3 0x400f40e6u
#define CYREG_UDB_DSI0_VS4 0x400f40e8u
#define CYREG_UDB_DSI0_VS5 0x400f40eau
#define CYREG_UDB_DSI0_VS6 0x400f40ecu
#define CYREG_UDB_DSI0_VS7 0x400f40eeu
#define CYDEV_UDB_DSI1_BASE 0x400f4100u
#define CYDEV_UDB_DSI1_SIZE 0x00000100u
#define CYREG_UDB_DSI1_HC0 0x400f4100u
#define CYREG_UDB_DSI1_HC1 0x400f4101u
#define CYREG_UDB_DSI1_HC2 0x400f4102u
#define CYREG_UDB_DSI1_HC3 0x400f4103u
#define CYREG_UDB_DSI1_HC4 0x400f4104u
#define CYREG_UDB_DSI1_HC5 0x400f4105u
#define CYREG_UDB_DSI1_HC6 0x400f4106u
#define CYREG_UDB_DSI1_HC7 0x400f4107u
#define CYREG_UDB_DSI1_HC8 0x400f4108u
#define CYREG_UDB_DSI1_HC9 0x400f4109u
#define CYREG_UDB_DSI1_HC10 0x400f410au
#define CYREG_UDB_DSI1_HC11 0x400f410bu
#define CYREG_UDB_DSI1_HC12 0x400f410cu
#define CYREG_UDB_DSI1_HC13 0x400f410du
#define CYREG_UDB_DSI1_HC14 0x400f410eu
#define CYREG_UDB_DSI1_HC15 0x400f410fu
#define CYREG_UDB_DSI1_HC16 0x400f4110u
#define CYREG_UDB_DSI1_HC17 0x400f4111u
#define CYREG_UDB_DSI1_HC18 0x400f4112u
#define CYREG_UDB_DSI1_HC19 0x400f4113u
#define CYREG_UDB_DSI1_HC20 0x400f4114u
#define CYREG_UDB_DSI1_HC21 0x400f4115u
#define CYREG_UDB_DSI1_HC22 0x400f4116u
#define CYREG_UDB_DSI1_HC23 0x400f4117u
#define CYREG_UDB_DSI1_HC24 0x400f4118u
#define CYREG_UDB_DSI1_HC25 0x400f4119u
#define CYREG_UDB_DSI1_HC26 0x400f411au
#define CYREG_UDB_DSI1_HC27 0x400f411bu
#define CYREG_UDB_DSI1_HC28 0x400f411cu
#define CYREG_UDB_DSI1_HC29 0x400f411du
#define CYREG_UDB_DSI1_HC30 0x400f411eu
#define CYREG_UDB_DSI1_HC31 0x400f411fu
#define CYREG_UDB_DSI1_HC32 0x400f4120u
#define CYREG_UDB_DSI1_HC33 0x400f4121u
#define CYREG_UDB_DSI1_HC34 0x400f4122u
#define CYREG_UDB_DSI1_HC35 0x400f4123u
#define CYREG_UDB_DSI1_HC36 0x400f4124u
#define CYREG_UDB_DSI1_HC37 0x400f4125u
#define CYREG_UDB_DSI1_HC38 0x400f4126u
#define CYREG_UDB_DSI1_HC39 0x400f4127u
#define CYREG_UDB_DSI1_HC40 0x400f4128u
#define CYREG_UDB_DSI1_HC41 0x400f4129u
#define CYREG_UDB_DSI1_HC42 0x400f412au
#define CYREG_UDB_DSI1_HC43 0x400f412bu
#define CYREG_UDB_DSI1_HC44 0x400f412cu
#define CYREG_UDB_DSI1_HC45 0x400f412du
#define CYREG_UDB_DSI1_HC46 0x400f412eu
#define CYREG_UDB_DSI1_HC47 0x400f412fu
#define CYREG_UDB_DSI1_HC48 0x400f4130u
#define CYREG_UDB_DSI1_HC49 0x400f4131u
#define CYREG_UDB_DSI1_HC50 0x400f4132u
#define CYREG_UDB_DSI1_HC51 0x400f4133u
#define CYREG_UDB_DSI1_HC52 0x400f4134u
#define CYREG_UDB_DSI1_HC53 0x400f4135u
#define CYREG_UDB_DSI1_HC54 0x400f4136u
#define CYREG_UDB_DSI1_HC55 0x400f4137u
#define CYREG_UDB_DSI1_HC56 0x400f4138u
#define CYREG_UDB_DSI1_HC57 0x400f4139u
#define CYREG_UDB_DSI1_HC58 0x400f413au
#define CYREG_UDB_DSI1_HC59 0x400f413bu
#define CYREG_UDB_DSI1_HC60 0x400f413cu
#define CYREG_UDB_DSI1_HC61 0x400f413du
#define CYREG_UDB_DSI1_HC62 0x400f413eu
#define CYREG_UDB_DSI1_HC63 0x400f413fu
#define CYREG_UDB_DSI1_HC64 0x400f4140u
#define CYREG_UDB_DSI1_HC65 0x400f4141u
#define CYREG_UDB_DSI1_HC66 0x400f4142u
#define CYREG_UDB_DSI1_HC67 0x400f4143u
#define CYREG_UDB_DSI1_HC68 0x400f4144u
#define CYREG_UDB_DSI1_HC69 0x400f4145u
#define CYREG_UDB_DSI1_HC70 0x400f4146u
#define CYREG_UDB_DSI1_HC71 0x400f4147u
#define CYREG_UDB_DSI1_HC72 0x400f4148u
#define CYREG_UDB_DSI1_HC73 0x400f4149u
#define CYREG_UDB_DSI1_HC74 0x400f414au
#define CYREG_UDB_DSI1_HC75 0x400f414bu
#define CYREG_UDB_DSI1_HC76 0x400f414cu
#define CYREG_UDB_DSI1_HC77 0x400f414du
#define CYREG_UDB_DSI1_HC78 0x400f414eu
#define CYREG_UDB_DSI1_HC79 0x400f414fu
#define CYREG_UDB_DSI1_HC80 0x400f4150u
#define CYREG_UDB_DSI1_HC81 0x400f4151u
#define CYREG_UDB_DSI1_HC82 0x400f4152u
#define CYREG_UDB_DSI1_HC83 0x400f4153u
#define CYREG_UDB_DSI1_HC84 0x400f4154u
#define CYREG_UDB_DSI1_HC85 0x400f4155u
#define CYREG_UDB_DSI1_HC86 0x400f4156u
#define CYREG_UDB_DSI1_HC87 0x400f4157u
#define CYREG_UDB_DSI1_HC88 0x400f4158u
#define CYREG_UDB_DSI1_HC89 0x400f4159u
#define CYREG_UDB_DSI1_HC90 0x400f415au
#define CYREG_UDB_DSI1_HC91 0x400f415bu
#define CYREG_UDB_DSI1_HC92 0x400f415cu
#define CYREG_UDB_DSI1_HC93 0x400f415du
#define CYREG_UDB_DSI1_HC94 0x400f415eu
#define CYREG_UDB_DSI1_HC95 0x400f415fu
#define CYREG_UDB_DSI1_HC96 0x400f4160u
#define CYREG_UDB_DSI1_HC97 0x400f4161u
#define CYREG_UDB_DSI1_HC98 0x400f4162u
#define CYREG_UDB_DSI1_HC99 0x400f4163u
#define CYREG_UDB_DSI1_HC100 0x400f4164u
#define CYREG_UDB_DSI1_HC101 0x400f4165u
#define CYREG_UDB_DSI1_HC102 0x400f4166u
#define CYREG_UDB_DSI1_HC103 0x400f4167u
#define CYREG_UDB_DSI1_HC104 0x400f4168u
#define CYREG_UDB_DSI1_HC105 0x400f4169u
#define CYREG_UDB_DSI1_HC106 0x400f416au
#define CYREG_UDB_DSI1_HC107 0x400f416bu
#define CYREG_UDB_DSI1_HC108 0x400f416cu
#define CYREG_UDB_DSI1_HC109 0x400f416du
#define CYREG_UDB_DSI1_HC110 0x400f416eu
#define CYREG_UDB_DSI1_HC111 0x400f416fu
#define CYREG_UDB_DSI1_HC112 0x400f4170u
#define CYREG_UDB_DSI1_HC113 0x400f4171u
#define CYREG_UDB_DSI1_HC114 0x400f4172u
#define CYREG_UDB_DSI1_HC115 0x400f4173u
#define CYREG_UDB_DSI1_HC116 0x400f4174u
#define CYREG_UDB_DSI1_HC117 0x400f4175u
#define CYREG_UDB_DSI1_HC118 0x400f4176u
#define CYREG_UDB_DSI1_HC119 0x400f4177u
#define CYREG_UDB_DSI1_HC120 0x400f4178u
#define CYREG_UDB_DSI1_HC121 0x400f4179u
#define CYREG_UDB_DSI1_HC122 0x400f417au
#define CYREG_UDB_DSI1_HC123 0x400f417bu
#define CYREG_UDB_DSI1_HC124 0x400f417cu
#define CYREG_UDB_DSI1_HC125 0x400f417du
#define CYREG_UDB_DSI1_HC126 0x400f417eu
#define CYREG_UDB_DSI1_HC127 0x400f417fu
#define CYREG_UDB_DSI1_HV_L0 0x400f4180u
#define CYREG_UDB_DSI1_HV_L1 0x400f4181u
#define CYREG_UDB_DSI1_HV_L2 0x400f4182u
#define CYREG_UDB_DSI1_HV_L3 0x400f4183u
#define CYREG_UDB_DSI1_HV_L4 0x400f4184u
#define CYREG_UDB_DSI1_HV_L5 0x400f4185u
#define CYREG_UDB_DSI1_HV_L6 0x400f4186u
#define CYREG_UDB_DSI1_HV_L7 0x400f4187u
#define CYREG_UDB_DSI1_HV_L8 0x400f4188u
#define CYREG_UDB_DSI1_HV_L9 0x400f4189u
#define CYREG_UDB_DSI1_HV_L10 0x400f418au
#define CYREG_UDB_DSI1_HV_L11 0x400f418bu
#define CYREG_UDB_DSI1_HV_L12 0x400f418cu
#define CYREG_UDB_DSI1_HV_L13 0x400f418du
#define CYREG_UDB_DSI1_HV_L14 0x400f418eu
#define CYREG_UDB_DSI1_HV_L15 0x400f418fu
#define CYREG_UDB_DSI1_HS0 0x400f4190u
#define CYREG_UDB_DSI1_HS1 0x400f4191u
#define CYREG_UDB_DSI1_HS2 0x400f4192u
#define CYREG_UDB_DSI1_HS3 0x400f4193u
#define CYREG_UDB_DSI1_HS4 0x400f4194u
#define CYREG_UDB_DSI1_HS5 0x400f4195u
#define CYREG_UDB_DSI1_HS6 0x400f4196u
#define CYREG_UDB_DSI1_HS7 0x400f4197u
#define CYREG_UDB_DSI1_HS8 0x400f4198u
#define CYREG_UDB_DSI1_HS9 0x400f4199u
#define CYREG_UDB_DSI1_HS10 0x400f419au
#define CYREG_UDB_DSI1_HS11 0x400f419bu
#define CYREG_UDB_DSI1_HS12 0x400f419cu
#define CYREG_UDB_DSI1_HS13 0x400f419du
#define CYREG_UDB_DSI1_HS14 0x400f419eu
#define CYREG_UDB_DSI1_HS15 0x400f419fu
#define CYREG_UDB_DSI1_HS16 0x400f41a0u
#define CYREG_UDB_DSI1_HS17 0x400f41a1u
#define CYREG_UDB_DSI1_HS18 0x400f41a2u
#define CYREG_UDB_DSI1_HS19 0x400f41a3u
#define CYREG_UDB_DSI1_HS20 0x400f41a4u
#define CYREG_UDB_DSI1_HS21 0x400f41a5u
#define CYREG_UDB_DSI1_HS22 0x400f41a6u
#define CYREG_UDB_DSI1_HS23 0x400f41a7u
#define CYREG_UDB_DSI1_HV_R0 0x400f41a8u
#define CYREG_UDB_DSI1_HV_R1 0x400f41a9u
#define CYREG_UDB_DSI1_HV_R2 0x400f41aau
#define CYREG_UDB_DSI1_HV_R3 0x400f41abu
#define CYREG_UDB_DSI1_HV_R4 0x400f41acu
#define CYREG_UDB_DSI1_HV_R5 0x400f41adu
#define CYREG_UDB_DSI1_HV_R6 0x400f41aeu
#define CYREG_UDB_DSI1_HV_R7 0x400f41afu
#define CYREG_UDB_DSI1_HV_R8 0x400f41b0u
#define CYREG_UDB_DSI1_HV_R9 0x400f41b1u
#define CYREG_UDB_DSI1_HV_R10 0x400f41b2u
#define CYREG_UDB_DSI1_HV_R11 0x400f41b3u
#define CYREG_UDB_DSI1_HV_R12 0x400f41b4u
#define CYREG_UDB_DSI1_HV_R13 0x400f41b5u
#define CYREG_UDB_DSI1_HV_R14 0x400f41b6u
#define CYREG_UDB_DSI1_HV_R15 0x400f41b7u
#define CYREG_UDB_DSI1_DSIINP0 0x400f41c0u
#define CYREG_UDB_DSI1_DSIINP1 0x400f41c2u
#define CYREG_UDB_DSI1_DSIINP2 0x400f41c4u
#define CYREG_UDB_DSI1_DSIINP3 0x400f41c6u
#define CYREG_UDB_DSI1_DSIINP4 0x400f41c8u
#define CYREG_UDB_DSI1_DSIINP5 0x400f41cau
#define CYREG_UDB_DSI1_DSIOUTP0 0x400f41ccu
#define CYREG_UDB_DSI1_DSIOUTP1 0x400f41ceu
#define CYREG_UDB_DSI1_DSIOUTP2 0x400f41d0u
#define CYREG_UDB_DSI1_DSIOUTP3 0x400f41d2u
#define CYREG_UDB_DSI1_DSIOUTT0 0x400f41d4u
#define CYREG_UDB_DSI1_DSIOUTT1 0x400f41d6u
#define CYREG_UDB_DSI1_DSIOUTT2 0x400f41d8u
#define CYREG_UDB_DSI1_DSIOUTT3 0x400f41dau
#define CYREG_UDB_DSI1_DSIOUTT4 0x400f41dcu
#define CYREG_UDB_DSI1_DSIOUTT5 0x400f41deu
#define CYREG_UDB_DSI1_VS0 0x400f41e0u
#define CYREG_UDB_DSI1_VS1 0x400f41e2u
#define CYREG_UDB_DSI1_VS2 0x400f41e4u
#define CYREG_UDB_DSI1_VS3 0x400f41e6u
#define CYREG_UDB_DSI1_VS4 0x400f41e8u
#define CYREG_UDB_DSI1_VS5 0x400f41eau
#define CYREG_UDB_DSI1_VS6 0x400f41ecu
#define CYREG_UDB_DSI1_VS7 0x400f41eeu
#define CYDEV_UDB_DSI2_BASE 0x400f4200u
#define CYDEV_UDB_DSI2_SIZE 0x00000100u
#define CYREG_UDB_DSI2_HC0 0x400f4200u
#define CYREG_UDB_DSI2_HC1 0x400f4201u
#define CYREG_UDB_DSI2_HC2 0x400f4202u
#define CYREG_UDB_DSI2_HC3 0x400f4203u
#define CYREG_UDB_DSI2_HC4 0x400f4204u
#define CYREG_UDB_DSI2_HC5 0x400f4205u
#define CYREG_UDB_DSI2_HC6 0x400f4206u
#define CYREG_UDB_DSI2_HC7 0x400f4207u
#define CYREG_UDB_DSI2_HC8 0x400f4208u
#define CYREG_UDB_DSI2_HC9 0x400f4209u
#define CYREG_UDB_DSI2_HC10 0x400f420au
#define CYREG_UDB_DSI2_HC11 0x400f420bu
#define CYREG_UDB_DSI2_HC12 0x400f420cu
#define CYREG_UDB_DSI2_HC13 0x400f420du
#define CYREG_UDB_DSI2_HC14 0x400f420eu
#define CYREG_UDB_DSI2_HC15 0x400f420fu
#define CYREG_UDB_DSI2_HC16 0x400f4210u
#define CYREG_UDB_DSI2_HC17 0x400f4211u
#define CYREG_UDB_DSI2_HC18 0x400f4212u
#define CYREG_UDB_DSI2_HC19 0x400f4213u
#define CYREG_UDB_DSI2_HC20 0x400f4214u
#define CYREG_UDB_DSI2_HC21 0x400f4215u
#define CYREG_UDB_DSI2_HC22 0x400f4216u
#define CYREG_UDB_DSI2_HC23 0x400f4217u
#define CYREG_UDB_DSI2_HC24 0x400f4218u
#define CYREG_UDB_DSI2_HC25 0x400f4219u
#define CYREG_UDB_DSI2_HC26 0x400f421au
#define CYREG_UDB_DSI2_HC27 0x400f421bu
#define CYREG_UDB_DSI2_HC28 0x400f421cu
#define CYREG_UDB_DSI2_HC29 0x400f421du
#define CYREG_UDB_DSI2_HC30 0x400f421eu
#define CYREG_UDB_DSI2_HC31 0x400f421fu
#define CYREG_UDB_DSI2_HC32 0x400f4220u
#define CYREG_UDB_DSI2_HC33 0x400f4221u
#define CYREG_UDB_DSI2_HC34 0x400f4222u
#define CYREG_UDB_DSI2_HC35 0x400f4223u
#define CYREG_UDB_DSI2_HC36 0x400f4224u
#define CYREG_UDB_DSI2_HC37 0x400f4225u
#define CYREG_UDB_DSI2_HC38 0x400f4226u
#define CYREG_UDB_DSI2_HC39 0x400f4227u
#define CYREG_UDB_DSI2_HC40 0x400f4228u
#define CYREG_UDB_DSI2_HC41 0x400f4229u
#define CYREG_UDB_DSI2_HC42 0x400f422au
#define CYREG_UDB_DSI2_HC43 0x400f422bu
#define CYREG_UDB_DSI2_HC44 0x400f422cu
#define CYREG_UDB_DSI2_HC45 0x400f422du
#define CYREG_UDB_DSI2_HC46 0x400f422eu
#define CYREG_UDB_DSI2_HC47 0x400f422fu
#define CYREG_UDB_DSI2_HC48 0x400f4230u
#define CYREG_UDB_DSI2_HC49 0x400f4231u
#define CYREG_UDB_DSI2_HC50 0x400f4232u
#define CYREG_UDB_DSI2_HC51 0x400f4233u
#define CYREG_UDB_DSI2_HC52 0x400f4234u
#define CYREG_UDB_DSI2_HC53 0x400f4235u
#define CYREG_UDB_DSI2_HC54 0x400f4236u
#define CYREG_UDB_DSI2_HC55 0x400f4237u
#define CYREG_UDB_DSI2_HC56 0x400f4238u
#define CYREG_UDB_DSI2_HC57 0x400f4239u
#define CYREG_UDB_DSI2_HC58 0x400f423au
#define CYREG_UDB_DSI2_HC59 0x400f423bu
#define CYREG_UDB_DSI2_HC60 0x400f423cu
#define CYREG_UDB_DSI2_HC61 0x400f423du
#define CYREG_UDB_DSI2_HC62 0x400f423eu
#define CYREG_UDB_DSI2_HC63 0x400f423fu
#define CYREG_UDB_DSI2_HC64 0x400f4240u
#define CYREG_UDB_DSI2_HC65 0x400f4241u
#define CYREG_UDB_DSI2_HC66 0x400f4242u
#define CYREG_UDB_DSI2_HC67 0x400f4243u
#define CYREG_UDB_DSI2_HC68 0x400f4244u
#define CYREG_UDB_DSI2_HC69 0x400f4245u
#define CYREG_UDB_DSI2_HC70 0x400f4246u
#define CYREG_UDB_DSI2_HC71 0x400f4247u
#define CYREG_UDB_DSI2_HC72 0x400f4248u
#define CYREG_UDB_DSI2_HC73 0x400f4249u
#define CYREG_UDB_DSI2_HC74 0x400f424au
#define CYREG_UDB_DSI2_HC75 0x400f424bu
#define CYREG_UDB_DSI2_HC76 0x400f424cu
#define CYREG_UDB_DSI2_HC77 0x400f424du
#define CYREG_UDB_DSI2_HC78 0x400f424eu
#define CYREG_UDB_DSI2_HC79 0x400f424fu
#define CYREG_UDB_DSI2_HC80 0x400f4250u
#define CYREG_UDB_DSI2_HC81 0x400f4251u
#define CYREG_UDB_DSI2_HC82 0x400f4252u
#define CYREG_UDB_DSI2_HC83 0x400f4253u
#define CYREG_UDB_DSI2_HC84 0x400f4254u
#define CYREG_UDB_DSI2_HC85 0x400f4255u
#define CYREG_UDB_DSI2_HC86 0x400f4256u
#define CYREG_UDB_DSI2_HC87 0x400f4257u
#define CYREG_UDB_DSI2_HC88 0x400f4258u
#define CYREG_UDB_DSI2_HC89 0x400f4259u
#define CYREG_UDB_DSI2_HC90 0x400f425au
#define CYREG_UDB_DSI2_HC91 0x400f425bu
#define CYREG_UDB_DSI2_HC92 0x400f425cu
#define CYREG_UDB_DSI2_HC93 0x400f425du
#define CYREG_UDB_DSI2_HC94 0x400f425eu
#define CYREG_UDB_DSI2_HC95 0x400f425fu
#define CYREG_UDB_DSI2_HC96 0x400f4260u
#define CYREG_UDB_DSI2_HC97 0x400f4261u
#define CYREG_UDB_DSI2_HC98 0x400f4262u
#define CYREG_UDB_DSI2_HC99 0x400f4263u
#define CYREG_UDB_DSI2_HC100 0x400f4264u
#define CYREG_UDB_DSI2_HC101 0x400f4265u
#define CYREG_UDB_DSI2_HC102 0x400f4266u
#define CYREG_UDB_DSI2_HC103 0x400f4267u
#define CYREG_UDB_DSI2_HC104 0x400f4268u
#define CYREG_UDB_DSI2_HC105 0x400f4269u
#define CYREG_UDB_DSI2_HC106 0x400f426au
#define CYREG_UDB_DSI2_HC107 0x400f426bu
#define CYREG_UDB_DSI2_HC108 0x400f426cu
#define CYREG_UDB_DSI2_HC109 0x400f426du
#define CYREG_UDB_DSI2_HC110 0x400f426eu
#define CYREG_UDB_DSI2_HC111 0x400f426fu
#define CYREG_UDB_DSI2_HC112 0x400f4270u
#define CYREG_UDB_DSI2_HC113 0x400f4271u
#define CYREG_UDB_DSI2_HC114 0x400f4272u
#define CYREG_UDB_DSI2_HC115 0x400f4273u
#define CYREG_UDB_DSI2_HC116 0x400f4274u
#define CYREG_UDB_DSI2_HC117 0x400f4275u
#define CYREG_UDB_DSI2_HC118 0x400f4276u
#define CYREG_UDB_DSI2_HC119 0x400f4277u
#define CYREG_UDB_DSI2_HC120 0x400f4278u
#define CYREG_UDB_DSI2_HC121 0x400f4279u
#define CYREG_UDB_DSI2_HC122 0x400f427au
#define CYREG_UDB_DSI2_HC123 0x400f427bu
#define CYREG_UDB_DSI2_HC124 0x400f427cu
#define CYREG_UDB_DSI2_HC125 0x400f427du
#define CYREG_UDB_DSI2_HC126 0x400f427eu
#define CYREG_UDB_DSI2_HC127 0x400f427fu
#define CYREG_UDB_DSI2_HV_L0 0x400f4280u
#define CYREG_UDB_DSI2_HV_L1 0x400f4281u
#define CYREG_UDB_DSI2_HV_L2 0x400f4282u
#define CYREG_UDB_DSI2_HV_L3 0x400f4283u
#define CYREG_UDB_DSI2_HV_L4 0x400f4284u
#define CYREG_UDB_DSI2_HV_L5 0x400f4285u
#define CYREG_UDB_DSI2_HV_L6 0x400f4286u
#define CYREG_UDB_DSI2_HV_L7 0x400f4287u
#define CYREG_UDB_DSI2_HV_L8 0x400f4288u
#define CYREG_UDB_DSI2_HV_L9 0x400f4289u
#define CYREG_UDB_DSI2_HV_L10 0x400f428au
#define CYREG_UDB_DSI2_HV_L11 0x400f428bu
#define CYREG_UDB_DSI2_HV_L12 0x400f428cu
#define CYREG_UDB_DSI2_HV_L13 0x400f428du
#define CYREG_UDB_DSI2_HV_L14 0x400f428eu
#define CYREG_UDB_DSI2_HV_L15 0x400f428fu
#define CYREG_UDB_DSI2_HS0 0x400f4290u
#define CYREG_UDB_DSI2_HS1 0x400f4291u
#define CYREG_UDB_DSI2_HS2 0x400f4292u
#define CYREG_UDB_DSI2_HS3 0x400f4293u
#define CYREG_UDB_DSI2_HS4 0x400f4294u
#define CYREG_UDB_DSI2_HS5 0x400f4295u
#define CYREG_UDB_DSI2_HS6 0x400f4296u
#define CYREG_UDB_DSI2_HS7 0x400f4297u
#define CYREG_UDB_DSI2_HS8 0x400f4298u
#define CYREG_UDB_DSI2_HS9 0x400f4299u
#define CYREG_UDB_DSI2_HS10 0x400f429au
#define CYREG_UDB_DSI2_HS11 0x400f429bu
#define CYREG_UDB_DSI2_HS12 0x400f429cu
#define CYREG_UDB_DSI2_HS13 0x400f429du
#define CYREG_UDB_DSI2_HS14 0x400f429eu
#define CYREG_UDB_DSI2_HS15 0x400f429fu
#define CYREG_UDB_DSI2_HS16 0x400f42a0u
#define CYREG_UDB_DSI2_HS17 0x400f42a1u
#define CYREG_UDB_DSI2_HS18 0x400f42a2u
#define CYREG_UDB_DSI2_HS19 0x400f42a3u
#define CYREG_UDB_DSI2_HS20 0x400f42a4u
#define CYREG_UDB_DSI2_HS21 0x400f42a5u
#define CYREG_UDB_DSI2_HS22 0x400f42a6u
#define CYREG_UDB_DSI2_HS23 0x400f42a7u
#define CYREG_UDB_DSI2_HV_R0 0x400f42a8u
#define CYREG_UDB_DSI2_HV_R1 0x400f42a9u
#define CYREG_UDB_DSI2_HV_R2 0x400f42aau
#define CYREG_UDB_DSI2_HV_R3 0x400f42abu
#define CYREG_UDB_DSI2_HV_R4 0x400f42acu
#define CYREG_UDB_DSI2_HV_R5 0x400f42adu
#define CYREG_UDB_DSI2_HV_R6 0x400f42aeu
#define CYREG_UDB_DSI2_HV_R7 0x400f42afu
#define CYREG_UDB_DSI2_HV_R8 0x400f42b0u
#define CYREG_UDB_DSI2_HV_R9 0x400f42b1u
#define CYREG_UDB_DSI2_HV_R10 0x400f42b2u
#define CYREG_UDB_DSI2_HV_R11 0x400f42b3u
#define CYREG_UDB_DSI2_HV_R12 0x400f42b4u
#define CYREG_UDB_DSI2_HV_R13 0x400f42b5u
#define CYREG_UDB_DSI2_HV_R14 0x400f42b6u
#define CYREG_UDB_DSI2_HV_R15 0x400f42b7u
#define CYREG_UDB_DSI2_DSIINP0 0x400f42c0u
#define CYREG_UDB_DSI2_DSIINP1 0x400f42c2u
#define CYREG_UDB_DSI2_DSIINP2 0x400f42c4u
#define CYREG_UDB_DSI2_DSIINP3 0x400f42c6u
#define CYREG_UDB_DSI2_DSIINP4 0x400f42c8u
#define CYREG_UDB_DSI2_DSIINP5 0x400f42cau
#define CYREG_UDB_DSI2_DSIOUTP0 0x400f42ccu
#define CYREG_UDB_DSI2_DSIOUTP1 0x400f42ceu
#define CYREG_UDB_DSI2_DSIOUTP2 0x400f42d0u
#define CYREG_UDB_DSI2_DSIOUTP3 0x400f42d2u
#define CYREG_UDB_DSI2_DSIOUTT0 0x400f42d4u
#define CYREG_UDB_DSI2_DSIOUTT1 0x400f42d6u
#define CYREG_UDB_DSI2_DSIOUTT2 0x400f42d8u
#define CYREG_UDB_DSI2_DSIOUTT3 0x400f42dau
#define CYREG_UDB_DSI2_DSIOUTT4 0x400f42dcu
#define CYREG_UDB_DSI2_DSIOUTT5 0x400f42deu
#define CYREG_UDB_DSI2_VS0 0x400f42e0u
#define CYREG_UDB_DSI2_VS1 0x400f42e2u
#define CYREG_UDB_DSI2_VS2 0x400f42e4u
#define CYREG_UDB_DSI2_VS3 0x400f42e6u
#define CYREG_UDB_DSI2_VS4 0x400f42e8u
#define CYREG_UDB_DSI2_VS5 0x400f42eau
#define CYREG_UDB_DSI2_VS6 0x400f42ecu
#define CYREG_UDB_DSI2_VS7 0x400f42eeu
#define CYDEV_UDB_DSI3_BASE 0x400f4300u
#define CYDEV_UDB_DSI3_SIZE 0x00000100u
#define CYREG_UDB_DSI3_HC0 0x400f4300u
#define CYREG_UDB_DSI3_HC1 0x400f4301u
#define CYREG_UDB_DSI3_HC2 0x400f4302u
#define CYREG_UDB_DSI3_HC3 0x400f4303u
#define CYREG_UDB_DSI3_HC4 0x400f4304u
#define CYREG_UDB_DSI3_HC5 0x400f4305u
#define CYREG_UDB_DSI3_HC6 0x400f4306u
#define CYREG_UDB_DSI3_HC7 0x400f4307u
#define CYREG_UDB_DSI3_HC8 0x400f4308u
#define CYREG_UDB_DSI3_HC9 0x400f4309u
#define CYREG_UDB_DSI3_HC10 0x400f430au
#define CYREG_UDB_DSI3_HC11 0x400f430bu
#define CYREG_UDB_DSI3_HC12 0x400f430cu
#define CYREG_UDB_DSI3_HC13 0x400f430du
#define CYREG_UDB_DSI3_HC14 0x400f430eu
#define CYREG_UDB_DSI3_HC15 0x400f430fu
#define CYREG_UDB_DSI3_HC16 0x400f4310u
#define CYREG_UDB_DSI3_HC17 0x400f4311u
#define CYREG_UDB_DSI3_HC18 0x400f4312u
#define CYREG_UDB_DSI3_HC19 0x400f4313u
#define CYREG_UDB_DSI3_HC20 0x400f4314u
#define CYREG_UDB_DSI3_HC21 0x400f4315u
#define CYREG_UDB_DSI3_HC22 0x400f4316u
#define CYREG_UDB_DSI3_HC23 0x400f4317u
#define CYREG_UDB_DSI3_HC24 0x400f4318u
#define CYREG_UDB_DSI3_HC25 0x400f4319u
#define CYREG_UDB_DSI3_HC26 0x400f431au
#define CYREG_UDB_DSI3_HC27 0x400f431bu
#define CYREG_UDB_DSI3_HC28 0x400f431cu
#define CYREG_UDB_DSI3_HC29 0x400f431du
#define CYREG_UDB_DSI3_HC30 0x400f431eu
#define CYREG_UDB_DSI3_HC31 0x400f431fu
#define CYREG_UDB_DSI3_HC32 0x400f4320u
#define CYREG_UDB_DSI3_HC33 0x400f4321u
#define CYREG_UDB_DSI3_HC34 0x400f4322u
#define CYREG_UDB_DSI3_HC35 0x400f4323u
#define CYREG_UDB_DSI3_HC36 0x400f4324u
#define CYREG_UDB_DSI3_HC37 0x400f4325u
#define CYREG_UDB_DSI3_HC38 0x400f4326u
#define CYREG_UDB_DSI3_HC39 0x400f4327u
#define CYREG_UDB_DSI3_HC40 0x400f4328u
#define CYREG_UDB_DSI3_HC41 0x400f4329u
#define CYREG_UDB_DSI3_HC42 0x400f432au
#define CYREG_UDB_DSI3_HC43 0x400f432bu
#define CYREG_UDB_DSI3_HC44 0x400f432cu
#define CYREG_UDB_DSI3_HC45 0x400f432du
#define CYREG_UDB_DSI3_HC46 0x400f432eu
#define CYREG_UDB_DSI3_HC47 0x400f432fu
#define CYREG_UDB_DSI3_HC48 0x400f4330u
#define CYREG_UDB_DSI3_HC49 0x400f4331u
#define CYREG_UDB_DSI3_HC50 0x400f4332u
#define CYREG_UDB_DSI3_HC51 0x400f4333u
#define CYREG_UDB_DSI3_HC52 0x400f4334u
#define CYREG_UDB_DSI3_HC53 0x400f4335u
#define CYREG_UDB_DSI3_HC54 0x400f4336u
#define CYREG_UDB_DSI3_HC55 0x400f4337u
#define CYREG_UDB_DSI3_HC56 0x400f4338u
#define CYREG_UDB_DSI3_HC57 0x400f4339u
#define CYREG_UDB_DSI3_HC58 0x400f433au
#define CYREG_UDB_DSI3_HC59 0x400f433bu
#define CYREG_UDB_DSI3_HC60 0x400f433cu
#define CYREG_UDB_DSI3_HC61 0x400f433du
#define CYREG_UDB_DSI3_HC62 0x400f433eu
#define CYREG_UDB_DSI3_HC63 0x400f433fu
#define CYREG_UDB_DSI3_HC64 0x400f4340u
#define CYREG_UDB_DSI3_HC65 0x400f4341u
#define CYREG_UDB_DSI3_HC66 0x400f4342u
#define CYREG_UDB_DSI3_HC67 0x400f4343u
#define CYREG_UDB_DSI3_HC68 0x400f4344u
#define CYREG_UDB_DSI3_HC69 0x400f4345u
#define CYREG_UDB_DSI3_HC70 0x400f4346u
#define CYREG_UDB_DSI3_HC71 0x400f4347u
#define CYREG_UDB_DSI3_HC72 0x400f4348u
#define CYREG_UDB_DSI3_HC73 0x400f4349u
#define CYREG_UDB_DSI3_HC74 0x400f434au
#define CYREG_UDB_DSI3_HC75 0x400f434bu
#define CYREG_UDB_DSI3_HC76 0x400f434cu
#define CYREG_UDB_DSI3_HC77 0x400f434du
#define CYREG_UDB_DSI3_HC78 0x400f434eu
#define CYREG_UDB_DSI3_HC79 0x400f434fu
#define CYREG_UDB_DSI3_HC80 0x400f4350u
#define CYREG_UDB_DSI3_HC81 0x400f4351u
#define CYREG_UDB_DSI3_HC82 0x400f4352u
#define CYREG_UDB_DSI3_HC83 0x400f4353u
#define CYREG_UDB_DSI3_HC84 0x400f4354u
#define CYREG_UDB_DSI3_HC85 0x400f4355u
#define CYREG_UDB_DSI3_HC86 0x400f4356u
#define CYREG_UDB_DSI3_HC87 0x400f4357u
#define CYREG_UDB_DSI3_HC88 0x400f4358u
#define CYREG_UDB_DSI3_HC89 0x400f4359u
#define CYREG_UDB_DSI3_HC90 0x400f435au
#define CYREG_UDB_DSI3_HC91 0x400f435bu
#define CYREG_UDB_DSI3_HC92 0x400f435cu
#define CYREG_UDB_DSI3_HC93 0x400f435du
#define CYREG_UDB_DSI3_HC94 0x400f435eu
#define CYREG_UDB_DSI3_HC95 0x400f435fu
#define CYREG_UDB_DSI3_HC96 0x400f4360u
#define CYREG_UDB_DSI3_HC97 0x400f4361u
#define CYREG_UDB_DSI3_HC98 0x400f4362u
#define CYREG_UDB_DSI3_HC99 0x400f4363u
#define CYREG_UDB_DSI3_HC100 0x400f4364u
#define CYREG_UDB_DSI3_HC101 0x400f4365u
#define CYREG_UDB_DSI3_HC102 0x400f4366u
#define CYREG_UDB_DSI3_HC103 0x400f4367u
#define CYREG_UDB_DSI3_HC104 0x400f4368u
#define CYREG_UDB_DSI3_HC105 0x400f4369u
#define CYREG_UDB_DSI3_HC106 0x400f436au
#define CYREG_UDB_DSI3_HC107 0x400f436bu
#define CYREG_UDB_DSI3_HC108 0x400f436cu
#define CYREG_UDB_DSI3_HC109 0x400f436du
#define CYREG_UDB_DSI3_HC110 0x400f436eu
#define CYREG_UDB_DSI3_HC111 0x400f436fu
#define CYREG_UDB_DSI3_HC112 0x400f4370u
#define CYREG_UDB_DSI3_HC113 0x400f4371u
#define CYREG_UDB_DSI3_HC114 0x400f4372u
#define CYREG_UDB_DSI3_HC115 0x400f4373u
#define CYREG_UDB_DSI3_HC116 0x400f4374u
#define CYREG_UDB_DSI3_HC117 0x400f4375u
#define CYREG_UDB_DSI3_HC118 0x400f4376u
#define CYREG_UDB_DSI3_HC119 0x400f4377u
#define CYREG_UDB_DSI3_HC120 0x400f4378u
#define CYREG_UDB_DSI3_HC121 0x400f4379u
#define CYREG_UDB_DSI3_HC122 0x400f437au
#define CYREG_UDB_DSI3_HC123 0x400f437bu
#define CYREG_UDB_DSI3_HC124 0x400f437cu
#define CYREG_UDB_DSI3_HC125 0x400f437du
#define CYREG_UDB_DSI3_HC126 0x400f437eu
#define CYREG_UDB_DSI3_HC127 0x400f437fu
#define CYREG_UDB_DSI3_HV_L0 0x400f4380u
#define CYREG_UDB_DSI3_HV_L1 0x400f4381u
#define CYREG_UDB_DSI3_HV_L2 0x400f4382u
#define CYREG_UDB_DSI3_HV_L3 0x400f4383u
#define CYREG_UDB_DSI3_HV_L4 0x400f4384u
#define CYREG_UDB_DSI3_HV_L5 0x400f4385u
#define CYREG_UDB_DSI3_HV_L6 0x400f4386u
#define CYREG_UDB_DSI3_HV_L7 0x400f4387u
#define CYREG_UDB_DSI3_HV_L8 0x400f4388u
#define CYREG_UDB_DSI3_HV_L9 0x400f4389u
#define CYREG_UDB_DSI3_HV_L10 0x400f438au
#define CYREG_UDB_DSI3_HV_L11 0x400f438bu
#define CYREG_UDB_DSI3_HV_L12 0x400f438cu
#define CYREG_UDB_DSI3_HV_L13 0x400f438du
#define CYREG_UDB_DSI3_HV_L14 0x400f438eu
#define CYREG_UDB_DSI3_HV_L15 0x400f438fu
#define CYREG_UDB_DSI3_HS0 0x400f4390u
#define CYREG_UDB_DSI3_HS1 0x400f4391u
#define CYREG_UDB_DSI3_HS2 0x400f4392u
#define CYREG_UDB_DSI3_HS3 0x400f4393u
#define CYREG_UDB_DSI3_HS4 0x400f4394u
#define CYREG_UDB_DSI3_HS5 0x400f4395u
#define CYREG_UDB_DSI3_HS6 0x400f4396u
#define CYREG_UDB_DSI3_HS7 0x400f4397u
#define CYREG_UDB_DSI3_HS8 0x400f4398u
#define CYREG_UDB_DSI3_HS9 0x400f4399u
#define CYREG_UDB_DSI3_HS10 0x400f439au
#define CYREG_UDB_DSI3_HS11 0x400f439bu
#define CYREG_UDB_DSI3_HS12 0x400f439cu
#define CYREG_UDB_DSI3_HS13 0x400f439du
#define CYREG_UDB_DSI3_HS14 0x400f439eu
#define CYREG_UDB_DSI3_HS15 0x400f439fu
#define CYREG_UDB_DSI3_HS16 0x400f43a0u
#define CYREG_UDB_DSI3_HS17 0x400f43a1u
#define CYREG_UDB_DSI3_HS18 0x400f43a2u
#define CYREG_UDB_DSI3_HS19 0x400f43a3u
#define CYREG_UDB_DSI3_HS20 0x400f43a4u
#define CYREG_UDB_DSI3_HS21 0x400f43a5u
#define CYREG_UDB_DSI3_HS22 0x400f43a6u
#define CYREG_UDB_DSI3_HS23 0x400f43a7u
#define CYREG_UDB_DSI3_HV_R0 0x400f43a8u
#define CYREG_UDB_DSI3_HV_R1 0x400f43a9u
#define CYREG_UDB_DSI3_HV_R2 0x400f43aau
#define CYREG_UDB_DSI3_HV_R3 0x400f43abu
#define CYREG_UDB_DSI3_HV_R4 0x400f43acu
#define CYREG_UDB_DSI3_HV_R5 0x400f43adu
#define CYREG_UDB_DSI3_HV_R6 0x400f43aeu
#define CYREG_UDB_DSI3_HV_R7 0x400f43afu
#define CYREG_UDB_DSI3_HV_R8 0x400f43b0u
#define CYREG_UDB_DSI3_HV_R9 0x400f43b1u
#define CYREG_UDB_DSI3_HV_R10 0x400f43b2u
#define CYREG_UDB_DSI3_HV_R11 0x400f43b3u
#define CYREG_UDB_DSI3_HV_R12 0x400f43b4u
#define CYREG_UDB_DSI3_HV_R13 0x400f43b5u
#define CYREG_UDB_DSI3_HV_R14 0x400f43b6u
#define CYREG_UDB_DSI3_HV_R15 0x400f43b7u
#define CYREG_UDB_DSI3_DSIINP0 0x400f43c0u
#define CYREG_UDB_DSI3_DSIINP1 0x400f43c2u
#define CYREG_UDB_DSI3_DSIINP2 0x400f43c4u
#define CYREG_UDB_DSI3_DSIINP3 0x400f43c6u
#define CYREG_UDB_DSI3_DSIINP4 0x400f43c8u
#define CYREG_UDB_DSI3_DSIINP5 0x400f43cau
#define CYREG_UDB_DSI3_DSIOUTP0 0x400f43ccu
#define CYREG_UDB_DSI3_DSIOUTP1 0x400f43ceu
#define CYREG_UDB_DSI3_DSIOUTP2 0x400f43d0u
#define CYREG_UDB_DSI3_DSIOUTP3 0x400f43d2u
#define CYREG_UDB_DSI3_DSIOUTT0 0x400f43d4u
#define CYREG_UDB_DSI3_DSIOUTT1 0x400f43d6u
#define CYREG_UDB_DSI3_DSIOUTT2 0x400f43d8u
#define CYREG_UDB_DSI3_DSIOUTT3 0x400f43dau
#define CYREG_UDB_DSI3_DSIOUTT4 0x400f43dcu
#define CYREG_UDB_DSI3_DSIOUTT5 0x400f43deu
#define CYREG_UDB_DSI3_VS0 0x400f43e0u
#define CYREG_UDB_DSI3_VS1 0x400f43e2u
#define CYREG_UDB_DSI3_VS2 0x400f43e4u
#define CYREG_UDB_DSI3_VS3 0x400f43e6u
#define CYREG_UDB_DSI3_VS4 0x400f43e8u
#define CYREG_UDB_DSI3_VS5 0x400f43eau
#define CYREG_UDB_DSI3_VS6 0x400f43ecu
#define CYREG_UDB_DSI3_VS7 0x400f43eeu
#define CYDEV_UDB_PA0_BASE 0x400f5000u
#define CYDEV_UDB_PA0_SIZE 0x00000010u
#define CYREG_UDB_PA0_CFG0 0x400f5000u
#define CYREG_UDB_PA0_CFG1 0x400f5001u
#define CYREG_UDB_PA0_CFG2 0x400f5002u
#define CYREG_UDB_PA0_CFG3 0x400f5003u
#define CYREG_UDB_PA0_CFG4 0x400f5004u
#define CYREG_UDB_PA0_CFG5 0x400f5005u
#define CYREG_UDB_PA0_CFG6 0x400f5006u
#define CYREG_UDB_PA0_CFG7 0x400f5007u
#define CYREG_UDB_PA0_CFG8 0x400f5008u
#define CYREG_UDB_PA0_CFG9 0x400f5009u
#define CYREG_UDB_PA0_CFG10 0x400f500au
#define CYREG_UDB_PA0_CFG11 0x400f500bu
#define CYREG_UDB_PA0_CFG12 0x400f500cu
#define CYREG_UDB_PA0_CFG13 0x400f500du
#define CYREG_UDB_PA0_CFG14 0x400f500eu
#define CYDEV_UDB_PA1_BASE 0x400f5010u
#define CYDEV_UDB_PA1_SIZE 0x00000010u
#define CYREG_UDB_PA1_CFG0 0x400f5010u
#define CYREG_UDB_PA1_CFG1 0x400f5011u
#define CYREG_UDB_PA1_CFG2 0x400f5012u
#define CYREG_UDB_PA1_CFG3 0x400f5013u
#define CYREG_UDB_PA1_CFG4 0x400f5014u
#define CYREG_UDB_PA1_CFG5 0x400f5015u
#define CYREG_UDB_PA1_CFG6 0x400f5016u
#define CYREG_UDB_PA1_CFG7 0x400f5017u
#define CYREG_UDB_PA1_CFG8 0x400f5018u
#define CYREG_UDB_PA1_CFG9 0x400f5019u
#define CYREG_UDB_PA1_CFG10 0x400f501au
#define CYREG_UDB_PA1_CFG11 0x400f501bu
#define CYREG_UDB_PA1_CFG12 0x400f501cu
#define CYREG_UDB_PA1_CFG13 0x400f501du
#define CYREG_UDB_PA1_CFG14 0x400f501eu
#define CYDEV_UDB_PA2_BASE 0x400f5020u
#define CYDEV_UDB_PA2_SIZE 0x00000010u
#define CYREG_UDB_PA2_CFG0 0x400f5020u
#define CYREG_UDB_PA2_CFG1 0x400f5021u
#define CYREG_UDB_PA2_CFG2 0x400f5022u
#define CYREG_UDB_PA2_CFG3 0x400f5023u
#define CYREG_UDB_PA2_CFG4 0x400f5024u
#define CYREG_UDB_PA2_CFG5 0x400f5025u
#define CYREG_UDB_PA2_CFG6 0x400f5026u
#define CYREG_UDB_PA2_CFG7 0x400f5027u
#define CYREG_UDB_PA2_CFG8 0x400f5028u
#define CYREG_UDB_PA2_CFG9 0x400f5029u
#define CYREG_UDB_PA2_CFG10 0x400f502au
#define CYREG_UDB_PA2_CFG11 0x400f502bu
#define CYREG_UDB_PA2_CFG12 0x400f502cu
#define CYREG_UDB_PA2_CFG13 0x400f502du
#define CYREG_UDB_PA2_CFG14 0x400f502eu
#define CYDEV_UDB_PA3_BASE 0x400f5030u
#define CYDEV_UDB_PA3_SIZE 0x00000010u
#define CYREG_UDB_PA3_CFG0 0x400f5030u
#define CYREG_UDB_PA3_CFG1 0x400f5031u
#define CYREG_UDB_PA3_CFG2 0x400f5032u
#define CYREG_UDB_PA3_CFG3 0x400f5033u
#define CYREG_UDB_PA3_CFG4 0x400f5034u
#define CYREG_UDB_PA3_CFG5 0x400f5035u
#define CYREG_UDB_PA3_CFG6 0x400f5036u
#define CYREG_UDB_PA3_CFG7 0x400f5037u
#define CYREG_UDB_PA3_CFG8 0x400f5038u
#define CYREG_UDB_PA3_CFG9 0x400f5039u
#define CYREG_UDB_PA3_CFG10 0x400f503au
#define CYREG_UDB_PA3_CFG11 0x400f503bu
#define CYREG_UDB_PA3_CFG12 0x400f503cu
#define CYREG_UDB_PA3_CFG13 0x400f503du
#define CYREG_UDB_PA3_CFG14 0x400f503eu
#define CYDEV_UDB_BCTL0_BASE 0x400f6000u
#define CYDEV_UDB_BCTL0_SIZE 0x00001000u
#define CYREG_UDB_BCTL0_DRV 0x400f6000u
#define CYREG_UDB_BCTL0_MDCLK_EN 0x400f6001u
#define CYREG_UDB_BCTL0_MBCLK_EN 0x400f6002u
#define CYREG_UDB_BCTL0_BOTSEL_L 0x400f6008u
#define CYREG_UDB_BCTL0_BOTSEL_U 0x400f6009u
#define CYREG_UDB_BCTL0_TOPSEL_L 0x400f600au
#define CYREG_UDB_BCTL0_TOPSEL_U 0x400f600bu
#define CYREG_UDB_BCTL0_QCLK_EN0 0x400f6010u
#define CYREG_UDB_BCTL0_QCLK_EN1 0x400f6012u
#define CYREG_UDB_BCTL0_QCLK_EN2 0x400f6014u
#define CYREG_UDB_BCTL0_QCLK_EN3 0x400f6016u
#define CYDEV_UDB_UDBIF_BASE 0x400f7000u
#define CYDEV_UDB_UDBIF_SIZE 0x00001000u
#define CYREG_UDB_UDBIF_BANK_CTL 0x400f7000u
#define CYREG_UDB_UDBIF_WAIT_CFG 0x400f7001u
#define CYREG_UDB_UDBIF_INT_CLK_CTL 0x400f701cu
#define CYREG_UDB_INT_CFG 0x400f8000u
#define CYDEV_CPUSS_BASE 0x40100000u
#define CYDEV_CPUSS_SIZE 0x00001000u
#define CYREG_CPUSS_CONFIG 0x40100000u
#define CYREG_CPUSS_SYSREQ 0x40100004u
#define CYREG_CPUSS_SYSARG 0x40100008u
#define CYREG_CPUSS_PROTECTION 0x4010000cu
#define CYREG_CPUSS_PRIV_ROM 0x40100010u
#define CYREG_CPUSS_PRIV_RAM 0x40100014u
#define CYREG_CPUSS_PRIV_FLASH 0x40100018u
#define CYREG_CPUSS_WOUNDING 0x4010001cu
#define CYREG_CPUSS_INT_SEL 0x40100020u
#define CYREG_CPUSS_INT_MODE 0x40100024u
#define CYREG_CPUSS_NMI_MODE 0x40100028u
#define CYREG_CPUSS_FLASH_CTL 0x40100030u
#define CYREG_CPUSS_ROM_CTL 0x40100034u
#define CYDEV_SPCIF_BASE 0x40110000u
#define CYDEV_SPCIF_SIZE 0x00010000u
#define CYREG_SPCIF_GEOMETRY 0x40110000u
#define CYREG_SPCIF_NVL_WR_DATA 0x4011001cu
#define CYREG_SPCIF_INTR 0x401107f0u
#define CYREG_SPCIF_INTR_SET 0x401107f4u
#define CYREG_SPCIF_INTR_MASK 0x401107f8u
#define CYREG_SPCIF_INTR_MASKED 0x401107fcu
#define CYDEV_TCPWM_BASE 0x40200000u
#define CYDEV_TCPWM_SIZE 0x00010000u
#define CYREG_TCPWM_CTRL 0x40200000u
#define CYREG_TCPWM_CMD 0x40200008u
#define CYREG_TCPWM_INTR_CAUSE 0x4020000cu
#define CYDEV_TCPWM_CNT0_BASE 0x40200100u
#define CYDEV_TCPWM_CNT0_SIZE 0x00000040u
#define CYREG_TCPWM_CNT0_CTRL 0x40200100u
#define CYREG_TCPWM_CNT0_STATUS 0x40200104u
#define CYREG_TCPWM_CNT0_COUNTER 0x40200108u
#define CYREG_TCPWM_CNT0_CC 0x4020010cu
#define CYREG_TCPWM_CNT0_CC_BUFF 0x40200110u
#define CYREG_TCPWM_CNT0_PERIOD 0x40200114u
#define CYREG_TCPWM_CNT0_PERIOD_BUFF 0x40200118u
#define CYREG_TCPWM_CNT0_TR_CTRL0 0x40200120u
#define CYREG_TCPWM_CNT0_TR_CTRL1 0x40200124u
#define CYREG_TCPWM_CNT0_TR_CTRL2 0x40200128u
#define CYREG_TCPWM_CNT0_INTR 0x40200130u
#define CYREG_TCPWM_CNT0_INTR_SET 0x40200134u
#define CYREG_TCPWM_CNT0_INTR_MASK 0x40200138u
#define CYREG_TCPWM_CNT0_INTR_MASKED 0x4020013cu
#define CYDEV_TCPWM_CNT1_BASE 0x40200140u
#define CYDEV_TCPWM_CNT1_SIZE 0x00000040u
#define CYREG_TCPWM_CNT1_CTRL 0x40200140u
#define CYREG_TCPWM_CNT1_STATUS 0x40200144u
#define CYREG_TCPWM_CNT1_COUNTER 0x40200148u
#define CYREG_TCPWM_CNT1_CC 0x4020014cu
#define CYREG_TCPWM_CNT1_CC_BUFF 0x40200150u
#define CYREG_TCPWM_CNT1_PERIOD 0x40200154u
#define CYREG_TCPWM_CNT1_PERIOD_BUFF 0x40200158u
#define CYREG_TCPWM_CNT1_TR_CTRL0 0x40200160u
#define CYREG_TCPWM_CNT1_TR_CTRL1 0x40200164u
#define CYREG_TCPWM_CNT1_TR_CTRL2 0x40200168u
#define CYREG_TCPWM_CNT1_INTR 0x40200170u
#define CYREG_TCPWM_CNT1_INTR_SET 0x40200174u
#define CYREG_TCPWM_CNT1_INTR_MASK 0x40200178u
#define CYREG_TCPWM_CNT1_INTR_MASKED 0x4020017cu
#define CYDEV_TCPWM_CNT2_BASE 0x40200180u
#define CYDEV_TCPWM_CNT2_SIZE 0x00000040u
#define CYREG_TCPWM_CNT2_CTRL 0x40200180u
#define CYREG_TCPWM_CNT2_STATUS 0x40200184u
#define CYREG_TCPWM_CNT2_COUNTER 0x40200188u
#define CYREG_TCPWM_CNT2_CC 0x4020018cu
#define CYREG_TCPWM_CNT2_CC_BUFF 0x40200190u
#define CYREG_TCPWM_CNT2_PERIOD 0x40200194u
#define CYREG_TCPWM_CNT2_PERIOD_BUFF 0x40200198u
#define CYREG_TCPWM_CNT2_TR_CTRL0 0x402001a0u
#define CYREG_TCPWM_CNT2_TR_CTRL1 0x402001a4u
#define CYREG_TCPWM_CNT2_TR_CTRL2 0x402001a8u
#define CYREG_TCPWM_CNT2_INTR 0x402001b0u
#define CYREG_TCPWM_CNT2_INTR_SET 0x402001b4u
#define CYREG_TCPWM_CNT2_INTR_MASK 0x402001b8u
#define CYREG_TCPWM_CNT2_INTR_MASKED 0x402001bcu
#define CYDEV_TCPWM_CNT3_BASE 0x402001c0u
#define CYDEV_TCPWM_CNT3_SIZE 0x00000040u
#define CYREG_TCPWM_CNT3_CTRL 0x402001c0u
#define CYREG_TCPWM_CNT3_STATUS 0x402001c4u
#define CYREG_TCPWM_CNT3_COUNTER 0x402001c8u
#define CYREG_TCPWM_CNT3_CC 0x402001ccu
#define CYREG_TCPWM_CNT3_CC_BUFF 0x402001d0u
#define CYREG_TCPWM_CNT3_PERIOD 0x402001d4u
#define CYREG_TCPWM_CNT3_PERIOD_BUFF 0x402001d8u
#define CYREG_TCPWM_CNT3_TR_CTRL0 0x402001e0u
#define CYREG_TCPWM_CNT3_TR_CTRL1 0x402001e4u
#define CYREG_TCPWM_CNT3_TR_CTRL2 0x402001e8u
#define CYREG_TCPWM_CNT3_INTR 0x402001f0u
#define CYREG_TCPWM_CNT3_INTR_SET 0x402001f4u
#define CYREG_TCPWM_CNT3_INTR_MASK 0x402001f8u
#define CYREG_TCPWM_CNT3_INTR_MASKED 0x402001fcu
#define CYDEV_SCB0_BASE 0x40240000u
#define CYDEV_SCB0_SIZE 0x00010000u
#define CYREG_SCB0_CTRL 0x40240000u
#define CYREG_SCB0_STATUS 0x40240004u
#define CYREG_SCB0_SPI_CTRL 0x40240020u
#define CYREG_SCB0_SPI_STATUS 0x40240024u
#define CYREG_SCB0_UART_CTRL 0x40240040u
#define CYREG_SCB0_UART_TX_CTRL 0x40240044u
#define CYREG_SCB0_UART_RX_CTRL 0x40240048u
#define CYREG_SCB0_UART_RX_STATUS 0x4024004cu
#define CYREG_SCB0_UART_FLOW_CTRL 0x40240050u
#define CYREG_SCB0_I2C_CTRL 0x40240060u
#define CYREG_SCB0_I2C_STATUS 0x40240064u
#define CYREG_SCB0_I2C_M_CMD 0x40240068u
#define CYREG_SCB0_I2C_S_CMD 0x4024006cu
#define CYREG_SCB0_I2C_CFG 0x40240070u
#define CYREG_SCB0_TX_CTRL 0x40240200u
#define CYREG_SCB0_TX_FIFO_CTRL 0x40240204u
#define CYREG_SCB0_TX_FIFO_STATUS 0x40240208u
#define CYREG_SCB0_TX_FIFO_WR 0x40240240u
#define CYREG_SCB0_RX_CTRL 0x40240300u
#define CYREG_SCB0_RX_FIFO_CTRL 0x40240304u
#define CYREG_SCB0_RX_FIFO_STATUS 0x40240308u
#define CYREG_SCB0_RX_MATCH 0x40240310u
#define CYREG_SCB0_RX_FIFO_RD 0x40240340u
#define CYREG_SCB0_RX_FIFO_RD_SILENT 0x40240344u
#define CYREG_SCB0_EZ_DATA000 0x40240400u
#define CYREG_SCB0_EZ_DATA001 0x40240404u
#define CYREG_SCB0_EZ_DATA002 0x40240408u
#define CYREG_SCB0_EZ_DATA003 0x4024040cu
#define CYREG_SCB0_EZ_DATA004 0x40240410u
#define CYREG_SCB0_EZ_DATA005 0x40240414u
#define CYREG_SCB0_EZ_DATA006 0x40240418u
#define CYREG_SCB0_EZ_DATA007 0x4024041cu
#define CYREG_SCB0_EZ_DATA008 0x40240420u
#define CYREG_SCB0_EZ_DATA009 0x40240424u
#define CYREG_SCB0_EZ_DATA010 0x40240428u
#define CYREG_SCB0_EZ_DATA011 0x4024042cu
#define CYREG_SCB0_EZ_DATA012 0x40240430u
#define CYREG_SCB0_EZ_DATA013 0x40240434u
#define CYREG_SCB0_EZ_DATA014 0x40240438u
#define CYREG_SCB0_EZ_DATA015 0x4024043cu
#define CYREG_SCB0_EZ_DATA016 0x40240440u
#define CYREG_SCB0_EZ_DATA017 0x40240444u
#define CYREG_SCB0_EZ_DATA018 0x40240448u
#define CYREG_SCB0_EZ_DATA019 0x4024044cu
#define CYREG_SCB0_EZ_DATA020 0x40240450u
#define CYREG_SCB0_EZ_DATA021 0x40240454u
#define CYREG_SCB0_EZ_DATA022 0x40240458u
#define CYREG_SCB0_EZ_DATA023 0x4024045cu
#define CYREG_SCB0_EZ_DATA024 0x40240460u
#define CYREG_SCB0_EZ_DATA025 0x40240464u
#define CYREG_SCB0_EZ_DATA026 0x40240468u
#define CYREG_SCB0_EZ_DATA027 0x4024046cu
#define CYREG_SCB0_EZ_DATA028 0x40240470u
#define CYREG_SCB0_EZ_DATA029 0x40240474u
#define CYREG_SCB0_EZ_DATA030 0x40240478u
#define CYREG_SCB0_EZ_DATA031 0x4024047cu
#define CYREG_SCB0_INTR_CAUSE 0x40240e00u
#define CYREG_SCB0_INTR_I2C_EC 0x40240e80u
#define CYREG_SCB0_INTR_I2C_EC_MASK 0x40240e88u
#define CYREG_SCB0_INTR_I2C_EC_MASKED 0x40240e8cu
#define CYREG_SCB0_INTR_SPI_EC 0x40240ec0u
#define CYREG_SCB0_INTR_SPI_EC_MASK 0x40240ec8u
#define CYREG_SCB0_INTR_SPI_EC_MASKED 0x40240eccu
#define CYREG_SCB0_INTR_M 0x40240f00u
#define CYREG_SCB0_INTR_M_SET 0x40240f04u
#define CYREG_SCB0_INTR_M_MASK 0x40240f08u
#define CYREG_SCB0_INTR_M_MASKED 0x40240f0cu
#define CYREG_SCB0_INTR_S 0x40240f40u
#define CYREG_SCB0_INTR_S_SET 0x40240f44u
#define CYREG_SCB0_INTR_S_MASK 0x40240f48u
#define CYREG_SCB0_INTR_S_MASKED 0x40240f4cu
#define CYREG_SCB0_INTR_TX 0x40240f80u
#define CYREG_SCB0_INTR_TX_SET 0x40240f84u
#define CYREG_SCB0_INTR_TX_MASK 0x40240f88u
#define CYREG_SCB0_INTR_TX_MASKED 0x40240f8cu
#define CYREG_SCB0_INTR_RX 0x40240fc0u
#define CYREG_SCB0_INTR_RX_SET 0x40240fc4u
#define CYREG_SCB0_INTR_RX_MASK 0x40240fc8u
#define CYREG_SCB0_INTR_RX_MASKED 0x40240fccu
#define CYDEV_SCB1_BASE 0x40250000u
#define CYDEV_SCB1_SIZE 0x00010000u
#define CYREG_SCB1_CTRL 0x40250000u
#define CYREG_SCB1_STATUS 0x40250004u
#define CYREG_SCB1_SPI_CTRL 0x40250020u
#define CYREG_SCB1_SPI_STATUS 0x40250024u
#define CYREG_SCB1_UART_CTRL 0x40250040u
#define CYREG_SCB1_UART_TX_CTRL 0x40250044u
#define CYREG_SCB1_UART_RX_CTRL 0x40250048u
#define CYREG_SCB1_UART_RX_STATUS 0x4025004cu
#define CYREG_SCB1_UART_FLOW_CTRL 0x40250050u
#define CYREG_SCB1_I2C_CTRL 0x40250060u
#define CYREG_SCB1_I2C_STATUS 0x40250064u
#define CYREG_SCB1_I2C_M_CMD 0x40250068u
#define CYREG_SCB1_I2C_S_CMD 0x4025006cu
#define CYREG_SCB1_I2C_CFG 0x40250070u
#define CYREG_SCB1_TX_CTRL 0x40250200u
#define CYREG_SCB1_TX_FIFO_CTRL 0x40250204u
#define CYREG_SCB1_TX_FIFO_STATUS 0x40250208u
#define CYREG_SCB1_TX_FIFO_WR 0x40250240u
#define CYREG_SCB1_RX_CTRL 0x40250300u
#define CYREG_SCB1_RX_FIFO_CTRL 0x40250304u
#define CYREG_SCB1_RX_FIFO_STATUS 0x40250308u
#define CYREG_SCB1_RX_MATCH 0x40250310u
#define CYREG_SCB1_RX_FIFO_RD 0x40250340u
#define CYREG_SCB1_RX_FIFO_RD_SILENT 0x40250344u
#define CYREG_SCB1_EZ_DATA000 0x40250400u
#define CYREG_SCB1_EZ_DATA001 0x40250404u
#define CYREG_SCB1_EZ_DATA002 0x40250408u
#define CYREG_SCB1_EZ_DATA003 0x4025040cu
#define CYREG_SCB1_EZ_DATA004 0x40250410u
#define CYREG_SCB1_EZ_DATA005 0x40250414u
#define CYREG_SCB1_EZ_DATA006 0x40250418u
#define CYREG_SCB1_EZ_DATA007 0x4025041cu
#define CYREG_SCB1_EZ_DATA008 0x40250420u
#define CYREG_SCB1_EZ_DATA009 0x40250424u
#define CYREG_SCB1_EZ_DATA010 0x40250428u
#define CYREG_SCB1_EZ_DATA011 0x4025042cu
#define CYREG_SCB1_EZ_DATA012 0x40250430u
#define CYREG_SCB1_EZ_DATA013 0x40250434u
#define CYREG_SCB1_EZ_DATA014 0x40250438u
#define CYREG_SCB1_EZ_DATA015 0x4025043cu
#define CYREG_SCB1_EZ_DATA016 0x40250440u
#define CYREG_SCB1_EZ_DATA017 0x40250444u
#define CYREG_SCB1_EZ_DATA018 0x40250448u
#define CYREG_SCB1_EZ_DATA019 0x4025044cu
#define CYREG_SCB1_EZ_DATA020 0x40250450u
#define CYREG_SCB1_EZ_DATA021 0x40250454u
#define CYREG_SCB1_EZ_DATA022 0x40250458u
#define CYREG_SCB1_EZ_DATA023 0x4025045cu
#define CYREG_SCB1_EZ_DATA024 0x40250460u
#define CYREG_SCB1_EZ_DATA025 0x40250464u
#define CYREG_SCB1_EZ_DATA026 0x40250468u
#define CYREG_SCB1_EZ_DATA027 0x4025046cu
#define CYREG_SCB1_EZ_DATA028 0x40250470u
#define CYREG_SCB1_EZ_DATA029 0x40250474u
#define CYREG_SCB1_EZ_DATA030 0x40250478u
#define CYREG_SCB1_EZ_DATA031 0x4025047cu
#define CYREG_SCB1_INTR_CAUSE 0x40250e00u
#define CYREG_SCB1_INTR_I2C_EC 0x40250e80u
#define CYREG_SCB1_INTR_I2C_EC_MASK 0x40250e88u
#define CYREG_SCB1_INTR_I2C_EC_MASKED 0x40250e8cu
#define CYREG_SCB1_INTR_SPI_EC 0x40250ec0u
#define CYREG_SCB1_INTR_SPI_EC_MASK 0x40250ec8u
#define CYREG_SCB1_INTR_SPI_EC_MASKED 0x40250eccu
#define CYREG_SCB1_INTR_M 0x40250f00u
#define CYREG_SCB1_INTR_M_SET 0x40250f04u
#define CYREG_SCB1_INTR_M_MASK 0x40250f08u
#define CYREG_SCB1_INTR_M_MASKED 0x40250f0cu
#define CYREG_SCB1_INTR_S 0x40250f40u
#define CYREG_SCB1_INTR_S_SET 0x40250f44u
#define CYREG_SCB1_INTR_S_MASK 0x40250f48u
#define CYREG_SCB1_INTR_S_MASKED 0x40250f4cu
#define CYREG_SCB1_INTR_TX 0x40250f80u
#define CYREG_SCB1_INTR_TX_SET 0x40250f84u
#define CYREG_SCB1_INTR_TX_MASK 0x40250f88u
#define CYREG_SCB1_INTR_TX_MASKED 0x40250f8cu
#define CYREG_SCB1_INTR_RX 0x40250fc0u
#define CYREG_SCB1_INTR_RX_SET 0x40250fc4u
#define CYREG_SCB1_INTR_RX_MASK 0x40250fc8u
#define CYREG_SCB1_INTR_RX_MASKED 0x40250fccu
#define CYDEV_CSD_BASE 0x40280000u
#define CYDEV_CSD_SIZE 0x00010000u
#define CYREG_CSD_ID 0x40280000u
#define CYREG_CSD_CONFIG 0x40280004u
#define CYREG_CSD_IDAC 0x40280008u
#define CYREG_CSD_COUNTER 0x4028000cu
#define CYREG_CSD_STATUS 0x40280010u
#define CYREG_CSD_INTR 0x40280014u
#define CYREG_CSD_INTR_SET 0x40280018u
#define CYREG_CSD_PWM 0x4028001cu
#define CYREG_CSD_TRIM1 0x4028ff00u
#define CYREG_CSD_TRIM2 0x4028ff04u
#define CYDEV_LCD_BASE 0x402a0000u
#define CYDEV_LCD_SIZE 0x00010000u
#define CYREG_LCD_ID 0x402a0000u
#define CYREG_LCD_DIVIDER 0x402a0004u
#define CYREG_LCD_CONTROL 0x402a0008u
#define CYREG_LCD_DATA00 0x402a0100u
#define CYREG_LCD_DATA01 0x402a0104u
#define CYREG_LCD_DATA02 0x402a0108u
#define CYREG_LCD_DATA03 0x402a010cu
#define CYREG_LCD_DATA04 0x402a0110u
#define CYREG_LCD_DATA05 0x402a0114u
#define CYREG_LCD_DATA06 0x402a0118u
#define CYREG_LCD_DATA07 0x402a011cu
#define CYDEV_LPCOMP_BASE 0x402b0000u
#define CYDEV_LPCOMP_SIZE 0x00010000u
#define CYREG_LPCOMP_ID 0x402b0000u
#define CYREG_LPCOMP_CONFIG 0x402b0004u
#define CYREG_LPCOMP_DFT 0x402b0008u
#define CYREG_LPCOMP_INTR 0x402b0010u
#define CYREG_LPCOMP_INTR_SET 0x402b0014u
#define CYREG_LPCOMP_INTR_MASK 0x402b0018u
#define CYREG_LPCOMP_INTR_MASKED 0x402b001cu
#define CYREG_LPCOMP_TRIM1 0x402bff00u
#define CYREG_LPCOMP_TRIM2 0x402bff04u
#define CYREG_LPCOMP_TRIM3 0x402bff08u
#define CYREG_LPCOMP_TRIM4 0x402bff0cu
#define CYDEV_BLE_BASE 0x402e0000u
#define CYDEV_BLE_SIZE 0x00010000u
#define CYDEV_BLE_BLERD_BASE 0x402e0000u
#define CYDEV_BLE_BLERD_SIZE 0x00000100u
#define CYREG_BLE_BLERD_CFG1 0x402e0000u
#define CYREG_BLE_BLERD_CFG2 0x402e0004u
#define CYREG_BLE_BLERD_MODEM 0x402e0008u
#define CYREG_BLE_BLERD_FSM 0x402e000cu
#define CYREG_BLE_BLERD_DBUS 0x402e0010u
#define CYREG_BLE_BLERD_CFGCTRL 0x402e0014u
#define CYREG_BLE_BLERD_RSSI 0x402e0018u
#define CYREG_BLE_BLERD_RMAP 0x402e0024u
#define CYREG_BLE_BLERD_KVCAL 0x402e0028u
#define CYREG_BLE_BLERD_CFG_1_FCAL 0x402e002cu
#define CYREG_BLE_BLERD_CFG_2_FCAL 0x402e0030u
#define CYREG_BLE_BLERD_CFG_3_FCAL 0x402e0034u
#define CYREG_BLE_BLERD_CFG_4_FCAL 0x402e0038u
#define CYREG_BLE_BLERD_CFG_5_FCAL 0x402e003cu
#define CYREG_BLE_BLERD_CFG_6_FCAL 0x402e0040u
#define CYREG_BLE_BLERD_FCAL_TEST 0x402e0044u
#define CYREG_BLE_BLERD_TEST 0x402e0048u
#define CYREG_BLE_BLERD_FPD_TEST 0x402e004cu
#define CYREG_BLE_BLERD_SY 0x402e0050u
#define CYREG_BLE_BLERD_TEST2_SY 0x402e0054u
#define CYREG_BLE_BLERD_TX 0x402e0058u
#define CYREG_BLE_BLERD_RX 0x402e005cu
#define CYREG_BLE_BLERD_DIAG1 0x402e0060u
#define CYREG_BLE_BLERD_IM 0x402e0064u
#define CYREG_BLE_BLERD_LDO_BYPASS 0x402e0068u
#define CYREG_BLE_BLERD_LDO 0x402e006cu
#define CYREG_BLE_BLERD_BB_BUMP1 0x402e0070u
#define CYREG_BLE_BLERD_BB_BUMP2 0x402e0074u
#define CYREG_BLE_BLERD_BB_XO 0x402e0078u
#define CYREG_BLE_BLERD_BB_XO_CAPTRIM 0x402e007cu
#define CYREG_BLE_BLERD_SY_BUMP1 0x402e0080u
#define CYREG_BLE_BLERD_SY_BUMP2 0x402e0084u
#define CYREG_BLE_BLERD_TX_BUMP1 0x402e0088u
#define CYREG_BLE_BLERD_TX_BUMP2 0x402e008cu
#define CYREG_BLE_BLERD_RX_BUMP1 0x402e0090u
#define CYREG_BLE_BLERD_RX_BUMP2 0x402e0094u
#define CYREG_BLE_BLERD_ADC_BUMP1 0x402e0098u
#define CYREG_BLE_BLERD_ADC_BUMP2 0x402e009cu
#define CYREG_BLE_BLERD_BALUN 0x402e00a0u
#define CYREG_BLE_BLERD_CTR1 0x402e00a4u
#define CYREG_BLE_BLERD_AGC 0x402e00a8u
#define CYREG_BLE_BLERD_THRSHD1 0x402e00acu
#define CYREG_BLE_BLERD_THRSHD2 0x402e00b0u
#define CYREG_BLE_BLERD_THRSHD3 0x402e00b4u
#define CYREG_BLE_BLERD_THRSHD4 0x402e00b8u
#define CYREG_BLE_BLERD_THRSHD5 0x402e00bcu
#define CYREG_BLE_BLERD_DC 0x402e00c0u
#define CYREG_BLE_BLERD_IQMIS 0x402e00c4u
#define CYREG_BLE_BLERD_DCCAL 0x402e00c8u
#define CYREG_BLE_BLERD_RCCAL 0x402e00ccu
#define CYREG_BLE_BLERD_DSM1 0x402e00d0u
#define CYREG_BLE_BLERD_DSM2 0x402e00d4u
#define CYREG_BLE_BLERD_DSM3 0x402e00d8u
#define CYREG_BLE_BLERD_DSM4 0x402e00dcu
#define CYREG_BLE_BLERD_DSM5 0x402e00e0u
#define CYREG_BLE_BLERD_DSM6 0x402e00e4u
#define CYREG_BLE_BLERD_MONI 0x402e00e8u
#define CYREG_BLE_BLERD_DBG_BB 0x402e00ecu
#define CYREG_BLE_BLERD_DBG_1 0x402e00f0u
#define CYREG_BLE_BLERD_DBG_2 0x402e00f4u
#define CYREG_BLE_BLERD_DBG_3 0x402e00f8u
#define CYREG_BLE_BLERD_READ_IQ_1 0x402e0100u
#define CYREG_BLE_BLERD_READ_IQ_2 0x402e0104u
#define CYREG_BLE_BLERD_READ_IQ_3 0x402e0108u
#define CYREG_BLE_BLERD_READ_IQ_4 0x402e010cu
#define CYDEV_BLE_BLELL_BASE 0x402e1000u
#define CYDEV_BLE_BLELL_SIZE 0x00001000u
#define CYREG_BLE_BLELL_COMMAND_REGISTER 0x402e1000u
#define CYREG_BLE_BLELL_EVENT_INTR 0x402e1008u
#define CYREG_BLE_BLELL_EVENT_ENABLE 0x402e1010u
#define CYREG_BLE_BLELL_ADV_PARAMS 0x402e1018u
#define CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT 0x402e101cu
#define CYREG_BLE_BLELL_ADV_INTR 0x402e1020u
#define CYREG_BLE_BLELL_ADV_NEXT_INSTANT 0x402e1024u
#define CYREG_BLE_BLELL_SCAN_INTERVAL 0x402e1028u
#define CYREG_BLE_BLELL_SCAN_WINDOW 0x402e102cu
#define CYREG_BLE_BLELL_SCAN_PARAM 0x402e1030u
#define CYREG_BLE_BLELL_SCAN_INTR 0x402e1038u
#define CYREG_BLE_BLELL_SCAN_NEXT_INSTANT 0x402e103cu
#define CYREG_BLE_BLELL_INIT_INTERVAL 0x402e1040u
#define CYREG_BLE_BLELL_INIT_WINDOW 0x402e1044u
#define CYREG_BLE_BLELL_INIT_PARAM 0x402e1048u
#define CYREG_BLE_BLELL_INIT_INTR 0x402e1050u
#define CYREG_BLE_BLELL_INIT_NEXT_INSTANT 0x402e1054u
#define CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L 0x402e1058u
#define CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M 0x402e105cu
#define CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H 0x402e1060u
#define CYREG_BLE_BLELL_PEER_ADDR_L 0x402e1068u
#define CYREG_BLE_BLELL_PEER_ADDR_M 0x402e106cu
#define CYREG_BLE_BLELL_PEER_ADDR_H 0x402e1070u
#define CYREG_BLE_BLELL_WL_ADDR_TYPE 0x402e1078u
#define CYREG_BLE_BLELL_WL_ENABLE 0x402e107cu
#define CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET 0x402e1080u
#define CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE 0x402e1084u
#define CYREG_BLE_BLELL_DATA_CHANNELS_L0 0x402e1088u
#define CYREG_BLE_BLELL_DATA_CHANNELS_M0 0x402e108cu
#define CYREG_BLE_BLELL_DATA_CHANNELS_H0 0x402e1090u
#define CYREG_BLE_BLELL_DATA_CHANNELS_L1 0x402e1098u
#define CYREG_BLE_BLELL_DATA_CHANNELS_M1 0x402e109cu
#define CYREG_BLE_BLELL_DATA_CHANNELS_H1 0x402e10a0u
#define CYREG_BLE_BLELL_CONN_INTR 0x402e10a8u
#define CYREG_BLE_BLELL_CONN_STATUS 0x402e10acu
#define CYREG_BLE_BLELL_CONN_INDEX 0x402e10b0u
#define CYREG_BLE_BLELL_WAKEUP_CONFIG 0x402e10b8u
#define CYREG_BLE_BLELL_WAKEUP_CONTROL 0x402e10c0u
#define CYREG_BLE_BLELL_CLOCK_CONFIG 0x402e10c4u
#define CYREG_BLE_BLELL_TIM_COUNTER_L 0x402e10c8u
#define CYREG_BLE_BLELL_POC_REG__TIM_CONTROL 0x402e10d8u
#define CYREG_BLE_BLELL_ADV_TX_DATA_FIFO 0x402e10e0u
#define CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO 0x402e10e8u
#define CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO 0x402e10f8u
#define CYREG_BLE_BLELL_CONN_INTERVAL 0x402e1100u
#define CYREG_BLE_BLELL_SUP_TIMEOUT 0x402e1104u
#define CYREG_BLE_BLELL_SLAVE_LATENCY 0x402e1108u
#define CYREG_BLE_BLELL_CE_LENGTH 0x402e110cu
#define CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER 0x402e1110u
#define CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER 0x402e1114u
#define CYREG_BLE_BLELL_CONN_CE_INSTANT 0x402e1118u
#define CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER 0x402e111cu
#define CYREG_BLE_BLELL_NEXT_CE_INSTANT 0x402e1120u
#define CYREG_BLE_BLELL_CONN_CE_COUNTER 0x402e1124u
#define CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS 0x402e1128u
#define CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS 0x402e112cu
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0 0x402e1140u
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1 0x402e1144u
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2 0x402e1148u
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3 0x402e114cu
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4 0x402e1150u
#define CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL 0x402e1160u
#define CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF 0x402e1164u
#define CYREG_BLE_BLELL_LE_RF_TEST_MODE 0x402e1170u
#define CYREG_BLE_BLELL_DTM_RX_PKT_COUNT 0x402e1174u
#define CYREG_BLE_BLELL_TXRX_HOP 0x402e1188u
#define CYREG_BLE_BLELL_TX_RX_ON_DELAY 0x402e1190u
#define CYREG_BLE_BLELL_DEV_PUB_ADDR_L 0x402e11c0u
#define CYREG_BLE_BLELL_DEV_PUB_ADDR_M 0x402e11c4u
#define CYREG_BLE_BLELL_DEV_PUB_ADDR_H 0x402e11c8u
#define CYREG_BLE_BLELL_ADV_CH_TX_POWER 0x402e11ccu
#define CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT 0x402e11d0u
#define CYREG_BLE_BLELL_ADV_CONFIG 0x402e11d4u
#define CYREG_BLE_BLELL_SCAN_CONFIG 0x402e11d8u
#define CYREG_BLE_BLELL_INIT_CONFIG 0x402e11dcu
#define CYREG_BLE_BLELL_CONN_CONFIG 0x402e11e0u
#define CYREG_BLE_BLELL_CONN_CH_TX_POWER 0x402e11e4u
#define CYREG_BLE_BLELL_CONN_PARAM1 0x402e11e8u
#define CYREG_BLE_BLELL_CONN_PARAM2 0x402e11ecu
#define CYREG_BLE_BLELL_CONN_INTR_MASK 0x402e11f0u
#define CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL 0x402e11f4u
#define CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL 0x402e11f8u
#define CYREG_BLE_BLELL_DPLL_CONFIG 0x402e1258u
#define CYREG_BLE_BLELL_WHITELIST_BASE_ADDR 0x402e1340u
#define CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL 0x402e13a4u
#define CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY 0x402e13a8u
#define CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO 0x402e13acu
#define CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL 0x402e13b0u
#define CYREG_BLE_BLELL_CONN_REQ_WORD0 0x402e13c0u
#define CYREG_BLE_BLELL_CONN_REQ_WORD1 0x402e13c4u
#define CYREG_BLE_BLELL_CONN_REQ_WORD2 0x402e13c8u
#define CYREG_BLE_BLELL_CONN_REQ_WORD3 0x402e13ccu
#define CYREG_BLE_BLELL_CONN_REQ_WORD4 0x402e13d0u
#define CYREG_BLE_BLELL_CONN_REQ_WORD5 0x402e13d4u
#define CYREG_BLE_BLELL_CONN_REQ_WORD6 0x402e13d8u
#define CYREG_BLE_BLELL_CONN_REQ_WORD7 0x402e13dcu
#define CYREG_BLE_BLELL_CONN_REQ_WORD8 0x402e13e0u
#define CYREG_BLE_BLELL_CONN_REQ_WORD9 0x402e13e4u
#define CYREG_BLE_BLELL_CONN_REQ_WORD10 0x402e13e8u
#define CYREG_BLE_BLELL_CONN_REQ_WORD11 0x402e13ecu
#define CYREG_BLE_BLELL_PACKET_COUNTER0 0x402e1400u
#define CYREG_BLE_BLELL_PACKET_COUNTER1 0x402e1404u
#define CYREG_BLE_BLELL_PACKET_COUNTER2 0x402e1408u
#define CYREG_BLE_BLELL_IV_MASTER0 0x402e1410u
#define CYREG_BLE_BLELL_IV_MASTER1 0x402e1414u
#define CYREG_BLE_BLELL_IV_SLAVE0 0x402e1418u
#define CYREG_BLE_BLELL_IV_SLAVE1 0x402e141cu
#define CYREG_BLE_BLELL_ENC_KEY0 0x402e1420u
#define CYREG_BLE_BLELL_ENC_KEY1 0x402e1424u
#define CYREG_BLE_BLELL_ENC_KEY2 0x402e1428u
#define CYREG_BLE_BLELL_ENC_KEY3 0x402e142cu
#define CYREG_BLE_BLELL_ENC_KEY4 0x402e1430u
#define CYREG_BLE_BLELL_ENC_KEY5 0x402e1434u
#define CYREG_BLE_BLELL_ENC_KEY6 0x402e1438u
#define CYREG_BLE_BLELL_ENC_KEY7 0x402e143cu
#define CYREG_BLE_BLELL_DATA0 0x402e1440u
#define CYREG_BLE_BLELL_DATA1 0x402e1444u
#define CYREG_BLE_BLELL_DATA2 0x402e1448u
#define CYREG_BLE_BLELL_DATA3 0x402e144cu
#define CYREG_BLE_BLELL_DATA4 0x402e1450u
#define CYREG_BLE_BLELL_DATA5 0x402e1454u
#define CYREG_BLE_BLELL_DATA6 0x402e1458u
#define CYREG_BLE_BLELL_DATA7 0x402e145cu
#define CYREG_BLE_BLELL_DATA8 0x402e1460u
#define CYREG_BLE_BLELL_DATA9 0x402e1464u
#define CYREG_BLE_BLELL_DATA10 0x402e1468u
#define CYREG_BLE_BLELL_DATA11 0x402e146cu
#define CYREG_BLE_BLELL_DATA12 0x402e1470u
#define CYREG_BLE_BLELL_DATA13 0x402e1474u
#define CYREG_BLE_BLELL_MIC_IN0 0x402e1478u
#define CYREG_BLE_BLELL_MIC_IN1 0x402e147cu
#define CYREG_BLE_BLELL_MIC_OUT0 0x402e1480u
#define CYREG_BLE_BLELL_MIC_OUT1 0x402e1484u
#define CYREG_BLE_BLELL_ENC_PARAMS 0x402e1488u
#define CYREG_BLE_BLELL_ENC_CONFIG 0x402e1490u
#define CYREG_BLE_BLELL_ENC_INTR_EN 0x402e1498u
#define CYREG_BLE_BLELL_ENC_INTR 0x402e14a0u
#define CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR 0x402e1600u
#define CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR 0x402e1800u
#define CYREG_BLE_BLELL_PDU_RESP_TIMER 0x402e1a04u
#define CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP 0x402e1a08u
#define CYREG_BLE_BLELL_NEXT_SUP_TO 0x402e1a0cu
#define CYREG_BLE_BLELL_LLH_FEATURE_CONFIG 0x402e1a10u
#define CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE 0x402e1a14u
#define CYREG_BLE_BLELL_SLV_WIN_ADJ 0x402e1a18u
#define CYREG_BLE_BLELL_SL_CONN_INTERVAL 0x402e1a1cu
#define CYREG_BLE_BLELL_LE_PING_TIMER_ADDR 0x402e1a20u
#define CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET 0x402e1a24u
#define CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP 0x402e1a28u
#define CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT 0x402e1a2cu
#define CYREG_BLE_BLELL_TX_EN_EXT_DELAY 0x402e1e00u
#define CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY 0x402e1e04u
#define CYDEV_BLE_BLESS_BASE 0x402ef000u
#define CYDEV_BLE_BLESS_SIZE 0x00001000u
#define CYREG_BLE_BLESS_WCO_CONFIG 0x402ef000u
#define CYREG_BLE_BLESS_WCO_STATUS 0x402ef004u
#define CYREG_BLE_BLESS_RF_CONFIG 0x402ef060u
#define CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG 0x402ef064u
#define CYREG_BLE_BLESS_LL_DSM_INTR_STAT 0x402ef068u
#define CYREG_BLE_BLESS_LL_DSM_CTRL 0x402ef06cu
#define CYREG_BLE_BLESS_LL_CLK_EN 0x402ef070u
#define CYREG_BLE_BLESS_WCO_TRIM 0x402eff00u
#define CYDEV_CTBM0_BASE 0x40300000u
#define CYDEV_CTBM0_SIZE 0x00010000u
#define CYREG_CTBM0_CTB_CTRL 0x40300000u
#define CYREG_CTBM0_OA_RES0_CTRL 0x40300004u
#define CYREG_CTBM0_OA_RES1_CTRL 0x40300008u
#define CYREG_CTBM0_COMP_STAT 0x4030000cu
#define CYREG_CTBM0_INTR 0x40300020u
#define CYREG_CTBM0_INTR_SET 0x40300024u
#define CYREG_CTBM0_INTR_MASK 0x40300028u
#define CYREG_CTBM0_INTR_MASKED 0x4030002cu
#define CYREG_CTBM0_DFT_CTRL 0x40300030u
#define CYREG_CTBM0_OA0_SW 0x40300080u
#define CYREG_CTBM0_OA0_SW_CLEAR 0x40300084u
#define CYREG_CTBM0_OA1_SW 0x40300088u
#define CYREG_CTBM0_OA1_SW_CLEAR 0x4030008cu
#define CYREG_CTBM0_CTB_SW_HW_CTRL 0x403000c0u
#define CYREG_CTBM0_CTB_SW_STATUS 0x403000c4u
#define CYREG_CTBM0_OA0_OFFSET_TRIM 0x40300f00u
#define CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM 0x40300f04u
#define CYREG_CTBM0_OA0_COMP_TRIM 0x40300f08u
#define CYREG_CTBM0_OA1_OFFSET_TRIM 0x40300f0cu
#define CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM 0x40300f10u
#define CYREG_CTBM0_OA1_COMP_TRIM 0x40300f14u
#define CYDEV_CTBM1_BASE 0x40310000u
#define CYDEV_CTBM1_SIZE 0x00010000u
#define CYREG_CTBM1_CTB_CTRL 0x40310000u
#define CYREG_CTBM1_OA_RES0_CTRL 0x40310004u
#define CYREG_CTBM1_OA_RES1_CTRL 0x40310008u
#define CYREG_CTBM1_COMP_STAT 0x4031000cu
#define CYREG_CTBM1_INTR 0x40310020u
#define CYREG_CTBM1_INTR_SET 0x40310024u
#define CYREG_CTBM1_INTR_MASK 0x40310028u
#define CYREG_CTBM1_INTR_MASKED 0x4031002cu
#define CYREG_CTBM1_DFT_CTRL 0x40310030u
#define CYREG_CTBM1_OA0_SW 0x40310080u
#define CYREG_CTBM1_OA0_SW_CLEAR 0x40310084u
#define CYREG_CTBM1_OA1_SW 0x40310088u
#define CYREG_CTBM1_OA1_SW_CLEAR 0x4031008cu
#define CYREG_CTBM1_CTB_SW_HW_CTRL 0x403100c0u
#define CYREG_CTBM1_CTB_SW_STATUS 0x403100c4u
#define CYREG_CTBM1_OA0_OFFSET_TRIM 0x40310f00u
#define CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM 0x40310f04u
#define CYREG_CTBM1_OA0_COMP_TRIM 0x40310f08u
#define CYREG_CTBM1_OA1_OFFSET_TRIM 0x40310f0cu
#define CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM 0x40310f10u
#define CYREG_CTBM1_OA1_COMP_TRIM 0x40310f14u
#define CYDEV_SAR_BASE 0x403a0000u
#define CYDEV_SAR_SIZE 0x00010000u
#define CYREG_SAR_CTRL 0x403a0000u
#define CYREG_SAR_SAMPLE_CTRL 0x403a0004u
#define CYREG_SAR_SAMPLE_TIME01 0x403a0010u
#define CYREG_SAR_SAMPLE_TIME23 0x403a0014u
#define CYREG_SAR_RANGE_THRES 0x403a0018u
#define CYREG_SAR_RANGE_COND 0x403a001cu
#define CYREG_SAR_CHAN_EN 0x403a0020u
#define CYREG_SAR_START_CTRL 0x403a0024u
#define CYREG_SAR_DFT_CTRL 0x403a0030u
#define CYREG_SAR_CHAN_CONFIG00 0x403a0080u
#define CYREG_SAR_CHAN_CONFIG01 0x403a0084u
#define CYREG_SAR_CHAN_CONFIG02 0x403a0088u
#define CYREG_SAR_CHAN_CONFIG03 0x403a008cu
#define CYREG_SAR_CHAN_CONFIG04 0x403a0090u
#define CYREG_SAR_CHAN_CONFIG05 0x403a0094u
#define CYREG_SAR_CHAN_CONFIG06 0x403a0098u
#define CYREG_SAR_CHAN_CONFIG07 0x403a009cu
#define CYREG_SAR_CHAN_CONFIG08 0x403a00a0u
#define CYREG_SAR_CHAN_CONFIG09 0x403a00a4u
#define CYREG_SAR_CHAN_CONFIG10 0x403a00a8u
#define CYREG_SAR_CHAN_CONFIG11 0x403a00acu
#define CYREG_SAR_CHAN_CONFIG12 0x403a00b0u
#define CYREG_SAR_CHAN_CONFIG13 0x403a00b4u
#define CYREG_SAR_CHAN_CONFIG14 0x403a00b8u
#define CYREG_SAR_CHAN_CONFIG15 0x403a00bcu
#define CYREG_SAR_CHAN_WORK00 0x403a0100u
#define CYREG_SAR_CHAN_WORK01 0x403a0104u
#define CYREG_SAR_CHAN_WORK02 0x403a0108u
#define CYREG_SAR_CHAN_WORK03 0x403a010cu
#define CYREG_SAR_CHAN_WORK04 0x403a0110u
#define CYREG_SAR_CHAN_WORK05 0x403a0114u
#define CYREG_SAR_CHAN_WORK06 0x403a0118u
#define CYREG_SAR_CHAN_WORK07 0x403a011cu
#define CYREG_SAR_CHAN_WORK08 0x403a0120u
#define CYREG_SAR_CHAN_WORK09 0x403a0124u
#define CYREG_SAR_CHAN_WORK10 0x403a0128u
#define CYREG_SAR_CHAN_WORK11 0x403a012cu
#define CYREG_SAR_CHAN_WORK12 0x403a0130u
#define CYREG_SAR_CHAN_WORK13 0x403a0134u
#define CYREG_SAR_CHAN_WORK14 0x403a0138u
#define CYREG_SAR_CHAN_WORK15 0x403a013cu
#define CYREG_SAR_CHAN_RESULT00 0x403a0180u
#define CYREG_SAR_CHAN_RESULT01 0x403a0184u
#define CYREG_SAR_CHAN_RESULT02 0x403a0188u
#define CYREG_SAR_CHAN_RESULT03 0x403a018cu
#define CYREG_SAR_CHAN_RESULT04 0x403a0190u
#define CYREG_SAR_CHAN_RESULT05 0x403a0194u
#define CYREG_SAR_CHAN_RESULT06 0x403a0198u
#define CYREG_SAR_CHAN_RESULT07 0x403a019cu
#define CYREG_SAR_CHAN_RESULT08 0x403a01a0u
#define CYREG_SAR_CHAN_RESULT09 0x403a01a4u
#define CYREG_SAR_CHAN_RESULT10 0x403a01a8u
#define CYREG_SAR_CHAN_RESULT11 0x403a01acu
#define CYREG_SAR_CHAN_RESULT12 0x403a01b0u
#define CYREG_SAR_CHAN_RESULT13 0x403a01b4u
#define CYREG_SAR_CHAN_RESULT14 0x403a01b8u
#define CYREG_SAR_CHAN_RESULT15 0x403a01bcu
#define CYREG_SAR_CHAN_WORK_VALID 0x403a0200u
#define CYREG_SAR_CHAN_RESULT_VALID 0x403a0204u
#define CYREG_SAR_STATUS 0x403a0208u
#define CYREG_SAR_AVG_STAT 0x403a020cu
#define CYREG_SAR_INTR 0x403a0210u
#define CYREG_SAR_INTR_SET 0x403a0214u
#define CYREG_SAR_INTR_MASK 0x403a0218u
#define CYREG_SAR_INTR_MASKED 0x403a021cu
#define CYREG_SAR_SATURATE_INTR 0x403a0220u
#define CYREG_SAR_SATURATE_INTR_SET 0x403a0224u
#define CYREG_SAR_SATURATE_INTR_MASK 0x403a0228u
#define CYREG_SAR_SATURATE_INTR_MASKED 0x403a022cu
#define CYREG_SAR_RANGE_INTR 0x403a0230u
#define CYREG_SAR_RANGE_INTR_SET 0x403a0234u
#define CYREG_SAR_RANGE_INTR_MASK 0x403a0238u
#define CYREG_SAR_RANGE_INTR_MASKED 0x403a023cu
#define CYREG_SAR_INTR_CAUSE 0x403a0240u
#define CYREG_SAR_INJ_CHAN_CONFIG 0x403a0280u
#define CYREG_SAR_INJ_RESULT 0x403a0290u
#define CYREG_SAR_MUX_SWITCH0 0x403a0300u
#define CYREG_SAR_MUX_SWITCH_CLEAR0 0x403a0304u
#define CYREG_SAR_MUX_SWITCH1 0x403a0308u
#define CYREG_SAR_MUX_SWITCH_CLEAR1 0x403a030cu
#define CYREG_SAR_MUX_SWITCH_HW_CTRL 0x403a0340u
#define CYREG_SAR_MUX_SWITCH_STATUS 0x403a0348u
#define CYREG_SAR_PUMP_CTRL 0x403a0380u
#define CYREG_SAR_ANA_TRIM 0x403a0f00u
#define CYREG_SAR_WOUNDING 0x403a0f04u
#define CYDEV_PASS_BASE 0x403f0000u
#define CYDEV_PASS_SIZE 0x00010000u
#define CYREG_PASS_INTR_CAUSE 0x403f0000u
#define CYREG_PASS_DFT_CTRL 0x403f0030u
#define CYDEV_PASS_DSAB_BASE 0x403f0e00u
#define CYDEV_PASS_DSAB_SIZE 0x00000100u
#define CYREG_PASS_DSAB_DSAB_CTRL 0x403f0e00u
#define CYREG_PASS_DSAB_DSAB_DFT 0x403f0e04u
#define CYREG_PASS_DSAB_TRIM 0x403f0f00u
#define CYDEV_CM0_BASE 0xe0000000u
#define CYDEV_CM0_SIZE 0x00100000u
#define CYREG_CM0_DWT_PID4 0xe0001fd0u
#define CYREG_CM0_DWT_PID0 0xe0001fe0u
#define CYREG_CM0_DWT_PID1 0xe0001fe4u
#define CYREG_CM0_DWT_PID2 0xe0001fe8u
#define CYREG_CM0_DWT_PID3 0xe0001fecu
#define CYREG_CM0_DWT_CID0 0xe0001ff0u
#define CYREG_CM0_DWT_CID1 0xe0001ff4u
#define CYREG_CM0_DWT_CID2 0xe0001ff8u
#define CYREG_CM0_DWT_CID3 0xe0001ffcu
#define CYREG_CM0_BP_PID4 0xe0002fd0u
#define CYREG_CM0_BP_PID0 0xe0002fe0u
#define CYREG_CM0_BP_PID1 0xe0002fe4u
#define CYREG_CM0_BP_PID2 0xe0002fe8u
#define CYREG_CM0_BP_PID3 0xe0002fecu
#define CYREG_CM0_BP_CID0 0xe0002ff0u
#define CYREG_CM0_BP_CID1 0xe0002ff4u
#define CYREG_CM0_BP_CID2 0xe0002ff8u
#define CYREG_CM0_BP_CID3 0xe0002ffcu
#define CYREG_CM0_SYST_CSR 0xe000e010u
#define CYREG_CM0_SYST_RVR 0xe000e014u
#define CYREG_CM0_SYST_CVR 0xe000e018u
#define CYREG_CM0_SYST_CALIB 0xe000e01cu
#define CYREG_CM0_ISER 0xe000e100u
#define CYREG_CM0_ICER 0xe000e180u
#define CYREG_CM0_ISPR 0xe000e200u
#define CYREG_CM0_ICPR 0xe000e280u
#define CYREG_CM0_IPR0 0xe000e400u
#define CYREG_CM0_IPR1 0xe000e404u
#define CYREG_CM0_IPR2 0xe000e408u
#define CYREG_CM0_IPR3 0xe000e40cu
#define CYREG_CM0_IPR4 0xe000e410u
#define CYREG_CM0_IPR5 0xe000e414u
#define CYREG_CM0_IPR6 0xe000e418u
#define CYREG_CM0_IPR7 0xe000e41cu
#define CYREG_CM0_CPUID 0xe000ed00u
#define CYREG_CM0_ICSR 0xe000ed04u
#define CYREG_CM0_AIRCR 0xe000ed0cu
#define CYREG_CM0_SCR 0xe000ed10u
#define CYREG_CM0_CCR 0xe000ed14u
#define CYREG_CM0_SHPR2 0xe000ed1cu
#define CYREG_CM0_SHPR3 0xe000ed20u
#define CYREG_CM0_SHCSR 0xe000ed24u
#define CYREG_CM0_SCS_PID4 0xe000efd0u
#define CYREG_CM0_SCS_PID0 0xe000efe0u
#define CYREG_CM0_SCS_PID1 0xe000efe4u
#define CYREG_CM0_SCS_PID2 0xe000efe8u
#define CYREG_CM0_SCS_PID3 0xe000efecu
#define CYREG_CM0_SCS_CID0 0xe000eff0u
#define CYREG_CM0_SCS_CID1 0xe000eff4u
#define CYREG_CM0_SCS_CID2 0xe000eff8u
#define CYREG_CM0_SCS_CID3 0xe000effcu
#define CYREG_CM0_ROM_SCS 0xe00ff000u
#define CYREG_CM0_ROM_DWT 0xe00ff004u
#define CYREG_CM0_ROM_BPU 0xe00ff008u
#define CYREG_CM0_ROM_END 0xe00ff00cu
#define CYREG_CM0_ROM_CSMT 0xe00fffccu
#define CYREG_CM0_ROM_PID4 0xe00fffd0u
#define CYREG_CM0_ROM_PID0 0xe00fffe0u
#define CYREG_CM0_ROM_PID1 0xe00fffe4u
#define CYREG_CM0_ROM_PID2 0xe00fffe8u
#define CYREG_CM0_ROM_PID3 0xe00fffecu
#define CYREG_CM0_ROM_CID0 0xe00ffff0u
#define CYREG_CM0_ROM_CID1 0xe00ffff4u
#define CYREG_CM0_ROM_CID2 0xe00ffff8u
#define CYREG_CM0_ROM_CID3 0xe00ffffcu
#define CYDEV_ROMTABLE_BASE 0xf0000000u
#define CYDEV_ROMTABLE_SIZE 0x00001000u
#define CYREG_ROMTABLE_ADDR 0xf0000000u
#define CYREG_ROMTABLE_DID 0xf0000fccu
#define CYREG_ROMTABLE_PID4 0xf0000fd0u
#define CYREG_ROMTABLE_PID5 0xf0000fd4u
#define CYREG_ROMTABLE_PID6 0xf0000fd8u
#define CYREG_ROMTABLE_PID7 0xf0000fdcu
#define CYREG_ROMTABLE_PID0 0xf0000fe0u
#define CYREG_ROMTABLE_PID1 0xf0000fe4u
#define CYREG_ROMTABLE_PID2 0xf0000fe8u
#define CYREG_ROMTABLE_PID3 0xf0000fecu
#define CYREG_ROMTABLE_CID0 0xf0000ff0u
#define CYREG_ROMTABLE_CID1 0xf0000ff4u
#define CYREG_ROMTABLE_CID2 0xf0000ff8u
#define CYREG_ROMTABLE_CID3 0xf0000ffcu
#define CYDEV_FLS_SECTOR_SIZE 0x00010000u
#define CYDEV_FLS_ROW_SIZE 0x00000080u
#endif /* CYDEVICE_TRM_H */
