
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2021.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2022 Xilinx, Inc. All Rights Reserved.
* Copyright (C) 2024 Advanced Micro Devices, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT

*
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xsdps.h"

/*
* The configuration table for devices
*/

XSdPs_Config XSdPs_ConfigTable[XPAR_XSDPS_NUM_INSTANCES] =
{
	{
		XPAR_PSV_PMC_SD_0_DEVICE_ID,
		XPAR_PSV_PMC_SD_0_BASEADDR,
		XPAR_PSV_PMC_SD_0_SDIO_CLK_FREQ_HZ,
		XPAR_PSV_PMC_SD_0_HAS_CD,
		XPAR_PSV_PMC_SD_0_HAS_WP,
		XPAR_PSV_PMC_SD_0_BUS_WIDTH,
		XPAR_PSV_PMC_SD_0_MIO_BANK,
		XPAR_PSV_PMC_SD_0_HAS_EMIO,
		XPAR_PSV_PMC_SD_0_SLOT_TYPE,
		XPAR_PSV_PMC_SD_0_IS_CACHE_COHERENT,
		XPAR_PSV_PMC_SD_0_CLK_50_SDR_ITAP_DLY,
		XPAR_PSV_PMC_SD_0_CLK_50_SDR_OTAP_DLY,
		XPAR_PSV_PMC_SD_0_CLK_50_DDR_ITAP_DLY,
		XPAR_PSV_PMC_SD_0_CLK_50_DDR_OTAP_DLY,
		XPAR_PSV_PMC_SD_0_CLK_100_SDR_OTAP_DLY,
		XPAR_PSV_PMC_SD_0_CLK_200_SDR_OTAP_DLY,
		XPAR_PSV_PMC_SD_0_CLK_200_DDR_OTAP_DLY,
	},
	{
		XPAR_PSV_PMC_SD_1_DEVICE_ID,
		XPAR_PSV_PMC_SD_1_BASEADDR,
		XPAR_PSV_PMC_SD_1_SDIO_CLK_FREQ_HZ,
		XPAR_PSV_PMC_SD_1_HAS_CD,
		XPAR_PSV_PMC_SD_1_HAS_WP,
		XPAR_PSV_PMC_SD_1_BUS_WIDTH,
		XPAR_PSV_PMC_SD_1_MIO_BANK,
		XPAR_PSV_PMC_SD_1_HAS_EMIO,
		XPAR_PSV_PMC_SD_1_SLOT_TYPE,
		XPAR_PSV_PMC_SD_1_IS_CACHE_COHERENT,
		XPAR_PSV_PMC_SD_1_CLK_50_SDR_ITAP_DLY,
		XPAR_PSV_PMC_SD_1_CLK_50_SDR_OTAP_DLY,
		XPAR_PSV_PMC_SD_1_CLK_50_DDR_ITAP_DLY,
		XPAR_PSV_PMC_SD_1_CLK_50_DDR_OTAP_DLY,
		XPAR_PSV_PMC_SD_1_CLK_100_SDR_OTAP_DLY,
		XPAR_PSV_PMC_SD_1_CLK_200_SDR_OTAP_DLY,
		XPAR_PSV_PMC_SD_1_CLK_200_DDR_OTAP_DLY,
	}
};
