#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1a44dd0 .scope module, "test" "test" 2 4;
 .timescale -9 -9;
P_0x1a72078 .param/l "INIT_INTERVAL" 2 10, +C4<0101011110>;
P_0x1a720a0 .param/l "R_CLK_CYCLE_TIME" 2 8, +C4<01000110>;
P_0x1a720c8 .param/l "R_CLK_INTERVAL" 2 6, +C4<0>;
P_0x1a720f0 .param/l "SIM_CYCLE" 2 11, +C4<010011100010000>;
P_0x1a72118 .param/l "SIM_TIME" 2 13, +C4<0100110001001011010000000>;
P_0x1a72140 .param/l "W_CLK_CYCLE_TIME" 2 9, +C4<0110010>;
P_0x1a72168 .param/l "W_CLK_INTERVAL" 2 7, +C4<0>;
v0x1a949a0_0 .var "RST_N", 0 0;
v0x1a94a20_0 .var "R_CLK", 0 0;
v0x1a94aa0_0 .var "R_CLK_CYCLE", 31 0;
v0x1a94b20_0 .var "W_CLK", 0 0;
v0x1a94ba0_0 .var "W_CLK_CYCLE", 31 0;
v0x1a94c20_0 .net "counter1", 31 0, v0x1a91de0_0; 1 drivers
v0x1a94ca0_0 .net "counter2", 31 0, v0x1a8f920_0; 1 drivers
v0x1a94d70_0 .net "done1", 0 0, v0x1a91fe0_0; 1 drivers
v0x1a94e90_0 .net "done2", 0 0, v0x1a8fb50_0; 1 drivers
v0x1a94f60_0 .net "sum1", 63 0, v0x1a921c0_0; 1 drivers
v0x1a94fe0_0 .net "sum2", 63 0, v0x1a8fd80_0; 1 drivers
S_0x1a721a0 .scope module, "afifo_test" "afifo_test" 2 64, 3 2, S_0x1a44dd0;
 .timescale -9 -12;
v0x1a93850_0 .alias "counter1", 31 0, v0x1a94c20_0;
v0x1a93ae0_0 .alias "counter2", 31 0, v0x1a94ca0_0;
v0x1a93b60_0 .net "data_in1", 63 0, v0x1a91a60_0; 1 drivers
v0x1a93be0_0 .net "data_in2", 63 0, v0x1a8f520_0; 1 drivers
v0x1a93c60_0 .net "data_out1", 63 0, L_0x1a95820; 1 drivers
v0x1a93d30_0 .net "data_out2", 63 0, L_0x1a96760; 1 drivers
v0x1a93e00_0 .net "deq1", 0 0, L_0x1a95a00; 1 drivers
v0x1a93ed0_0 .net "deq2", 0 0, L_0x1a96990; 1 drivers
v0x1a93ff0_0 .alias "done1", 0 0, v0x1a94d70_0;
v0x1a94070_0 .alias "done2", 0 0, v0x1a94e90_0;
v0x1a940f0_0 .net "empty1", 0 0, L_0x1a95960; 1 drivers
v0x1a94170_0 .net "empty2", 0 0, L_0x1a968f0; 1 drivers
v0x1a94240_0 .net "enq1", 0 0, v0x1a91960_0; 1 drivers
v0x1a94310_0 .net "enq2", 0 0, v0x1a8f3d0_0; 1 drivers
v0x1a94460_0 .net "f_clk", 0 0, v0x1a94b20_0; 1 drivers
v0x1a94570_0 .net "full1", 0 0, L_0x1a95d90; 1 drivers
v0x1a94390_0 .net "full2", 0 0, L_0x1a96d20; 1 drivers
v0x1a946d0_0 .net "l_clk", 0 0, v0x1a94a20_0; 1 drivers
v0x1a947f0_0 .net "rst_n", 0 0, v0x1a949a0_0; 1 drivers
v0x1a94870_0 .alias "sum1", 63 0, v0x1a94f60_0;
v0x1a94750_0 .alias "sum2", 63 0, v0x1a94fe0_0;
S_0x1a92260 .scope module, "AFIFO1" "AFIFO" 3 22, 4 4, S_0x1a721a0;
 .timescale -9 -12;
P_0x1a92358 .param/l "AFIFO_SIZE" 4 6, +C4<0100>;
P_0x1a92380 .param/l "DATA_WIDTH" 4 5, +C4<01000000>;
L_0x1a95b00 .functor NOT 2, L_0x1a95a60, C4<00>, C4<00>, C4<00>;
v0x1a92430_0 .var "Next_Rp", 4 0;
v0x1a924f0_0 .var "Next_Wp", 4 0;
v0x1a92590_0 .alias "RCLK", 0 0, v0x1a94460_0;
v0x1a92610_0 .alias "RST_X", 0 0, v0x1a947f0_0;
v0x1a92690_0 .var "R_bin", 4 0;
v0x1a92710_0 .var "Rp", 4 0;
v0x1a927f0_0 .var "Rp_wclk", 4 0;
v0x1a92890_0 .alias "WCLK", 0 0, v0x1a946d0_0;
v0x1a92910_0 .var "W_bin", 4 0;
v0x1a929b0_0 .var "Wp", 4 0;
v0x1a92ab0_0 .var "Wp_rclk", 4 0;
v0x1a92b50_0 .net *"_s1", 0 0, L_0x1a950b0; 1 drivers
v0x1a92bf0_0 .net *"_s10", 3 0, L_0x1a95470; 1 drivers
v0x1a92c90_0 .net *"_s12", 63 0, L_0x1a95600; 1 drivers
v0x1a92db0_0 .net *"_s15", 3 0, L_0x1a956a0; 1 drivers
v0x1a92e50_0 .net *"_s2", 63 0, L_0x1a95150; 1 drivers
v0x1a92d10_0 .net *"_s21", 1 0, L_0x1a95a60; 1 drivers
v0x1a92fa0_0 .net *"_s22", 1 0, L_0x1a95b00; 1 drivers
v0x1a930c0_0 .net *"_s25", 2 0, L_0x1a95b60; 1 drivers
v0x1a93140_0 .net *"_s26", 4 0, L_0x1a95c50; 1 drivers
v0x1a93020_0 .net *"_s5", 0 0, L_0x1a951f0; 1 drivers
v0x1a93270_0 .net *"_s7", 0 0, L_0x1a952e0; 1 drivers
v0x1a931c0_0 .net *"_s9", 2 0, L_0x1a953d0; 1 drivers
v0x1a933b0_0 .alias "data_in", 63 0, v0x1a93b60_0;
v0x1a932f0_0 .alias "data_out", 63 0, v0x1a93c60_0;
v0x1a93500_0 .alias "deq", 0 0, v0x1a93e00_0;
v0x1a93430_0 .alias "empty", 0 0, v0x1a940f0_0;
v0x1a93660_0 .alias "enq", 0 0, v0x1a94240_0;
v0x1a935b0_0 .alias "full", 0 0, v0x1a94570_0;
v0x1a937d0 .array "mem", 0 15, 63 0;
v0x1a936e0_0 .var "preRp", 4 0;
v0x1a93950_0 .var "preWp", 4 0;
L_0x1a950b0 .part v0x1a92710_0, 4, 1;
L_0x1a95150 .array/port v0x1a937d0, L_0x1a95470;
L_0x1a951f0 .part v0x1a92710_0, 3, 1;
L_0x1a952e0 .reduce/nor L_0x1a951f0;
L_0x1a953d0 .part v0x1a92710_0, 0, 3;
L_0x1a95470 .concat [ 3 1 0 0], L_0x1a953d0, L_0x1a952e0;
L_0x1a95600 .array/port v0x1a937d0, L_0x1a956a0;
L_0x1a956a0 .part v0x1a92710_0, 0, 4;
L_0x1a95820 .functor MUXZ 64, L_0x1a95600, L_0x1a95150, L_0x1a950b0, C4<>;
L_0x1a95960 .cmp/eq 5, v0x1a92ab0_0, v0x1a92710_0;
L_0x1a95a60 .part v0x1a927f0_0, 3, 2;
L_0x1a95b60 .part v0x1a927f0_0, 0, 3;
L_0x1a95c50 .concat [ 3 2 0 0], L_0x1a95b60, L_0x1a95b00;
L_0x1a95d90 .cmp/eq 5, v0x1a929b0_0, L_0x1a95c50;
S_0x1a91ae0 .scope module, "read_side1" "read_side" 3 34, 3 85, S_0x1a721a0;
 .timescale -9 -12;
L_0x1a95a00 .functor AND 1, v0x1a91f00_0, L_0x1a95f00, C4<1>, C4<1>;
v0x1a91bd0_0 .alias "CLK", 0 0, v0x1a94460_0;
v0x1a91c50_0 .alias "RST_N", 0 0, v0x1a947f0_0;
v0x1a91d60_0 .net *"_s1", 0 0, L_0x1a95f00; 1 drivers
v0x1a91de0_0 .var "counter", 31 0;
v0x1a91e60_0 .alias "deq", 0 0, v0x1a93e00_0;
v0x1a91f00_0 .var "deq_reg", 0 0;
v0x1a91fe0_0 .var "done", 0 0;
v0x1a92080_0 .alias "empty", 0 0, v0x1a940f0_0;
v0x1a92120_0 .alias "read_data", 63 0, v0x1a93c60_0;
v0x1a921c0_0 .var "sum", 63 0;
L_0x1a95f00 .reduce/nor v0x1a91fe0_0;
S_0x1a91550 .scope module, "write_side1" "write_side" 3 36, 3 58, S_0x1a721a0;
 .timescale -9 -12;
v0x1a917e0_0 .alias "CLK", 0 0, v0x1a946d0_0;
v0x1a91860_0 .alias "RST_N", 0 0, v0x1a947f0_0;
v0x1a918e0_0 .var "done", 0 0;
v0x1a91960_0 .var "enq", 0 0;
v0x1a919e0_0 .alias "full", 0 0, v0x1a94570_0;
v0x1a91a60_0 .var "write_data", 63 0;
S_0x1a8fe80 .scope module, "AFIFO2" "AFIFO" 3 39, 4 4, S_0x1a721a0;
 .timescale -9 -12;
P_0x1a8ff78 .param/l "AFIFO_SIZE" 4 6, +C4<0100>;
P_0x1a8ffa0 .param/l "DATA_WIDTH" 4 5, +C4<01000000>;
L_0x1a96a90 .functor NOT 2, L_0x1a969f0, C4<00>, C4<00>, C4<00>;
v0x1a90050_0 .var "Next_Rp", 4 0;
v0x1a90110_0 .var "Next_Wp", 4 0;
v0x1a901b0_0 .alias "RCLK", 0 0, v0x1a946d0_0;
v0x1a90230_0 .alias "RST_X", 0 0, v0x1a947f0_0;
v0x1a902e0_0 .var "R_bin", 4 0;
v0x1a90360_0 .var "Rp", 4 0;
v0x1a90420_0 .var "Rp_wclk", 4 0;
v0x1a904c0_0 .alias "WCLK", 0 0, v0x1a94460_0;
v0x1a90590_0 .var "W_bin", 4 0;
v0x1a90610_0 .var "Wp", 4 0;
v0x1a90710_0 .var "Wp_rclk", 4 0;
v0x1a907b0_0 .net *"_s1", 0 0, L_0x1a95ff0; 1 drivers
v0x1a908c0_0 .net *"_s10", 3 0, L_0x1a963b0; 1 drivers
v0x1a90960_0 .net *"_s12", 63 0, L_0x1a96540; 1 drivers
v0x1a90a80_0 .net *"_s15", 3 0, L_0x1a965e0; 1 drivers
v0x1a90b20_0 .net *"_s2", 63 0, L_0x1a96090; 1 drivers
v0x1a909e0_0 .net *"_s21", 1 0, L_0x1a969f0; 1 drivers
v0x1a90c70_0 .net *"_s22", 1 0, L_0x1a96a90; 1 drivers
v0x1a90d90_0 .net *"_s25", 2 0, L_0x1a96af0; 1 drivers
v0x1a90e10_0 .net *"_s26", 4 0, L_0x1a96be0; 1 drivers
v0x1a90cf0_0 .net *"_s5", 0 0, L_0x1a96130; 1 drivers
v0x1a90f40_0 .net *"_s7", 0 0, L_0x1a96220; 1 drivers
v0x1a90e90_0 .net *"_s9", 2 0, L_0x1a96310; 1 drivers
v0x1a91080_0 .alias "data_in", 63 0, v0x1a93be0_0;
v0x1a90fc0_0 .alias "data_out", 63 0, v0x1a93d30_0;
v0x1a911d0_0 .alias "deq", 0 0, v0x1a93ed0_0;
v0x1a91130_0 .alias "empty", 0 0, v0x1a94170_0;
v0x1a91360_0 .alias "enq", 0 0, v0x1a94310_0;
v0x1a91280_0 .alias "full", 0 0, v0x1a94390_0;
v0x1a914d0 .array "mem", 0 15, 63 0;
v0x1a913e0_0 .var "preRp", 4 0;
v0x1a91650_0 .var "preWp", 4 0;
L_0x1a95ff0 .part v0x1a90360_0, 4, 1;
L_0x1a96090 .array/port v0x1a914d0, L_0x1a963b0;
L_0x1a96130 .part v0x1a90360_0, 3, 1;
L_0x1a96220 .reduce/nor L_0x1a96130;
L_0x1a96310 .part v0x1a90360_0, 0, 3;
L_0x1a963b0 .concat [ 3 1 0 0], L_0x1a96310, L_0x1a96220;
L_0x1a96540 .array/port v0x1a914d0, L_0x1a965e0;
L_0x1a965e0 .part v0x1a90360_0, 0, 4;
L_0x1a96760 .functor MUXZ 64, L_0x1a96540, L_0x1a96090, L_0x1a95ff0, C4<>;
L_0x1a968f0 .cmp/eq 5, v0x1a90710_0, v0x1a90360_0;
L_0x1a969f0 .part v0x1a90420_0, 3, 2;
L_0x1a96af0 .part v0x1a90420_0, 0, 3;
L_0x1a96be0 .concat [ 3 2 0 0], L_0x1a96af0, L_0x1a96a90;
L_0x1a96d20 .cmp/eq 5, v0x1a90610_0, L_0x1a96be0;
S_0x1a8f600 .scope module, "read_side2" "read_side" 3 51, 3 85, S_0x1a721a0;
 .timescale -9 -12;
L_0x1a96990 .functor AND 1, v0x1a8fa70_0, L_0x1a96e90, C4<1>, C4<1>;
v0x1a8f730_0 .alias "CLK", 0 0, v0x1a946d0_0;
v0x1a8f7f0_0 .alias "RST_N", 0 0, v0x1a947f0_0;
v0x1a8f8a0_0 .net *"_s1", 0 0, L_0x1a96e90; 1 drivers
v0x1a8f920_0 .var "counter", 31 0;
v0x1a8f9d0_0 .alias "deq", 0 0, v0x1a93ed0_0;
v0x1a8fa70_0 .var "deq_reg", 0 0;
v0x1a8fb50_0 .var "done", 0 0;
v0x1a8fbf0_0 .alias "empty", 0 0, v0x1a94170_0;
v0x1a8fce0_0 .alias "read_data", 63 0, v0x1a93d30_0;
v0x1a8fd80_0 .var "sum", 63 0;
E_0x1a8f450 .event posedge, v0x1a8f730_0;
L_0x1a96e90 .reduce/nor v0x1a8fb50_0;
S_0x1a43e50 .scope module, "write_side2" "write_side" 3 53, 3 58, S_0x1a721a0;
 .timescale -9 -12;
v0x1a71840_0 .alias "CLK", 0 0, v0x1a94460_0;
v0x1a8f290_0 .alias "RST_N", 0 0, v0x1a947f0_0;
v0x1a8f330_0 .var "done", 0 0;
v0x1a8f3d0_0 .var "enq", 0 0;
v0x1a8f480_0 .alias "full", 0 0, v0x1a94390_0;
v0x1a8f520_0 .var "write_data", 63 0;
E_0x1a44f90 .event posedge, v0x1a71840_0;
    .scope S_0x1a92260;
T_0 ;
    %wait E_0x1a44f90;
    %load/v 8, v0x1a92610_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92ab0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1a929b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92ab0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1a92260;
T_1 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a92610_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a927f0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1a92710_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a927f0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1a92260;
T_2 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a92610_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a929b0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a93950_0, 0, 0;
    %movi 8, 1, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a924f0_0, 0, 8;
    %movi 8, 2, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92910_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1a93660_0, 1;
    %load/v 9, v0x1a935b0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.4, 4;
    %load/x1p 8, v0x1a929b0_0, 1;
    %jmp T_2.5;
T_2.4 ;
    %mov 8, 2, 1;
T_2.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v0x1a933b0_0, 64;
    %load/v 72, v0x1a929b0_0, 3; Select 3 out of 5 bits
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.8, 4;
    %load/x1p 76, v0x1a929b0_0, 1;
    %jmp T_2.9;
T_2.8 ;
    %mov 76, 2, 1;
T_2.9 ;
; Save base=76 wid=1 in lookaside.
    %inv 76, 1;
    %mov 75, 76, 1;
    %ix/get 3, 72, 4;
    %jmp/1 t_0, 4;
    %ix/load 0, 64, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a937d0, 0, 8;
t_0 ;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v0x1a933b0_0, 64;
    %load/v 72, v0x1a929b0_0, 4; Only need 4 of 5 bits
; Save base=72 wid=4 in lookaside.
    %ix/get 3, 72, 4;
    %jmp/1 t_1, 4;
    %ix/load 0, 64, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a937d0, 0, 8;
t_1 ;
T_2.7 ;
    %load/v 8, v0x1a929b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a93950_0, 0, 8;
    %load/v 8, v0x1a924f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a929b0_0, 0, 8;
    %load/v 8, v0x1a92910_0, 5;
    %mov 13, 0, 1;
    %load/v 20, v0x1a92910_0, 5;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  20, 5;
    %mov 14, 20, 5;
    %mov 19, 0, 1;
    %xor 8, 14, 6;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a924f0_0, 0, 8;
    %load/v 8, v0x1a92910_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92910_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x1a93950_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a93950_0, 0, 8;
    %load/v 8, v0x1a929b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a929b0_0, 0, 8;
    %load/v 8, v0x1a924f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a924f0_0, 0, 8;
    %load/v 8, v0x1a92910_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92910_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1a92260;
T_3 ;
    %wait E_0x1a44f90;
    %load/v 8, v0x1a92610_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92710_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a936e0_0, 0, 0;
    %movi 8, 1, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92430_0, 0, 8;
    %movi 8, 2, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92690_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1a93500_0, 1;
    %load/v 9, v0x1a93430_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x1a92710_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a936e0_0, 0, 8;
    %load/v 8, v0x1a92430_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92710_0, 0, 8;
    %load/v 8, v0x1a92690_0, 5;
    %mov 13, 0, 1;
    %load/v 20, v0x1a92690_0, 5;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  20, 5;
    %mov 14, 20, 5;
    %mov 19, 0, 1;
    %xor 8, 14, 6;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92430_0, 0, 8;
    %load/v 8, v0x1a92690_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92690_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0x1a936e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a936e0_0, 0, 8;
    %load/v 8, v0x1a92710_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92710_0, 0, 8;
    %load/v 8, v0x1a92430_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92430_0, 0, 8;
    %load/v 8, v0x1a92690_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a92690_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1a91ae0;
T_4 ;
    %wait E_0x1a44f90;
    %load/v 8, v0x1a91c50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a91f00_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1a92080_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1a91fe0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a91f00_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a91f00_0, 0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a91ae0;
T_5 ;
    %wait E_0x1a44f90;
    %load/v 8, v0x1a91c50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a91fe0_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a921c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a91de0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1a91e60_0, 1;
    %load/v 9, v0x1a92080_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x1a91de0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a91de0_0, 0, 8;
    %load/v 8, v0x1a921c0_0, 64;
    %load/v 72, v0x1a92120_0, 64;
    %add 8, 72, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a921c0_0, 0, 8;
    %load/v 8, v0x1a91de0_0, 32;
    %mov 40, 0, 32;
    %movi 72, 99999, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_5.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a91fe0_0, 0, 1;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1a91550;
T_6 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a91860_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a918e0_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a91a60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a91960_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1a918e0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1a919e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a91960_0, 0, 1;
    %load/v 8, v0x1a91a60_0, 64;
    %mov 72, 0, 1;
    %addi 8, 1, 65;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a91a60_0, 0, 8;
    %load/v 8, v0x1a91a60_0, 64;
    %movi 72, 99999, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_6.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a918e0_0, 0, 1;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a91960_0, 0, 0;
    %load/v 8, v0x1a91960_0, 1;
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v0x1a91a60_0, 64;
    %mov 72, 0, 1;
    %subi 8, 1, 65;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a91a60_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a918e0_0, 0, 0;
T_6.6 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a8fe80;
T_7 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a90230_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90710_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1a90610_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90710_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1a8fe80;
T_8 ;
    %wait E_0x1a44f90;
    %load/v 8, v0x1a90230_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90420_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1a90360_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90420_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1a8fe80;
T_9 ;
    %wait E_0x1a44f90;
    %load/v 8, v0x1a90230_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90610_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a91650_0, 0, 0;
    %movi 8, 1, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90110_0, 0, 8;
    %movi 8, 2, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90590_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1a91360_0, 1;
    %load/v 9, v0x1a91280_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.4, 4;
    %load/x1p 8, v0x1a90610_0, 1;
    %jmp T_9.5;
T_9.4 ;
    %mov 8, 2, 1;
T_9.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_9.6, 8;
    %load/v 8, v0x1a91080_0, 64;
    %load/v 72, v0x1a90610_0, 3; Select 3 out of 5 bits
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.8, 4;
    %load/x1p 76, v0x1a90610_0, 1;
    %jmp T_9.9;
T_9.8 ;
    %mov 76, 2, 1;
T_9.9 ;
; Save base=76 wid=1 in lookaside.
    %inv 76, 1;
    %mov 75, 76, 1;
    %ix/get 3, 72, 4;
    %jmp/1 t_2, 4;
    %ix/load 0, 64, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a914d0, 0, 8;
t_2 ;
    %jmp T_9.7;
T_9.6 ;
    %load/v 8, v0x1a91080_0, 64;
    %load/v 72, v0x1a90610_0, 4; Only need 4 of 5 bits
; Save base=72 wid=4 in lookaside.
    %ix/get 3, 72, 4;
    %jmp/1 t_3, 4;
    %ix/load 0, 64, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a914d0, 0, 8;
t_3 ;
T_9.7 ;
    %load/v 8, v0x1a90610_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a91650_0, 0, 8;
    %load/v 8, v0x1a90110_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90610_0, 0, 8;
    %load/v 8, v0x1a90590_0, 5;
    %mov 13, 0, 1;
    %load/v 20, v0x1a90590_0, 5;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  20, 5;
    %mov 14, 20, 5;
    %mov 19, 0, 1;
    %xor 8, 14, 6;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90110_0, 0, 8;
    %load/v 8, v0x1a90590_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90590_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0x1a91650_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a91650_0, 0, 8;
    %load/v 8, v0x1a90610_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90610_0, 0, 8;
    %load/v 8, v0x1a90110_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90110_0, 0, 8;
    %load/v 8, v0x1a90590_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90590_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1a8fe80;
T_10 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a90230_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90360_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a913e0_0, 0, 0;
    %movi 8, 1, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90050_0, 0, 8;
    %movi 8, 2, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a902e0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1a911d0_0, 1;
    %load/v 9, v0x1a91130_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x1a90360_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a913e0_0, 0, 8;
    %load/v 8, v0x1a90050_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90360_0, 0, 8;
    %load/v 8, v0x1a902e0_0, 5;
    %mov 13, 0, 1;
    %load/v 20, v0x1a902e0_0, 5;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  20, 5;
    %mov 14, 20, 5;
    %mov 19, 0, 1;
    %xor 8, 14, 6;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90050_0, 0, 8;
    %load/v 8, v0x1a902e0_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a902e0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x1a913e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a913e0_0, 0, 8;
    %load/v 8, v0x1a90360_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90360_0, 0, 8;
    %load/v 8, v0x1a90050_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a90050_0, 0, 8;
    %load/v 8, v0x1a902e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1a902e0_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1a8f600;
T_11 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a8f7f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8fa70_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1a8fbf0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1a8fb50_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8fa70_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8fa70_0, 0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1a8f600;
T_12 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a8f7f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8fb50_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a8fd80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a8f920_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x1a8f9d0_0, 1;
    %load/v 9, v0x1a8fbf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x1a8f920_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a8f920_0, 0, 8;
    %load/v 8, v0x1a8fd80_0, 64;
    %load/v 72, v0x1a8fce0_0, 64;
    %add 8, 72, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a8fd80_0, 0, 8;
    %load/v 8, v0x1a8f920_0, 32;
    %mov 40, 0, 32;
    %movi 72, 99999, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_12.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8fb50_0, 0, 1;
T_12.4 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1a43e50;
T_13 ;
    %wait E_0x1a44f90;
    %load/v 8, v0x1a8f290_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8f330_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a8f520_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8f3d0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1a8f330_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1a8f480_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8f3d0_0, 0, 1;
    %load/v 8, v0x1a8f520_0, 64;
    %mov 72, 0, 1;
    %addi 8, 1, 65;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a8f520_0, 0, 8;
    %load/v 8, v0x1a8f520_0, 64;
    %movi 72, 99999, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_13.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8f330_0, 0, 1;
T_13.4 ;
    %jmp T_13.3;
T_13.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8f3d0_0, 0, 0;
    %load/v 8, v0x1a8f3d0_0, 1;
    %jmp/0xz  T_13.6, 8;
    %load/v 8, v0x1a8f520_0, 64;
    %mov 72, 0, 1;
    %subi 8, 1, 65;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1a8f520_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1a8f330_0, 0, 0;
T_13.6 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1a44dd0;
T_14 ;
    %set/v v0x1a94a20_0, 0, 1;
    %delay 0, 0;
    %set/v v0x1a94a20_0, 1, 1;
T_14.0 ;
    %delay 70000, 0;
    %load/v 8, v0x1a94a20_0, 1;
    %inv 8, 1;
    %set/v v0x1a94a20_0, 8, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x1a44dd0;
T_15 ;
    %set/v v0x1a94b20_0, 0, 1;
    %delay 0, 0;
    %set/v v0x1a94b20_0, 1, 1;
T_15.0 ;
    %delay 50000, 0;
    %load/v 8, v0x1a94b20_0, 1;
    %inv 8, 1;
    %set/v v0x1a94b20_0, 8, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x1a44dd0;
T_16 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a949a0_0, 1;
    %inv 8, 1;
    %jmp/0  T_16.0, 8;
    %mov 9, 0, 33;
    %jmp/1  T_16.2, 8;
T_16.0 ; End of true expr.
    %load/v 42, v0x1a94aa0_0, 32;
    %mov 74, 0, 1;
    %addi 42, 1, 33;
    %jmp/0  T_16.1, 8;
 ; End of false expr.
    %blend  9, 42, 33; Condition unknown.
    %jmp  T_16.2;
T_16.1 ;
    %mov 9, 42, 33; Return false value
T_16.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a94aa0_0, 0, 9;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1a44dd0;
T_17 ;
    %wait E_0x1a44f90;
    %load/v 8, v0x1a949a0_0, 1;
    %inv 8, 1;
    %jmp/0  T_17.0, 8;
    %mov 9, 0, 33;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %load/v 42, v0x1a94ba0_0, 32;
    %mov 74, 0, 1;
    %addi 42, 1, 33;
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 42, 33; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 42, 33; Return false value
T_17.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a94ba0_0, 0, 9;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1a44dd0;
T_18 ;
    %vpi_call 2 47 "$dumpfile", "wave.vcd";
    %vpi_call 2 48 "$dumpvars", 1'sb0, S_0x1a721a0;
    %end;
    .thread T_18;
    .scope S_0x1a44dd0;
T_19 ;
    %set/v v0x1a949a0_0, 0, 1;
    %delay 350000, 0;
    %set/v v0x1a949a0_0, 1, 1;
    %end;
    .thread T_19;
    .scope S_0x1a44dd0;
T_20 ;
    %delay 1410065408, 2;
    %vpi_call 2 59 "$finish";
    %end;
    .thread T_20;
    .scope S_0x1a44dd0;
T_21 ;
    %wait E_0x1a8f450;
    %load/v 8, v0x1a8fb50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 2 69 "$display", "rdata: %x, deq: %b, empty: %b, counter: %d, sum: %d", v0x1a8fce0_0, v0x1a8f9d0_0, v0x1a8fbf0_0, v0x1a8f920_0, v0x1a8fd80_0;
    %vpi_call 2 76 "$display", "wdata: %x, enq: %b, full: %b, done: %b", v0x1a91a60_0, v0x1a91960_0, v0x1a919e0_0, v0x1a918e0_0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./../rtl/afifo_test.v";
    "./../rtl/afifo.v";
