var checkSummary = { "check" : [
{ "name":"always_signal_assign_large" , "open_count":"1" , "resolved_count":"0" , "priority":0 , "severity":"Warning"},
{ "name":"fsm_without_one_hot_encoding" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"parameter_name_duplicate" , "open_count":"2" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"seq_block_has_complex_cond" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Warning"} ]};
var moduleSummary = { "module" : [
{ "name":"SPI_Slave" , "count":2 },
{ "name":"SPI_Slave_with_Ram" , "count":2 },
{ "name":"up_counter" , "count":1 } ]};
var fileSummary = { "file" : [
{ "name":"D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/Counter.v" , "count":1 },
{ "name":"D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave.v" , "count":2 },
{ "name":"D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave_with_Ram.v" , "count":2 },
{ "name":"D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/Single_Port_Sync_RAM.v" , "count":2 } ]};
var severitySummary = { "severity" : [
{ "name":"Warning" , "count":2 },
{ "name":"Info" , "count":3 } ]};
var categorySummary = { "category" : [
{ "name":"Nomenclature Style" , "count":2 },
{ "name":"Reset" , "count":1 },
{ "name":"Rtl Design Style" , "count":2 } ]};
var aliasSummary = { "alias" : [
 ]};
