##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for AdcMux_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. AdcMux_IntClock:R)
		5.3::Critical Path Report for (AdcMux_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (AdcMux_IntClock:R vs. AdcMux_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: AdcMux_IntClock          | Frequency: 34.98 MHz   | Target: 1.60 MHz   | 
Clock: AdcMux_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                | Frequency: 109.88 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
AdcMux_IntClock  AdcMux_IntClock  625000           596409      N/A              N/A         N/A              N/A         N/A              N/A         
AdcMux_IntClock  CyBUS_CLK        41666.7          32566       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        AdcMux_IntClock  41666.7          34328       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          34327       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for AdcMux_IntClock
*********************************************
Clock: AdcMux_IntClock
Frequency: 34.98 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 596409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25081
-------------------------------------   ----- 
End-of-path arrival time (ps)           25081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell23   8547  25081  596409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 109.88 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_641/q
Path End       : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_641/q                                 macrocell74   1250   1250  32566  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   4340   5590  32566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell75   1250   1250  34327  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell75   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. AdcMux_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_641/main_0
Capture Clock  : Net_641/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. AdcMux_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34328  RISE       1
Net_641/main_0                       macrocell74   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                            macrocell74         0      0  RISE       1


5.3::Critical Path Report for (AdcMux_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_641/q
Path End       : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_641/q                                 macrocell74   1250   1250  32566  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   4340   5590  32566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1


5.4::Critical Path Report for (AdcMux_IntClock:R vs. AdcMux_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 596409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25081
-------------------------------------   ----- 
End-of-path arrival time (ps)           25081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell23   8547  25081  596409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_641/q
Path End       : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_641/q                                 macrocell74   1250   1250  32566  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   4340   5590  32566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell75   1250   1250  34327  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell75   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_641/main_0
Capture Clock  : Net_641/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. AdcMux_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34328  RISE       1
Net_641/main_0                       macrocell74   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \AdcMux:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \AdcMux:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. AdcMux_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34328  RISE       1
\AdcMux:bSAR_SEQ:nrq_reg\/main_0     macrocell76   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:nrq_reg\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:Sync:genblk1[0]:INST\/out
Path End       : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AdcMux:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34821  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell75   2316   3336  34821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 596409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25081
-------------------------------------   ----- 
End-of-path arrival time (ps)           25081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell23   8547  25081  596409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 596409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25081
-------------------------------------   ----- 
End-of-path arrival time (ps)           25081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell67   8547  25081  596409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell67         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 596409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25081
-------------------------------------   ----- 
End-of-path arrival time (ps)           25081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell71   8547  25081  596409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell71         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 596415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25075
-------------------------------------   ----- 
End-of-path arrival time (ps)           25075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell24   8540  25075  596415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell24         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 596415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25075
-------------------------------------   ----- 
End-of-path arrival time (ps)           25075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell26   8540  25075  596415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell26         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 596415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25075
-------------------------------------   ----- 
End-of-path arrival time (ps)           25075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell48   8540  25075  596415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell48         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 596538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24952
-------------------------------------   ----- 
End-of-path arrival time (ps)           24952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell11   8417  24952  596538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell11         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 596538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24952
-------------------------------------   ----- 
End-of-path arrival time (ps)           24952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell13   8417  24952  596538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell13         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 596538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24952
-------------------------------------   ----- 
End-of-path arrival time (ps)           24952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell64   8417  24952  596538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell64         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 596965p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24525
-------------------------------------   ----- 
End-of-path arrival time (ps)           24525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell40   7990  24525  596965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell40         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 596965p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24525
-------------------------------------   ----- 
End-of-path arrival time (ps)           24525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell63   7990  24525  596965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell63         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 597104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24386
-------------------------------------   ----- 
End-of-path arrival time (ps)           24386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell36   7851  24386  597104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell36         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 597104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24386
-------------------------------------   ----- 
End-of-path arrival time (ps)           24386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell52   7851  24386  597104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell52         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 597104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24386
-------------------------------------   ----- 
End-of-path arrival time (ps)           24386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell61   7851  24386  597104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell61         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 597104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24386
-------------------------------------   ----- 
End-of-path arrival time (ps)           24386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell73   7851  24386  597104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell73         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 597766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23724
-------------------------------------   ----- 
End-of-path arrival time (ps)           23724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell19   7189  23724  597766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell19         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 597766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23724
-------------------------------------   ----- 
End-of-path arrival time (ps)           23724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell32   7189  23724  597766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 597766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23724
-------------------------------------   ----- 
End-of-path arrival time (ps)           23724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell58   7189  23724  597766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell58         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 597783p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23707
-------------------------------------   ----- 
End-of-path arrival time (ps)           23707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell12   7172  23707  597783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell12         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 597883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23607
-------------------------------------   ----- 
End-of-path arrival time (ps)           23607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell31   7072  23607  597883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 597883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23607
-------------------------------------   ----- 
End-of-path arrival time (ps)           23607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell35   7072  23607  597883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell35         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 597883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23607
-------------------------------------   ----- 
End-of-path arrival time (ps)           23607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell43   7072  23607  597883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell43         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 598855p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22635
-------------------------------------   ----- 
End-of-path arrival time (ps)           22635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell18   6101  22635  598855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 598855p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22635
-------------------------------------   ----- 
End-of-path arrival time (ps)           22635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell37   6101  22635  598855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell37         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 598855p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22635
-------------------------------------   ----- 
End-of-path arrival time (ps)           22635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell51   6101  22635  598855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell51         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 598898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22592
-------------------------------------   ----- 
End-of-path arrival time (ps)           22592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell45   6057  22592  598898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell45         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 598898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22592
-------------------------------------   ----- 
End-of-path arrival time (ps)           22592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell50   6057  22592  598898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell50         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 598898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22592
-------------------------------------   ----- 
End-of-path arrival time (ps)           22592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell54   6057  22592  598898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 598898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22592
-------------------------------------   ----- 
End-of-path arrival time (ps)           22592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell68   6057  22592  598898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell68         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 598901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22589
-------------------------------------   ----- 
End-of-path arrival time (ps)           22589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell10   6055  22589  598901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 598901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22589
-------------------------------------   ----- 
End-of-path arrival time (ps)           22589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell72   6055  22589  598901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell72         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 599105p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22385
-------------------------------------   ----- 
End-of-path arrival time (ps)           22385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell21   5850  22385  599105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 599105p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22385
-------------------------------------   ----- 
End-of-path arrival time (ps)           22385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell33   5850  22385  599105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 599105p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22385
-------------------------------------   ----- 
End-of-path arrival time (ps)           22385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell56   5850  22385  599105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell56         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 599105p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22385
-------------------------------------   ----- 
End-of-path arrival time (ps)           22385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell59   5850  22385  599105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell59         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 599666p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21824
-------------------------------------   ----- 
End-of-path arrival time (ps)           21824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell28   5290  21824  599666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 600107p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21383
-------------------------------------   ----- 
End-of-path arrival time (ps)           21383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell34   4848  21383  600107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell34         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 600107p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21383
-------------------------------------   ----- 
End-of-path arrival time (ps)           21383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell46   4848  21383  600107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell46         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 600107p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21383
-------------------------------------   ----- 
End-of-path arrival time (ps)           21383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell65   4848  21383  600107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell65         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 600107p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21383
-------------------------------------   ----- 
End-of-path arrival time (ps)           21383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell69   4848  21383  600107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell69         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 600111p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21379
-------------------------------------   ----- 
End-of-path arrival time (ps)           21379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell27   4844  21379  600111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell27         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 600111p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21379
-------------------------------------   ----- 
End-of-path arrival time (ps)           21379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell39   4844  21379  600111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell39         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 600111p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21379
-------------------------------------   ----- 
End-of-path arrival time (ps)           21379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell41   4844  21379  600111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell41         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 600775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20715
-------------------------------------   ----- 
End-of-path arrival time (ps)           20715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell20   4181  20715  600775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 600775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20715
-------------------------------------   ----- 
End-of-path arrival time (ps)           20715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell22   4181  20715  600775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 600775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20715
-------------------------------------   ----- 
End-of-path arrival time (ps)           20715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell29   4181  20715  600775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell29         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 600775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20715
-------------------------------------   ----- 
End-of-path arrival time (ps)           20715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell53   4181  20715  600775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell53         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 600790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20700
-------------------------------------   ----- 
End-of-path arrival time (ps)           20700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell44   4165  20700  600790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell44         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 600790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20700
-------------------------------------   ----- 
End-of-path arrival time (ps)           20700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell57   4165  20700  600790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell57         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 600792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20698
-------------------------------------   ----- 
End-of-path arrival time (ps)           20698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell15   4163  20698  600792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 600792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20698
-------------------------------------   ----- 
End-of-path arrival time (ps)           20698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell25   4163  20698  600792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 600792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20698
-------------------------------------   ----- 
End-of-path arrival time (ps)           20698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell38   4163  20698  600792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell38         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 600792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20698
-------------------------------------   ----- 
End-of-path arrival time (ps)           20698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell49   4163  20698  600792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell49         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 601889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19601
-------------------------------------   ----- 
End-of-path arrival time (ps)           19601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell14   3066  19601  601889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 601889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19601
-------------------------------------   ----- 
End-of-path arrival time (ps)           19601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell16   3066  19601  601889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 601889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19601
-------------------------------------   ----- 
End-of-path arrival time (ps)           19601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell47   3066  19601  601889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell47         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 601889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19601
-------------------------------------   ----- 
End-of-path arrival time (ps)           19601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell60   3066  19601  601889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell60         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 601892p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19598
-------------------------------------   ----- 
End-of-path arrival time (ps)           19598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell17   3063  19598  601892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 601892p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19598
-------------------------------------   ----- 
End-of-path arrival time (ps)           19598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell30   3063  19598  601892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell30         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 601892p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19598
-------------------------------------   ----- 
End-of-path arrival time (ps)           19598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell42   3063  19598  601892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell42         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 602010p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19480
-------------------------------------   ----- 
End-of-path arrival time (ps)           19480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell55   2945  19480  602010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell55         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 602010p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19480
-------------------------------------   ----- 
End-of-path arrival time (ps)           19480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell62   2945  19480  602010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell62         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 602010p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19480
-------------------------------------   ----- 
End-of-path arrival time (ps)           19480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell66   2945  19480  602010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell66         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 602010p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19480
-------------------------------------   ----- 
End-of-path arrival time (ps)           19480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q              macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    6300   7550  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10900  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2285  13185  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16535  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell70   2945  19480  602010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13470
-------------------------------------   ----- 
End-of-path arrival time (ps)           13470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell27  12220  13470  608020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13470
-------------------------------------   ----- 
End-of-path arrival time (ps)           13470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell39  12220  13470  608020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell39         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13470
-------------------------------------   ----- 
End-of-path arrival time (ps)           13470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell41  12220  13470  608020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell41         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608438p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell19  11802  13052  608438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608438p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell32  11802  13052  608438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608438p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell58  11802  13052  608438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell58         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608571p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12919
-------------------------------------   ----- 
End-of-path arrival time (ps)           12919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell34  11669  12919  608571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell34         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608571p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12919
-------------------------------------   ----- 
End-of-path arrival time (ps)           12919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell46  11669  12919  608571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell46         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608571p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12919
-------------------------------------   ----- 
End-of-path arrival time (ps)           12919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell65  11669  12919  608571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell65         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608571p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12919
-------------------------------------   ----- 
End-of-path arrival time (ps)           12919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell69  11669  12919  608571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell69         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:CtrlReg\/control_1
Path End       : \AdcMux:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \AdcMux:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 608689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12251
-------------------------------------   ----- 
End-of-path arrival time (ps)           12251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  608689  RISE       1
\AdcMux:bSAR_SEQ:cnt_enable\/main_1      macrocell3     3221   4431  608689  RISE       1
\AdcMux:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7781  608689  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/enable  count7cell     4471  12251  608689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608712p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell11  11528  12778  608712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608712p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell13  11528  12778  608712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608712p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell64  11528  12778  608712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell64         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12764
-------------------------------------   ----- 
End-of-path arrival time (ps)           12764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell23  11514  12764  608726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12764
-------------------------------------   ----- 
End-of-path arrival time (ps)           12764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell67  11514  12764  608726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell67         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12764
-------------------------------------   ----- 
End-of-path arrival time (ps)           12764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell71  11514  12764  608726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell71         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608882p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell19  11358  12608  608882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608882p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell32  11358  12608  608882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell32         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608882p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell58  11358  12608  608882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell58         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12495
-------------------------------------   ----- 
End-of-path arrival time (ps)           12495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell12  11245  12495  608995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell12         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12469
-------------------------------------   ----- 
End-of-path arrival time (ps)           12469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell28  11219  12469  609021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12433
-------------------------------------   ----- 
End-of-path arrival time (ps)           12433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell20  11183  12433  609057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12433
-------------------------------------   ----- 
End-of-path arrival time (ps)           12433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell22  11183  12433  609057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell22         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12433
-------------------------------------   ----- 
End-of-path arrival time (ps)           12433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell29  11183  12433  609057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell29         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12433
-------------------------------------   ----- 
End-of-path arrival time (ps)           12433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell53  11183  12433  609057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell53         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609060p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12430
-------------------------------------   ----- 
End-of-path arrival time (ps)           12430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell40  11180  12430  609060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell40         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609060p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12430
-------------------------------------   ----- 
End-of-path arrival time (ps)           12430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell63  11180  12430  609060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell63         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609259p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell36  10981  12231  609259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell36         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609259p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell52  10981  12231  609259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell52         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609259p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell61  10981  12231  609259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell61         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609259p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell73  10981  12231  609259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell73         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11928
-------------------------------------   ----- 
End-of-path arrival time (ps)           11928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell19  10678  11928  609562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell19         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11928
-------------------------------------   ----- 
End-of-path arrival time (ps)           11928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell32  10678  11928  609562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11928
-------------------------------------   ----- 
End-of-path arrival time (ps)           11928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell58  10678  11928  609562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell58         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell12  10664  11914  609576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell12         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell21  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell21         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell33  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell56  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell59  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell59         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell15  10467  11717  609773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell15         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell25  10467  11717  609773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell25         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell38  10467  11717  609773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell38         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell49  10467  11717  609773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell49         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609797p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell18  10443  11693  609797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell18         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609797p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell37  10443  11693  609797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell37         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609797p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell51  10443  11693  609797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell51         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell45  10397  11647  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell45         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell50  10397  11647  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell50         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell54  10397  11647  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell54         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell68  10397  11647  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell68         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11631
-------------------------------------   ----- 
End-of-path arrival time (ps)           11631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell18  10381  11631  609859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell18         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11631
-------------------------------------   ----- 
End-of-path arrival time (ps)           11631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell37  10381  11631  609859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell37         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11631
-------------------------------------   ----- 
End-of-path arrival time (ps)           11631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell51  10381  11631  609859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell51         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11616
-------------------------------------   ----- 
End-of-path arrival time (ps)           11616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell12  10366  11616  609874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell12         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609880p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11610
-------------------------------------   ----- 
End-of-path arrival time (ps)           11610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell19  10360  11610  609880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell19         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609880p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11610
-------------------------------------   ----- 
End-of-path arrival time (ps)           11610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell32  10360  11610  609880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell32         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609880p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11610
-------------------------------------   ----- 
End-of-path arrival time (ps)           11610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell58  10360  11610  609880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell58         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell44  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell44         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell57  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell57         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell20  10319  11569  609921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell20         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell22  10319  11569  609921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell22         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell29  10319  11569  609921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell53  10319  11569  609921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell53         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell24  10220  11470  610020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell24         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell26  10220  11470  610020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell26         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell48  10220  11470  610020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell48         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell45   9876  11126  610364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell45         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell50   9876  11126  610364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell50         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell54   9876  11126  610364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell68   9876  11126  610364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell68         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11081
-------------------------------------   ----- 
End-of-path arrival time (ps)           11081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell31   9831  11081  610409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell31         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11081
-------------------------------------   ----- 
End-of-path arrival time (ps)           11081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell35   9831  11081  610409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell35         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11081
-------------------------------------   ----- 
End-of-path arrival time (ps)           11081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell43   9831  11081  610409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell43         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11074
-------------------------------------   ----- 
End-of-path arrival time (ps)           11074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell10   9824  11074  610416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell10         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11074
-------------------------------------   ----- 
End-of-path arrival time (ps)           11074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell72   9824  11074  610416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell72         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610436p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11054
-------------------------------------   ----- 
End-of-path arrival time (ps)           11054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell12   9804  11054  610436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell12         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell24   9688  10938  610552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell24         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell26   9688  10938  610552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell26         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell48   9688  10938  610552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell48         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610566p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10924
-------------------------------------   ----- 
End-of-path arrival time (ps)           10924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell11   9674  10924  610566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell11         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610566p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10924
-------------------------------------   ----- 
End-of-path arrival time (ps)           10924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell13   9674  10924  610566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell13         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610566p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10924
-------------------------------------   ----- 
End-of-path arrival time (ps)           10924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell64   9674  10924  610566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell64         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell31   9610  10860  610630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell31         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell35   9610  10860  610630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell35         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell43   9610  10860  610630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell43         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610640p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell18   9600  10850  610640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell18         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610640p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell37   9600  10850  610640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell37         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610640p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell51   9600  10850  610640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell51         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610645p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell45   9595  10845  610645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell45         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610645p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell50   9595  10845  610645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell50         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610645p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell54   9595  10845  610645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell54         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610645p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell68   9595  10845  610645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell68         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610661p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10829
-------------------------------------   ----- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell10   9579  10829  610661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell10         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610661p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10829
-------------------------------------   ----- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell72   9579  10829  610661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell72         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell31   9471  10721  610769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell31         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell35   9471  10721  610769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell35         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell43   9471  10721  610769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell10   9451  10701  610789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell10         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell72   9451  10701  610789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell72         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell44   9327  10577  610913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell44         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell57   9327  10577  610913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell57         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell45   9231  10481  611009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell45         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell50   9231  10481  611009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell50         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell54   9231  10481  611009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell54         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell68   9231  10481  611009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell68         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell18   9221  10471  611019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell18         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell37   9221  10471  611019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell37         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell51   9221  10471  611019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell51         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell20   9151  10401  611089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell20         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell22   9151  10401  611089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell22         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell29   9151  10401  611089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell29         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell53   9151  10401  611089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell53         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell23   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell67   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell67         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell71   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell71         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611247p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell15   8993  10243  611247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell15         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611247p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell25   8993  10243  611247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell25         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611247p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell38   8993  10243  611247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell38         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611247p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell49   8993  10243  611247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell49         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10237
-------------------------------------   ----- 
End-of-path arrival time (ps)           10237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell20   8987  10237  611253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell20         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10237
-------------------------------------   ----- 
End-of-path arrival time (ps)           10237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell22   8987  10237  611253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell22         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10237
-------------------------------------   ----- 
End-of-path arrival time (ps)           10237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell29   8987  10237  611253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell29         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10237
-------------------------------------   ----- 
End-of-path arrival time (ps)           10237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell53   8987  10237  611253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell53         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell40   8610   9860  611630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell40         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell63   8610   9860  611630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell63         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell31   8508   9758  611732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell31         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell35   8508   9758  611732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell35         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell43   8508   9758  611732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell43         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9640
-------------------------------------   ---- 
End-of-path arrival time (ps)           9640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell36   8390   9640  611850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9640
-------------------------------------   ---- 
End-of-path arrival time (ps)           9640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell52   8390   9640  611850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell52         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9640
-------------------------------------   ---- 
End-of-path arrival time (ps)           9640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell61   8390   9640  611850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell61         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9640
-------------------------------------   ---- 
End-of-path arrival time (ps)           9640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell73   8390   9640  611850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell73         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611946p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell40   8294   9544  611946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell40         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611946p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell63   8294   9544  611946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell63         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612068p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell44   8172   9422  612068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell44         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612068p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell57   8172   9422  612068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell57         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell15   8151   9401  612089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell15         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell25   8151   9401  612089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell25         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell38   8151   9401  612089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell38         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell49   8151   9401  612089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell49         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell28   8119   9369  612121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell28         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell21   8117   9367  612123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell21         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell33   8117   9367  612123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell33         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell56   8117   9367  612123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell56         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell59   8117   9367  612123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell59         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9357
-------------------------------------   ---- 
End-of-path arrival time (ps)           9357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell34   8107   9357  612133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell34         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9357
-------------------------------------   ---- 
End-of-path arrival time (ps)           9357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell46   8107   9357  612133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell46         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9357
-------------------------------------   ---- 
End-of-path arrival time (ps)           9357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell65   8107   9357  612133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell65         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9357
-------------------------------------   ---- 
End-of-path arrival time (ps)           9357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell69   8107   9357  612133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell69         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell10   7940   9190  612300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell10         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell72   7940   9190  612300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell72         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell44   7696   8946  612544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell44         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell57   7696   8946  612544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell57         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell19   7164   8414  613076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell19         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell32   7164   8414  613076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell32         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell58   7164   8414  613076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell58         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell17   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell17         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell30   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell30         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell42   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell42         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell14   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell14         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell16   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell16         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell47   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell47         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell60   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell60         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell12   7141   8391  613099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell12         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613114p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell55   7126   8376  613114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell55         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613114p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell62   7126   8376  613114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell62         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613114p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell66   7126   8376  613114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell66         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613114p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell70   7126   8376  613114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell70         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613376p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell17   6864   8114  613376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell17         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613376p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell30   6864   8114  613376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell30         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613376p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell42   6864   8114  613376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell42         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613395p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell55   6845   8095  613395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell55         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613395p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell62   6845   8095  613395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell62         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613395p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell66   6845   8095  613395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell66         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613395p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell70   6845   8095  613395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell70         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell55   6458   7708  613782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell55         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell62   6458   7708  613782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell62         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell66   6458   7708  613782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell66         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell70   6458   7708  613782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell70         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell14   6450   7700  613790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell14         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell16   6450   7700  613790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell16         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell47   6450   7700  613790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell47         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell60   6450   7700  613790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell60         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell24   6400   7650  613840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell24         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell26   6400   7650  613840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell26         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell48   6400   7650  613840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell48         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell17   6388   7638  613852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell17         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell30   6388   7638  613852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell30         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell42   6388   7638  613852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell42         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell14   6387   7637  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell14         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell16   6387   7637  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell16         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell47   6387   7637  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell47         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell60   6387   7637  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell60         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell27   6366   7616  613874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell27         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell39   6366   7616  613874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell39         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell41   6366   7616  613874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell41         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell36   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell36         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell52   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell52         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell61   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell61         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell73   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell73         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:CtrlReg\/control_1
Path End       : \AdcMux:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \AdcMux:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 613894p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  608689  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/load  count7cell     4536   5746  613894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell23   6339   7589  613901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell67   6339   7589  613901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell67         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell71   6339   7589  613901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell71         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell24   6226   7476  614014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell24         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell26   6226   7476  614014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell26         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell48   6226   7476  614014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell48         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell23   6207   7457  614033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell67   6207   7457  614033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell67         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell71   6207   7457  614033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell71         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell40   6207   7457  614033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell40         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell63   6207   7457  614033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell63         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell11   6204   7454  614036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell11         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell13   6204   7454  614036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell13         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell64   6204   7454  614036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell64         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell15   6201   7451  614039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell15         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell25   6201   7451  614039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell25         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell38   6201   7451  614039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell38         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell49   6201   7451  614039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell49         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell31   6090   7340  614150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell31         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell35   6090   7340  614150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell35         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell43   6090   7340  614150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell43         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614154p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell18   6086   7336  614154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell18         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614154p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell37   6086   7336  614154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell37         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614154p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell51   6086   7336  614154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell51         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614161p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell19   6079   7329  614161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell19         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614161p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell32   6079   7329  614161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell32         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614161p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell58   6079   7329  614161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell58         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell12   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell12         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell45   6059   7309  614181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell45         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell50   6059   7309  614181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell50         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell54   6059   7309  614181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell54         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell68   6059   7309  614181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell68         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614185p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell10   6055   7305  614185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell10         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614185p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell72   6055   7305  614185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell72         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614277p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell45   5963   7213  614277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell45         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614277p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell50   5963   7213  614277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell50         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614277p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell54   5963   7213  614277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell54         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614277p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell68   5963   7213  614277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell68         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell11   5874   7124  614366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell11         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell13   5874   7124  614366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell13         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell64   5874   7124  614366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell64         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614494p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell17   5746   6996  614494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell17         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614494p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell30   5746   6996  614494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell30         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614494p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell42   5746   6996  614494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell42         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell36   5710   6960  614530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell36         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell52   5710   6960  614530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell52         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell61   5710   6960  614530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell61         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614530p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell73   5710   6960  614530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell73         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell11   5670   6920  614570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell11         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell13   5670   6920  614570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell13         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell64   5670   6920  614570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell64         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell44   5662   6912  614578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell44         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell57   5662   6912  614578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell57         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell36   5518   6768  614722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell36         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell52   5518   6768  614722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell52         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell61   5518   6768  614722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell61         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell73   5518   6768  614722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell73         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614741p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell36   5499   6749  614741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell36         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614741p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell52   5499   6749  614741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell52         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614741p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell61   5499   6749  614741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell61         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614741p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell73   5499   6749  614741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell73         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614753p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell23   5487   6737  614753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614753p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell67   5487   6737  614753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell67         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614753p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell71   5487   6737  614753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell71         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614832p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell18   5408   6658  614832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell18         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614832p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell37   5408   6658  614832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell37         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614832p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell51   5408   6658  614832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell51         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614858p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell14   5382   6632  614858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell14         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614858p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell16   5382   6632  614858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell16         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614858p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell47   5382   6632  614858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell47         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614858p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell60   5382   6632  614858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell60         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell17   5326   6576  614914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell17         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell30   5326   6576  614914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell30         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell42   5326   6576  614914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell42         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614918p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell14   5322   6572  614918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell14         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614918p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell16   5322   6572  614918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell16         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614918p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell47   5322   6572  614918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell47         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614918p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell60   5322   6572  614918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell60         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell11   5304   6554  614936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell11         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell13   5304   6554  614936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell13         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell64   5304   6554  614936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell64         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614943p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell23   5297   6547  614943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell23         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614943p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell67   5297   6547  614943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell67         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614943p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell71   5297   6547  614943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell71         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell55   5288   6538  614952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell55         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell62   5288   6538  614952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell62         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell66   5288   6538  614952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell70   5288   6538  614952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell70         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \AdcMux:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 614980p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  598793  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell9    4570   6510  614980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell24   5164   6414  615076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell24         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell26   5164   6414  615076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell26         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell48   5164   6414  615076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell48         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615115p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell55   5125   6375  615115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell55         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615115p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell62   5125   6375  615115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell62         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615115p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell66   5125   6375  615115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell66         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615115p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell70   5125   6375  615115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell70         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615262p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell31   4978   6228  615262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell31         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615262p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell35   4978   6228  615262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell35         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615262p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell43   4978   6228  615262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell43         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615289p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell10   4951   6201  615289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell10         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615289p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell72   4951   6201  615289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell72         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell17   4897   6147  615343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell17         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell30   4897   6147  615343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell30         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell42   4897   6147  615343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell42         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615347p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell14   4893   6143  615347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell14         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615347p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell16   4893   6143  615347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell16         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615347p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell47   4893   6143  615347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell47         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615347p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell60   4893   6143  615347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell60         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \AdcMux:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  598306  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell6    4104   6044  615446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell20   4655   5905  615585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell20         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell22   4655   5905  615585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell22         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell29   4655   5905  615585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell29         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell53   4655   5905  615585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell53         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell55   4637   5887  615603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell55         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell62   4637   5887  615603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell62         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell66   4637   5887  615603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell66         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell70   4637   5887  615603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell70         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell15   4627   5877  615613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell15         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell25   4627   5877  615613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell25         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell38   4627   5877  615613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell38         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell49   4627   5877  615613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell49         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell24   4474   5724  615766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell24         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell26   4474   5724  615766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell26         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell48   4474   5724  615766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell48         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \AdcMux:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 615818p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  599213  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell5    3732   5672  615818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \AdcMux:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 615975p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  599061  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell7    3575   5515  615975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \AdcMux:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615979p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  599064  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell4    3571   5511  615979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616329p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell28   3911   5161  616329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell28         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell21   3910   5160  616330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell21         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell33   3910   5160  616330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell33         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell56   3910   5160  616330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell56         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell59   3910   5160  616330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell59         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616351p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell40   3889   5139  616351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell40         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616351p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596428  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell63   3889   5139  616351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell63         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \AdcMux:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616377p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  599704  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell8    3173   5113  616377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616460p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell34   3780   5030  616460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell34         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616460p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell46   3780   5030  616460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell46         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616460p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell65   3780   5030  616460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell65         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616460p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell69   3780   5030  616460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell69         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616507p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell27   3733   4983  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell27         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616507p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell39   3733   4983  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell39         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616507p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  597842  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell41   3733   4983  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell41         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell34   3588   4838  616652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell34         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell46   3588   4838  616652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell46         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell65   3588   4838  616652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell65         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell69   3588   4838  616652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell69         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616653p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell27   3587   4837  616653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell27         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616653p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell39   3587   4837  616653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell39         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616653p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell41   3587   4837  616653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell41         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616654p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell34   3586   4836  616654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell34         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616654p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell46   3586   4836  616654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell46         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616654p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell65   3586   4836  616654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell65         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616654p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell69   3586   4836  616654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell69         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616655p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell27   3585   4835  616655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell27         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616655p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell39   3585   4835  616655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell39         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616655p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell41   3585   4835  616655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell41         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell21   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell21         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell33   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell33         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell56   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell56         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell59   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell59         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell21   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell21         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell33   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell33         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell56   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell56         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell59   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell59         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell21   3460   4710  616780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell21         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell33   3460   4710  616780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell33         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell56   3460   4710  616780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell56         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell59   3460   4710  616780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell59         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell34   3444   4694  616796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell34         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell46   3444   4694  616796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell46         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell65   3444   4694  616796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell65         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell69   3444   4694  616796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell69         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616799p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597549  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell28   3441   4691  616799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell28         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell28   3425   4675  616815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell28         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616836p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell27   3404   4654  616836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell27         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616836p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell39   3404   4654  616836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell39         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616836p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  597136  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell41   3404   4654  616836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell41         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616845p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  597042  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell28   3395   4645  616845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell28         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616988p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell20   3252   4502  616988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell20         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616988p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell22   3252   4502  616988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell22         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616988p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell29   3252   4502  616988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell29         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616988p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell53   3252   4502  616988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell53         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616989p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell44   3251   4501  616989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell44         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616989p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell57   3251   4501  616989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell57         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 617011p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell40   3229   4479  617011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell40         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 617011p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell63   3229   4479  617011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell63         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617012p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell15   3228   4478  617012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell15         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 617012p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell25   3228   4478  617012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell25         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 617012p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell38   3228   4478  617012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell38         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617012p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596409  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell49   3228   4478  617012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell49         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_641/q
Path End       : \AdcMux:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \AdcMux:bSAR_SEQ:EOCSts\/clock
Path slack     : 617449p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7051
-------------------------------------   ---- 
End-of-path arrival time (ps)           7051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
Net_641/q                          macrocell74   1250   1250  617449  RISE       1
\AdcMux:bSAR_SEQ:EOCSts\/status_0  statuscell1   5801   7051  617449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:nrq_reg\/q
Path End       : Net_641/main_1
Capture Clock  : Net_641/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:nrq_reg\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:nrq_reg\/q  macrocell76   1250   1250  617945  RISE       1
Net_641/main_1               macrocell74   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AdcMux:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \AdcMux:bSAR_SEQ:EOCSts\/clock
Path slack     : 618015p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618015  RISE       1
\AdcMux:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3675   4885  618015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_641/clk_en
Capture Clock  : Net_641/clock_0
Path slack     : 618015p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618015  RISE       1
Net_641/clk_en                       macrocell74    3675   4885  618015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AdcMux:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \AdcMux:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618015p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618015  RISE       1
\AdcMux:bSAR_SEQ:nrq_reg\/clk_en     macrocell76    3675   4885  618015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:nrq_reg\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AdcMux:bSAR_SEQ:CtrlReg\/control_0
Path End       : \AdcMux:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \AdcMux:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AdcMux_IntClock:R#1 vs. AdcMux_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\AdcMux:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  618015  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2904   4114  618786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\AdcMux:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

