Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\J3X\Documents\Digital-konstruktion\ALU-mem\memory_cell\memory_cell.vhd" into library work
Parsing entity <Memory_Cell>.
INFO:HDLCompiler:1676 - "C:\Users\J3X\Documents\Digital-konstruktion\ALU-mem\memory_cell\memory_cell.vhd" Line 37. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <memory_cell>.
Parsing VHDL file "C:\Users\J3X\Documents\Digital-konstruktion\ALU-mem\memory_cell\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
INFO:HDLCompiler:1676 - "C:\Users\J3X\Documents\Digital-konstruktion\ALU-mem\memory_cell\ALU.vhd" Line 76. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\J3X\Documents\Digital-konstruktion\ALU-mem\memory_cell\ALU.vhd" Line 112: Assignment to memory1_address ignored, since the identifier is never used

Elaborating entity <Memory_Cell> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\J3X\Documents\Digital-konstruktion\ALU-mem\memory_cell\ALU.vhd" Line 79: Net <memory1_data[12]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "c:/users/j3x/documents/digital-konstruktion/alu-mem/memory_cell/alu.vhd".
WARNING:Xst:647 - Input <GPU_address<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memory1_source<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memory1_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memory1_write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memory1_read_gpu> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <memory1_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <z>.
    Found 1-bit register for signal <alu1_zeroFlag>.
    Found 13-bit register for signal <alu2_register>.
    Found 13-bit register for signal <alu1_register>.
    Found 13-bit adder for signal <alu1_register[12]_alu1_operand[12]_add_31_OUT> created at line 131.
    Found 13-bit adder for signal <alu2_register[12]_alu2_operand[12]_add_39_OUT> created at line 146.
    Found 13-bit subtractor for signal <GND_5_o_GND_5_o_sub_34_OUT<12:0>> created at line 133.
    Found 13-bit subtractor for signal <GND_5_o_GND_5_o_sub_42_OUT<12:0>> created at line 148.
    Found 13-bit 7-to-1 multiplexer for signal <main_buss_out> created at line 37.
    Found 13-bit 4-to-1 multiplexer for signal <memory2_address> created at line 87.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Memory_Cell>.
    Related source file is "c:/users/j3x/documents/digital-konstruktion/alu-mem/memory_cell/memory_cell.vhd".
    Found 1024x13-bit single-port RAM <Mram_ram_block_0> for signal <ram_block_0>.
    Found 1024x13-bit single-port RAM <Mram_ram_block_1> for signal <ram_block_1>.
    Found 1024x13-bit single-port RAM <Mram_ram_block_2> for signal <ram_block_2>.
    Found 1024x13-bit single-port RAM <Mram_ram_block_3> for signal <ram_block_3>.
    Found 1024x13-bit single-port RAM <Mram_ram_block_4> for signal <ram_block_4>.
    Found 1024x13-bit single-port RAM <Mram_ram_block_5> for signal <ram_block_5>.
    Found 1024x13-bit single-port RAM <Mram_ram_block_6> for signal <ram_block_6>.
    Found 1024x13-bit single-port RAM <Mram_ram_block_7> for signal <ram_block_7>.
    Found 13-bit register for signal <data>.
    Found 13-bit register for signal <address_sync>.
    Found 13-bit 8-to-1 multiplexer for signal <_n0133> created at line 63.
    Summary:
	inferred   8 RAM(s).
	inferred  26 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <Memory_Cell> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 1024x13-bit single-port RAM                           : 16
# Adders/Subtractors                                   : 2
 13-bit addsub                                         : 2
# Registers                                            : 8
 1-bit register                                        : 2
 13-bit register                                       : 6
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 18
 13-bit 2-to-1 multiplexer                             : 4
 13-bit 4-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 13-bit 8-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ALU>.
The following registers are absorbed into accumulator <alu1_register>: 1 register on signal <alu1_register>.
The following registers are absorbed into accumulator <alu2_register>: 1 register on signal <alu2_register>.
Unit <ALU> synthesized (advanced).

Synthesizing (advanced) Unit <Memory_Cell>.
INFO:Xst:3225 - The RAM <Mram_ram_block_0> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_0>       | high     |
    |     addrA          | connected to signal <address_sync<9:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <address<9:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mram_ram_block_2> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address_sync<9:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <address<9:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mram_ram_block_3> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address_sync<9:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <address<9:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mram_ram_block_1> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address_sync<9:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <address<9:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mram_ram_block_5> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address_sync<9:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <address<9:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mram_ram_block_4> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address_sync<9:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <address<9:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mram_ram_block_6> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address_sync<9:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <address<9:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mram_ram_block_7> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address_sync<9:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <address<9:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Memory_Cell> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 1024x13-bit dual-port block RAM                       : 16
# Accumulators                                         : 2
 13-bit updown accumulator                             : 2
# Registers                                            : 54
 Flip-Flops                                            : 54
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 18
 13-bit 2-to-1 multiplexer                             : 4
 13-bit 4-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 13-bit 8-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <z> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <alu1_zeroFlag> 

Optimizing unit <ALU> ...

Optimizing unit <Memory_Cell> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 2.
FlipFlop memory2/address_sync_10 has been replicated 1 time(s)
FlipFlop memory2/address_sync_11 has been replicated 1 time(s)
FlipFlop memory2/address_sync_12 has been replicated 1 time(s)
FlipFlop memory3/address_sync_10 has been replicated 1 time(s)
FlipFlop memory3/address_sync_11 has been replicated 1 time(s)
FlipFlop memory3/address_sync_12 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 230
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 30
#      LUT5                        : 26
#      LUT6                        : 93
#      MUXCY                       : 24
#      MUXF7                       : 26
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 85
#      FD                          : 32
#      FDE                         : 53
# RAMS                             : 16
#      RAMB16BWER                  : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 32
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  18224     0%  
 Number of Slice LUTs:                  152  out of   9112     1%  
    Number used as Logic:               152  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    155
   Number with an unused Flip Flop:      70  out of    155    45%  
   Number with an unused LUT:             3  out of    155     1%  
   Number of fully used LUT-FF pairs:    82  out of    155    52%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          65
 Number of bonded IOBs:                  47  out of    232    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 101   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.122ns (Maximum Frequency: 320.323MHz)
   Minimum input arrival time before clock: 4.321ns
   Maximum output required time after clock: 5.644ns
   Maximum combinational path delay: 6.931ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.122ns (frequency: 320.323MHz)
  Total number of paths / destination ports: 1629 / 677
-------------------------------------------------------------------------
Delay:               3.122ns (Levels of Logic = 2)
  Source:            memory3/Mram_ram_block_6 (RAM)
  Destination:       memory3/data_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: memory3/Mram_ram_block_6 to memory3/data_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB12    1   1.850   0.827  memory3/Mram_ram_block_6 (memory3/_n0107<12>)
     LUT6:I2->O            1   0.203   0.000  memory3/Mmux__n0133_33 (memory3/Mmux__n0133_33)
     MUXF7:I1->O           1   0.140   0.000  memory3/Mmux__n0133_2_f7_2 (memory3/_n0133<12>)
     FDE:D                     0.102          memory3/data_12
    ----------------------------------------
    Total                      3.122ns (2.295ns logic, 0.827ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1656 / 335
-------------------------------------------------------------------------
Offset:              4.321ns (Levels of Logic = 2)
  Source:            alu_operation<1> (PAD)
  Destination:       alu2_register_0 (FF)
  Destination Clock: clk rising

  Data Path: alu_operation<1> to alu2_register_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.368  alu_operation_1_IBUF (alu_operation<1>_inv1_inv1)
     LUT2:I0->O           26   0.203   1.206  _n0145_inv1 (_n0145_inv)
     FDE:CE                    0.322          alu2_register_0
    ----------------------------------------
    Total                      4.321ns (1.747ns logic, 2.574ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 53 / 14
-------------------------------------------------------------------------
Offset:              5.644ns (Levels of Logic = 3)
  Source:            memory3/data_12 (FF)
  Destination:       main_buss_out<12> (PAD)
  Source Clock:      clk rising

  Data Path: memory3/data_12 to main_buss_out<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.447   1.058  memory3/data_12 (memory3/data_12)
     LUT6:I3->O            1   0.205   0.580  Mmux_main_buss_out41 (Mmux_main_buss_out4)
     LUT6:I5->O            1   0.205   0.579  Mmux_main_buss_out42 (main_buss_out_12_OBUF)
     OBUF:I->O                 2.571          main_buss_out_12_OBUF (main_buss_out<12>)
    ----------------------------------------
    Total                      5.644ns (3.428ns logic, 2.216ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 91 / 13
-------------------------------------------------------------------------
Delay:               6.931ns (Levels of Logic = 4)
  Source:            buss_output<0> (PAD)
  Destination:       main_buss_out<12> (PAD)

  Data Path: buss_output<0> to main_buss_out<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.571  buss_output_0_IBUF (buss_output_0_IBUF)
     LUT6:I0->O            1   0.203   0.580  Mmux_main_buss_out14 (Mmux_main_buss_out1)
     LUT6:I5->O            1   0.205   0.579  Mmux_main_buss_out15 (main_buss_out_0_OBUF)
     OBUF:I->O                 2.571          main_buss_out_0_OBUF (main_buss_out<0>)
    ----------------------------------------
    Total                      6.931ns (4.201ns logic, 2.730ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.122|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.64 secs
 
--> 

Total memory usage is 257364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   10 (   0 filtered)

