# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/FullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 00:23:55 on Oct 23,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture Struct of FullAdder
# End time: 00:23:55 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/Add.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 00:23:55 on Oct 23,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/Add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add
# -- Compiling architecture Struct of Add
# End time: 00:23:55 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/ALU_final.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 00:23:55 on Oct 23,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/ALU_final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_final
# -- Compiling architecture Struct of ALU_final
# End time: 00:23:55 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.alu_final
# vsim work.alu_final 
# Start time: 00:23:59 on Oct 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_final(struct)
# Loading work.add(struct)
# Loading work.fulladder(struct)
add wave -position insertpoint sim:/alu_final/*
force -freeze sim:/alu_final/alu_a 1001001001110001 0
force -freeze sim:/alu_final/alu_b 0001001001110001 0
force -freeze sim:/alu_final/k1 0 0
force -freeze sim:/alu_final/op 0 0
run
run
force -freeze sim:/alu_final/alu_b 0101001001110001 0
run
run
force -freeze sim:/alu_final/op 1 0
run
run
force -freeze sim:/alu_final/alu_b 0111001001110001 0
run
force -freeze sim:/alu_final/alu_b 0011001001110001 0
run
force -freeze sim:/alu_final/op 0 0
force -freeze sim:/alu_final/op 0 0
run
run
force -freeze sim:/alu_final/k1 1 0
run
force -freeze sim:/alu_final/alu_b 0011001001110000 0
run
run
force -freeze sim:/alu_final/op 1 0
run
run
force -freeze sim:/alu_final/alu_a 1001001001110001 0
force -freeze sim:/alu_final/alu_b 1001001001110001 0
run
run
force -freeze sim:/alu_final/alu_b 1001001001110000 0
run
force -freeze sim:/alu_final/alu_a 1001001001110000 0
run
run
run
# End time: 00:32:47 on Oct 23,2018, Elapsed time: 0:08:48
# Errors: 0, Warnings: 0
