strict digraph "" {
	node [label="\N"];
	"3922:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b21a50>",
		fillcolor=springgreen,
		label="3922:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3923:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b21f50>",
		fillcolor=firebrick,
		label="3923:NS
node_bus_off <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b21f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3922:IF" -> "3923:NS"	 [cond="['rx_err_cnt', 'tx_err_cnt', 'reset_mode', 'we_tx_err_cnt', 'data_in']",
		label="((rx_err_cnt == 9'h0) & (tx_err_cnt == 9'd0) & ~reset_mode | we_tx_err_cnt & (data_in < 8'd255))",
		lineno=3922];
	"3924:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b21a90>",
		fillcolor=springgreen,
		label="3924:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3922:IF" -> "3924:IF"	 [cond="['rx_err_cnt', 'tx_err_cnt', 'reset_mode', 'we_tx_err_cnt', 'data_in']",
		label="!(((rx_err_cnt == 9'h0) & (tx_err_cnt == 9'd0) & ~reset_mode | we_tx_err_cnt & (data_in < 8'd255)))",
		lineno=3922];
	"3919:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b2e5d0>",
		fillcolor=turquoise,
		label="3919:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3920:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b2e610>",
		fillcolor=springgreen,
		label="3920:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3919:BL" -> "3920:IF"	 [cond="[]",
		lineno=None];
	"Leaf_3918:AL"	 [def_var="['node_bus_off']",
		label="Leaf_3918:AL"];
	"3923:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
	"3925:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b21ad0>",
		fillcolor=firebrick,
		label="3925:NS
node_bus_off <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b21ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3925:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
	"3920:IF" -> "3922:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3920];
	"3921:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b2e650>",
		fillcolor=firebrick,
		label="3921:NS
node_bus_off <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b2e650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3920:IF" -> "3921:NS"	 [cond="['rst']",
		label=rst,
		lineno=3920];
	"3924:IF" -> "3925:NS"	 [cond="['tx_err_cnt', 'we_tx_err_cnt', 'data_in']",
		label="((tx_err_cnt >= 9'd256) | we_tx_err_cnt & (data_in == 8'd255))",
		lineno=3924];
	"3918:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b2e850>",
		clk_sens=True,
		fillcolor=gold,
		label="3918:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['tx_err_cnt', 'reset_mode', 'data_in', 'rx_err_cnt', 'we_tx_err_cnt', 'rst']"];
	"3918:AL" -> "3919:BL"	 [cond="[]",
		lineno=None];
	"3921:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
}
