// Seed: 2811588764
module module_0 ();
endmodule
module module_1 #(
    parameter id_11 = 32'd40,
    parameter id_13 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  output wire id_15;
  input logic [7:0] id_14;
  inout wire _id_13;
  module_0 modCall_1 ();
  input wire id_12;
  inout wire _id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_14[id_13 : id_11-1];
  logic id_16;
  wire  id_17;
  ;
endmodule
