#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x654d412bd600 .scope module, "DatapthUnit_tb" "DatapthUnit_tb" 2 3;
 .timescale -9 -12;
v0x654d413057e0_0 .var "clk", 0 0;
v0x654d41305880_0 .var "rst", 0 0;
S_0x654d412bd790 .scope module, "Datapath_Unit_u" "Datapath_Unit" 2 8, 3 10 0, S_0x654d412bd600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "fpga_data";
v0x654d41303ee0_0 .net "ACC_data", 7 0, v0x654d412919a0_0;  1 drivers
v0x654d41303fc0_0 .net "ALUToACC", 0 0, v0x654d41300c50_0;  1 drivers
v0x654d413040d0_0 .net "ALU_Op", 1 0, v0x654d41300d30_0;  1 drivers
v0x654d413041c0_0 .net "PC_actve", 0 0, v0x654d41300df0_0;  1 drivers
v0x654d413042b0_0 .net "PC_addr", 0 0, v0x654d41300ef0_0;  1 drivers
o0x7d8eb6ecf1e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x654d413043f0_0 name=_ivl_0
v0x654d413044b0_0 .net "address_in", 4 0, v0x654d412ff270_0;  1 drivers
v0x654d413045c0_0 .net "address_out", 4 0, v0x654d412fff60_0;  1 drivers
v0x654d41304710_0 .net "clk", 0 0, v0x654d413057e0_0;  1 drivers
RS_0x7d8eb6ece1c8 .resolv tri, L_0x654d41305a30, L_0x654d41305b20;
v0x654d41304840_0 .net8 "data", 7 0, RS_0x7d8eb6ece1c8;  2 drivers
v0x654d41304990_0 .net "dataToACC", 7 0, v0x654d41301e80_0;  1 drivers
v0x654d41304a50_0 .net "data_address", 4 0, v0x654d412ff7e0_0;  1 drivers
v0x654d41304b10_0 .net "data_out", 7 0, v0x654d412fe3a0_0;  1 drivers
v0x654d41304bd0_0 .var "fpga_data", 7 0;
v0x654d41304cb0_0 .net "instruction_address", 4 0, v0x654d412fe890_0;  1 drivers
v0x654d41304dc0_0 .net "isZero", 0 0, v0x654d412fe2e0_0;  1 drivers
v0x654d41304e60_0 .net "opcode", 2 0, v0x654d412ffb70_0;  1 drivers
v0x654d41304f00_0 .net "out_address", 4 0, v0x654d41303dc0_0;  1 drivers
v0x654d41305010_0 .net "regWrite", 0 0, v0x654d41301530_0;  1 drivers
v0x654d41305100_0 .net "rst", 0 0, v0x654d41305880_0;  1 drivers
v0x654d413051a0_0 .net "skip", 0 0, v0x654d41301600_0;  1 drivers
v0x654d41305290_0 .net "skip_address", 4 0, v0x654d412fecf0_0;  1 drivers
v0x654d41305380_0 .net "skip_data_address", 4 0, v0x654d41303430_0;  1 drivers
v0x654d41305490_0 .net "skip_signal", 0 0, L_0x654d41305d60;  1 drivers
v0x654d41305580_0 .net "stop", 0 0, v0x654d413016a0_0;  1 drivers
v0x654d41305670_0 .net "write_en", 0 0, v0x654d41301770_0;  1 drivers
L_0x654d41305b20 .functor MUXZ 8, o0x7d8eb6ecf1e8, v0x654d412919a0_0, v0x654d41301770_0, C4<>;
S_0x654d412a0a60 .scope module, "ACC_u" "ACC" 3 63, 4 1 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x654d412e0a40_0 .net "clk", 0 0, v0x654d413057e0_0;  alias, 1 drivers
v0x654d412e0e60_0 .net "in", 7 0, v0x654d41301e80_0;  alias, 1 drivers
v0x654d412919a0_0 .var "out", 7 0;
v0x654d412dc3d0_0 .net "regWrite", 0 0, v0x654d41301530_0;  alias, 1 drivers
E_0x654d4129cd00 .event posedge, v0x654d412e0a40_0;
S_0x654d412fe030 .scope module, "ALU_u" "ALU" 3 126, 5 1 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 1 "isZero";
    .port_info 4 /OUTPUT 8 "out";
v0x654d41293dd0_0 .net "ALU_Op", 1 0, v0x654d41300d30_0;  alias, 1 drivers
v0x654d41291db0_0 .net "inA", 7 0, v0x654d412919a0_0;  alias, 1 drivers
v0x654d412906e0_0 .net8 "inB", 7 0, RS_0x7d8eb6ece1c8;  alias, 2 drivers
v0x654d412fe2e0_0 .var "isZero", 0 0;
v0x654d412fe3a0_0 .var "out", 7 0;
E_0x654d4129d180 .event anyedge, v0x654d41293dd0_0, v0x654d412919a0_0, v0x654d412906e0_0, v0x654d412fe3a0_0;
S_0x654d412fe570 .scope module, "Adder_1_u" "Adder_1" 3 93, 6 24 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 5 "next_address";
v0x654d412fe790_0 .net "address", 4 0, v0x654d41303dc0_0;  alias, 1 drivers
v0x654d412fe890_0 .var "next_address", 4 0;
E_0x654d412803b0 .event anyedge, v0x654d412fe790_0;
S_0x654d412fe9d0 .scope module, "Adder_2_u" "Adder_2" 3 98, 6 33 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 5 "next_address";
v0x654d412febf0_0 .net "address", 4 0, v0x654d412fff60_0;  alias, 1 drivers
v0x654d412fecf0_0 .var "next_address", 4 0;
E_0x654d412e4e70 .event anyedge, v0x654d412febf0_0;
S_0x654d412fee30 .scope module, "AddressMux_u" "AddressMux" 3 118, 7 1 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PC_addr";
    .port_info 1 /INPUT 1 "PC_actve";
    .port_info 2 /INPUT 5 "instruction_address";
    .port_info 3 /INPUT 5 "data_address";
    .port_info 4 /OUTPUT 5 "address";
v0x654d412ff0d0_0 .net "PC_actve", 0 0, v0x654d41300df0_0;  alias, 1 drivers
v0x654d412ff1b0_0 .net "PC_addr", 0 0, v0x654d41300ef0_0;  alias, 1 drivers
v0x654d412ff270_0 .var "address", 4 0;
v0x654d412ff360_0 .net "data_address", 4 0, v0x654d41303430_0;  alias, 1 drivers
v0x654d412ff440_0 .net "instruction_address", 4 0, v0x654d412fe890_0;  alias, 1 drivers
E_0x654d412ff060/0 .event anyedge, v0x654d412ff0d0_0, v0x654d412ff270_0, v0x654d412ff1b0_0, v0x654d412ff360_0;
E_0x654d412ff060/1 .event anyedge, v0x654d412fe890_0;
E_0x654d412ff060 .event/or E_0x654d412ff060/0, E_0x654d412ff060/1;
S_0x654d412ff600 .scope module, "IR_u" "instructionRegister" 3 56, 8 1 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /OUTPUT 3 "opcode";
    .port_info 3 /OUTPUT 5 "address";
v0x654d412ff7e0_0 .var "address", 4 0;
v0x654d412ff8e0_0 .net "clk", 0 0, v0x654d413057e0_0;  alias, 1 drivers
v0x654d412ff9d0_0 .var "counter", 2 0;
v0x654d412ffaa0_0 .net8 "data", 7 0, RS_0x7d8eb6ece1c8;  alias, 2 drivers
v0x654d412ffb70_0 .var "opcode", 2 0;
S_0x654d412ffd00 .scope module, "PC_u" "PC" 3 85, 6 1 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stop";
    .port_info 3 /INPUT 5 "loaded_address";
    .port_info 4 /OUTPUT 5 "address";
v0x654d412fff60_0 .var "address", 4 0;
v0x654d41300070_0 .net "clk", 0 0, v0x654d413057e0_0;  alias, 1 drivers
v0x654d41300160_0 .net "loaded_address", 4 0, v0x654d412ff270_0;  alias, 1 drivers
v0x654d41300230_0 .net "rst", 0 0, v0x654d41305880_0;  alias, 1 drivers
v0x654d413002d0_0 .net "stop", 0 0, v0x654d413016a0_0;  alias, 1 drivers
E_0x654d412ffee0 .event posedge, v0x654d41300230_0, v0x654d412e0a40_0;
S_0x654d41300460 .scope module, "controller_u" "controller" 3 71, 9 1 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "nonAdd";
    .port_info 3 /OUTPUT 1 "stop";
    .port_info 4 /OUTPUT 1 "write_en";
    .port_info 5 /OUTPUT 1 "skip";
    .port_info 6 /OUTPUT 1 "regWrite";
    .port_info 7 /OUTPUT 1 "ALUToACC";
    .port_info 8 /OUTPUT 1 "PC_addr";
    .port_info 9 /OUTPUT 1 "PC_actve";
    .port_info 10 /OUTPUT 2 "ALU_Op";
P_0x654d41300640 .param/l "ADD" 1 9 22, C4<010>;
P_0x654d41300680 .param/l "AND" 1 9 23, C4<011>;
P_0x654d413006c0 .param/l "HLT" 1 9 20, C4<000>;
P_0x654d41300700 .param/l "JMP" 1 9 27, C4<111>;
P_0x654d41300740 .param/l "LDA" 1 9 25, C4<101>;
P_0x654d41300780 .param/l "SKZ" 1 9 21, C4<001>;
P_0x654d413007c0 .param/l "STO" 1 9 26, C4<110>;
P_0x654d41300800 .param/l "XOR" 1 9 24, C4<100>;
v0x654d41300c50_0 .var "ALUToACC", 0 0;
v0x654d41300d30_0 .var "ALU_Op", 1 0;
v0x654d41300df0_0 .var "PC_actve", 0 0;
v0x654d41300ef0_0 .var "PC_addr", 0 0;
v0x654d41300fc0_0 .net "clk", 0 0, v0x654d413057e0_0;  alias, 1 drivers
v0x654d413010b0_0 .var "counter", 2 0;
v0x654d41301150_0 .var "counter1", 2 0;
v0x654d413011f0_0 .var "counter2", 1 0;
v0x654d413012d0_0 .var "counter3", 1 0;
v0x654d413013b0_0 .var "nonAdd", 0 0;
v0x654d41301470_0 .net "opcode", 2 0, v0x654d412ffb70_0;  alias, 1 drivers
v0x654d41301530_0 .var "regWrite", 0 0;
v0x654d41301600_0 .var "skip", 0 0;
v0x654d413016a0_0 .var "stop", 0 0;
v0x654d41301770_0 .var "write_en", 0 0;
E_0x654d41300bf0 .event negedge, v0x654d412e0a40_0;
S_0x654d413019b0 .scope module, "dataMux_u" "dataMux" 3 142, 3 152 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_data";
    .port_info 1 /INPUT 8 "MEM_data";
    .port_info 2 /INPUT 1 "ALUToACC";
    .port_info 3 /OUTPUT 8 "data_out";
v0x654d41301bf0_0 .net "ALUToACC", 0 0, v0x654d41300c50_0;  alias, 1 drivers
v0x654d41301ce0_0 .net "ALU_data", 7 0, v0x654d412fe3a0_0;  alias, 1 drivers
v0x654d41301db0_0 .net8 "MEM_data", 7 0, RS_0x7d8eb6ece1c8;  alias, 2 drivers
v0x654d41301e80_0 .var "data_out", 7 0;
E_0x654d41301b70 .event anyedge, v0x654d41300c50_0, v0x654d412fe3a0_0, v0x654d412906e0_0;
S_0x654d41301fb0 .scope module, "memory_u" "memory" 3 48, 10 1 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /INOUT 8 "data";
v0x654d41302190_0 .net *"_ivl_1", 0 0, L_0x654d41305990;  1 drivers
o0x7d8eb6eced98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x654d41302270_0 name=_ivl_2
v0x654d41302350_0 .net "address", 4 0, v0x654d412fff60_0;  alias, 1 drivers
v0x654d41302470_0 .net "clk", 0 0, v0x654d413057e0_0;  alias, 1 drivers
v0x654d413025a0_0 .net8 "data", 7 0, RS_0x7d8eb6ece1c8;  alias, 2 drivers
v0x654d41302660_0 .var "data_out", 7 0;
v0x654d41302740 .array "mem", 0 31, 7 0;
v0x654d41302800_0 .net "write_en", 0 0, v0x654d41301770_0;  alias, 1 drivers
L_0x654d41305990 .reduce/nor v0x654d41301770_0;
L_0x654d41305a30 .functor MUXZ 8, o0x7d8eb6eced98, v0x654d41302660_0, L_0x654d41305990, C4<>;
S_0x654d41302900 .scope module, "skip_AND_u" "skip_AND" 3 134, 3 169 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_0x654d41305cf0 .functor NOT 1, L_0x654d41305c50, C4<0>, C4<0>, C4<0>;
L_0x654d41305d60 .functor AND 1, v0x654d41301600_0, L_0x654d41305cf0, C4<1>, C4<1>;
v0x654d41302b50_0 .net *"_ivl_1", 0 0, L_0x654d41305c50;  1 drivers
v0x654d41302c30_0 .net *"_ivl_2", 0 0, L_0x654d41305cf0;  1 drivers
v0x654d41302d10_0 .net "inA", 0 0, v0x654d41301600_0;  alias, 1 drivers
v0x654d41302de0_0 .net "inB", 7 0, v0x654d412919a0_0;  alias, 1 drivers
v0x654d41302ed0_0 .net "out", 0 0, L_0x654d41305d60;  alias, 1 drivers
L_0x654d41305c50 .reduce/or v0x654d412919a0_0;
S_0x654d41303040 .scope module, "skip_data_mux_u" "skip_data_mux" 3 103, 6 42 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inA";
    .port_info 1 /INPUT 5 "inB";
    .port_info 2 /INPUT 1 "skip_signal";
    .port_info 3 /OUTPUT 5 "skip_data_address";
v0x654d41303280_0 .net "inA", 4 0, v0x654d412fecf0_0;  alias, 1 drivers
v0x654d41303360_0 .net "inB", 4 0, v0x654d412ff7e0_0;  alias, 1 drivers
v0x654d41303430_0 .var "skip_data_address", 4 0;
v0x654d41303530_0 .net "skip_signal", 0 0, L_0x654d41305d60;  alias, 1 drivers
E_0x654d41303220 .event anyedge, v0x654d41302ed0_0, v0x654d412fecf0_0, v0x654d412ff7e0_0;
S_0x654d41303650 .scope module, "storage_u" "storage" 3 110, 11 1 0, S_0x654d412bd790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "address";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 5 "out_address";
v0x654d41303830_0 .net "address", 4 0, v0x654d412fff60_0;  alias, 1 drivers
v0x654d41303910_0 .net "clk", 0 0, v0x654d413057e0_0;  alias, 1 drivers
v0x654d413039d0_0 .var "counter", 2 0;
v0x654d41303aa0_0 .net "opcode", 2 0, v0x654d412ffb70_0;  alias, 1 drivers
v0x654d41303bb0_0 .var "out", 4 0;
v0x654d41303ce0_0 .var "out1", 4 0;
v0x654d41303dc0_0 .var "out_address", 4 0;
    .scope S_0x654d41301fb0;
T_0 ;
    %vpi_call 10 11 "$readmemb", "./data.mem", v0x654d41302740, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x654d41301fb0;
T_1 ;
    %wait E_0x654d4129cd00;
    %load/vec4 v0x654d41302800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x654d413025a0_0;
    %load/vec4 v0x654d41302350_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x654d41302740, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x654d41302350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x654d41302740, 4;
    %store/vec4 v0x654d41302660_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x654d412ff600;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x654d412ff9d0_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x654d412ff600;
T_3 ;
    %wait E_0x654d4129cd00;
    %load/vec4 v0x654d412ff9d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x654d412ffaa0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x654d412ffb70_0, 0;
    %load/vec4 v0x654d412ffaa0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x654d412ff7e0_0, 0;
    %load/vec4 v0x654d412ffaa0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x654d412ff9d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x654d412ff9d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x654d412a0a60;
T_4 ;
    %wait E_0x654d4129cd00;
    %load/vec4 v0x654d412dc3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x654d412e0e60_0;
    %assign/vec4 v0x654d412919a0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x654d41300460;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d413010b0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x654d41300460;
T_6 ;
    %wait E_0x654d4129cd00;
    %load/vec4 v0x654d413010b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x654d41301470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x654d413010b0_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x654d413010b0_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x654d413010b0_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x654d413010b0_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d413013b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x654d413010b0_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d413016a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41300c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x654d41300df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x654d41300d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d41301150_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x654d413011f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x654d413012d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x654d413010b0_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x654d413010b0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x654d413010b0_0, 0, 3;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x654d41300460;
T_7 ;
    %wait E_0x654d41300bf0;
    %load/vec4 v0x654d41301150_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x654d41301600_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x654d41301150_0;
    %subi 1, 0, 3;
    %store/vec4 v0x654d41301150_0, 0, 3;
T_7.1 ;
    %load/vec4 v0x654d413011f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x654d41300ef0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x654d413011f0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x654d413011f0_0, 0, 2;
T_7.3 ;
    %load/vec4 v0x654d413012d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x654d41300df0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x654d413012d0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x654d413012d0_0, 0, 2;
T_7.5 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x654d412ffd00;
T_8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x654d412fff60_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_0x654d412ffd00;
T_9 ;
    %wait E_0x654d412ffee0;
    %load/vec4 v0x654d41300230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x654d412fff60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x654d413002d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0x654d412fff60_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x654d41300160_0;
    %assign/vec4 v0x654d412fff60_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x654d412fe570;
T_10 ;
    %wait E_0x654d412803b0;
    %load/vec4 v0x654d412fe790_0;
    %addi 1, 0, 5;
    %store/vec4 v0x654d412fe890_0, 0, 5;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x654d412fe9d0;
T_11 ;
    %wait E_0x654d412e4e70;
    %load/vec4 v0x654d412febf0_0;
    %addi 2, 0, 5;
    %store/vec4 v0x654d412fecf0_0, 0, 5;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x654d41303040;
T_12 ;
    %wait E_0x654d41303220;
    %load/vec4 v0x654d41303530_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x654d41303280_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x654d41303360_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x654d41303430_0, 0, 5;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x654d41303650;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x654d413039d0_0, 0;
    %end;
    .thread T_13;
    .scope S_0x654d41303650;
T_14 ;
    %wait E_0x654d4129cd00;
    %load/vec4 v0x654d413039d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x654d41303830_0;
    %assign/vec4 v0x654d41303bb0_0, 0;
    %load/vec4 v0x654d41303aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x654d413039d0_0, 0, 3;
    %jmp T_14.10;
T_14.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x654d413039d0_0, 0, 3;
    %jmp T_14.10;
T_14.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x654d413039d0_0, 0, 3;
    %jmp T_14.10;
T_14.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x654d413039d0_0, 0, 3;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x654d413039d0_0, 0, 3;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x654d413039d0_0, 0, 3;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x654d413039d0_0, 0, 3;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x654d413039d0_0, 0, 3;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x654d413039d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x654d413039d0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x654d41303650;
T_15 ;
    %wait E_0x654d4129cd00;
    %load/vec4 v0x654d41303bb0_0;
    %assign/vec4 v0x654d41303ce0_0, 0;
    %load/vec4 v0x654d41303ce0_0;
    %assign/vec4 v0x654d41303dc0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x654d412fee30;
T_16 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x654d412ff270_0, 0;
    %end;
    .thread T_16;
    .scope S_0x654d412fee30;
T_17 ;
    %wait E_0x654d412ff060;
    %load/vec4 v0x654d412ff0d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x654d412ff270_0;
    %store/vec4 v0x654d412ff270_0, 0, 5;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x654d412ff1b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x654d412ff360_0;
    %store/vec4 v0x654d412ff270_0, 0, 5;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x654d412ff440_0;
    %store/vec4 v0x654d412ff270_0, 0, 5;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x654d412fe030;
T_18 ;
    %wait E_0x654d4129d180;
    %load/vec4 v0x654d41293dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x654d412fe3a0_0, 0, 8;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x654d41291db0_0;
    %load/vec4 v0x654d412906e0_0;
    %add;
    %store/vec4 v0x654d412fe3a0_0, 0, 8;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x654d41291db0_0;
    %load/vec4 v0x654d412906e0_0;
    %and;
    %store/vec4 v0x654d412fe3a0_0, 0, 8;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x654d41291db0_0;
    %load/vec4 v0x654d412906e0_0;
    %xor;
    %store/vec4 v0x654d412fe3a0_0, 0, 8;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %load/vec4 v0x654d412fe3a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.6, 8;
T_18.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.6, 8;
 ; End of false expr.
    %blend;
T_18.6;
    %pad/s 1;
    %store/vec4 v0x654d412fe2e0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x654d413019b0;
T_19 ;
    %wait E_0x654d41301b70;
    %load/vec4 v0x654d41301bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x654d41301ce0_0;
    %store/vec4 v0x654d41301e80_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x654d41301db0_0;
    %store/vec4 v0x654d41301e80_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x654d412bd790;
T_20 ;
    %wait E_0x654d4129cd00;
    %load/vec4 v0x654d41303ee0_0;
    %assign/vec4 v0x654d41304bd0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x654d412bd600;
T_21 ;
    %vpi_call 2 14 "$dumpfile", "Datapath_Unit.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x654d412bd600 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x654d412bd600;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x654d413057e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x654d41305880_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x654d412bd600;
T_23 ;
    %delay 25000, 0;
    %load/vec4 v0x654d413057e0_0;
    %inv;
    %store/vec4 v0x654d413057e0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "./ACC.v";
    "./ALU.v";
    "./programCounter.v";
    "./AddressMux.v";
    "./IR.v";
    "./controller.v";
    "./memory.v";
    "./storage.v";
