

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:59:20 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.092 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.37>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 9 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i16 %p_Val2_2 to i17" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i16 %p_Val2_s to i26" [firmware/myproject.cpp:52]   --->   Operation 16 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i26 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 17 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_8 = call i15 @_ssdm_op_PartSelect.i15.i256.i32.i32(i256 %x_V_read, i32 48, i32 62)" [firmware/myproject.cpp:51]   --->   Operation 18 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%ret_V_41 = add i26 %mul_ln1192_4, -1156096" [firmware/myproject.cpp:52]   --->   Operation 19 'add' 'ret_V_41' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_41, i32 10, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 20 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_8 = sext i16 %p_Val2_1 to i32" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %p_Val2_1 to i17" [firmware/myproject.cpp:52]   --->   Operation 22 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sub_ln1193_2 = sub i17 %lhs_V_5, %sext_ln1265" [firmware/myproject.cpp:52]   --->   Operation 23 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sext_ln1193_1 = sext i17 %sub_ln1193_2 to i27" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.49ns) (grouped into DSP with root node ret_V_18)   --->   "%ret_V_42 = mul i27 %sext_ln1193_1, 653" [firmware/myproject.cpp:52]   --->   Operation 25 'mul' 'ret_V_42' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_18 = add i27 %ret_V_42, 1048576" [firmware/myproject.cpp:52]   --->   Operation 26 'add' 'ret_V_18' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_9 = mul nsw i32 %r_V_8, %r_V_8" [firmware/myproject.cpp:53]   --->   Operation 27 'mul' 'r_V_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %p_Val2_2 to i26" [firmware/myproject.cpp:53]   --->   Operation 28 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %p_Val2_1 to i26" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_1, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 30 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%mul_ln1193 = mul i26 %sext_ln728, -639" [firmware/myproject.cpp:50]   --->   Operation 31 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i26 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 32 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_33, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_4 to i32" [firmware/myproject.cpp:50]   --->   Operation 34 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul nsw i32 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 35 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_5, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 36 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.84ns)   --->   "%add_ln1192_8 = add i26 %mul_ln1192_4, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 37 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_2, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 38 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i26 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 39 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_38 = add i26 %sub_ln1192, -1630208" [firmware/myproject.cpp:51]   --->   Operation 40 'add' 'ret_V_38' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_38, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 41 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = call i26 @_ssdm_op_BitConcatenate.i26.i15.i11(i15 %tmp_8, i11 0)" [firmware/myproject.cpp:51]   --->   Operation 42 'bitconcatenate' 'trunc_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%add_ln1192_7 = add i26 %trunc_ln1118_1, -216064" [firmware/myproject.cpp:51]   --->   Operation 43 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_7, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 44 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.99ns)   --->   "%p_7 = call fastcc i11 @"operator()"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 45 'call' 'p_7' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i27 %ret_V_18 to i52" [firmware/myproject.cpp:52]   --->   Operation 46 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.80ns)   --->   "%r_V_6 = mul i52 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:52]   --->   Operation 47 'mul' 'r_V_6' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i32 %r_V_9 to i36" [firmware/myproject.cpp:53]   --->   Operation 48 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.17ns)   --->   "%mul_ln700_2 = mul i36 %sext_ln700_3, 3360" [firmware/myproject.cpp:53]   --->   Operation 49 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i26 %sext_ln727, 3360" [firmware/myproject.cpp:53]   --->   Operation 50 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln700_3, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 51 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i36 %mul_ln700_2, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 52 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i26 %sext_ln728, 6720" [firmware/myproject.cpp:53]   --->   Operation 53 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln728_4, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 54 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%ret_V_44 = add i36 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 55 'add' 'ret_V_44' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_44, i32 20, i32 35)" [firmware/myproject.cpp:53]   --->   Operation 56 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i26 %trunc_ln1118_1, -1774592" [firmware/myproject.cpp:54]   --->   Operation 57 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i26 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 58 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_28, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 59 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.49ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln703_1 = mul i26 %sext_ln727, 955" [firmware/myproject.cpp:54]   --->   Operation 60 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_28 = add i26 %mul_ln703_1, 1048576" [firmware/myproject.cpp:54]   --->   Operation 61 'add' 'ret_V_28' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.49ns) (grouped into DSP with root node ret_V_49)   --->   "%mul_ln1192_8 = mul i26 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 62 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_49 = add i26 %mul_ln1192_8, -539648" [firmware/myproject.cpp:54]   --->   Operation 63 'add' 'ret_V_49' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_49, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 64 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 65 [2/2] (3.99ns)   --->   "%p_s = call fastcc i11 @"operator()"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 65 'call' 'p_s' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %p_Val2_s to i36" [firmware/myproject.cpp:50]   --->   Operation 66 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %r_V_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 67 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.17ns)   --->   "%mul_ln1192 = mul i36 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 68 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %p_Val2_5, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 69 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.92ns)   --->   "%ret_V_34 = add i36 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 70 'add' 'ret_V_34' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_34, i32 20, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 71 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.99ns)   --->   "%p_Val2_s_24 = call fastcc i11 @"operator()"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 72 'call' 'p_Val2_s_24' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %p_Val2_5 to i17" [firmware/myproject.cpp:51]   --->   Operation 73 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %p_Val2_5 to i27" [firmware/myproject.cpp:51]   --->   Operation 74 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (3.99ns)   --->   "%p_5 = call fastcc i11 @"operator()"(i16 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 75 'call' 'p_5' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [2/2] (3.99ns)   --->   "%p_6 = call fastcc i11 @"operator()"(i16 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 76 'call' 'p_6' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i27 %sext_ln1118_6, 551" [firmware/myproject.cpp:52]   --->   Operation 77 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/2] (1.15ns)   --->   "%p_7 = call fastcc i11 @"operator()"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 78 'call' 'p_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i11 %p_7 to i17" [firmware/myproject.cpp:52]   --->   Operation 79 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%add_ln1192_15 = add i17 %rhs_V_6, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 80 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%sext_ln1192_15 = sext i17 %add_ln1192_15 to i24" [firmware/myproject.cpp:52]   --->   Operation 81 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_16 = mul i24 %sext_ln1192_15, 98" [firmware/myproject.cpp:52]   --->   Operation 82 'mul' 'ret_V_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i52 %r_V_6 to i56" [firmware/myproject.cpp:52]   --->   Operation 83 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.75ns)   --->   "%r_V_19 = mul i56 %sext_ln1118_14, 2510" [firmware/myproject.cpp:52]   --->   Operation 84 'mul' 'r_V_19' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_19, i32 40, i32 55)" [firmware/myproject.cpp:52]   --->   Operation 85 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %p_Val2_2, -714" [firmware/myproject.cpp:53]   --->   Operation 86 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [2/2] (3.99ns)   --->   "%p_1 = call fastcc i11 @"operator()"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 87 'call' 'p_1' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (0.78ns)   --->   "%ret_V_45 = add nsw i17 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 88 'add' 'ret_V_45' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln703_1 = add i16 %p_Val2_5, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 89 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [2/2] (3.99ns)   --->   "%p_2 = call fastcc i11 @"operator()"(i16 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 90 'call' 'p_2' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i26 %ret_V_28 to i51" [firmware/myproject.cpp:54]   --->   Operation 91 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.73ns)   --->   "%r_V_14 = mul i51 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:54]   --->   Operation 92 'mul' 'r_V_14' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [2/2] (3.99ns)   --->   "%p_Val2_36 = call fastcc i11 @"operator()"(i16 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 93 'call' 'p_Val2_36' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.99>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [firmware/myproject.cpp:50]   --->   Operation 94 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.78ns)   --->   "%ret_V = add nsw i17 %lhs_V, -941" [firmware/myproject.cpp:50]   --->   Operation 95 'add' 'ret_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i17 %ret_V to i32" [firmware/myproject.cpp:50]   --->   Operation 96 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i17 %ret_V to i32" [firmware/myproject.cpp:50]   --->   Operation 97 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i32 %sext_ln1118_1, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 98 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/2] (1.15ns)   --->   "%p_s = call fastcc i11 @"operator()"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 99 'call' 'p_s' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i11 %p_s to i22" [firmware/myproject.cpp:50]   --->   Operation 100 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.49ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_17 = mul i22 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 101 'mul' 'r_V_17' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_4 = add i22 %r_V_17, -135168" [firmware/myproject.cpp:50]   --->   Operation 102 'add' 'ret_V_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/2] (3.99ns)   --->   "%p_Val2_7 = call fastcc i11 @"operator()"(i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 103 'call' 'p_Val2_7' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i26 %sext_ln728_1, 798" [firmware/myproject.cpp:50]   --->   Operation 104 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [2/2] (3.99ns)   --->   "%p_Val2_12 = call fastcc i11 @"operator()"(i16 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 105 'call' 'p_Val2_12' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [1/2] (1.15ns)   --->   "%p_Val2_s_24 = call fastcc i11 @"operator()"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 106 'call' 'p_Val2_s_24' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %p_Val2_5 to i25" [firmware/myproject.cpp:51]   --->   Operation 107 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/2] (1.15ns)   --->   "%p_5 = call fastcc i11 @"operator()"(i16 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 108 'call' 'p_5' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/2] (1.15ns)   --->   "%p_6 = call fastcc i11 @"operator()"(i16 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 109 'call' 'p_6' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %p_Val2_1 to i25" [firmware/myproject.cpp:52]   --->   Operation 110 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i27 %r_V_5 to i46" [firmware/myproject.cpp:52]   --->   Operation 111 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i24 %ret_V_16 to i46" [firmware/myproject.cpp:52]   --->   Operation 112 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.80ns)   --->   "%mul_ln1192_5 = mul i46 %sext_ln1192_8, %sext_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 113 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i25 %sext_ln1118_10, -282" [firmware/myproject.cpp:52]   --->   Operation 114 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i45 @_ssdm_op_BitConcatenate.i45.i25.i20(i25 %mul_ln728, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 115 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i45 %lhs_V_4 to i46" [firmware/myproject.cpp:52]   --->   Operation 116 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.95ns)   --->   "%sub_ln1192_1 = sub i46 %sext_ln1192_10, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 117 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [2/2] (3.99ns)   --->   "%p_8 = call fastcc i11 @"operator()"(i16 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 118 'call' 'p_8' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [2/2] (3.99ns)   --->   "%p_9 = call fastcc i11 @"operator()"(i16 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 119 'call' 'p_9' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [1/2] (1.15ns)   --->   "%p_1 = call fastcc i11 @"operator()"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 120 'call' 'p_1' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [2/2] (3.99ns)   --->   "%p_Val2_25 = call fastcc i11 @"operator()"(i16 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 121 'call' 'p_Val2_25' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i25 %sext_ln1118_4, 241" [firmware/myproject.cpp:54]   --->   Operation 122 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_21, i32 10, i32 24)" [firmware/myproject.cpp:54]   --->   Operation 123 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (1.15ns)   --->   "%p_2 = call fastcc i11 @"operator()"(i16 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 124 'call' 'p_2' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i51 %r_V_14 to i56" [firmware/myproject.cpp:54]   --->   Operation 125 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (3.74ns)   --->   "%r_V_24 = mul i56 %sext_ln1118_17, 4701" [firmware/myproject.cpp:54]   --->   Operation 126 'mul' 'r_V_24' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_24, i32 40, i32 55)" [firmware/myproject.cpp:54]   --->   Operation 127 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/2] (1.15ns)   --->   "%p_Val2_36 = call fastcc i11 @"operator()"(i16 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 128 'call' 'p_Val2_36' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 %p_Val2_1, 1508" [firmware/myproject.cpp:54]   --->   Operation 129 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.06>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %mul_ln1118, i7 0)" [firmware/myproject.cpp:50]   --->   Operation 130 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %mul_ln1118, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 131 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i33 %shl_ln1118_1 to i39" [firmware/myproject.cpp:50]   --->   Operation 132 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i39 %sext_ln1118, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 133 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i39 %sub_ln1193, 465567744" [firmware/myproject.cpp:50]   --->   Operation 134 'add' 'ret_V_2' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i39 %ret_V_2 to i60" [firmware/myproject.cpp:50]   --->   Operation 135 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i22 %ret_V_4 to i60" [firmware/myproject.cpp:50]   --->   Operation 136 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (3.31ns)   --->   "%mul_ln700 = mul i60 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 137 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/2] (1.15ns)   --->   "%p_Val2_7 = call fastcc i11 @"operator()"(i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 138 'call' 'p_Val2_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %p_Val2_4 to i17" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i11 %p_Val2_7 to i17" [firmware/myproject.cpp:50]   --->   Operation 140 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i17 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 141 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i17 %ret_V_35, 4005" [firmware/myproject.cpp:50]   --->   Operation 142 'add' 'add_ln1192' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i16 %p_Val2_5 to i26" [firmware/myproject.cpp:50]   --->   Operation 143 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_4, -798" [firmware/myproject.cpp:50]   --->   Operation 144 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i26 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 145 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.84ns)   --->   "%ret_V_36 = add i26 %add_ln1192_4, 809984" [firmware/myproject.cpp:50]   --->   Operation 146 'add' 'ret_V_36' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_36, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 147 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/2] (1.15ns)   --->   "%p_Val2_12 = call fastcc i11 @"operator()"(i16 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 148 'call' 'p_Val2_12' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %p_Val2_12 to i13" [firmware/myproject.cpp:51]   --->   Operation 149 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into DSP with root node r_V_2)   --->   "%ret_V_9 = add i13 %sext_ln703, -1406" [firmware/myproject.cpp:51]   --->   Operation 150 'add' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %p_Val2_s_24 to i12" [firmware/myproject.cpp:51]   --->   Operation 151 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.73ns)   --->   "%ret_V_11 = add i12 %sext_ln703_1, -947" [firmware/myproject.cpp:51]   --->   Operation 152 'add' 'ret_V_11' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into DSP with root node r_V_2)   --->   "%sext_ln1116_2 = sext i13 %ret_V_9 to i25" [firmware/myproject.cpp:51]   --->   Operation 153 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %ret_V_11 to i25" [firmware/myproject.cpp:51]   --->   Operation 154 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_2 = mul i25 %sext_ln1116_2, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 155 'mul' 'r_V_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %p_Val2_5 to i22" [firmware/myproject.cpp:51]   --->   Operation 156 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_5, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 157 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i21 %shl_ln1118_2 to i22" [firmware/myproject.cpp:51]   --->   Operation 158 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.81ns)   --->   "%r_V_18 = add i22 %sext_ln1118_7, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 159 'add' 'r_V_18' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i11 %p_5 to i21" [firmware/myproject.cpp:51]   --->   Operation 160 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln703 = mul i21 %sext_ln703_3, 311" [firmware/myproject.cpp:51]   --->   Operation 161 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into DSP with root node ret_V_39)   --->   "%sext_ln703_4 = sext i21 %mul_ln703 to i22" [firmware/myproject.cpp:51]   --->   Operation 162 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i22 %r_V_18, %sext_ln703_4" [firmware/myproject.cpp:51]   --->   Operation 163 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 %sext_ln728_1, 564" [firmware/myproject.cpp:52]   --->   Operation 164 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i46 @_ssdm_op_BitConcatenate.i46.i26.i20(i26 %mul_ln728_1, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 165 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i46 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 166 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i11 %p_6 to i22" [firmware/myproject.cpp:52]   --->   Operation 167 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_2 = mul i22 %sext_ln1118_12, 552" [firmware/myproject.cpp:52]   --->   Operation 168 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_5 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_2, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 169 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i42 %tmp_5 to i46" [firmware/myproject.cpp:52]   --->   Operation 170 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i46 %add_ln1192_16, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 171 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/2] (1.15ns)   --->   "%p_8 = call fastcc i11 @"operator()"(i16 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 172 'call' 'p_8' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 173 [1/2] (1.15ns)   --->   "%p_9 = call fastcc i11 @"operator()"(i16 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 173 'call' 'p_9' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i11 %p_9 to i12" [firmware/myproject.cpp:53]   --->   Operation 174 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i11 %p_1 to i12" [firmware/myproject.cpp:53]   --->   Operation 175 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%add_ln1192_22 = add i12 %sext_ln1116_4, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 176 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%sext_ln1192_17 = sext i12 %add_ln1192_22 to i20" [firmware/myproject.cpp:53]   --->   Operation 177 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.49ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln1192_10 = mul i20 %sext_ln1192_17, 183" [firmware/myproject.cpp:53]   --->   Operation 178 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_21 = add i20 %mul_ln1192_10, -19456" [firmware/myproject.cpp:53]   --->   Operation 179 'add' 'ret_V_21' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%r_V_20 = mul i22 %sext_ln1118_12, %sext_ln1118_12" [firmware/myproject.cpp:53]   --->   Operation 180 'mul' 'r_V_20' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%sext_ln1118_15 = sext i22 %r_V_20 to i28" [firmware/myproject.cpp:53]   --->   Operation 181 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %ret_V_45, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 182 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i27 %lhs_V_6 to i28" [firmware/myproject.cpp:53]   --->   Operation 183 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i28 %sext_ln1118_15, %sext_ln728_6" [firmware/myproject.cpp:53]   --->   Operation 184 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/2] (1.15ns)   --->   "%p_Val2_25 = call fastcc i11 @"operator()"(i16 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 185 'call' 'p_Val2_25' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_9 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_25, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 186 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i21 %tmp_9 to i28" [firmware/myproject.cpp:53]   --->   Operation 187 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_47 = add i28 %ret_V_46, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 188 'add' 'ret_V_47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_25 = add i28 %ret_V_47, -3897344" [firmware/myproject.cpp:53]   --->   Operation 189 'add' 'ret_V_25' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_10 to i16" [firmware/myproject.cpp:54]   --->   Operation 190 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (3.99ns)   --->   "%p_Val2_30 = call fastcc i11 @"operator()"(i16 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 191 'call' 'p_Val2_30' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 192 [2/2] (3.99ns)   --->   "%p_Val2_34 = call fastcc i11 @"operator()"(i16 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 192 'call' 'p_Val2_34' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 193 [2/2] (3.99ns)   --->   "%p_0 = call fastcc i11 @"operator()"(i16 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 193 'call' 'p_0' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i60 %mul_ln700 to i66" [firmware/myproject.cpp:50]   --->   Operation 194 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i17 %add_ln1192 to i66" [firmware/myproject.cpp:50]   --->   Operation 195 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (3.85ns)   --->   "%mul_ln700_1 = mul i66 %sext_ln700_2, %sext_ln700_4" [firmware/myproject.cpp:50]   --->   Operation 196 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [2/2] (3.99ns)   --->   "%p_Val2_10 = call fastcc i11 @"operator()"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 197 'call' 'p_Val2_10' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 198 [1/1] (0.82ns)   --->   "%ret_V_13 = add i22 %ret_V_39, -84992" [firmware/myproject.cpp:51]   --->   Operation 198 'add' 'ret_V_13' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i25 %r_V_2 to i49" [firmware/myproject.cpp:51]   --->   Operation 199 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %ret_V_13 to i49" [firmware/myproject.cpp:51]   --->   Operation 200 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (2.66ns)   --->   "%r_V_4 = mul i49 %sext_ln1118_9, %sext_ln1118_11" [firmware/myproject.cpp:51]   --->   Operation 201 'mul' 'r_V_4' <Predicate = true> <Delay = 2.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i11 %p_8 to i22" [firmware/myproject.cpp:52]   --->   Operation 202 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_3 = mul i22 %sext_ln728_4, 552" [firmware/myproject.cpp:52]   --->   Operation 203 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_6 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_3, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 204 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i42 %tmp_6 to i46" [firmware/myproject.cpp:52]   --->   Operation 205 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i46 %add_ln1192_17, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 206 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_43 = add i46 %add_ln1192_19, -721554505728" [firmware/myproject.cpp:52]   --->   Operation 207 'add' 'ret_V_43' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_43, i32 30, i32 45)" [firmware/myproject.cpp:52]   --->   Operation 208 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i20 %ret_V_21 to i46" [firmware/myproject.cpp:53]   --->   Operation 209 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i28 %ret_V_25 to i46" [firmware/myproject.cpp:53]   --->   Operation 210 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (2.87ns)   --->   "%mul_ln1192_7 = mul i46 %sext_ln1192_11, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 211 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.95ns)   --->   "%ret_V_48 = add i46 %mul_ln1192_7, -1042603311104" [firmware/myproject.cpp:53]   --->   Operation 212 'add' 'ret_V_48' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_48, i32 30, i32 45)" [firmware/myproject.cpp:53]   --->   Operation 213 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/2] (1.15ns)   --->   "%p_Val2_30 = call fastcc i11 @"operator()"(i16 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 214 'call' 'p_Val2_30' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i11 %p_2 to i22" [firmware/myproject.cpp:54]   --->   Operation 215 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i22 %sext_ln1116_5, %sext_ln1116_5" [firmware/myproject.cpp:54]   --->   Operation 216 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/2] (1.15ns)   --->   "%p_Val2_34 = call fastcc i11 @"operator()"(i16 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 217 'call' 'p_Val2_34' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i11 %p_Val2_34 to i12" [firmware/myproject.cpp:54]   --->   Operation 218 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i11 %p_Val2_36 to i12" [firmware/myproject.cpp:54]   --->   Operation 219 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.73ns)   --->   "%ret_V_50 = sub i12 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:54]   --->   Operation 220 'sub' 'ret_V_50' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/2] (1.15ns)   --->   "%p_0 = call fastcc i11 @"operator()"(i16 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 221 'call' 'p_0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 222 [1/2] (1.15ns)   --->   "%p_Val2_10 = call fastcc i11 @"operator()"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 222 'call' 'p_Val2_10' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_4 = call i61 @_ssdm_op_BitConcatenate.i61.i11.i50(i11 %p_Val2_10, i50 0)" [firmware/myproject.cpp:50]   --->   Operation 223 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%rhs_V = sext i61 %tmp_4 to i66" [firmware/myproject.cpp:50]   --->   Operation 224 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (1.15ns)   --->   "%ret_V_37 = sub i66 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 225 'sub' 'ret_V_37' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %ret_V_37, i32 50, i32 65)" [firmware/myproject.cpp:50]   --->   Operation 226 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i49 %r_V_4 to i54" [firmware/myproject.cpp:51]   --->   Operation 227 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i11 %p_6 to i54" [firmware/myproject.cpp:51]   --->   Operation 228 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (3.74ns)   --->   "%mul_ln1192_3 = mul i54 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 229 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i11 %p_Val2_30 to i12" [firmware/myproject.cpp:54]   --->   Operation 230 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.73ns)   --->   "%r_V_22 = sub i12 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 231 'sub' 'r_V_22' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i22 %r_V_23 to i24" [firmware/myproject.cpp:54]   --->   Operation 232 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %r_V_22, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 233 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i22 %tmp_7 to i24" [firmware/myproject.cpp:54]   --->   Operation 234 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into DSP with root node r_V_16)   --->   "%ret_V_27 = add i24 %sext_ln1118_16, %sext_ln700_5" [firmware/myproject.cpp:54]   --->   Operation 235 'add' 'ret_V_27' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i12 %ret_V_50 to i13" [firmware/myproject.cpp:54]   --->   Operation 236 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.74ns)   --->   "%ret_V_31 = add i13 %sext_ln703_7, 232" [firmware/myproject.cpp:54]   --->   Operation 237 'add' 'ret_V_31' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into DSP with root node r_V_16)   --->   "%sext_ln1118_18 = sext i24 %ret_V_27 to i37" [firmware/myproject.cpp:54]   --->   Operation 238 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i13 %ret_V_31 to i37" [firmware/myproject.cpp:54]   --->   Operation 239 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i37 %sext_ln1118_19, %sext_ln1118_18" [firmware/myproject.cpp:54]   --->   Operation 240 'mul' 'r_V_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.03>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !268"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !274"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !280"   --->   Operation 243 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !286"   --->   Operation 244 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !292"   --->   Operation 245 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !298"   --->   Operation 246 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 247 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 248 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 249 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 250 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 251 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (1.01ns)   --->   "%ret_V_40 = add i54 %mul_ln1192_3, -951077558026240" [firmware/myproject.cpp:51]   --->   Operation 252 'add' 'ret_V_40' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_PartSelect.i14.i54.i32.i32(i54 %ret_V_40, i32 40, i32 53)" [firmware/myproject.cpp:51]   --->   Operation 253 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i14 %tmp to i16" [firmware/myproject.cpp:51]   --->   Operation 254 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 255 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 256 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 257 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i37 %r_V_16 to i45" [firmware/myproject.cpp:54]   --->   Operation 258 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i11 %p_0 to i45" [firmware/myproject.cpp:54]   --->   Operation 259 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (3.07ns)   --->   "%mul_ln1192_9 = mul i45 %sext_ln1192_14, %sext_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 260 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.96ns)   --->   "%ret_V_51 = add i45 %mul_ln1192_9, -936302870528" [firmware/myproject.cpp:54]   --->   Operation 261 'add' 'ret_V_51' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_10 = call i15 @_ssdm_op_PartSelect.i15.i45.i32.i32(i45 %ret_V_51, i32 30, i32 44)" [firmware/myproject.cpp:54]   --->   Operation 262 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i15 %tmp_10 to i16" [firmware/myproject.cpp:54]   --->   Operation 263 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 264 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 265 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.38ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [19]  (0 ns)
	'mul' operation of DSP[82] ('mul_ln1192_4', firmware/myproject.cpp:51) [82]  (2.53 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [124]  (0.844 ns)

 <State 2>: 4ns
The critical path consists of the following:
	'call' operation ('p_7', firmware/myproject.cpp:52) to 'operator()' [126]  (4 ns)

 <State 3>: 4.09ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', firmware/myproject.cpp:50) [53]  (3.17 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [56]  (0.922 ns)

 <State 4>: 4ns
The critical path consists of the following:
	'call' operation ('p_Val2_7', firmware/myproject.cpp:50) to 'operator()' [58]  (4 ns)

 <State 5>: 4.07ns
The critical path consists of the following:
	'sub' operation ('sub_ln1193', firmware/myproject.cpp:50) [29]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [30]  (0.756 ns)
	'mul' operation ('mul_ln700', firmware/myproject.cpp:50) [46]  (3.31 ns)

 <State 6>: 4ns
The critical path consists of the following:
	'call' operation ('p_Val2_10', firmware/myproject.cpp:50) to 'operator()' [72]  (4 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_3', firmware/myproject.cpp:51) [117]  (3.75 ns)

 <State 8>: 4.03ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_9', firmware/myproject.cpp:54) [243]  (3.07 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:54) [244]  (0.96 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
