{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683170007714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683170007715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 00:13:27 2023 " "Processing started: Thu May  4 00:13:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683170007715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683170007715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogio -c relogio " "Command: quartus_sta relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683170007715 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683170007759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683170008351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170008412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170008412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683170008905 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170008906 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683170008910 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683170008910 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683170008910 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " "create_clock -period 1.000 -name divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683170008910 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683170008910 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683170008910 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683170008917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683170008918 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683170008919 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683170008925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683170009041 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683170009041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.726 " "Worst-case setup slack is -11.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.726           -4732.832 CLOCK_50  " "  -11.726           -4732.832 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170009041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLOCK_50  " "    0.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170009051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.797 " "Worst-case recovery slack is -7.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.797              -7.797 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -7.797              -7.797 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.024              -7.024 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "   -7.024              -7.024 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.428              -4.428 KEY\[1\]  " "   -4.428              -4.428 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.258              -4.258 FPGA_RESET_N  " "   -4.258              -4.258 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170009055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.248 " "Worst-case removal slack is 1.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 FPGA_RESET_N  " "    1.248               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481               0.000 KEY\[1\]  " "    1.481               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.252               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "    4.252               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.150               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    5.150               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170009058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.721 " "Worst-case minimum pulse width slack is -0.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721            -565.370 CLOCK_50  " "   -0.721            -565.370 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.885 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.885 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.877 KEY\[1\]  " "   -0.538              -0.877 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.812 FPGA_RESET_N  " "   -0.538              -0.812 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.768 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -0.538              -0.768 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170009060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170009060 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683170009080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683170009124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683170011230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683170011362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683170011389 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683170011389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.677 " "Worst-case setup slack is -11.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.677           -4623.527 CLOCK_50  " "  -11.677           -4623.527 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170011390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CLOCK_50  " "    0.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170011398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.882 " "Worst-case recovery slack is -7.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.882              -7.882 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -7.882              -7.882 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.200              -7.200 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "   -7.200              -7.200 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.628              -4.628 KEY\[1\]  " "   -4.628              -4.628 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.460              -4.460 FPGA_RESET_N  " "   -4.460              -4.460 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170011402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.376 " "Worst-case removal slack is 1.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.376               0.000 FPGA_RESET_N  " "    1.376               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.551               0.000 KEY\[1\]  " "    1.551               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.313               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "    4.313               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.115               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    5.115               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170011406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.731 " "Worst-case minimum pulse width slack is -0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731            -499.983 CLOCK_50  " "   -0.731            -499.983 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.914 KEY\[1\]  " "   -0.538              -0.914 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.874 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.874 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.803 FPGA_RESET_N  " "   -0.538              -0.803 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.772 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -0.538              -0.772 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170011407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170011407 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683170011424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683170011602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683170013552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683170013681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683170013690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683170013690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.742 " "Worst-case setup slack is -5.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.742           -2219.771 CLOCK_50  " "   -5.742           -2219.771 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 CLOCK_50  " "    0.125               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.570 " "Worst-case recovery slack is -3.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570              -3.570 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -3.570              -3.570 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.135              -3.135 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "   -3.135              -3.135 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798              -1.798 KEY\[1\]  " "   -1.798              -1.798 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.690              -1.690 FPGA_RESET_N  " "   -1.690              -1.690 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.356 " "Worst-case removal slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 FPGA_RESET_N  " "    0.356               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 KEY\[1\]  " "    0.460               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.846               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "    1.846               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.352               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    2.352               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.779 " "Worst-case minimum pulse width slack is -0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779            -291.357 CLOCK_50  " "   -0.779            -291.357 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425              -1.234 KEY\[1\]  " "   -0.425              -1.234 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -0.919 FPGA_RESET_N  " "   -0.343              -0.919 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.030 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "   -0.030              -0.030 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    0.146               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013708 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683170013725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683170013933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683170013943 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683170013943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.064 " "Worst-case setup slack is -5.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.064           -1930.647 CLOCK_50  " "   -5.064           -1930.647 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.016 " "Worst-case hold slack is -0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.017 CLOCK_50  " "   -0.016              -0.017 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.311 " "Worst-case recovery slack is -3.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.311              -3.311 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -3.311              -3.311 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928              -2.928 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "   -2.928              -2.928 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.538              -1.538 KEY\[1\]  " "   -1.538              -1.538 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484              -1.484 FPGA_RESET_N  " "   -1.484              -1.484 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.314 " "Worst-case removal slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 FPGA_RESET_N  " "    0.314               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 KEY\[1\]  " "    0.388               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.764               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "    1.764               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.208               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    2.208               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.774 " "Worst-case minimum pulse width slack is -0.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774            -346.704 CLOCK_50  " "   -0.774            -346.704 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -1.523 KEY\[1\]  " "   -0.499              -1.523 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406              -1.200 FPGA_RESET_N  " "   -0.406              -1.200 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick  " "    0.014               0.000 divisorGenerico_e_Interface:div_KEY0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    0.144               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683170013961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683170013961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683170015877 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683170015878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683170015923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 00:13:35 2023 " "Processing ended: Thu May  4 00:13:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683170015923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683170015923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683170015923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683170015923 ""}
