// Seed: 393289052
module module_0 (
    output wor id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wand id_10,
    input tri0 id_11,
    output wand id_12,
    output wire id_13
    , id_17,
    output wor id_14,
    input tri0 id_15
);
endmodule
module module_1 #(
    parameter id_0 = 32'd32
) (
    input tri _id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri0 id_3
);
  logic [id_0 : 1] id_5;
  ;
  and primCall (id_3, id_2, id_5);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
