// Seed: 21840320
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    input wand id_6
);
  initial begin : LABEL_0
    disable id_8;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0,
    input logic id_1
);
  initial begin : LABEL_0
    id_3 <= 1'b0 & id_1 - id_0;
    $display(1'b0, id_1, id_3, 1'b0, {id_0{1'b0}});
    id_3 <= 1;
    id_3 += 1;
    #1 id_3 = id_3;
  end
  module_0 modCall_1 ();
endmodule
