[DDRPHY2]
@ = 0x0FE0E0000, 0x00010000

GNR_CON0 = 0x0000 ; GENERAL Control Register 0
CAL_CON0 = 0x0004 ; CALIBRATION Control Register 0
CAL_CON1 = 0x0008 ; CALIBRATION Control Register 1
CAL_CON2 = 0x000C ; CALIBRATION Control Register 2
CAL_CON3 = 0x0010 ; CALIBRATION Control Register 3
CAL_CON4 = 0x0014 ; CALIBRATION Control Register 4
LP_CON0 = 0x0018 ; Low Power Control Register 0
GATE_CON0 = 0x001C ; GATE Control Register 0
OFFSETR_CON0 = 0x0020 ; READ Code Control Register 0
OFFSETW_CON0 = 0x0030 ; OFFSET WRITE Code Control Register 0
OFFSET_DQ_CON0 = 0x003C ; READ DQ Code Control Register
OFFSETC_CON0 = 0x0040 ; GATE Code Control Register 0
SHIFTC_CON0 = 0x004C ; GATE Code Shift Control Register 0
OFFSETD_CON0 = 0x0050 ; CMD Code Control Register
OFFSETO_CON0 = 0x0058 ; DQ/DM OEN Code Control Register 0
WR_LVL_CON0 = 0x006C ; Write Leveling Control Register 0
WR_LVL_CON1 = 0x0070 ; Write Leveling Control Register 1
WR_LVL_CON2 = 0x0074 ; Write Leveling Control Register 2
WR_LVL_CON3 = 0x0078 ; Write Leveling Control Register 3
CA_DESKEW_CON0 = 0x007C ; CA Deskew Control Register 0
CA_DESKEW_CON1 = 0x0080 ; CA Deskew Control Register 1
CA_DESKEW_CON2 = 0x0084 ; CA Deskew Control Register 2
CA_DESKEW_CON3 = 0x0088 ; CA Deskew Control Register 3
CA_DESKEW_CON4 = 0x008C ; CA Deskew Control Register 2
CA_DESKEW_CON5 = 0x0090 ; CA Deskew Control Register 2
CA_DESKEW_CON6 = 0x0094 ; CA Deskew Control Register 2
CAL_WR_PATTERN_CON0 = 0x0098 ; Write Calibration Pattern Register 0
CAL_WR_PATTERN_CON1 = 0x009C ; Write Calibration Pattern Register 1
CAL_WR_PATTERN_CON2 = 0x00A0 ; Write Calibration Pattern Register 2
CAL_WR_PATTERN_CON3 = 0x00A4 ; Write Calibration Pattern Register 3
CAL_WR_PATTERN_CON4 = 0x00A8 ; Write Calibration Pattern Register 4
CAL_RD_PATTERN_CON0 = 0x00AC ; Read Calibration Pattern Register 0
MDLL_CON0 = 0x00B0 ; MDLL Control Register 0
MDLL_CON1 = 0x00B4 ; MDLL Control Register 1
DVFS_CON = 0x00B8 ; DVFS Control Register 0
DVFS0_CON0 = 0x00BC ; DVFS Control Register 1
DVFS1_CON0 = 0x00C0 ; DVFS Control Register 2
DVFS0_CON1 = 0x00C4 ; DVFS Control Register 3
DVFS1_CON1 = 0x00C8 ; DVFS Control Register 4
DVFS0_CON2 = 0x00CC ; DVFS Control Register 5
DVFS1_CON2 = 0x00D0 ; DVFS Control Register 6
DVFS0_CON3 = 0x00D4 ; DVFS Control Register 7
DVFS1_CON3 = 0x00D8 ; DVFS Control Register 8
DVFS0_CON4 = 0x00DC ; DVFS Control Register 9
DVFS1_CON4 = 0x00E0 ; DVFS Control Register 10
CAL_WRLVL_STAT = 0x00E4 ; Write leveling fail Status Register
CAL_FAIL_STAT0 = 0x00E8 ; Calibration Fail Status Register 1
CAL_FAIL_STAT1 = 0x00EC ; Calibration Fail Status Register 2
CAL_GT_CS0_VWMC0 = 0x00F0 ; Calibration Gate Training Centering Code 0
CAL_GT_CS0_CYC = 0x00FC ; Calibration Gate Training Cycle
CAL_RD_VWMC0 = 0x0100 ; Calibration Read Center Code 0
CAL_RD_VWML0 = 0x0110 ; Calibration Read Left Code 0
CAL_RD_VWMR0 = 0x0120 ; Calibration Read Right Code 0
CAL_WR_VWMC0 = 0x0130 ; Calibration Write Center Code 0
CAL_WR_VWML0 = 0x0140 ; Calibration Write Left Code 0
CAL_WR_VWMR0 = 0x0150 ; Calibration Write Right Code 0
CAL_CON5 = 0x0160 ; CALIBRATION Control Register 5
DVFS_UPD_CON0 = 0x0164 ; DVFS DLL update Control Register
DVFS_UPD_CON1 = 0x0168 ; DVFS DLL update Control Register
RD_DESKEW_CENTER_CS0_CON_DM = 0x018C ; READ DE-SKEW CS0 CONTROL DM
RD_DESKEW_CENTER_CS0_CON0 = 0x0190 ; READ DE-SKEW CS0 CONTROL 0
RD_DESKEW_CENTER_CS0_CON1 = 0x019C ; READ DE-SKEW CS0 CONTROL 1
RD_DESKEW_CENTER_CS0_CON2 = 0x01A8 ; READ DE-SKEW CS0 CONTROL 2
RD_DESKEW_CENTER_CS0_CON3 = 0x01B4 ; READ DE-SKEW CS0 CONTROL 3
RD_DESKEW_CENTER_CS0_CON4 = 0x01C0 ; READ DE-SKEW CS0 CONTROL 4
RD_DESKEW_CENTER_CS0_CON5 = 0x01CC ; READ DE-SKEW CS0 CONTROL 5
RD_DESKEW_CENTER_CS0_CON6 = 0x01D8 ; READ DE-SKEW CS0 CONTROL 6
RD_DESKEW_CENTER_CS0_CON7 = 0x01E4 ; READ DE-SKEW CS0 CONTROL 7
WR_DESKEWC_CS0_CON0 = 0x01F0 ; WRITE DE-SKEW CS0 Center CONTROL 0
WR_DESKEWC_CS0_CON1 = 0x01FC ; WRITE DE-SKEW CS0 Center CONTROL 1
WR_DESKEWC_CS0_CON2 = 0x0208 ; WRITE DE-SKEW CS0 Center CONTROL 2
WR_DESKEWC_CS0_CON3 = 0x0214 ; WRITE DE-SKEW CS0 Center CONTROL 3
WR_DESKEWC_CS0_CON4 = 0x0220 ; WRITE DE-SKEW CS0 Center CONTROL 4
WR_DESKEWC_CS0_CON5 = 0x022C ; WRITE DE-SKEW CS0 Center CONTROL 5
WR_DESKEWC_CS0_CON6 = 0x0238 ; WRITE DE-SKEW CS0 Center CONTROL 6
WR_DESKEWC_CS0_CON7 = 0x0244 ; WRITE DE-SKEW CS0 Center CONTROL 7
DM_DESKEWC_CS0_CON0 = 0x0250 ; DM DE-SKEW CS0 Center CONTROL 7
ECC_DESKEWC_CS0_CON0 = 0x0254 ; ECC DE-SKEW CS0 Center CONTROL 7
VWMC_STAT0 = 0x025C ; VWMC STAT 0
VWMC_STAT3 = 0x0268 ; VWMC STAT 3
VWMC_STAT6 = 0x0274 ; VWMC STAT 6
VWMC_STAT9 = 0x0280 ; VWMC STAT 9
VWMC_STAT12 = 0x028C ; VWMC STAT 12
VWMC_STAT15 = 0x0298 ; VWMC STAT 15
VWMC_STAT18 = 0x02A4 ; VWMC STAT 18
VWMC_STAT21 = 0x02B0 ; VWMC STAT 21
DM_VWMC_STAT0 = 0x02BC ; DM VWMC 0
VWML_STAT0 = 0x02C8 ; VWML STAT 0
VWML_STAT3 = 0x02D4 ; VWML STAT 3
VWML_STAT6 = 0x02E0 ; VWML STAT 6
VWML_STAT9 = 0x02EC ; VWML STAT 9
VWML_STAT12 = 0x02F8 ; VWML STAT 12
VWML_STAT15 = 0x0304 ; VWML STAT 15
VWML_STAT18 = 0x0310 ; VWML STAT 18
VWML_STAT21 = 0x031C ; VWML STAT 21
DM_VWML_STAT0 = 0x0328 ; DM VWML 0
VWMR_STAT0 = 0x0334 ; VWMR STAT 0
VWMR_STAT3 = 0x0340 ; VWMR STAT 3
VWMR_STAT6 = 0x034C ; VWMR STAT 6
VWMR_STAT9 = 0x0358 ; VWMR STAT 9
VWMR_STAT12 = 0x0364 ; VWMR STAT 12
VWMR_STAT15 = 0x0370 ; VWMR STAT 15
VWMR_STAT18 = 0x037C ; VWMR STAT 18
VWMR_STAT21 = 0x0388 ; VWMR STAT 21
DM_VWMR_STAT0 = 0x0394 ; DM VWMR 0
DQ_IO_RDATA0 = 0x03A0 ; DQ I/O Read Data STAT 0
VERSION_INFO_STAT0 = 0x03AC ; Version Information
ZQ_CON0 = 0x03C8 ; ZQ Control Register 0
ZQ_CON1 = 0x03CC ; ZQ Control Register 1
ZQ_CON2 = 0x03D0 ; ZQ Control Register 2
ZQ_CON3 = 0x03D4 ; ZQ Control Register 3
ZQ_CON5 = 0x03DC ; ZQ Control Register 5
ZQ_CON6 = 0x03E0 ; ZQ Control Register 6
ZQ_CON9 = 0x03EC ; ZQ Control Register 9
ZQ_CON12 = 0x03F8 ; ZQ Control Register 12
TESTIRCV_CON0 = 0x0400 ; ZQ Control Register 14
WR_DESKEWC_CS1_CON0 = 0x0410 ; WRITE DE-SKEW CS1 Center CONTROL0
WR_DESKEWC_CS1_CON1 = 0x041C ; WRITE DE-SKEW CS1 Center CONTROL1
WR_DESKEWC_CS1_CON2 = 0x0428 ; WRITE DE-SKEW CS1 Center CONTROL2
WR_DESKEWC_CS1_CON3 = 0x0434 ; WRITE DE-SKEW CS1 Center CONTROL3
WR_DESKEWC_CS1_CON4 = 0x0440 ; WRITE DE-SKEW CS1 Center CONTROL4
WR_DESKEWC_CS1_CON5 = 0x044C ; WRITE DE-SKEW CS1 Center CONTROL5
WR_DESKEWC_CS1_CON6 = 0x0458 ; WRITE DE-SKEW CS1 Center CONTROL6
WR_DESKEWC_CS1_CON7 = 0x0464 ; WRITE DE-SKEW CS1 Center CONTROL7
DM_DESKEWC_CS1_CON0 = 0x0470 ; WRITE DM DE-SKEW CS1 Center CONTROL0
ECC_DESKEWC_CS1_CON0 = 0x0474 ; WRITE ECC DE-SKEW CS1 Center CONTROL0
WR_DESKEWL_CS0_CON0 = 0x0490 ; WRITE DE-SKEW CS0 LEFT CONTROL0
WR_DESKEWL_CS0_CON1 = 0x049C ; WRITE DE-SKEW CS0 LEFT CONTROL1
WR_DESKEWL_CS0_CON2 = 0x04A8 ; WRITE DE-SKEW CS0 LEFT CONTROL2
WR_DESKEWL_CS0_CON3 = 0x04B4 ; WRITE DE-SKEW CS0 LEFT CONTROL3
WR_DESKEWL_CS0_CON4 = 0x04C0 ; WRITE DE-SKEW CS0 LEFT CONTROL4
WR_DESKEWL_CS0_CON5 = 0x04CC ; WRITE DE-SKEW CS0 LEFT CONTROL5
WR_DESKEWL_CS0_CON6 = 0x04D8 ; WRITE DE-SKEW CS0 LEFT CONTROL6
WR_DESKEWL_CS0_CON7 = 0x04E4 ; WRITE DE-SKEW CS0 LEFT CONTROL7
DM_DESKEWL_CS0_CON0 = 0x04F0 ; WRITE DM DE-SKEW CS0 LEFT CONTROL0
ECC_DESKEWL_CS0_CON0 = 0x04F4 ; WRITE ECC DE-SKEW CS0 LEFT CONTROL0
WR_DESKEWL_CS1_CON0 = 0x0500 ; WRITE DE-SKEW CS1 LEFT CONTROL0
WR_DESKEWL_CS1_CON1 = 0x050C ; WRITE DE-SKEW CS1 LEFT CONTROL1
WR_DESKEWL_CS1_CON2 = 0x0518 ; WRITE DE-SKEW CS1 LEFT CONTROL2
WR_DESKEWL_CS1_CON3 = 0x0524 ; WRITE DE-SKEW CS1 LEFT CONTROL3
WR_DESKEWL_CS1_CON4 = 0x0530 ; WRITE DE-SKEW CS1 LEFT CONTROL4
WR_DESKEWL_CS1_CON5 = 0x053C ; WRITE DE-SKEW CS1 LEFT CONTROL5
WR_DESKEWL_CS1_CON6 = 0x0548 ; WRITE DE-SKEW CS1 LEFT CONTROL6
WR_DESKEWL_CS1_CON7 = 0x0554 ; WRITE DE-SKEW CS1 LEFT CONTROL7
DM_DESKEWL_CS1_CON0 = 0x0560 ; WRITE DM DE-SKEW CS1 LEFT CONTROL0
ECC_DESKEWL_CS1_CON0 = 0x0564 ; WRITE ECC DE-SKEW CS1 LEFT CONTROL0
RD_DQS_VWML_CS0_CON0 = 0x0574 ; Read DQS Left Code CS0 CON0
RD_DQS_VWMC_CS0_CON0 = 0x0580 ; Read DQS Centering CS0 Code CON0
GT_STATUS_CON0 = 0x058C ; Gate Status Register 0
GT_STATUS_CON1 = 0x0590 ; Gate Status Register 1
GT_FSM_STATUS_CON1 = 0x0594 ; Gate FSM Status Register 1
CAL_GT_CS1_VWMC0 = 0x05E4 ; Gate Training CS1 Center Code CON0
CAL_GT_CS1_CYC = 0x05F0 ; Gate Training CS1 Cycle Control
CBT_CON5 = 0x05F4 ; Command Bus Training CON4
CBT_CMD = 0x05FC ; Command Bus Training CMD
CBT_CON0 = 0x0600 ; Command Bus Training CON0
CBT_CON2 = 0x0608 ; Command Bus Training CON2
CBT_CON3 = 0x060C ; Command Bus Training CON2
RD_DESKEW_LEFT_CS0_CON_DM = 0x0610 ; Read Deskew Left CS0 register DM
RD_DESKEW_LEFT_CS0_CON0 = 0x0614 ; Read Deskew Left CS0 register 0
RD_DESKEW_LEFT_CS0_CON1 = 0x0620 ; Read Deskew Left CS0 register 1
RD_DESKEW_LEFT_CS0_CON2 = 0x062C ; Read Deskew Left CS0 register 2
RD_DESKEW_LEFT_CS0_CON3 = 0x0638 ; Read Deskew Left CS0 register 3
RD_DESKEW_LEFT_CS0_CON4 = 0x0644 ; Read Deskew Left CS0 register 4
RD_DESKEW_LEFT_CS0_CON5 = 0x0650 ; Read Deskew Left CS0 register 5
RD_DESKEW_LEFT_CS0_CON6 = 0x065C ; Read Deskew Left CS0 register 6
RD_DESKEW_LEFT_CS0_CON7 = 0x0668 ; Read Deskew Left CS0 register 7
FREQ_OFFSET_CON = 0x0680 ; Frequency offset register
PRBS_CON0 = 0x0684 ; PRBS training register 0
PRBS_CON1 = 0x0688 ; PRBS training register 1
PRBS_CON2 = 0x068C ; PRBS training register 2
PRBS_CON3 = 0x0690 ; PRBS training register 3
PRBS_CON4 = 0x0694 ; PRBS training register 4
PRBS_CON5 = 0x0698 ; PRBS training register 5
PRBS_CON6 = 0x069C ; PRBS training register 6
PRBS_CON7 = 0x06A0 ; PRBS training register 7
PRBS_CON8 = 0x06A4 ; PRBS training register 8
PRBS_CON9 = 0x06A8 ; PRBS training register 9
PRBS_CON10 = 0x06AC ; PRBS training register 10
PRBS_CON11 = 0x06B0 ; PRBS training register 11
PRBS_CON12 = 0x06B4 ; PRBS training register 12
PRBS_CON13 = 0x06B8 ; PRBS training register 13
DUTY_CAL0 = 0x06BC ; DUTY training register 0
MON_CON0 = 0x0700 ; Debug mode register 0
MON_CON1 = 0x0704 ; Debug mode register 1
MON_CON2 = 0x0708 ; Debug mode register 2
MON_CON3 = 0x070C ; Debug mode register 3
MON_CON4 = 0x0710 ; Debug mode register 4
MON_CON5 = 0x0714 ; Debug mode register 5
MON_CON6 = 0x0718 ; Debug mode register 6
MON_CON7 = 0x071C ; Debug mode register 7
WR_TRAIN_MON0 = 0x0720 ; Write training monitor register 0
LOCK_VAL0 = 0x0728 ; Master DLL status register 0
LOCK_VAL1 = 0x072C ; Master DLL status register 1
LOCK_VAL2 = 0x0730 ; Master DLL status register 2
WR_CHECK_CON0 = 0x0750 ; FIFO status register 0
WR_CHECK_CON1 = 0x0754 ; FIFO status register 1
WR_CHECK_CON2 = 0x0760 ; FIFO status register 2
RD_DQS_VWML_CS1_CON0 = 0x0764 ; Read DQS Left Code CS1 CON0
RD_DQS_VWMC_CS1_CON0 = 0x0768 ; Read DQS Centering CS1 Code CON0
RD_DESKEW_CENTER_CS1_CON_DM = 0x076C ; READ DE-SKEW CS1 CONTROL DM
RD_DESKEW_CENTER_CS1_CON0 = 0x0770 ; READ DE-SKEW CS1 CONTROL 0
RD_DESKEW_CENTER_CS1_CON1 = 0x0774 ; READ DE-SKEW CS1 CONTROL 1
RD_DESKEW_CENTER_CS1_CON2 = 0x0778 ; READ DE-SKEW CS1 CONTROL 2
RD_DESKEW_CENTER_CS1_CON3 = 0x077C ; READ DE-SKEW CS1 CONTROL 3
RD_DESKEW_CENTER_CS1_CON4 = 0x0780 ; READ DE-SKEW CS1 CONTROL 4
RD_DESKEW_CENTER_CS1_CON5 = 0x0784 ; READ DE-SKEW CS1 CONTROL 5
RD_DESKEW_CENTER_CS1_CON6 = 0x0788 ; READ DE-SKEW CS1 CONTROL 6
RD_DESKEW_CENTER_CS1_CON7 = 0x078C ; READ DE-SKEW CS1 CONTROL 7
RD_DESKEW_LEFT_CS1_CON_DM = 0x0790 ; READ DE-SKEW Left CS1 CONTROL DM
RD_DESKEW_LEFT_CS1_CON0 = 0x0794 ; READ DE-SKEW Left CS1 CONTROL 0
RD_DESKEW_LEFT_CS1_CON1 = 0x0798 ; READ DE-SKEW Left CS1 CONTROL 1
RD_DESKEW_LEFT_CS1_CON2 = 0x079C ; READ DE-SKEW Left CS1 CONTROL 2
RD_DESKEW_LEFT_CS1_CON3 = 0x07A0 ; READ DE-SKEW Left CS1 CONTROL 3
RD_DESKEW_LEFT_CS1_CON4 = 0x07A4 ; READ DE-SKEW Left CS1 CONTROL 4
RD_DESKEW_LEFT_CS1_CON5 = 0x07A8 ; READ DE-SKEW Left CS1 CONTROL 5
RD_DESKEW_LEFT_CS1_CON6 = 0x07AC ; READ DE-SKEW Left CS1 CONTROL 6
RD_DESKEW_LEFT_CS1_CON7 = 0x07B0 ; READ DE-SKEW Left CS1 CONTROL 7
SW_RD_DQS_VWML_CS0_CON0 = 0x07C0 ; SW Read DQS Left Code CS0 CON0
SW_RD_DQS_VWMC_CS0_CON0 = 0x07C4 ; SW Read DQS Centering CS0 Code CON0
SW_RD_DESKEW_CENTER_CS0_CON_DM = 0x07C8 ; SW Read DE-SKEW CS0 CONTROL DM
SW_RD_DESKEW_CENTER_CS0_CON0 = 0x07CC ; SW Read DE-SKEW CS0 CONTROL 0
SW_RD_DESKEW_CENTER_CS0_CON1 = 0x07D0 ; SW Read DE-SKEW CS0 CONTROL 1
SW_RD_DESKEW_CENTER_CS0_CON2 = 0x07D4 ; SW Read DE-SKEW CS0 CONTROL 2
SW_RD_DESKEW_CENTER_CS0_CON3 = 0x07D8 ; SW Read DE-SKEW CS0 CONTROL 3
SW_RD_DESKEW_CENTER_CS0_CON4 = 0x07DC ; SW Read DE-SKEW CS0 CONTROL 4
SW_RD_DESKEW_CENTER_CS0_CON5 = 0x07E0 ; SW Read DE-SKEW CS0 CONTROL 5
SW_RD_DESKEW_CENTER_CS0_CON6 = 0x07E4 ; SW Read DE-SKEW CS0 CONTROL 6
SW_RD_DESKEW_CENTER_CS0_CON7 = 0x07E8 ; SW Read DE-SKEW CS0 CONTROL 7
SW_RD_DESKEW_LEFT_CS0_CON_DM = 0x07F0 ; SW Read DE-SKEW Left CS0 CONTROL DM
SW_RD_DESKEW_LEFT_CS0_CON0 = 0x07F4 ; SW Read DE-SKEW Left CS0 CONTROL 0
SW_RD_DESKEW_LEFT_CS0_CON1 = 0x07F8 ; SW Read DE-SKEW Left CS0 CONTROL 1
SW_RD_DESKEW_LEFT_CS0_CON2 = 0x07FC ; SW Read DE-SKEW Left CS0 CONTROL 2
SW_RD_DESKEW_LEFT_CS0_CON3 = 0x0800 ; SW Read DE-SKEW Left CS0 CONTROL 3
SW_RD_DESKEW_LEFT_CS0_CON4 = 0x0804 ; SW Read DE-SKEW Left CS0 CONTROL 4
SW_RD_DESKEW_LEFT_CS0_CON5 = 0x0808 ; SW Read DE-SKEW Left CS0 CONTROL 5
SW_RD_DESKEW_LEFT_CS0_CON6 = 0x080C ; SW Read DE-SKEW Left CS0 CONTROL 6
SW_RD_DESKEW_LEFT_CS0_CON7 = 0x0810 ; SW Read DE-SKEW Left CS0 CONTROL 7
SW_RD_DQS_VWML_CS1_CON0 = 0x0814 ; SW Read DQS Left Code CS1 CON0
SW_RD_DQS_VWMC_CS1_CON0 = 0x0818 ; SW Read DQS Centering CS1 Code CON0
SW_RD_DESKEW_CENTER_CS1_CON_DM = 0x0820 ; SW Read DE-SKEW CS1 CONTROL DM
SW_RD_DESKEW_CENTER_CS1_CON0 = 0x0824 ; SW Read DE-SKEW CS1 CONTROL 0
SW_RD_DESKEW_CENTER_CS1_CON1 = 0x0828 ; SW Read DE-SKEW CS1 CONTROL 1
SW_RD_DESKEW_CENTER_CS1_CON2 = 0x082C ; SW Read DE-SKEW CS1 CONTROL 2
SW_RD_DESKEW_CENTER_CS1_CON3 = 0x0830 ; SW Read DE-SKEW CS1 CONTROL 3
SW_RD_DESKEW_CENTER_CS1_CON4 = 0x0834 ; SW Read DE-SKEW CS1 CONTROL 4
SW_RD_DESKEW_CENTER_CS1_CON5 = 0x0838 ; SW Read DE-SKEW CS1 CONTROL 5
SW_RD_DESKEW_CENTER_CS1_CON6 = 0x083C ; SW Read DE-SKEW CS1 CONTROL 6
SW_RD_DESKEW_CENTER_CS1_CON7 = 0x0840 ; SW Read DE-SKEW CS1 CONTROL 7
SW_RD_DESKEW_LEFT_CS1_CON_DM = 0x0850 ; SW Read DE-SKEW Left CS1 CONTROL DM
SW_RD_DESKEW_LEFT_CS1_CON0 = 0x0854 ; SW Read DE-SKEW Left CS1 CONTROL 0
SW_RD_DESKEW_LEFT_CS1_CON1 = 0x0858 ; SW Read DE-SKEW Left CS1 CONTROL 1
SW_RD_DESKEW_LEFT_CS1_CON2 = 0x085C ; SW Read DE-SKEW Left CS1 CONTROL 2
SW_RD_DESKEW_LEFT_CS1_CON3 = 0x0860 ; SW Read DE-SKEW Left CS1 CONTROL 3
SW_RD_DESKEW_LEFT_CS1_CON4 = 0x0864 ; SW Read DE-SKEW Left CS1 CONTROL 4
SW_RD_DESKEW_LEFT_CS1_CON5 = 0x0868 ; SW Read DE-SKEW Left CS1 CONTROL 5
SW_RD_DESKEW_LEFT_CS1_CON6 = 0x086C ; SW Read DE-SKEW Left CS1 CONTROL 6
SW_RD_DESKEW_LEFT_CS1_CON7 = 0x0870 ; SW Read DE-SKEW Left CS1 CONTROL 7
SW_WR_DESKEWC_CS0_CON0 = 0x0880 ; SW Write DE-SKEW CS0 Center CONTROL 0
SW_WR_DESKEWC_CS0_CON1 = 0x0884 ; SW Write DE-SKEW CS0 Center CONTROL 1
SW_WR_DESKEWC_CS0_CON2 = 0x0888 ; SW Write DE-SKEW CS0 Center CONTROL 2
SW_WR_DESKEWC_CS0_CON3 = 0x088C ; SW Write DE-SKEW CS0 Center CONTROL 3
SW_WR_DESKEWC_CS0_CON4 = 0x0890 ; SW Write DE-SKEW CS0 Center CONTROL 4
SW_WR_DESKEWC_CS0_CON5 = 0x0894 ; SW Write DE-SKEW CS0 Center CONTROL 5
SW_WR_DESKEWC_CS0_CON6 = 0x0898 ; SW Write DE-SKEW CS0 Center CONTROL 6
SW_WR_DESKEWC_CS0_CON7 = 0x089C ; SW Write DE-SKEW CS0 Center CONTROL 7
SW_DM_DESKEWC_CS0_CON0 = 0x08A0 ; SW Write DM DE-SKEW CS0 Center CONTROL 0
SW_ECC_DESKEWC_CS0_CON0 = 0x08A4 ; SW Write ECC DE-SKEW CS0 Center CONTROL 0
SW_WR_DESKEWL_CS0_CON0 = 0x08B0 ; SW Write DE-SKEW CS0 LEFT CONTROL0
SW_WR_DESKEWL_CS0_CON1 = 0x08B4 ; SW Write DE-SKEW CS0 LEFT CONTROL1
SW_WR_DESKEWL_CS0_CON2 = 0x08B8 ; SW Write DE-SKEW CS0 LEFT CONTROL2
SW_WR_DESKEWL_CS0_CON3 = 0x08BC ; SW Write DE-SKEW CS0 LEFT CONTROL3
SW_WR_DESKEWL_CS0_CON4 = 0x08C0 ; SW Write DE-SKEW CS0 LEFT CONTROL4
SW_WR_DESKEWL_CS0_CON5 = 0x08C4 ; SW Write DE-SKEW CS0 LEFT CONTROL5
SW_WR_DESKEWL_CS0_CON6 = 0x08C8 ; SW Write DE-SKEW CS0 LEFT CONTROL6
SW_WR_DESKEWL_CS0_CON7 = 0x08CC ; SW Write DE-SKEW CS0 LEFT CONTROL7
SW_WR_DM_DESKEWL_CS0_CON0 = 0x08D0 ; SW Write DM DE-SKEW CS0 LEFT CONTROL0
SW_WR_ECC_DESKEWL_CS0_CON0 = 0x08D4 ; SW Write ECC DE-SKEW CS0 LEFT CONTROL0
SW_WR_DESKEWC_CS1_CON0 = 0x08E0 ; SW Write DE-SKEW CS1 Center CONTROL 0
SW_WR_DESKEWC_CS1_CON1 = 0x08E4 ; SW Write DE-SKEW CS1 Center CONTROL 1
SW_WR_DESKEWC_CS1_CON2 = 0x08E8 ; SW Write DE-SKEW CS1 Center CONTROL 2
SW_WR_DESKEWC_CS1_CON3 = 0x08EC ; SW Write DE-SKEW CS1 Center CONTROL 3
SW_WR_DESKEWC_CS1_CON4 = 0x08F0 ; SW Write DE-SKEW CS1 Center CONTROL 4
SW_WR_DESKEWC_CS1_CON5 = 0x08F4 ; SW Write DE-SKEW CS1 Center CONTROL 5
SW_WR_DESKEWC_CS1_CON6 = 0x08F8 ; SW Write DE-SKEW CS1 Center CONTROL 6
SW_WR_DESKEWC_CS1_CON7 = 0x08FC ; SW Write DE-SKEW CS1 Center CONTROL 7
SW_WR_DM_DESKEWC_CS1_CON0 = 0x0900 ; SW Write DM DE-SKEW CS1 Center CONTROL 0
SW_WR_ECC_DESKEWC_CS1_CON0 = 0x0904 ; SW Write ECC DE-SKEW CS1 Center CONTROL 0
SW_ECC_DESKEWL_CS1_CON0 = 0x090C ; SW Write ECC DE-SKEW CS1 LEFT CONTROL0
SW_WR_DESKEWL_CS1_CON0 = 0x0910 ; SW Write DE-SKEW CS1 LEFT CONTROL0
SW_WR_DESKEWL_CS1_CON1 = 0x0914 ; SW Write DE-SKEW CS1 LEFT CONTROL1
SW_WR_DESKEWL_CS1_CON2 = 0x0918 ; SW Write DE-SKEW CS1 LEFT CONTROL2
SW_WR_DESKEWL_CS1_CON3 = 0x091C ; SW Write DE-SKEW CS1 LEFT CONTROL3
SW_WR_DESKEWL_CS1_CON4 = 0x0920 ; SW Write DE-SKEW CS1 LEFT CONTROL4
SW_WR_DESKEWL_CS1_CON5 = 0x0924 ; SW Write DE-SKEW CS1 LEFT CONTROL5
SW_WR_DESKEWL_CS1_CON6 = 0x0928 ; SW Write DE-SKEW CS1 LEFT CONTROL6
SW_WR_DESKEWL_CS1_CON7 = 0x092C ; SW Write DE-SKEW CS1 LEFT CONTROL7
SW_DM_DESKEWL_CS1_CON0 = 0x0930 ; SW Write DM DE-SKEW CS1 LEFT CONTROL0
DVFS0_CON5 = 0x0934 ; DVFS0_CON5
DVFS1_CON5 = 0x0938 ; DVFS1_CON5
CAL_WR_PATTERN_CON5 = 0x093C ; Write Calibration Pattern Register 0
CAL_WR_PATTERN_CON6 = 0x0940 ; Write Calibration Pattern Register 1
CAL_WR_PATTERN_CON7 = 0x0944 ; Write Calibration Pattern Register 2
CAL_WR_PATTERN_CON8 = 0x0948 ; Write Calibration Pattern Register 3
CAL_WR_PATTERN_CON9 = 0x094C ; Write Calibration Pattern Register 0
CAL_WR_PATTERN_CON10 = 0x0950 ; Write Calibration Pattern Register 1
CAL_WR_PATTERN_CON11 = 0x0954 ; Write Calibration Pattern Register 11
CAL_WR_PATTERN_CON12 = 0x0958 ; Write Calibration Pattern Register 12
CAL_WR_PATTERN_CON13 = 0x095C ; Write Calibration Pattern Register 13
CAL_WR_PATTERN_CON14 = 0x0960 ; Write Calibration Pattern Register 14
CAL_WR_PATTERN_CON15 = 0x0964 ; Write Calibration Pattern Register 15
CAL_WR_PATTERN_CON16 = 0x0968 ; Write Calibration Pattern Register 16
CAL_WR_PATTERN_CON17 = 0x096C ; Write Calibration Pattern Register 17
CAL_WR_PATTERN_CON18 = 0x0970 ; Write Calibration Pattern Register 18
CAL_WR_PATTERN_CON19 = 0x0974 ; Write Calibration Pattern Register 19
READ_DQ_OFFSET_CTRL0 = 0x0978 ; Read DQ offset control register 0 for RANK0
READ_DQ_OFFSET_CTRL1 = 0x097C ; Read DQ offset control register 1
READ_DQ_OFFSET_CTRL2 = 0x0980 ; Read DQ offset control register 2
READ_DQ_OFFSET_CTRL3 = 0x0984 ; Read DQ offset control register 3
READ_DQ_OFFSET_CTRL4 = 0x0988 ; Read DQ offset control register 4
READ_DQ_OFFSET_CTRL5 = 0x098C ; Read DQ offset control register 5
READ_DQ_OFFSET_CTRL0_CS1 = 0x0990 ; Reserved
READ_DQ_OFFSET_CTRL1_CS1 = 0x0994 ; Reserved
READ_DQ_OFFSET_CTRL2_CS1 = 0x0998 ; Reserved
READ_DQ_OFFSET_CTRL3_CS1 = 0x099C ; Reserved
READ_DQ_OFFSET_CTRL4_CS1 = 0x09A0 ; Reserved
READ_DQ_OFFSET_CTRL5_CS1 = 0x09A4 ; Reserved
WRITE_DQ_DLINE_DUTY_CTRL0 = 0x09A8 ; Write DQ DLL duty control register 0
WRITE_DQ_DLINE_DUTY_CTRL1 = 0x09AC ; Write DQ DLL duty control register 1
READ_DQ_DLINE_DUTY_CTRL0 = 0x09B0 ; DLL duty control register 0
READ_DQ_DLINE_DUTY_CTRL1 = 0x09B4 ; DLL duty control register 1
READ_DQ_DLINE_DUTY_CTRL2 = 0x09B8 ; DLL duty control register 2
READ_DQ_DLINE_DUTY_CTRL3 = 0x09BC ; DLL duty control register 3
WRITE_DQS_DLINE_DUTY_CTRL0 = 0x09C0 ; WDQS DLL duty control register 0
DQ_SEL_CTRL0 = 0x09C4 ; DQ DLL SEL control register 0
DQ_SEL_CTRL1 = 0x09C8 ; DQ DLL SEL control register 1
DQ_SEL_CTRL2 = 0x09CC ; DQ DLL SEL control register 2
DQ_SEL_CTRL3 = 0x09D0 ; DQ DLL SEL control register 3
DQ_SEL_CTRL4 = 0x09D4 ; DQ DLL SEL control register 4
DQ_SEL_CTRL5 = 0x09D8 ; DQ DLL SEL control register 5
DQ_SEL_CTRL6 = 0x09DC ; DQ DLL SEL control register 6
DQ_SEL_CTRL7 = 0x09E0 ; DQ DLL SEL control register 7
CK_DLINE_DUTY_CTRL0 = 0x09E4 ; CK DLL Duty control register 0
IO_DUTY_CTRL0 = 0x09E8 ; D IO duty control register 0
IO_DUTY_CTRL1 = 0x09EC ; D IO duty control register 1
IO_DUTY_CTRL2 = 0x09F0 ; B IO duty control register 2
IO_DUTY_CTRL3 = 0x09F4 ; B IO duty control register 3
IO_DUTY_CTRL4 = 0x09F8 ; IO duty control register 4
IO_DUTY_CTRL5 = 0x09FC ; IO duty control register 5
DVFS0_CON6 = 0x0A00 ; DVFS Control Register 11
DVFS1_CON6 = 0x0A04 ; DVFS Control Register 12
DQOENDESKEWCODE0 = 0x0A08 ; DVFS Control Register 12
DQOENDESKEWCODE1 = 0x0A0C ; DVFS Control Register 12
DQSOENDESKEWCODE = 0x0A10 ; DVFS Control Register 12
DTB = 0x0A14 ; DTB Control Register
GTCC_CON0 = 0x0A18 ; GATE Center Control Register 0
RANK1_CON0 = 0x0A1C ; Rank1 RL Register 0
SCHD_CON0 = 0x0A20 ; SCHEDULER Control Register
SCHD_TRAIN_CON0 = 0x0A24 ; SCHEDULER Training Enable Control Register 0
SCHD_TRAIN_CON1 = 0x0A28 ; SCHEDULER Training Enable Control Register 1
SCHD_TIME_CON0 = 0x0A2C ; SCHEDULER CMD Timing Parameter Register 0
SCHD_TIME_CON1 = 0x0A30 ; SCHEDULER CMD Timing Parameter Register 1
SCHD_TIME_CON2 = 0x0A34 ; SCHEDULER CMD Timing Parameter Register 2
SCHD_TIME_CON3 = 0x0A38 ; SCHEDULER CMD Timing Parameter Register 3
DVFS0_SCHD_TIME_CON0 = 0x0A3C ; DVFS0 SCHEDULER CMD Timing Parameter Register 0
DVFS0_SCHD_TIME_CON1 = 0x0A40 ; DVFS0 SCHEDULER CMD Timing Parameter Register 1
DVFS0_SCHD_TIME_CON2 = 0x0A44 ; DVFS0 SCHEDULER CMD Timing Parameter Register 2
DVFS0_SCHD_TIME_CON3 = 0x0A48 ; DVFS0 SCHEDULER CMD Timing Parameter Register 3
DVFS1_SCHD_TIME_CON0 = 0x0A4C ; DVFS1 SCHEDULER CMD Timing Parameter Register 0
DVFS1_SCHD_TIME_CON1 = 0x0A50 ; DVFS1 SCHEDULER CMD Timing Parameter Register 1
DVFS1_SCHD_TIME_CON2 = 0x0A54 ; DVFS1 SCHEDULER CMD Timing Parameter Register 2
DVFS1_SCHD_TIME_CON3 = 0x0A58 ; DVFS1 SCHEDULER CMD Timing Parameter Register 3
SCHD_DIRECT_CMD0 = 0x0A5C ; SCHEDULER Direct CMD control 0
SCHD_DIRECT_CMD1 = 0x0A60 ; SCHEDULER Direct CMD control 1
SCHD_DIRECT_CMD2 = 0x0A64 ; SCHEDULER Direct CMD control 2
SCHD_DIRECT_CMD3 = 0x0A68 ; SCHEDULER Direct CMD control 3
SCHD_DIRECT_CMD4 = 0x0A6C ; SCHEDULER Direct CMD control 4
SCHD_CMD_CON0 = 0x0A70 ; SCHEDULER Direct CMD control 5
SCHD_CMD_CON1 = 0x0A74 ; SCHEDULER Direct CMD control 5
SCHD_CMD_CON2 = 0x0A78 ; SCHEDULER Direct CMD control 5
OP_CODE_RDC = 0x0A7C ; OP CODE
LP4_MR_OP0 = 0x0A80 ; LPDDR4 MR OPERAND 0
LP4_MR_OP1 = 0x0A84 ; LPDDR4 MR OPERAND 1
LP5_MR_OP0 = 0x0A88 ; LPDDR5 MR OPERAND 0
LP5_MR_OP1 = 0x0A8C ; LPDDR5 MR OPERAND 0
SCHD_FSM = 0x0A90 ; Scheduler FSM Monitor
CLKMODE_CON = 0x0A94 ; PHY CLOCK MODE_CON
CASWIZZLE_CON = 0x0A98 ; CA SWIZZLE CONFIGURATION
TDLL_CON0 = 0x0A9C ; TDLL CONFIGURATION0
TDLL_CON1 = 0x0AA0 ; TDLL CONFIGURATION1
TDLL_MON0_DS0 = 0x0AA4 ; TDLL MONITOR 0 for DS0
TDLL_MON1_DS0 = 0x0AA8 ; TDLL MONITOR 1 for DS0
TDLL_MON0_DS1 = 0x0AAC ; TDLL MONITOR 0 for DS1
TDLL_MON1_DS1 = 0x0AB0 ; TDLL MONITOR 1 for DS1
DQRPARITY_LEFT_DS0 = 0x0AB4 ; DQ Rising PARITY LEFT for Data Slice 0
DQRPARITY_RIGHT_DS0 = 0x0AB8 ; DQ Rising PARITY RIGHT for Data Slice 0
DQFPARITY_LEFT_DS0 = 0x0ABC ; DQ Falling PARITY LEFT for Data Slice 0
DQFPARITY_RIGHT_DS0 = 0x0AC0 ; DQ Falling PARITY RIGHT for Data Slice 0
DQRPARITY_LEFT_DS1 = 0x0AC4 ; DQ Rising PARITY LEFT for Data Slice 1
DQRPARITY_RIGHT_DS1 = 0x0AC8 ; DQ Rising PARITY RIGHT for Data Slice 1
DQFPARITY_LEFT_DS1 = 0x0ACC ; DQ Falling PARITY LEFT for Data Slice 1
DQFPARITY_RIGHT_DS1 = 0x0AD0 ; DQ Falling PARITY RIGHT for Data Slice 1
READCAL_URG_DS0 = 0x0AD4 ; READ CAL URG DS0
READCAL_URG_DS1 = 0x0AD8 ; READ CAL URG DS1
WCK2CKSYNC_CON0 = 0x0ADC ; WCK2CK SYNC CON0
WCK2CKSYNC_CON1 = 0x0AE0 ; WCK2CK SYNC CON1
DVFS0_WCK2CKSYNC_CON1 = 0x0AE4 ; WCK2CK SYNC CON1 for DVFS0
DVFS1_WCK2CKSYNC_CON1 = 0x0AE8 ; WCK2CK SYNC CON1 for DVFS1
SCHD_CMD_GATING0 = 0x0AEC ; SCHEDULER Direct CMD Gating 0
SCHD_CMD_GATING1 = 0x0AF0 ; SCHEDULER Direct CMD Gating 1
DVFS0_WCK2CKSYNC_CON0 = 0x0AF4 ; DVFS0 WCK2CK SYNC CON0
DVFS1_WCK2CKSYNC_CON0 = 0x0AF8 ; DVFS1 WCK2CK SYNC CON0
MDLL_CON2 = 0x0AFC ; TEST input port for LP4/5 I/O
TESTILP5_DQ0 = 0x0B00 ; TEST input port for LP4/5 I/O
TESTILP5_DQ1 = 0x0B04 ; TEST input port for LP4/5 I/O
TESTILP5_DQ2 = 0x0B08 ; TEST input port for LP4/5 I/O
TESTILP5_DQ3 = 0x0B0C ; TEST input port for LP4/5 I/O
TESTILP5_DQ4 = 0x0B10 ; TEST input port for LP4/5 I/O
TESTILP5_DQ5 = 0x0B14 ; TEST input port for LP4/5 I/O
TESTILP5_DQ6 = 0x0B18 ; TEST input port for LP4/5 I/O
TESTILP5_DQ7 = 0x0B1C ; TEST input port for LP4/5 I/O
TESTILP5_DQ8 = 0x0B20 ; TEST input port for LP4/5 I/O
TESTILP5_DQ9 = 0x0B24 ; TEST input port for LP4/5 I/O
TESTILP5_DQ10 = 0x0B28 ; TEST input port for LP4/5 I/O
TESTILP5_DQ11 = 0x0B2C ; TEST input port for LP4/5 I/O
TESTILP5_DQ12 = 0x0B30 ; TEST input port for LP4/5 I/O
TESTILP5_DQ13 = 0x0B34 ; TEST input port for LP4/5 I/O
TESTILP5_DQ14 = 0x0B38 ; TEST input port for LP4/5 I/O
TESTILP5_DQ15 = 0x0B3C ; TEST input port for LP4/5 I/O
TESTILP5_DM0 = 0x0B40 ; TEST input port for LP4/5 I/O
TESTILP5_DM1 = 0x0B44 ; TEST input port for LP4/5 I/O
TESTILP5_DQS0 = 0x0B48 ; TEST input port for LP4/5 I/O
TESTILP5_DQS1 = 0x0B4C ; TEST input port for LP4/5 I/O
TESTILP5_CK = 0x0B50 ; TEST input port for LP4/5 I/O
TESTILP5_CA0 = 0x0B54 ; TEST input port for LP4/5 I/O
TESTILP5_CA1 = 0x0B58 ; TEST input port for LP4/5 I/O
TESTILP5_CA2 = 0x0B5C ; TEST input port for LP4/5 I/O
TESTILP5_CA3 = 0x0B60 ; TEST input port for LP4/5 I/O
TESTILP5_CA4 = 0x0B64 ; TEST input port for LP4/5 I/O
TESTILP5_CA5 = 0x0B68 ; TEST input port for LP4/5 I/O
TESTILP5_CA6 = 0x0B6C ; TEST input port for LP4/5 I/O
TESTILP5_CS0 = 0x0B70 ; TEST input port for LP4/5 I/O
TESTILP5_CS1 = 0x0B74 ; TEST input port for LP4/5 I/O
TESTILP5_WCK0 = 0x0B78 ; TEST input port for LP4/5 I/O
TESTILP5_WCK1 = 0x0B7C ; TEST input port for LP4/5 I/O
DQSDUTY_CON0 = 0x0B80 ; DQS DUTY CONFIGURATION 0
DQSDUTY_CON1 = 0x0B84 ; DQS DUTY CONFIGURATION 1
DQSDUTY_CON2 = 0x0B88 ; DQS DUTY CONFIGURATION 2
DQSDUTY_CON3 = 0x0B8C ; DQS DUTY CONFIGURATION 3
DQSDUTY_CON4 = 0x0B90 ; DQS DUTY CONFIGURATION 4
DQSDUTY_CON5 = 0x0B94 ; DQS DUTY CONFIGURATION 5
DQSDUTY_CON6 = 0x0B98 ; DQS DUTY CONFIGURATION 6
DQSDUTY_CON7 = 0x0B9C ; DQS DUTY CONFIGURATION 7
MON_RCNT0 = 0x0BA0 ; MONITOR RSTN 0
MON_RCNT1 = 0x0BA4 ; MONITOR RSTN 1
MON_RCNT2 = 0x0BA8 ; MONITOR RSTN 2
MON_RCNT3 = 0x0BAC ; MONITOR RSTN 3
CMD_DESKEWC_CODE0 = 0x0BB0 ; CMD DE-SKEW CENTER CODE
CMD_DESKEWC_CODE1 = 0x0BB4 ; CMD DE-SKEW CENTER CODE
CMD_DESKEWC_CODE2 = 0x0BB8 ; CMD DE-SKEW CENTER CODE
CMD_DESKEWC_CODE3 = 0x0BBC ; CMD DE-SKEW CENTER CODE
CMD_DESKEWC_CODE4 = 0x0BC0 ; CMD DE-SKEW CENTER CODE
CBT_CAL_STAT0 = 0x0BC4 ; CBT CAL STATUS
CMD_LEFT_CODE0 = 0x0BC8 ; CMD LEFT CODE
CMD_LEFT_CODE1 = 0x0BCC ; CMD LEFT CODE
CMD_LEFT_CODE2 = 0x0BD0 ; CMD LEFT CODE
CMD_LEFT_CODE4 = 0x0BD8 ; CMD LEFT CODE
CMD_RIGHT_CODE0 = 0x0BDC ; CMD RIGHT CODE
CMD_RIGHT_CODE1 = 0x0BE0 ; CMD RIGHT CODE
CMD_RIGHT_CODE2 = 0x0BE4 ; CMD RIGHT CODE
CMD_RIGHT_CODE4 = 0x0BEC ; CMD RIGHT CODE
DVFS0_CLKMODE_CON = 0x0BF0 ; PHY CLOCK MODE_CON for DVFS0
DVFS1_CLKMODE_CON = 0x0BF4 ; PHY CLOCK MODE_CON for DVFS1
DVFS0_DCC_CON0 = 0x0BF8 ; DVFS0 DCC CONFIGURATION
DVFS1_DCC_CON0 = 0x0BFC ; DVFS1 DCC CONFIGURATION
PTC_CON0 = 0x0C00 ; PTC CONFIGURATION 0
PTC_CON1 = 0x0C04 ; PTC CONFIGURATION 1
PTC_CON2 = 0x0C08 ; PTC CONFIGURATION 2
PTC_CON3 = 0x0C0C ; PTC CONFIGURATION 3
PTC_CON4 = 0x0C10 ; PTC CONFIGURATION 4
PTC_CON5 = 0x0C14 ; PTC CONFIGURATION 5
PTC_CON6 = 0x0C18 ; PTC CONFIGURATION 6
PTC_CON7 = 0x0C1C ; PTC CONFIGURATION 7
PTC_CON8 = 0x0C20 ; PTC CONFIGURATION 8
PTC_CON9 = 0x0C24 ; PTC CONFIGURATION 9
PTC_CON10 = 0x0C28 ; PTC CONFIGURATION 10
PTC_CON11 = 0x0C2C ; PTC CONFIGURATION 11
PTC_CON12 = 0x0C30 ; PTC CONFIGURATION 12
PTC_CON13 = 0x0C34 ; PTC CONFIGURATION 13
PTC_CON14 = 0x0C38 ; PTC CONFIGURATION 14
PTC_CON15 = 0x0C3C ; PTC CONFIGURATION 15
PTC_CON16 = 0x0C40 ; PTC CONFIGURATION 16
PTC_CON17 = 0x0C44 ; PTC CONFIGURATION 17
PTC_CON18 = 0x0C48 ; PTC CONFIGURATION 18
PTC_CON19 = 0x0C4C ; PTC CONFIGURATION 19
PTC_CON20 = 0x0C50 ; PTC CONFIGURATION 20
PTC_CON21 = 0x0C54 ; PTC CONFIGURATION 21
PTC_CON22 = 0x0C58 ; PTC CONFIGURATION 22
Periodic_ZQ_CON = 0x0C70 ; Periodic ZQ control Register
PRBS_LEFT_MARGIN_DQ0 = 0x0D00 ; PRBS LEFT MARGIN FOR DQ0
PRBS_RIGHT_MARGIN_DQ0 = 0x0D04 ; PRBS RIGHT MARGIN FOR DQ0
PRBS_LEFT_MARGIN_DQ1 = 0x0D08 ; PRBS LEFT MARGIN FOR DQ1
PRBS_RIGHT_MARGIN_DQ1 = 0x0D0C ; PRBS RIGHT MARGIN FOR DQ1
PRBS_LEFT_MARGIN_DQ2 = 0x0D10 ; PRBS LEFT MARGIN FOR DQ2
PRBS_RIGHT_MARGIN_DQ2 = 0x0D14 ; PRBS RIGHT MARGIN FOR DQ2
PRBS_LEFT_MARGIN_DQ3 = 0x0D18 ; PRBS LEFT MARGIN FOR DQ3
PRBS_RIGHT_MARGIN_DQ3 = 0x0D1C ; PRBS RIGHT MARGIN FOR DQ3
PRBS_LEFT_MARGIN_DQ4 = 0x0D20 ; PRBS LEFT MARGIN FOR DQ4
PRBS_RIGHT_MARGIN_DQ4 = 0x0D24 ; PRBS RIGHT MARGIN FOR DQ4
PRBS_LEFT_MARGIN_DQ5 = 0x0D28 ; PRBS LEFT MARGIN FOR DQ5
PRBS_RIGHT_MARGIN_DQ5 = 0x0D2C ; PRBS RIGHT MARGIN FOR DQ5
PRBS_LEFT_MARGIN_DQ6 = 0x0D30 ; PRBS LEFT MARGIN FOR DQ6
PRBS_RIGHT_MARGIN_DQ6 = 0x0D34 ; PRBS RIGHT MARGIN FOR DQ6
PRBS_LEFT_MARGIN_DQ7 = 0x0D38 ; PRBS LEFT MARGIN FOR DQ7
PRBS_RIGHT_MARGIN_DQ7 = 0x0D3C ; PRBS RIGHT MARGIN FOR DQ7
PRBS_LEFT_MARGIN_DQ8 = 0x0D40 ; PRBS LEFT MARGIN FOR DQ8
PRBS_RIGHT_MARGIN_DQ8 = 0x0D44 ; PRBS RIGHT MARGIN FOR DQ8
PRBS_LEFT_MARGIN_DQ9 = 0x0D48 ; PRBS LEFT MARGIN FOR DQ9
PRBS_RIGHT_MARGIN_DQ9 = 0x0D4C ; PRBS RIGHT MARGIN FOR DQ9
PRBS_LEFT_MARGIN_DQ10 = 0x0D50 ; PRBS LEFT MARGIN FOR DQ10
PRBS_RIGHT_MARGIN_DQ10 = 0x0D54 ; PRBS RIGHT MARGIN FOR DQ10
PRBS_LEFT_MARGIN_DQ11 = 0x0D58 ; PRBS LEFT MARGIN FOR DQ11
PRBS_RIGHT_MARGIN_DQ11 = 0x0D5C ; PRBS RIGHT MARGIN FOR DQ11
PRBS_LEFT_MARGIN_DQ12 = 0x0D60 ; PRBS LEFT MARGIN FOR DQ12
PRBS_RIGHT_MARGIN_DQ12 = 0x0D64 ; PRBS RIGHT MARGIN FOR DQ12
PRBS_LEFT_MARGIN_DQ13 = 0x0D68 ; PRBS LEFT MARGIN FOR DQ13
PRBS_RIGHT_MARGIN_DQ13 = 0x0D6C ; PRBS RIGHT MARGIN FOR DQ13
PRBS_LEFT_MARGIN_DQ14 = 0x0D70 ; PRBS LEFT MARGIN FOR DQ14
PRBS_RIGHT_MARGIN_DQ14 = 0x0D74 ; PRBS RIGHT MARGIN FOR DQ14
PRBS_LEFT_MARGIN_DQ15 = 0x0D78 ; PRBS LEFT MARGIN FOR DQ15
PRBS_RIGHT_MARGIN_DQ15 = 0x0D7C ; PRBS RIGHT MARGIN FOR DQ15
PRBS_LEFT_MARGIN_DM0 = 0x0D80 ; PRBS LEFT MARGIN FOR DM0
PRBS_RIGHT_MARGIN_DM0 = 0x0D84 ; PRBS RIGHT MARGIN FOR DM0
PRBS_LEFT_MARGIN_DM1 = 0x0D88 ; PRBS LEFT MARGIN FOR DM1
PRBS_RIGHT_MARGIN_DM1 = 0x0D8C ; PRBS RIGHT MARGIN FOR DM1
WR_BYTE0_CYC_CS0_CODE = 0x0DC0 ; WRITE BYTE0 CYCLE CS0 CODE
WR_BYTE1_CYC_CS0_CODE = 0x0DC4 ; WRITE BYTE1 CYCLE CS0 CODE
WR_BYTE0_CYC_CS1_CODE = 0x0DC8 ; WRITE BYTE0 CYCLE CS1 CODE
WR_BYTE1_CYC_CS1_CODE = 0x0DCC ; WRITE BYTE1 CYCLE CS1 CODE
SW_WR_BYTE0_CYC_CS0_CODE = 0x0DD0 ; SW WRITE BYTE0 CYCLE CS0 CODE
SW_WR_BYTE1_CYC_CS0_CODE = 0x0DD4 ; SW WRITE BYTE1 CYCLE CS0 CODE
SW_WR_BYTE0_CYC_CS1_CODE = 0x0DD8 ; SW WRITE BYTE0 CYCLE CS1 CODE
SW_WR_BYTE1_CYC_CS1_CODE = 0x0DDC ; SW WRITE BYTE1 CYCLE CS1 CODE
WCKOSC_CON0 = 0x0DE0 ; WCKOSC_CON0
WCKOSC_CON1 = 0x0DE4 ; WCKOSC_CON1
WCKOSC_CON2 = 0x0DE8 ; WCKOSC_CON2
WCKOSC_CON3 = 0x0DEC ; WCKOSC_CON3
DVFS0_WCKOSC_CON0 = 0x0DF0 ; DVFS0_WCKOSC_CON0
DVFS1_WCKOSC_CON0 = 0x0DF4 ; DVFS1_WCKOSC_CON0
WRTRN_PARA_CON0 = 0x0DF8 ; WRTRN_PARA_CON0
DVFS0_WRTRN_PARA_CON0 = 0x0DFC ; DVFS0_WRTRN_PARA_CON0
DVFS1_WRTRN_PARA_CON0 = 0x0E00 ; DVFS1_WRTRN_PARA_CON0
DFI_LP_CON0 = 0x0E04 ; DFI_LP_CON0
LOCK_CHECK_CON = 0x0E08 ; dfi_init_complete control with Lock check
DFI_RDDATA0 = 0x0E10 ; dfi_rddata_burst0
DFI_RDDATA1 = 0x0E14 ; dfi_rddata_burst1
DFI_RDDATA2 = 0x0E18 ; dfi_rddata_burst2
DFI_RDDATA3 = 0x0E1C ; dfi_rddata_burst3
DFI_RDDATA4 = 0x0E20 ; dfi_rddata_burst4
DFI_RDDATA5 = 0x0E24 ; dfi_rddata_burst5
DFI_RDDATA6 = 0x0E28 ; dfi_rddata_burst6
DFI_RDDATA7 = 0x0E2C ; dfi_rddata_burst7
DFI_RDDATA_DM = 0x0E30 ; dfi_rddata_dm_burst
LP5_MR_OP2 = 0x0E34 ; LP5_MR_OP2
DVFS0_LP5_MR_OP2 = 0x0E38 ; DVFS0_LP5_MR_OP2
DVFS1_LP5_MR_OP2 = 0x0E3C ; DVFS1_LP5_MR_OP2
PHYUPD_PARA_CON0 = 0x0E40 ; PHYUPD_PARA_CON0
DVFS0_PHYUPD_PARA_CON0 = 0x0E44 ; DVFS0_PHYUPD_PARA_CON0
DVFS1_PHYUPD_PARA_CON0 = 0x0E48 ; DVFS1_PHYUPD_PARA_CON0

