#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec  1 17:42:24 2020
# Process ID: 9428
# Current directory: C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19484 C:\Users\walto\Desktop\School\2020-Fall\COMPE-470\Project\Verilog_Project\remote_pwm.xpr
# Log file: C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/vivado.log
# Journal file: C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.430 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 630 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 510 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1010 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 830 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 910 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 870 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 890 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [VRFC 10-2458] undeclared symbol s2data, assumed default net type wire [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DATA' [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.008 ; gain = 9.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [VRFC 10-2458] undeclared symbol s2data, assumed default net type wire [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DATA' [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.645 ; gain = 0.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [VRFC 10-2458] undeclared symbol s2data, assumed default net type wire [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DATA' [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [VRFC 10-2458] undeclared symbol s2data, assumed default net type wire [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DATA' [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [VRFC 10-2458] undeclared symbol s2data, assumed default net type wire [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DATA' [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.227 ; gain = 0.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.766 ; gain = 1.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1094.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.727 ; gain = 0.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1094.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1108.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1115.328 ; gain = 6.895
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_PWM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  2 11:35:46 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1303 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.461 ; gain = 4.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1303 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.703 ; gain = 6.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1303 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1148.531 ; gain = 4.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1413 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.785 ; gain = 1.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1213 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1165.035 ; gain = 5.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1343 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.664 ; gain = 9.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1343 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_MSPI [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MSPI' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MSPI_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MSPI_behav xil_defaultlib.tb_MSPI xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MSPI_behav xil_defaultlib.tb_MSPI xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'COUNT' [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.tb_MSPI
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MSPI_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim/xsim.dir/tb_MSPI_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  2 11:48:40 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MSPI_behav -key {Behavioral:sim_1:Functional:tb_MSPI} -tclbatch {tb_MSPI.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MSPI.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 470 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MSPI_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.086 ; gain = 3.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_MAIN [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'COUNT' [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1199.793 ; gain = 6.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1211.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.563 ; gain = 8.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.250 ; gain = 2.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.836 ; gain = 4.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1243.262 ; gain = 12.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 970 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.453 ; gain = 7.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1264.684 ; gain = 11.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim/xsim.dir/tb_MAIN_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  2 14:22:29 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.293 ; gain = 3.543
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.773 ; gain = 8.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 61
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.598 ; gain = 7.824
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.598 ; gain = 7.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_MSPI [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MSPI' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MSPI_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MSPI_behav xil_defaultlib.tb_MSPI xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MSPI_behav xil_defaultlib.tb_MSPI xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'COUNT' [C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.tb_MSPI
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MSPI_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MSPI_behav -key {Behavioral:sim_1:Functional:tb_MSPI} -tclbatch {tb_MSPI.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MSPI.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 470 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MSPI_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.668 ; gain = 0.000
set_property top tb_MAIN [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1304.805 ; gain = 3.137
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim/xsim.dir/tb_MAIN_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  4 14:40:32 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1327.027 ; gain = 7.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MAIN' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MAIN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_SSPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SSPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAIN
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
"xelab -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/PWM.v" Line 1. Module PWM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MAIN_behav -key {Behavioral:sim_1:Functional:tb_MAIN} -tclbatch {tb_MAIN.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_MAIN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1490 ns : File "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sim_1/new/tb_MAIN.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MAIN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1342.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 15:00:59 2020...
