#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 19 10:04:29 2022
# Process ID: 17760
# Current directory: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17268 C:\Users\thoma\Documents\GitHub\RetroGame-FPGA\Snowshot.xpr
# Log file: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/vivado.log
# Journal file: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 768.988 ; gain = 120.656
update_compile_order -fileset sources_1
reset_run synth_1
reset_run blk_mem_gen_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
[Tue Apr 19 10:06:37 2022] Launched blk_mem_gen_1_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_1_synth_1: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/blk_mem_gen_1_synth_1/runme.log
synth_1: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Tue Apr 19 10:06:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 840.953 ; gain = 10.551
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37940A
set_property PROGRAM.FILE {C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {21.48} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {32.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {53.500} CONFIG.MMCM_CLKOUT1_DIVIDE {51} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {246.533} CONFIG.CLKOUT1_PHASE_ERROR {183.795} CONFIG.CLKOUT2_JITTER {243.308} CONFIG.CLKOUT2_PHASE_ERROR {183.795}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Tue Apr 19 10:15:58 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files -ipstatic_source_dir C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/modelsim} {questa=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/questa} {riviera=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/riviera} {activehdl=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 19 10:19:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Tue Apr 19 10:19:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 19 10:22:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Tue Apr 19 10:22:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 19 10:23:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Tue Apr 19 10:23:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37940A
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {46.875} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {331.095} CONFIG.CLKOUT1_PHASE_ERROR {301.601}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Tue Apr 19 11:17:16 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files -ipstatic_source_dir C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/modelsim} {questa=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/questa} {riviera=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/riviera} {activehdl=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 19 11:17:39 2022] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Tue Apr 19 11:17:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37940A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 19 11:20:56 2022] Launched impl_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 11:22:19 2022...
