

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_52a474c6c6cd72843be7f8d9977439af.html">hw</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">init_lpc2.c</div>  </div>
</div>
<div class="contents">
<a href="init__lpc2_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2irq_8h.html" title="CPU-specific IRQ definitions.">cpu/irq.h</a>&gt;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;<a class="code" href="vic__lpc2_8h.html" title="Vectored Interrupt Controller VIC driver.">drv/vic_lpc2.h</a>&gt;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="lpc23xx_8h.html">io/lpc23xx.h</a>&gt;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#if CPU_FREQ != 72000000UL</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span>    <span class="comment">/* Avoid errors on nightly test */</span>
<a name="l00044"></a>00044 <span class="preprocessor">    #if !defined(ARCH_NIGHTTEST) || !(ARCH &amp; ARCH_NIGHTTEST)</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">        #warning Clock registers set for 72MHz operation, revise following code if you want a different clock.</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 <span class="comment">/*</span>
<a name="l00050"></a>00050 <span class="comment"> * With a 12MHz cristal, master clock is:</span>
<a name="l00051"></a>00051 <span class="comment"> * (((2 * 12 * (PLL_MUL_VAL + 1)) / (PLL_DIV_VAL + 1)) / (LPC2_CPUCLOCK_DIV + 1))= 72MHz</span>
<a name="l00052"></a>00052 <span class="comment"> */</span>
<a name="l00053"></a>00053 <span class="preprocessor">#define PLL_MUL_VAL  11</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define PLL_DIV_VAL  0</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define LPC2_CPUCLOCK_DIV 3</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 <span class="comment">/* PLL feed sequence */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define PLL_FEED_SEQ() ATOMIC(PLLFEED = 0xAA; PLLFEED = 0x55;)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="keyword">static</span> <span class="keywordtype">void</span> configurePll(<span class="keywordtype">void</span>)
<a name="l00062"></a>00062 {
<a name="l00063"></a>00063     <span class="comment">/* Disconnect and disable the PLL, if already active */</span>
<a name="l00064"></a>00064     <span class="keywordflow">if</span> (PLLSTAT &amp; (1 &lt;&lt; 25))
<a name="l00065"></a>00065     {
<a name="l00066"></a>00066         <span class="comment">/* Disconnect PLL, but leave it enabled */</span>
<a name="l00067"></a>00067         PLLCON = 0x01;
<a name="l00068"></a>00068         PLL_FEED_SEQ();
<a name="l00069"></a>00069         <span class="comment">/* Disable PLL */</span>
<a name="l00070"></a>00070         PLLCON = 0;
<a name="l00071"></a>00071         PLL_FEED_SEQ();
<a name="l00072"></a>00072     }
<a name="l00073"></a>00073 
<a name="l00074"></a>00074     <span class="comment">/* Enable the main oscillator and wait for it to be stable */</span>
<a name="l00075"></a>00075     SCS |= (1 &lt;&lt; 5);
<a name="l00076"></a>00076     <span class="keywordflow">while</span> (!(SCS &amp; (1 &lt;&lt; 6))) ;
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <span class="comment">/* Select the main oscillator as the PLL clock source */</span>
<a name="l00079"></a>00079     CLKSRCSEL = 0x01;
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     <span class="comment">/* Set up PLL mul and div */</span>
<a name="l00082"></a>00082     PLLCFG = <a class="code" href="init__at91_8c.html#a442b88bf3396167b062b5443e409b10c" title="Real multiplier value is PLL_MUL_VAL + 1!">PLL_MUL_VAL</a> | (PLL_DIV_VAL &lt;&lt; 16);
<a name="l00083"></a>00083     PLL_FEED_SEQ();
<a name="l00084"></a>00084     
<a name="l00085"></a>00085     <span class="comment">/* Enable PLL, disconnected */</span>
<a name="l00086"></a>00086     PLLCON = 0x01;
<a name="l00087"></a>00087     PLL_FEED_SEQ();
<a name="l00088"></a>00088 
<a name="l00089"></a>00089     <span class="comment">/* Set clock divider */</span>
<a name="l00090"></a>00090     CCLKCFG = LPC2_CPUCLOCK_DIV;
<a name="l00091"></a>00091 
<a name="l00092"></a>00092     <span class="comment">/* Wait for the PLL to lock */</span>
<a name="l00093"></a>00093     <span class="keywordflow">while</span> (!(PLLSTAT &amp; (1 &lt;&lt; 26))) ;
<a name="l00094"></a>00094     
<a name="l00095"></a>00095     <span class="comment">/* Enable and connect the PLL */</span>
<a name="l00096"></a>00096     PLLCON = 0x03;
<a name="l00097"></a>00097     PLL_FEED_SEQ();
<a name="l00098"></a>00098 }
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="keywordtype">void</span> <a class="code" href="init__at91_8c.html#af0e58ddb990aaaa60fd9932a616c1a3b" title="Early hardware initialization routine1.">__init1</a>(<span class="keywordtype">void</span>);
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 <span class="keywordtype">void</span> <a class="code" href="init__at91_8c.html#af0e58ddb990aaaa60fd9932a616c1a3b" title="Early hardware initialization routine1.">__init1</a>(<span class="keywordtype">void</span>)
<a name="l00103"></a>00103 {
<a name="l00104"></a>00104     <span class="comment">/* Map irq vectors to internal flash */</span>
<a name="l00105"></a>00105     MEMMAP = 0x01;
<a name="l00106"></a>00106     <span class="comment">/* Configure PLL, switch from IRC to Main OSC */</span>
<a name="l00107"></a>00107     configurePll();
<a name="l00108"></a>00108 
<a name="l00109"></a>00109     <span class="comment">/* Set memory accelerator module flash timings */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#if CPU_FREQ &lt; 20000000UL</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>    MAMTIM = 1;
<a name="l00112"></a>00112 <span class="preprocessor">#elif CPU_FREQ &lt; 40000000UL</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>    MAMTIM = 2;
<a name="l00114"></a>00114 <span class="preprocessor">#elif CPU_FREQ &lt; 60000000UL</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>    MAMTIM = 3;
<a name="l00116"></a>00116 <span class="preprocessor">#else</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>    MAMTIM = 4;
<a name="l00118"></a>00118 <span class="preprocessor">#endif</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>    
<a name="l00120"></a>00120     <span class="comment">/* Memory accelerator module fully enabled */</span>
<a name="l00121"></a>00121     MAMCR = 0x02;
<a name="l00122"></a>00122 }
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 <span class="keywordtype">void</span> <a class="code" href="init__at91_8c.html#aaf6a68b5d07fa24c4238a4a9f85b5280" title="Early hardware initialization routine2.">__init2</a>(<span class="keywordtype">void</span>);
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 <span class="keywordtype">void</span> <a class="code" href="init__at91_8c.html#aaf6a68b5d07fa24c4238a4a9f85b5280" title="Early hardware initialization routine2.">__init2</a>(<span class="keywordtype">void</span>)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     vic_init();
<a name="l00129"></a>00129 }
</pre></div></div>
</div>


