=====
SETUP
-13.005
16.209
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_1_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
12.918
13.380
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
13.383
13.900
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
14.396
14.945
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
14.946
15.516
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
15.660
16.209
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
16.209
=====
SETUP
-12.124
15.328
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_4_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
12.090
12.660
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
12.663
13.212
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
13.385
13.934
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
13.936
14.307
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
14.315
14.864
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
14.866
15.328
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
15.328
=====
SETUP
-12.011
15.215
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_1_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
12.577
13.147
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
13.150
13.699
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
13.701
14.271
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
14.273
14.843
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
14.844
15.215
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
15.215
=====
SETUP
-10.571
13.775
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_1_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
13.775
=====
SETUP
-10.565
13.769
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_1_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
13.769
=====
SETUP
-10.217
13.421
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_2_s3
10.258
10.775
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
13.421
=====
SETUP
-10.190
13.394
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_5_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
13.394
=====
SETUP
-10.173
13.378
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_5_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
13.378
=====
SETUP
-10.096
13.300
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_7_s4
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
13.300
=====
SETUP
-10.056
13.260
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_2_s3
10.258
10.775
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
13.260
=====
SETUP
-9.774
12.979
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_4_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
12.979
=====
SETUP
-9.705
12.909
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_5_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
12.909
=====
SETUP
-9.615
12.819
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_0_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
12.819
=====
SETUP
-9.599
12.804
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_7_s4
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
12.804
=====
SETUP
-9.527
12.731
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_3_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
12.731
=====
SETUP
-9.466
12.671
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_6_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
12.671
=====
SETUP
-9.334
12.538
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_3_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
12.538
=====
SETUP
-9.295
12.499
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_4_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
12.499
=====
SETUP
-9.284
12.488
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_3_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
12.488
=====
SETUP
-9.258
12.463
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_1_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
12.463
=====
SETUP
-9.233
12.438
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_2_s3
10.258
10.775
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
12.438
=====
SETUP
-9.229
12.433
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_7_s4
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
12.433
=====
SETUP
-9.224
12.428
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_6_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
12.428
=====
SETUP
-9.190
12.394
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_6_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
12.394
=====
SETUP
-9.184
12.389
3.204
cnt_hor_6_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.075
7.645
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
7.790
8.360
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.361
8.878
data_out_controlled_0_s3
10.108
10.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
12.389
=====
HOLD
-1.515
4.175
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
4.175
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_13_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_0_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.966
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
5.969
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.969
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.969
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.969
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_19_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
6.095
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
6.095
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.095
=====
HOLD
0.213
6.106
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
6.106
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
6.118
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
6.118
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
6.118
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_16_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
6.118
=====
HOLD
0.335
6.622
6.287
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/address_counter_3_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
6.622
=====
HOLD
0.335
6.228
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
6.228
=====
HOLD
0.339
5.992
5.653
u_loader/lb_wr_ptr_3_s1
5.643
5.845
u_loader/line_buffs_line_buffs_8_3_s
5.992
=====
HOLD
0.347
6.240
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
6.240
=====
HOLD
0.347
6.240
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_33_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
6.240
=====
HOLD
0.347
6.240
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_27_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
6.240
=====
HOLD
0.351
6.244
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_35_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
6.244
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_25_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
6.255
