{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749717388829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749717388842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 04:36:28 2025 " "Processing started: Thu Jun 12 04:36:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749717388842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717388842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717388842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749717390005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749717390005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND32Bit " "Found entity 1: AND32Bit" {  } { { "AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT32Bit " "Found entity 1: NOT32Bit" {  } { { "NOT32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/NOT32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR32Bit " "Found entity 1: OR32Bit" {  } { { "OR32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/OR32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 RightShift " "Found entity 1: RightShift" {  } { { "RightShift.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/RightShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "LeftShift.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/LeftShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bit " "Found entity 1: ALU32Bit" {  } { { "ALU32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749717404979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717404979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU32Bit " "Elaborating entity \"ALU32Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749717405062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 adder32:Adder_32Bit " "Elaborating entity \"adder32\" for hierarchy \"adder32:Adder_32Bit\"" {  } { { "ALU32Bit.v" "Adder_32Bit" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder32:Adder_32Bit\|fulladder:fulladd_stage\[0\].FullAdder32 " "Elaborating entity \"fulladder\" for hierarchy \"adder32:Adder_32Bit\|fulladder:fulladd_stage\[0\].FullAdder32\"" {  } { { "adder32.v" "fulladd_stage\[0\].FullAdder32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32Bit AND32Bit:And_32 " "Elaborating entity \"AND32Bit\" for hierarchy \"AND32Bit:And_32\"" {  } { { "ALU32Bit.v" "And_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405143 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 AND32Bit.v(5) " "Verilog HDL warning at AND32Bit.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1749717405145 "|AND32Bit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[31..1\] AND32Bit.v(3) " "Output port \"result\[31..1\]\" at AND32Bit.v(3) has no driver" {  } { { "AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749717405145 "|AND32Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32Bit OR32Bit:OR_32 " "Elaborating entity \"OR32Bit\" for hierarchy \"OR32Bit:OR_32\"" {  } { { "ALU32Bit.v" "OR_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShift RightShift:RS " "Elaborating entity \"RightShift\" for hierarchy \"RightShift:RS\"" {  } { { "ALU32Bit.v" "RS" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift LeftShift:LS " "Elaborating entity \"LeftShift\" for hierarchy \"LeftShift:LS\"" {  } { { "ALU32Bit.v" "LS" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT32Bit NOT32Bit:NOT_32 " "Elaborating entity \"NOT32Bit\" for hierarchy \"NOT32Bit:NOT_32\"" {  } { { "ALU32Bit.v" "NOT_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:mux1 " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:mux1\"" {  } { { "ALU32Bit.v" "mux1" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux2 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux2\"" {  } { { "ALU32Bit.v" "mux2" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717405176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749717406123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749717407085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749717407085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "305 " "Implemented 305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749717407174 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749717407174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749717407174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749717407174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749717407214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 04:36:47 2025 " "Processing ended: Thu Jun 12 04:36:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749717407214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749717407214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749717407214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749717407214 ""}
