#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-debug_all' '+memcbk' '-q' '-j' '4' '+warn=all' '+lint=PCWM,IWU,TFIPC,ONGS,VNGS,IRIMW,UI,CAWM-L' '+error+20' '-xzcheck' 'nofalseneg' '+define+SIMULATION_18447' '+define+LAB_18447="4a"' '+incdir+/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src' '+incdir+/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447include' '+incdir+/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src' '+incdir+/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/pipeline_stages' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src/exception_unit.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src/main_memory.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src/mult.v' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src/register_file.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src/riscv_core_timing.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src/sram.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src/syscall_unit.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/447src/testbench.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/branch_pred_handler.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/cache.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/hazard_handler.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/lib.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/pipeline_counter.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/pipeline_stages/decode_stage.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/pipeline_stages/execute_stage.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/pipeline_stages/fetch_stage2.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/pipeline_stages/fetch_stage.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/pipeline_stages/mem_stage.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/pipeline_stages/writeback_stage.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/riscv_core.sv' '/afs/andrew.cmu.edu/usr17/abhanjoi/private/18447/lab-4-bond-james-bond/src/riscv_decode.sv' '-o' 'riscv_core' 2>&1
