ISim log file
Running: H:\BUAA_workshop\verilog\CPU-pipline-P7\mips_txt_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb H:/BUAA_workshop/verilog/CPU-pipline-P7/mips_txt_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  38@00003000: $ 1 <= 00007001
                  46@00003008: $ 2 <= 0000300a
                  50@0000300c: $ 2 <= 00000000
                  70@00004180: $26 <= 00007003
                  74@00004184: $26 <= 00000010
                  78@00004188: $26 <= 00003010
                  86@0000418c: $26 <= 00003014
                 106@00003014: $ 4 <= 00007f00
                 110@00003018: $ 5 <= 00000000
                 130@00004180: $26 <= 00007003
                 134@00004184: $26 <= 00000010
                 138@00004188: $26 <= 0000301c
                 146@0000418c: $26 <= 00003020
                 182@00004180: $26 <= 00007003
                 186@00004184: $26 <= 00000010
                 190@00004188: $26 <= 00003020
                 198@0000418c: $26 <= 00003024
                 218@00003024: $ 6 <= ffff0000
                 222@00003028: $ 6 <= ffffffff
                 226@0000302c: $ 7 <= 00000000
                 234@00003030: $ 7 <= 00007f0c
                 254@00004180: $26 <= 00007003
                 258@00004184: $26 <= 00000010
                 262@00004188: $26 <= 00003034
                 270@0000418c: $26 <= 00003038
                 286@00003038: *00000000 <= 00000000
                 310@00004180: $26 <= 00007003
                 314@00004184: $26 <= 00000014
                 318@00004188: $26 <= 0000303c
                 326@0000418c: $26 <= 00003040
                 366@00004180: $26 <= 00007003
                 370@00004184: $26 <= 00000014
                 374@00004188: $26 <= 00003044
                 382@0000418c: $26 <= 00003048
                 418@00004180: $26 <= 00007003
                 422@00004184: $26 <= 00000014
                 426@00004188: $26 <= 00003048
                 434@0000418c: $26 <= 0000304c
                 454@0000304c: $ 6 <= ffff0000
                 458@00003054: *00000000 <= 00007f0c
                 458@00003050: $ 6 <= ffffffff
                 482@00004180: $26 <= 00007003
                 486@00004184: $26 <= 00000014
                 490@00004188: $26 <= 00003058
                 498@0000418c: $26 <= 0000305c
                 534@00004180: $26 <= 00007003
                 538@00004184: $26 <= 00000014
                 542@00004188: $26 <= 0000305c
                 550@0000418c: $26 <= 00003060
                 586@00004180: $26 <= 00007003
                 590@00004184: $26 <= 00000020
                 594@00004188: $26 <= 00003060
                 602@0000418c: $26 <= 00003064
                 622@00003064: $ 2 <= ffff80ff
                 626@00003068: $ 1 <= 00000001
                 630@0000306c: $ 8 <= ffffffff
                 634@00003070: $ 9 <= fffffffe
                 638@00003074: $ 9 <= 00000000
                 642@00003078: $ 9 <= 00007f0b
                 646@0000307c: $ 9 <= 00000001
                 650@00003080: $ 9 <= ffffff9d
