library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity divby3 is
    Port (	clk 		: in  STD_LOGIC;     -- use manual clock
			Resetn 		: in  STD_LOGIC;
			A			: in  STD_LOGIC_VECTOR(7 downto 0);
			s			: in  STD_LOGIC;
			R			: out STD_LOGIC_VECTOR(7 downto 0);
			Div3		: out STD_LOGIC;
			Done		: out STD_LOGIC);
end divby3;

architecture behavioural of divby3 is
	type STATE_TYPE is (SI, S1, S3, S4);
	signal y, y_next: STATE_TYPE;
	signal calcsub, LD : STD_LOGIC;
	SIGNAL sub : STD_LOGIC_VECTOR(7 DOWNTO 0);
	
begin
	
	
	
end behavioural;