#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Aug 28 15:52:06 2024
# Process ID: 238886
# Current directory: /home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware
# Command line: vivado -mode batch -source arty_a7.tcl
# Log file: /home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/vivado.log
# Journal file: /home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/vivado.jou
# Running On        :ubuntu-machine
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :AMD Ryzen 7 5700X 8-Core Processor
# CPU Frequency     :3400.001 MHz
# CPU Physical cores:8
# CPU Logical cores :8
# Host memory       :8278 MB
# Swap memory       :2810 MB
# Total Virtual     :11088 MB
# Available Virtual :6418 MB
#-----------------------------------------------------------
source arty_a7.tcl
# create_project -force -name arty_a7 -part xc7a35ticsg324-1L
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Generic.v}
# read_verilog {/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v}
# read_verilog {/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v}
# read_xdc arty_a7.xdc
# set_property PROCESSING_ORDER EARLY [get_files arty_a7.xdc]
# synth_design -directive default -top arty_a7 -part xc7a35ticsg324-1L
Command: synth_design -directive default -top arty_a7 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 238936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.398 ; gain = 412.715 ; free physical = 521 ; free virtual = 4776
---------------------------------------------------------------------------------
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'SYNTHESIS' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:2]
INFO: [Synth 8-6157] synthesizing module 'arty_a7' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
INFO: [Synth 8-3876] $readmem data file 'arty_a7_rom.init' is read successfully [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12790]
INFO: [Synth 8-3876] $readmem data file 'arty_a7_sram.init' is read successfully [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12805]
INFO: [Synth 8-3876] $readmem data file 'arty_a7_mem.init' is read successfully [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12828]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11563]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11594]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11625]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11656]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11687]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11718]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11749]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11780]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11879]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11902]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11970]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11987]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11999]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12151]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12261]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12778]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12778]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12778]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12889]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12930]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12959]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12988]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13017]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13046]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13075]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_7' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13104]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13104]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13133]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13162]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13191]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13220]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13249]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13278]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13307]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13336]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13365]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13394]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13423]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13452]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13481]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13510]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13539]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13568]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13597]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13626]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78226]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78226]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13652]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13672]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13698]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13718]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13747]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13776]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13809]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75752]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75752]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13843]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13881]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13914]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13948]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:13986]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14019]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14053]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14091]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14124]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14158]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14196]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14229]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14263]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14301]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14334]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14368]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14406]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14439]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14473]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14511]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14544]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14578]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14616]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14649]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14683]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14721]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14754]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14788]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14826]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14859]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14893]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14931]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14964]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:14998]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15036]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15069]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15103]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15141]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15174]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15208]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15246]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15279]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15313]
WARNING: [Synth 8-7023] instance 'OSERDESE2_44' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15351]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15384]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15418]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40798]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40798]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 11 given [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15741]
INFO: [Synth 8-6157] synthesizing module 'VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:8]
INFO: [Synth 8-6157] synthesizing module 'BufferCC' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28749]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28749]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28725]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28725]
INFO: [Synth 8-6157] synthesizing module 'JtagBridgeNoTap' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28514]
INFO: [Synth 8-6157] synthesizing module 'FlowCCUnsafeByToggle' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32877]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_4' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:33176]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_4' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:33176]
INFO: [Synth 8-6155] done synthesizing module 'FlowCCUnsafeByToggle' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32877]
INFO: [Synth 8-6155] done synthesizing module 'JtagBridgeNoTap' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28514]
INFO: [Synth 8-6157] synthesizing module 'SystemDebugger' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28427]
INFO: [Synth 8-6155] done synthesizing module 'SystemDebugger' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28427]
INFO: [Synth 8-6157] synthesizing module 'BmbClint' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28130]
INFO: [Synth 8-6155] done synthesizing module 'BmbClint' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28130]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19832]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32548]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32548]
INFO: [Synth 8-6157] synthesizing module 'DataCache_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30989]
INFO: [Synth 8-6157] synthesizing module 'Ram_1w_1rs' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Generic.v:2]
	Parameter wordCount bound to: 1024 - type: integer 
	Parameter wordWidth bound to: 32 - type: integer 
	Parameter clockCrossing bound to: 1'b0 
	Parameter technology bound to: auto - type: string 
	Parameter readUnderWrite bound to: dontCare - type: string 
	Parameter wrAddressWidth bound to: 10 - type: integer 
	Parameter wrDataWidth bound to: 32 - type: integer 
	Parameter wrMaskWidth bound to: 4 - type: integer 
	Parameter wrMaskEnable bound to: 1'b1 
	Parameter rdAddressWidth bound to: 10 - type: integer 
	Parameter rdDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Ram_1w_1rs' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Generic.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DataCache_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30989]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19832]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11528]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11528]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_2' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11504]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_2' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11504]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_3' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11480]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_3' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11480]
INFO: [Synth 8-6157] synthesizing module 'WishboneToBmb' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11423]
INFO: [Synth 8-6155] done synthesizing module 'WishboneToBmb' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11423]
INFO: [Synth 8-6157] synthesizing module 'WishboneToBmb_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11366]
INFO: [Synth 8-6155] done synthesizing module 'WishboneToBmb_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11366]
INFO: [Synth 8-6157] synthesizing module 'BmbDecoder' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11159]
INFO: [Synth 8-6155] done synthesizing module 'BmbDecoder' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11159]
INFO: [Synth 8-6157] synthesizing module 'BmbArbiter' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11045]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter_4' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30893]
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter_4' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30893]
INFO: [Synth 8-6155] done synthesizing module 'BmbArbiter' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11045]
INFO: [Synth 8-6157] synthesizing module 'BmbToLiteDram' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:10646]
INFO: [Synth 8-6157] synthesizing module 'BmbUpSizerBridge_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30783]
INFO: [Synth 8-6155] done synthesizing module 'BmbUpSizerBridge_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30783]
INFO: [Synth 8-6157] synthesizing module 'BmbUnburstify_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30563]
INFO: [Synth 8-6155] done synthesizing module 'BmbUnburstify_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30563]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_2' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30396]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_2' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30396]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency_2' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30355]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_5' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:33070]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_5' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:33070]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency_2' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30355]
INFO: [Synth 8-6155] done synthesizing module 'BmbToLiteDram' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:10646]
INFO: [Synth 8-6157] synthesizing module 'BmbInvalidateMonitor' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:10360]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30199]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30199]
INFO: [Synth 8-6155] done synthesizing module 'BmbInvalidateMonitor' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:10360]
INFO: [Synth 8-6157] synthesizing module 'BmbExclusiveMonitor' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:9752]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter_2' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30105]
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter_2' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30105]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter_3' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30016]
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter_3' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30016]
INFO: [Synth 8-6155] done synthesizing module 'BmbExclusiveMonitor' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:9752]
INFO: [Synth 8-6157] synthesizing module 'BmbArbiter_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:9370]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29912]
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29912]
INFO: [Synth 8-6157] synthesizing module 'StreamFork' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29837]
INFO: [Synth 8-6155] done synthesizing module 'StreamFork' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29837]
INFO: [Synth 8-6155] done synthesizing module 'BmbArbiter_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:9370]
INFO: [Synth 8-6157] synthesizing module 'BmbDecoderOutOfOrder' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:8683]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoMultiChannelSharedSpace' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29610]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoMultiChannelSharedSpace' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29610]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoMultiChannelSharedSpace_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29378]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoMultiChannelSharedSpace_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29378]
INFO: [Synth 8-6155] done synthesizing module 'BmbDecoderOutOfOrder' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:8683]
INFO: [Synth 8-6157] synthesizing module 'BmbDecoder_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:8502]
INFO: [Synth 8-6155] done synthesizing module 'BmbDecoder_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:8502]
INFO: [Synth 8-6157] synthesizing module 'BmbToLiteDram_1' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:8022]
INFO: [Synth 8-6157] synthesizing module 'BmbUpSizerBridge' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29150]
INFO: [Synth 8-6155] done synthesizing module 'BmbUpSizerBridge' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29150]
INFO: [Synth 8-6157] synthesizing module 'BmbUnburstify' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28924]
INFO: [Synth 8-6155] done synthesizing module 'BmbUnburstify' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28924]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28877]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_4' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32951]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_4' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32951]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28877]
INFO: [Synth 8-6155] done synthesizing module 'BmbToLiteDram_1' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:8022]
INFO: [Synth 8-6157] synthesizing module 'BmbToWishbone' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7819]
INFO: [Synth 8-6155] done synthesizing module 'BmbToWishbone' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7819]
INFO: [Synth 8-6157] synthesizing module 'BmbArbiter_2' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7683]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter' [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28773]
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28773]
INFO: [Synth 8-6155] done synthesizing module 'BmbArbiter_2' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7683]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood' (0#1) [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:8]
WARNING: [Synth 8-689] width (30) of port connection 'clintWishbone_ADR' does not match port width (14) of module 'VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15763]
WARNING: [Synth 8-689] width (30) of port connection 'plicWishbone_ADR' does not match port width (20) of module 'VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood' [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:15789]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40954]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40954]
INFO: [Synth 8-6155] done synthesizing module 'arty_a7' (0#1) [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32846]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32848]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32849]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32853]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_0_sel_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32854]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_0_physical_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32855]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_1_sel_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32856]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_1_physical_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32857]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_2_sel_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32858]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_2_physical_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32859]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_3_sel_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32860]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_ways_3_physical_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32861]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32261]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32262]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32263]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32264]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32265]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32266]
WARNING: [Synth 8-6014] Unused sequential element pending_done_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32267]
WARNING: [Synth 8-6014] Unused sequential element pending_full_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32268]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32299]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32307]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32310]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_0_sel_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32311]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_0_physical_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32312]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_1_sel_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32313]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_1_physical_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32314]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_2_sel_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32315]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_2_physical_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32316]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_3_sel_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32317]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_ways_3_physical_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32318]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32321]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32323]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:24534]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:24650]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:24651]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_5_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:24652]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:26826]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:26830]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_lastStageWasWfi_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:26871]
WARNING: [Synth 8-6014] Unused sequential element CounterPlugin_cycle_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:26879]
WARNING: [Synth 8-6014] Unused sequential element CounterPlugin_instret_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:26880]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_V_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27410]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_R_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27411]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_W_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27412]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_X_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27413]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_U_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27414]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_G_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27415]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_A_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27416]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_D_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27417]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_RSW_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27418]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:23544]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:23543]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:23542]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28046]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28050]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19919]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:16229]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:16345]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:16346]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_5_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:16347]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:18528]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:18532]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_lastStageWasWfi_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:18573]
WARNING: [Synth 8-6014] Unused sequential element CounterPlugin_cycle_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:18581]
WARNING: [Synth 8-6014] Unused sequential element CounterPlugin_instret_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:18582]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_V_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19112]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_R_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19113]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_W_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19114]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_X_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19115]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_U_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19116]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_G_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19117]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_A_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19118]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_D_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19119]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_RSW_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19120]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:15239]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:15238]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:15237]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19748]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19752]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv_1 does not have driver. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11615]
WARNING: [Synth 8-6014] Unused sequential element logic_rspNoHit_singleBeatRsp_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:11359]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30519]
WARNING: [Synth 8-6014] Unused sequential element logic_pop_addressGen_rData_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30497]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:33152]
WARNING: [Synth 8-6014] Unused sequential element _zz_dataFork_valid_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:10917]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30311]
WARNING: [Synth 8-6014] Unused sequential element logic_pop_addressGen_rData_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30293]
WARNING: [Synth 8-6014] Unused sequential element logic_sources_0_exclusiveWritePending_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:10215]
WARNING: [Synth 8-6014] Unused sequential element logic_sources_1_exclusiveWritePending_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:10218]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:33046]
WARNING: [Synth 8-6014] Unused sequential element cores_0_cpu_externalInterrupt_plic_target_bestRequest_valid_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7483]
WARNING: [Synth 8-6014] Unused sequential element cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_valid_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7486]
WARNING: [Synth 8-6014] Unused sequential element cores_1_cpu_externalInterrupt_plic_target_bestRequest_valid_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7489]
WARNING: [Synth 8-6014] Unused sequential element cores_1_cpu_externalSupervisorInterrupt_plic_target_bestRequest_valid_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7492]
WARNING: [Synth 8-6014] Unused sequential element _zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_inv_payload_length_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5286]
WARNING: [Synth 8-6014] Unused sequential element _zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_inv_payload_length_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5371]
WARNING: [Synth 8-6014] Unused sequential element _zz_cores_0_cpu_iBus_rsp_payload_last_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5424]
WARNING: [Synth 8-6014] Unused sequential element _zz_cores_1_cpu_iBus_rsp_payload_last_reg was removed.  [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5451]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_sdram_bankmachine0_pipe_valid_source_first_reg was removed.  [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:5542]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_sdram_bankmachine0_pipe_valid_source_last_reg was removed.  [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:5543]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_sdram_bankmachine1_pipe_valid_source_first_reg was removed.  [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:5717]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port io_output_ERR in module BmbToWishbone is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_input_cmd_payload_last in module BmbUnburstify is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_output_rsp_payload_last in module BmbUnburstify is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_input_cmd_payload_last in module BmbUnburstify_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_output_rsp_payload_last in module BmbUnburstify_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_output_wdata_ready in module BmbToLiteDram is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_output_rsp_payload_last in module WishboneToBmb_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_output_rsp_payload_fragment_opcode[0] in module WishboneToBmb_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_output_rsp_payload_last in module WishboneToBmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_output_rsp_payload_fragment_opcode[0] in module WishboneToBmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[31] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[30] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[29] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[28] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[27] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[26] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[25] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[24] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[23] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[22] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[21] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[20] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[19] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[18] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[17] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[16] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[15] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[14] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[13] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[12] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[31] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[30] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[29] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[28] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[27] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[26] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[25] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[24] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[23] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[22] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[21] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[20] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[19] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[18] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[17] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[16] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[15] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[14] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[13] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[12] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_allowExecute in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_bypassTranslation in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_sel in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[31] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[30] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[29] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[28] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[27] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[26] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[25] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[24] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[23] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[22] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[21] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[20] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[19] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[18] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[17] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[16] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[15] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[14] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[13] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[12] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[11] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[10] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[9] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[8] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[7] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[6] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[5] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[4] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[3] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[2] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[1] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_0_physical[0] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_sel in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[31] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[30] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[29] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[28] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[27] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[26] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[25] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[24] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[23] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[22] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[21] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[20] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[19] in module DataCache_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_ways_1_physical[18] in module DataCache_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2450.508 ; gain = 753.824 ; free physical = 141 ; free virtual = 4403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2459.414 ; gain = 762.730 ; free physical = 144 ; free virtual = 4406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2459.414 ; gain = 762.730 ; free physical = 144 ; free virtual = 4406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2459.414 ; gain = 0.000 ; free physical = 184 ; free virtual = 4447
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc:345]
WARNING: [Vivado 12-3521] Clock specified in more than one group: main_crg_clkout0 [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc:345]
Finished Parsing XDC File [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arty_a7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arty_a7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.195 ; gain = 0.000 ; free physical = 181 ; free virtual = 4444
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2584.195 ; gain = 0.000 ; free physical = 182 ; free virtual = 4445
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2584.195 ; gain = 887.512 ; free physical = 185 ; free virtual = 4448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2592.199 ; gain = 895.516 ; free physical = 185 ; free virtual = 4448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2592.199 ; gain = 895.516 ; free physical = 188 ; free virtual = 4451
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'invalidate_s1_input_rData_fragment_address_reg' and it is trimmed from '32' to '12' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:32249]
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_pteBuffer_PPN1_reg' and it is trimmed from '12' to '10' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:27420]
INFO: [Synth 8-802] inferred FSM for state register 'IBusCachedPlugin_injector_port_state_reg' in module 'VexRiscv'
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_pteBuffer_PPN1_reg' and it is trimmed from '12' to '10' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:19122]
INFO: [Synth 8-802] inferred FSM for state register 'IBusCachedPlugin_injector_port_state_reg' in module 'VexRiscv_1'
INFO: [Synth 8-802] inferred FSM for state register 'logic_sources_0_state_reg' in module 'BmbExclusiveMonitor'
INFO: [Synth 8-802] inferred FSM for state register 'logic_sources_1_state_reg' in module 'BmbExclusiveMonitor'
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12873]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:12852]
INFO: [Synth 8-802] inferred FSM for state register 'builder_refresher_state_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_roundrobin0_grant_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_roundrobin1_grant_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_roundrobin2_grant_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_roundrobin3_grant_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_roundrobin4_grant_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_roundrobin5_grant_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_roundrobin6_grant_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_roundrobin7_grant_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_litedramwishbone2native_state_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_spimaster_state_reg' in module 'arty_a7'
INFO: [Synth 8-802] inferred FSM for state register 'builder_wishbone2csr_state_reg' in module 'arty_a7'
INFO: [Synth 8-3971] The signal "DataCache_1:/ways_0_tags_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IBusCachedPlugin_injector_port_state_reg' using encoding 'sequential' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IBusCachedPlugin_injector_port_state_reg' using encoding 'sequential' in module 'VexRiscv_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
BmbExclusiveMonitorState_FENCE_START |                               01 |                               01
BmbExclusiveMonitorState_FENCE_BUSY |                               10 |                               10
BmbExclusiveMonitorState_EMIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'logic_sources_1_state_reg' using encoding 'sequential' in module 'BmbExclusiveMonitor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
BmbExclusiveMonitorState_FENCE_START |                               01 |                               01
BmbExclusiveMonitorState_FENCE_BUSY |                               10 |                               10
BmbExclusiveMonitorState_EMIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'logic_sources_0_state_reg' using encoding 'sequential' in module 'BmbExclusiveMonitor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_refresher_state_reg' using encoding 'sequential' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_litedramwishbone2native_state_reg' using encoding 'sequential' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              001 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_roundrobin2_grant_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              001 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_roundrobin3_grant_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              001 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_roundrobin4_grant_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              001 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_roundrobin5_grant_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              001 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_roundrobin6_grant_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              001 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_roundrobin7_grant_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              001 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_roundrobin1_grant_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              001 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_roundrobin0_grant_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_spimaster_state_reg' using encoding 'sequential' in module 'arty_a7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_wishbone2csr_state_reg' using encoding 'one-hot' in module 'arty_a7'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2592.199 ; gain = 895.516 ; free physical = 202 ; free virtual = 4470
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   52 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 4     
	   3 Input   33 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 9     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 12    
	   3 Input    7 Bit       Adders := 14    
	   4 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 23    
	   4 Input    6 Bit       Adders := 4     
	   3 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 15    
	   3 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 26    
	   3 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 80    
	   5 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 18    
	   2 Input    1 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
	   3 Input      6 Bit         XORs := 5     
	   3 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               67 Bit    Registers := 1     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               40 Bit    Registers := 7     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 164   
	               30 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 8     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 37    
	               14 Bit    Registers := 18    
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 73    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 34    
	                6 Bit    Registers := 42    
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 74    
	                3 Bit    Registers := 92    
	                2 Bit    Registers := 91    
	                1 Bit    Registers := 1144  
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 4     
	              11K Bit	(512 X 22 bit)          RAMs := 1     
	               4K Bit	(512 X 8 bit)          RAMs := 16    
	               1K Bit	(64 X 22 bit)          RAMs := 4     
	              256 Bit	(32 X 8 bit)          RAMs := 2     
	              176 Bit	(8 X 22 bit)          RAMs := 8     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
	               16 Bit	(16 X 1 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	   3 Input  128 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   40 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 282   
	   4 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 11    
	   3 Input   30 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 7     
	   2 Input   21 Bit        Muxes := 16    
	   2 Input   17 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 14    
	   3 Input   14 Bit        Muxes := 4     
	   4 Input   14 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 22    
	   4 Input   10 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 32    
	   4 Input    8 Bit        Muxes := 12    
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 15    
	   2 Input    6 Bit        Muxes := 51    
	   8 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 33    
	   5 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 64    
	   3 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 90    
	   4 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 13    
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 245   
	   4 Input    2 Bit        Muxes := 25    
	   3 Input    2 Bit        Muxes := 24    
	  11 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1383  
	   4 Input    1 Bit        Muxes := 79    
	   3 Input    1 Bit        Muxes := 70    
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 4     
	  32 Input    1 Bit        Muxes := 124   
	  11 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:23567]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:23491]
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_dBusRspStaged_payload_data_reg' and it is trimmed from '32' to '30' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:24431]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:15262]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:15186]
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_dBusRspStaged_payload_data_reg' and it is trimmed from '32' to '30' bits. [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:16126]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-3971] The signal "VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 2 bits of RAM "tag_mem_reg" due to constant propagation. Old ram width 22 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 2647.387 ; gain = 950.703 ; free physical = 173 ; free virtual = 4376
---------------------------------------------------------------------------------
 Sort Area is VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood__GB0 memory_to_writeBack_MUL_HH_reg_5 : 0 0 : 2328 2328 : Used 1 time 0
 Sort Area is VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood__GB1 memory_to_writeBack_MUL_HH_reg_a : 0 0 : 2328 2328 : Used 1 time 0
 Sort Area is VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood__GB0 execute_to_memory_MUL_HL_reg_2 : 0 0 : 2298 2298 : Used 1 time 0
 Sort Area is VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood__GB1 execute_to_memory_MUL_HL_reg_8 : 0 0 : 2298 2298 : Used 1 time 0
 Sort Area is VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood__GB0 execute_to_memory_MUL_LH_reg_4 : 0 0 : 2298 2298 : Used 1 time 0
 Sort Area is VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood__GB1 execute_to_memory_MUL_LH_reg_9 : 0 0 : 2298 2298 : Used 1 time 0
 Sort Area is VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood__GB0 execute_to_memory_MUL_LL_reg_0 : 0 0 : 1978 1978 : Used 1 time 0
 Sort Area is VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood__GB1 execute_to_memory_MUL_LL_reg_7 : 0 0 : 1978 1978 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                    | Depth x Width | Implemented As | 
+------------+-----------------------------------------------+---------------+----------------+
|arty_a7     | mem                                           | 32x8          | LUT            | 
|VexRiscv    | memory_AesPlugin_rom_storage_spinal_port0_reg | 512x32        | Block RAM      | 
|VexRiscv_1  | memory_AesPlugin_rom_storage_spinal_port0_reg | 512x32        | Block RAM      | 
|arty_a7     | p_0_out                                       | 32x8          | LUT            | 
|arty_a7     | rom_dat0_reg                                  | 16384x32      | Block RAM      | 
+------------+-----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                     | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache | banks_0_reg               | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache | ways_0_tags_reg           | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/dataCache_2            | ways_0_data/ram_block_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache | banks_0_reg               | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache | ways_0_tags_reg           | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/dataCache_2            | ways_0_data/ram_block_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|arty_a7                                                                                                                         | tag_mem_reg               | 512 x 22(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | sram_reg                  | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|arty_a7                                                                                                                         | data_mem_grain0_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain1_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain2_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain3_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain4_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain5_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain6_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain7_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain8_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain9_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain10_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain11_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain12_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain13_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain14_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain15_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                              | RTL Object                                            | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------+----------------------+---------------+
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/dataCache_2     | sync_syncContext_history_reg                          | User Attribute | 64 x 1               | RAM64M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu                 | RegFilePlugin_regFile_reg                             | User Attribute | 32 x 32              | RAM32M x 12   | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/smp_invalidationMonitor_logic_monitor | rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg  | Implied        | 16 x 1               | RAM16X1D x 1  | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | sourceOrderingFifo/nextRam_reg                        | User Attribute | 32 x 5               | RAM32M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | sourceOrderingFifo/payloadRam_reg                     | User Attribute | 32 x 46              | RAM32M x 8    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | portsLogic_0_rspFifo/nextRam_reg                      | User Attribute | 32 x 5               | RAM32M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | portsLogic_0_rspFifo/payloadRam_reg                   | User Attribute | 32 x 35              | RAM32M x 6    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | portsLogic_1_rspFifo/nextRam_reg                      | User Attribute | 32 x 5               | RAM32M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | portsLogic_1_rspFifo/payloadRam_reg                   | User Attribute | 32 x 35              | RAM32M x 6    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBridge_logic                         | cmdContext_fifo/logic_ram_reg                         | Implied        | 32 x 8               | RAM32M x 2    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBridge_logic                         | io_output_rdata_fifo/fifo/logic_ram_reg               | User Attribute | 32 x 128             | RAM32M x 22   | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBridge_logic                         | streamFifoLowLatency_3/fifo/logic_ram_reg             | User Attribute | 32 x 144             | RAM32M x 24   | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/dataCache_2     | sync_syncContext_history_reg                          | User Attribute | 64 x 1               | RAM64M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu                 | RegFilePlugin_regFile_reg                             | User Attribute | 32 x 32              | RAM32M x 12   | 
|arty_a7                                                                                                                  | iBridge_logic/cmdContext_fifo/logic_ram_reg           | Implied        | 32 x 8               | RAM32M x 2    | 
|arty_a7                                                                                                                  | iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg | User Attribute | 32 x 128             | RAM32M x 22   | 
|arty_a7                                                                                                                  | storage_3_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_4_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_5_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_6_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_7_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_8_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_9_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_2_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_1_reg                                         | Implied        | 16 x 8               | RAM32M x 2    | 
|arty_a7                                                                                                                  | storage_reg                                           | Implied        | 16 x 8               | RAM32M x 2    | 
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv_1  | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv_1  | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv_1  | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv_1  | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
main_crg_clkout0 in more then one group at line 345 of file /home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 352 of /home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc. [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc:352]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 2647.387 ; gain = 950.703 ; free physical = 173 ; free virtual = 4376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 159 ; free virtual = 4362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                     | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache | banks_0_reg               | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache | ways_0_tags_reg           | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/dataCache_2            | ways_0_data/ram_block_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache | banks_0_reg               | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache | ways_0_tags_reg           | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/dataCache_2            | ways_0_data/ram_block_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|arty_a7                                                                                                                         | tag_mem_reg               | 512 x 22(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | sram_reg                  | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|arty_a7                                                                                                                         | data_mem_grain0_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain1_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain2_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain3_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain4_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain5_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain6_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain7_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain8_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain9_reg       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain10_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain11_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain12_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain13_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain14_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|arty_a7                                                                                                                         | data_mem_grain15_reg      | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                              | RTL Object                                            | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------+----------------------+---------------+
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu/dataCache_2     | sync_syncContext_history_reg                          | User Attribute | 64 x 1               | RAM64M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/cores_0_cpu_logic_cpu                 | RegFilePlugin_regFile_reg                             | User Attribute | 32 x 32              | RAM32M x 12   | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/smp_invalidationMonitor_logic_monitor | rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_reg  | Implied        | 16 x 1               | RAM16X1D x 1  | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | sourceOrderingFifo/nextRam_reg                        | User Attribute | 32 x 5               | RAM32M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | sourceOrderingFifo/payloadRam_reg                     | User Attribute | 32 x 46              | RAM32M x 8    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | portsLogic_0_rspFifo/nextRam_reg                      | User Attribute | 32 x 5               | RAM32M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | portsLogic_0_rspFifo/payloadRam_reg                   | User Attribute | 32 x 35              | RAM32M x 6    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | portsLogic_1_rspFifo/nextRam_reg                      | User Attribute | 32 x 5               | RAM32M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBusNonCoherent_bmb_decoder           | portsLogic_1_rspFifo/payloadRam_reg                   | User Attribute | 32 x 35              | RAM32M x 6    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBridge_logic                         | cmdContext_fifo/logic_ram_reg                         | Implied        | 32 x 8               | RAM32M x 2    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBridge_logic                         | io_output_rdata_fifo/fifo/logic_ram_reg               | User Attribute | 32 x 128             | RAM32M x 22   | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_1/dBridge_logic                         | streamFifoLowLatency_3/fifo/logic_ram_reg             | User Attribute | 32 x 144             | RAM32M x 24   | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu/dataCache_2     | sync_syncContext_history_reg                          | User Attribute | 64 x 1               | RAM64M x 1    | 
|VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Oodi_2/cores_1_cpu_logic_cpu                 | RegFilePlugin_regFile_reg                             | User Attribute | 32 x 32              | RAM32M x 12   | 
|arty_a7                                                                                                                  | iBridge_logic/cmdContext_fifo/logic_ram_reg           | Implied        | 32 x 8               | RAM32M x 2    | 
|arty_a7                                                                                                                  | iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg | User Attribute | 32 x 128             | RAM32M x 22   | 
|arty_a7                                                                                                                  | storage_3_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_4_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_5_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_6_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_7_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_8_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_9_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_2_reg                                         | Implied        | 8 x 22               | RAM32M x 4    | 
|arty_a7                                                                                                                  | storage_1_reg                                         | Implied        | 16 x 8               | RAM32M x 2    | 
|arty_a7                                                                                                                  | storage_reg                                           | Implied        | 16 x 8               | RAM32M x 2    | 
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/memory_AesPlugin_rom_storage_spinal_port0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/memory_AesPlugin_rom_storage_spinal_port0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/memory_AesPlugin_rom_storage_spinal_port0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/memory_AesPlugin_rom_storage_spinal_port0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tag_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tag_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 158 ; free virtual = 4360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:7985]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:7985]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:7985]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:7985]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:7985]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:8346]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:30753]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5407]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5434]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5868]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5928]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:5546]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:7911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:29120]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11551]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11550]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11542]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11541]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:10231]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:10230]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11560]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11559]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11560]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11559]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11558]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11557]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11556]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11555]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11554]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.v:11553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28464]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28464]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28464]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28464]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lachlancomino/repos/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood.v:28280]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 148 ; free virtual = 4350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 148 ; free virtual = 4350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 148 ; free virtual = 4350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 148 ; free virtual = 4350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 148 ; free virtual = 4350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 148 ; free virtual = 4350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|arty_a7     | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/dispatcher_dataShifter_reg[64] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty_a7     | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/dispatcher_dataShifter_reg[7]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty_a7     | builder_new_master_rdata_valid26_reg                                                                                                                  | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|arty_a7     | main_a7ddrphy_rddata_en_tappeddelayline7_reg                                                                                                          | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|arty_a7     | builder_new_master_rdata_valid8_reg                                                                                                                   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|arty_a7     | builder_new_master_rdata_valid17_reg                                                                                                                  | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | ((A*B)')'   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 16     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv    | (A*B)'      | 30     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv_1  | ((A*B)')'   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv_1  | (A*B)'      | 16     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv_1  | (A*B)'      | 30     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv_1  | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |CARRY4     |   419|
|3     |DSP48E1    |     8|
|5     |IDELAYCTRL |     1|
|6     |IDELAYE2   |    16|
|7     |ISERDESE2  |    16|
|8     |LUT1       |   261|
|9     |LUT2       |   895|
|10    |LUT3       |  2700|
|11    |LUT4       |  2289|
|12    |LUT5       |  2675|
|13    |LUT6       |  4162|
|14    |MUXF7      |    35|
|15    |MUXF8      |     1|
|16    |OSERDESE2  |    45|
|17    |PLLE2_ADV  |     1|
|18    |RAM16X1D   |     1|
|19    |RAM32M     |   147|
|20    |RAM32X1D   |    16|
|21    |RAM64X1D   |     2|
|22    |RAMB18E1   |    25|
|26    |RAMB36E1   |    24|
|45    |SRL16E     |     6|
|46    |FDCE       |  1000|
|47    |FDPE       |    67|
|48    |FDRE       |  8658|
|49    |FDSE       |   224|
|50    |IBUF       |     4|
|51    |IOBUF      |    17|
|52    |IOBUFDS    |     2|
|53    |OBUF       |    35|
|54    |OBUFDS     |     1|
|55    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 2659.473 ; gain = 962.789 ; free physical = 148 ; free virtual = 4350
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10224 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 2659.473 ; gain = 838.008 ; free physical = 148 ; free virtual = 4350
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 2659.480 ; gain = 962.789 ; free physical = 148 ; free virtual = 4350
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2659.480 ; gain = 0.000 ; free physical = 442 ; free virtual = 4645
INFO: [Netlist 29-17] Analyzing 731 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc:345]
INFO: [Timing 38-2] Deriving generated clocks [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc:345]
WARNING: [Vivado 12-3521] Clock specified in more than one group: main_crg_clkout0 [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc:345]
Finished Parsing XDC File [/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7.xdc]
INFO: [Opt 31-138] Pushed 3 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.453 ; gain = 0.000 ; free physical = 253 ; free virtual = 4455
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 147 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

Synth Design complete | Checksum: 2e04520e
INFO: [Common 17-83] Releasing license: Synthesis
246 Infos, 502 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 2944.453 ; gain = 1532.840 ; free physical = 253 ; free virtual = 4455
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2437.140; main = 2321.849; forked = 443.694
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3691.754; main = 2944.457; forked = 1032.277
# report_timing_summary -file arty_a7_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file arty_a7_utilization_hierarchical_synth.rpt
# report_utilization -file arty_a7_utilization_synth.rpt
# write_checkpoint -force arty_a7_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2976.469 ; gain = 0.000 ; free physical = 208 ; free virtual = 4411
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.469 ; gain = 0.000 ; free physical = 208 ; free virtual = 4411
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2976.469 ; gain = 0.000 ; free physical = 208 ; free virtual = 4412
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2976.469 ; gain = 0.000 ; free physical = 208 ; free virtual = 4412
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.469 ; gain = 0.000 ; free physical = 208 ; free virtual = 4412
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.469 ; gain = 0.000 ; free physical = 208 ; free virtual = 4413
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2976.469 ; gain = 0.000 ; free physical = 208 ; free virtual = 4413
INFO: [Common 17-1381] The checkpoint '/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7_synth.dcp' has been generated.
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3008.484 ; gain = 32.016 ; free physical = 189 ; free virtual = 4392

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1cb48ae6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 189 ; free virtual = 4392

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1cb48ae6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1cb48ae6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Phase 1 Initialization | Checksum: 1cb48ae6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1cb48ae6e

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1cb48ae6e

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Phase 2 Timer Update And Timing Data Collection | Checksum: 1cb48ae6e

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 17 inverters resulting in an inversion of 151 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27c2a6421

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Retarget | Checksum: 27c2a6421
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 293b3331f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Constant propagation | Checksum: 293b3331f
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2c14e90be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Sweep | Checksum: 2c14e90be
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 216 cells
INFO: [Opt 31-1021] In phase Sweep, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2c14e90be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
BUFG optimization | Checksum: 2c14e90be
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2c14e90be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Shift Register Optimization | Checksum: 2c14e90be
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2c14e90be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Post Processing Netlist | Checksum: 2c14e90be
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 202649581

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Phase 9.2 Verifying Netlist Connectivity | Checksum: 202649581

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Phase 9 Finalization | Checksum: 202649581

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              20  |                                              4  |
|  Constant propagation         |               1  |               6  |                                              2  |
|  Sweep                        |               0  |             216  |                                             64  |
|  BUFG optimization            |               0  |               0  |                                              3  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 202649581

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3008.484 ; gain = 0.000 ; free physical = 156 ; free virtual = 4359

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 49 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 2 Total Ports: 98
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 26c158c0c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 154 ; free virtual = 4259
Ending Power Optimization Task | Checksum: 26c158c0c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3275.383 ; gain = 266.898 ; free physical = 154 ; free virtual = 4259

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 255c9e69a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 127 ; free virtual = 4232
Ending Final Cleanup Task | Checksum: 255c9e69a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 128 ; free virtual = 4232

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 128 ; free virtual = 4232
Ending Netlist Obfuscation Task | Checksum: 255c9e69a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 128 ; free virtual = 4232
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3275.383 ; gain = 298.914 ; free physical = 128 ; free virtual = 4232
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'default' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 131 ; free virtual = 4236
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e0c98468

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 131 ; free virtual = 4236
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 131 ; free virtual = 4236

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'clk100_inst' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	FDCE_3 {FDCE}
	FDCE_6 {FDCE}
	FDCE_2 {FDCE}
	FDCE_5 {FDCE}
	FDCE_4 {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b4dda1ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 134 ; free virtual = 4238

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1edb09f90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 166 ; free virtual = 4270

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1edb09f90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 166 ; free virtual = 4270
Phase 1 Placer Initialization | Checksum: 1edb09f90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 166 ; free virtual = 4270

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c47475f5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 182 ; free virtual = 4286

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 28d49b614

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 181 ; free virtual = 4286

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 28d49b614

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 181 ; free virtual = 4286

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f35091bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 205 ; free virtual = 4310

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 917 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 0, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 341 nets or LUTs. Breaked 3 LUTs, combined 338 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 206 ; free virtual = 4310

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            338  |                   341  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |            338  |                   341  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15df5dae0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 206 ; free virtual = 4310
Phase 2.4 Global Placement Core | Checksum: 25ace0896

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 205 ; free virtual = 4310
Phase 2 Global Placement | Checksum: 25ace0896

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 205 ; free virtual = 4310

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 254c949b2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 205 ; free virtual = 4309

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 237fd82d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 204 ; free virtual = 4308

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 211d9101b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 204 ; free virtual = 4308

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19230e530

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 204 ; free virtual = 4308

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20ec58f42

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 201 ; free virtual = 4306

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d669cdb7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 198 ; free virtual = 4303

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 258d81337

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 198 ; free virtual = 4303

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 205ffa968

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 198 ; free virtual = 4303
Phase 3 Detail Placement | Checksum: 205ffa968

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 198 ; free virtual = 4303

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2121dc079

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.133 | TNS=-31.054 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a959bf3c

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4304
INFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20a71cbbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4304
Phase 4.1.1.1 BUFG Insertion | Checksum: 2121dc079

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4304

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.491. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29c4d284d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303
Phase 4.1 Post Commit Optimization | Checksum: 29c4d284d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29c4d284d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29c4d284d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303
Phase 4.3 Placer Reporting | Checksum: 29c4d284d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21b183c54

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303
Ending Placer Task | Checksum: 1ab0b22e2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 199 ; free virtual = 4303
# report_utilization -hierarchical -file arty_a7_utilization_hierarchical_place.rpt
# report_utilization -file arty_a7_utilization_place.rpt
# report_io -file arty_a7_io.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 181 ; free virtual = 4286
# report_control_sets -verbose -file arty_a7_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 172 ; free virtual = 4276
# report_clock_utilization -file arty_a7_clock_utilization.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# write_checkpoint -force arty_a7_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 187 ; free virtual = 4295
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 167 ; free virtual = 4295
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 167 ; free virtual = 4295
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 167 ; free virtual = 4295
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 159 ; free virtual = 4290
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 159 ; free virtual = 4291
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 159 ; free virtual = 4291
INFO: [Common 17-1381] The checkpoint '/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7_place.dcp' has been generated.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d411ac6a ConstDB: 0 ShapeSum: 36781a21 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: fb29419a | NumContArr: c35c50e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28cb0fbe2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 190 ; free virtual = 4295

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28cb0fbe2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 190 ; free virtual = 4295

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28cb0fbe2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 190 ; free virtual = 4295
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1967430c1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 194 ; free virtual = 4299
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.625  | TNS=0.000  | WHS=-0.280 | THS=-242.467|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000797257 %
  Global Horizontal Routing Utilization  = 0.00182197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20367
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20367
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 247f92812

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 195 ; free virtual = 4300

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 247f92812

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 195 ; free virtual = 4300

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c9fe049a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 195 ; free virtual = 4300
Phase 4 Initial Routing | Checksum: 1c9fe049a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 195 ; free virtual = 4300

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3986
 Number of Nodes with overlaps = 876
 Number of Nodes with overlaps = 342
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.245  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 229551060

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.245  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 27e66e9c2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301
Phase 5 Rip-up And Reroute | Checksum: 27e66e9c2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 27e66e9c2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27e66e9c2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301
Phase 6 Delay and Skew Optimization | Checksum: 27e66e9c2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.252  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 23af1604d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301
Phase 7 Post Hold Fix | Checksum: 23af1604d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.47237 %
  Global Horizontal Routing Utilization  = 10.6144 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23af1604d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23af1604d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e63d1058

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e63d1058

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.252  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1e63d1058

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301
Total Elapsed time in route_design: 28.54 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: ebe51a91

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ebe51a91

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 196 ; free virtual = 4301
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 195 ; free virtual = 4300
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.259 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force arty_a7_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 191 ; free virtual = 4299
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 163 ; free virtual = 4291
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 163 ; free virtual = 4291
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 162 ; free virtual = 4294
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 162 ; free virtual = 4296
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 162 ; free virtual = 4297
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3275.383 ; gain = 0.000 ; free physical = 162 ; free virtual = 4297
INFO: [Common 17-1381] The checkpoint '/home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.259        0.000                      0                29634        0.013        0.000                      0                29634        0.264        0.000                       0                 11298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk100              {0.000 5.000}        10.000          100.000         
  builder_pll_fb    {0.000 5.000}        10.000          100.000         
  main_crg_clkout0  {0.000 5.000}        10.000          100.000         
  main_crg_clkout1  {0.000 20.000}       40.000          25.000          
  main_crg_clkout2  {0.000 1.250}        2.500           400.000         
  main_crg_clkout3  {0.625 1.875}        2.500           400.000         
  main_crg_clkout4  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                    8.004        0.000                      0                    7        0.227        0.000                      0                    7        3.000        0.000                       0                    10  
  builder_pll_fb                                                                                                                                                      8.751        0.000                       0                     2  
  main_crg_clkout0        0.259        0.000                      0                28560        0.013        0.000                      0                28560        3.750        0.000                       0                 11193  
  main_crg_clkout1                                                                                                                                                   37.845        0.000                       0                     2  
  main_crg_clkout2                                                                                                                                                    0.345        0.000                       0                    77  
  main_crg_clkout3                                                                                                                                                    0.345        0.000                       0                     4  
  main_crg_clkout4        1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         1.196        0.000                      0                 1053        0.284        0.000                      0                 1053  


# report_route_status -file arty_a7_route_status.rpt
# report_drc -file arty_a7_drc.rpt
Command: report_drc -file arty_a7_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lachlancomino/Thesis/Project/scpns/litex/build/arty_a7/gateware/arty_a7_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file arty_a7_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file arty_a7_power.rpt
Command: report_power -file arty_a7_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force arty_a7.bit 
Command: write_bitstream -force arty_a7.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg input VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg multiplier stage VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net main_crg_clkin is a gated clock net sourced by a combinational pin clk100_inst/O, cell clk100_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk100_inst is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
FDCE, FDCE_1, FDCE_2, FDCE_3, FDCE_4, FDCE_5, FDCE_6, and FDCE_7
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRARDADDR[5] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex[0]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRARDADDR[6] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex[1]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRARDADDR[7] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex[2]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRARDADDR[8] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex[3]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[10] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[5]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[11] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[6]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[12] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[7]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[13] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[8]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[14] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[9]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[5] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[0]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[6] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[1]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[7] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[2]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[8] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[3]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[9] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[4]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/_zz_cores_0_cpu_iBus_rsp_valid_1) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_0_cpu_iBus_rsp_valid_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ENBWREN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ENBWREN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dBus_rsp_valid_regNext_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ENBWREN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_amo_external_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ENBWREN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_CsrPlugin_wfiWake_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/ENBWREN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_arbitration_isValid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[10] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[9]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[5] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[4]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[6] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[5]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[7] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[6]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[7]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[9] (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg_0[8]) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/CsrPlugin_interrupt_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/_zz_CsrPlugin_privilege_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/_zz_CsrPlugin_privilege_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dBus_rsp_valid_regNext_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/loader_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/memCmdSent_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_amo_external_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_amo_external_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_flusher_waitDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_rPtr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_CsrPlugin_wfiWake_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg has an input control pin VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/ENARDEN (net: VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready) which is driven by a register (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/execute_arbitration_isValid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 69 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./arty_a7.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3289.965 ; gain = 14.582 ; free physical = 136 ; free virtual = 4124
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 arty_a7.bit" -file arty_a7.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 arty_a7.bit} -file arty_a7.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile arty_a7.bit
Writing file ./arty_a7.bin
Writing log file ./arty_a7.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0021728B    Aug 28 15:55:58 2024    arty_a7.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 28 15:55:59 2024...
