<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=UTF-8">
    <title>STM32L1xx</title>
    <script>
      var found=[];
      function search(){
        resetContent();
        var elements=document.getElementsByClassName("content");
        var searchText=document.getElementById("search-field").value;
        for(var i=0; i<elements.length; i++){
          if(elements[i].textContent.indexOf(searchText)!==-1){
            expandDetails(elements[i]);
            if(elements[i].innerText.indexOf(searchText)!==-1){
              elements[i].style.background='yellow';
            }
            found.push(elements[i]);
          }
        }
      }
      function resetContent(){
        for(var i=0;i<found.length;i++){
          found[i].style.background='transparent';
        }
        var details=document.getElementsByTagName("DETAILS");
        for(var i=0;i<details.length;i++){
          details[i].removeAttribute("open");
        }
        found=[];
      }
      function expandDetails(element){
        var tagName=element.tagName;
        if(tagName==='BODY'){
          return;
        }
        if(tagName==='DETAILS'){
          element.setAttribute("open","");
        }
        expandDetails(element.parentElement);
      }
    </script>
  </head>
  <body>
    <H1>STM32L1xx</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content"><details><summary>0x50060000<b style="margin: 20px;">AES</b>// Advanced encrytion standard hardware accelerator</summary>
<ul>
<li class="content"><details><summary>0x50060000<b style="margin: 20px;">CR</b>//   control register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">DMAOUTEN</b> (def=0x0)    //    Enable DMA management of data output phase
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAINEN</b> (def=0x0)    //    Enable DMA management of data input phase
</li>
<li class="content">
[10]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CCFIE</b> (def=0x0)    //    CCF flag interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ERRC</b> (def=0x0)    //    Error clear
</li>
<li class="content">
[7]<b style="margin: 20px;">CCFC</b> (def=0x0)    //    Computation Complete Flag Clear
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CHMOD</b> (def=0x0)    //    AES chaining mode
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MODE</b> (def=0x0)    //    AES operating mode
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATATYPE</b> (def=0x0)    //    Data type selection
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    AES enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50060004<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">WRERR</b> (def=0x0)    //    Write error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">RDERR</b> (def=0x0)    //    Read error flag
</li>
<li class="content">
[0]<b style="margin: 20px;">CCF</b> (def=0x0)    //    Computation complete flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50060008<b style="margin: 20px;">DINR</b>//   Data input register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DINR</b> (def=0x0)    //    Data input
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5006000C<b style="margin: 20px;">DOUTR</b>//   Data output register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DOUTR</b> (def=0x0)    //    Data output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50060010<b style="margin: 20px;">KEYR0</b>//   AES Key register 0</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">KEYR0</b> (def=0x0)    //    AES key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50060014<b style="margin: 20px;">KEYR1</b>//   AES Key register 1</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">KEYR1</b> (def=0x0)    //    AES key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50060018<b style="margin: 20px;">KEYR2</b>//   AES Key register 2</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">KEYR2</b> (def=0x0)    //    AES key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5006001C<b style="margin: 20px;">KEYR3</b>//   AES Key register 3</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">KEYR3</b> (def=0x0)    //    AES key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50060020<b style="margin: 20px;">IVR0</b>//   Initialization Vector Register 0</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">IVR0</b> (def=0x0)    //    Initialization Vector Register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50060024<b style="margin: 20px;">IVR1</b>//   Initialization Vector Register 1</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">IVR1</b> (def=0x0)    //    Initialization Vector Register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50060028<b style="margin: 20px;">IVR2</b>//   Initialization Vector Register 2</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">IVR2</b> (def=0x0)    //    Initialization Vector Register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5006002C<b style="margin: 20px;">IVR3</b>//   Initialization Vector Register 3</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">IVR3</b> (def=0x0)    //    Initialization Vector Register
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[55]  <b>AES</b>    //    AES global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012700<b style="margin: 20px;">C_ADC</b>// Common ADC registers</summary>
<ul>
<li class="content"><details><summary>0x40012700<b style="margin: 20px;">CSR</b>//   ADC Common status register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">ADONS1</b> (def=0x0)    //    ADON Status of ADC
</li>
<li class="content">
[5]<b style="margin: 20px;">OVR1</b> (def=0x0)    //    Overrun flag of ADC 1
</li>
<li class="content">
[4]<b style="margin: 20px;">STRT1</b> (def=0x0)    //    Regular channel Start flag of ADC 1
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT1</b> (def=0x0)    //    Injected channel Start flag of ADC 1
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC1</b> (def=0x0)    //    Injected channel end of conversion of ADC 1
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC1</b> (def=0x0)    //    End of conversion of ADC 1
</li>
<li class="content">
[0]<b style="margin: 20px;">AWD1</b> (def=0x0)    //    Analog watchdog flag of ADC 1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012704<b style="margin: 20px;">CCR</b>//   ADC common control register</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    Temperature sensor and VREFINT enable
</li>
<li class="content">
[16:17]<b style="margin: 20px;">ADCPRE</b> (def=0x0)    //    ADC prescaler
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C00<b style="margin: 20px;">COMP</b>// Comparators</summary>
<ul>
<li class="content"><details><summary>0x40007C00<b style="margin: 20px;">CSR</b>//   comparator control and status register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">TSUSP</b> (def=0x0)    //    Suspend Timer Mode
</li>
<li class="content">
[30]<b style="margin: 20px;">CAIF</b> (def=0x0)    //    Channel acquisition interrupt flag
</li>
<li class="content">
[29]<b style="margin: 20px;">CAIE</b> (def=0x0)    //    Channel Acquisition Interrupt Enable / Clear
</li>
<li class="content">
[28]<b style="margin: 20px;">RCH13</b> (def=0x0)    //    Select GPIO port PC3 as re-routed ADC input channel CH13.
</li>
<li class="content">
[27]<b style="margin: 20px;">FCH8</b> (def=0x0)    //    Select GPIO port PB0 as fast ADC input channel CH8.
</li>
<li class="content">
[26]<b style="margin: 20px;">FCH3</b> (def=0x0)    //    Select GPIO port PA3 as fast ADC input channel CH3.
</li>
<li class="content">
[21:23]<b style="margin: 20px;">OUTSEL</b> (def=0x0)    //    Comparator 2 output selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">INSEL</b> (def=0x0)    //    Inverted input selection
</li>
<li class="content">
[17]<b style="margin: 20px;">WNDWE</b> (def=0x0)    //    Window mode enable
</li>
<li class="content">
[16]<b style="margin: 20px;">VREFOUTEN</b> (def=0x0)    //    VREFINT output enable
</li>
<li class="content">
[13]<b style="margin: 20px;">CMP2OUT</b> (def=0x0)    //    Comparator 2 output
</li>
<li class="content">
[12]<b style="margin: 20px;">SPEED</b> (def=0x0)    //    Comparator 2 speed mode
</li>
<li class="content">
[7]<b style="margin: 20px;">CMP1OUT</b> (def=0x0)    //    Comparator 1 output
</li>
<li class="content">
[5]<b style="margin: 20px;">SW1</b> (def=0x0)    //    SW1 analog switch enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CMP1EN</b> (def=0x0)    //    Comparator 1 enable
</li>
<li class="content">
[3]<b style="margin: 20px;">PD400K</b> (def=0x0)    //    400 kO pull-down resistor
</li>
<li class="content">
[2]<b style="margin: 20px;">PD10K</b> (def=0x0)    //    10 kO pull-down resistor
</li>
<li class="content">
[1]<b style="margin: 20px;">PU400K</b> (def=0x0)    //    400 kO pull-up resistor
</li>
<li class="content">
[0]<b style="margin: 20px;">PU10K</b> (def=0x0)    //    10 kO pull-up resistor
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">CRC</b>// CRC calculation unit</summary>
<ul>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">Data_register</b> (def=0xFFFFFFFF)    //    Data Register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023004<b style="margin: 20px;">IDR</b>//   Independent data register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">Independent_data_register</b> (def=0x0)    //    Independent data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023008<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RESET</b> (def=0x0)    //    RESET
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">DAC</b>// Digital-to-analog converter</summary>
<ul>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">CR</b>//   control register</summary>
<ul>
<li class="content">
[29]<b style="margin: 20px;">DMAUDRIE2</b> (def=0x0)    //    DAC channel2 DMA underrun interrupt enable
</li>
<li class="content">
[28]<b style="margin: 20px;">DMAEN2</b> (def=0x0)    //    DAC channel2 DMA enable
</li>
<li class="content">
[24:27]<b style="margin: 20px;">MAMP2</b> (def=0x0)    //    DAC channel2 mask/amplitude selector
</li>
<li class="content">
[22:23]<b style="margin: 20px;">WAVE2</b> (def=0x0)    //    DAC channel2 noise/triangle wave generation enable
</li>
<li class="content">
[19:21]<b style="margin: 20px;">TSEL2</b> (def=0x0)    //    DAC channel2 trigger selection
</li>
<li class="content">
[18]<b style="margin: 20px;">TEN2</b> (def=0x0)    //    DAC channel2 trigger enable
</li>
<li class="content">
[17]<b style="margin: 20px;">BOFF2</b> (def=0x0)    //    DAC channel2 output buffer disable
</li>
<li class="content">
[16]<b style="margin: 20px;">EN2</b> (def=0x0)    //    DAC channel2 enable
</li>
<li class="content">
[13]<b style="margin: 20px;">DMAUDRIE1</b> (def=0x0)    //    DAC channel1 DMA Underrun Interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">DMAEN1</b> (def=0x0)    //    DAC channel1 DMA enable
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MAMP1</b> (def=0x0)    //    DAC channel1 mask/amplitude selector
</li>
<li class="content">
[6:7]<b style="margin: 20px;">WAVE1</b> (def=0x0)    //    DAC channel1 noise/triangle wave generation enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">TSEL1</b> (def=0x0)    //    DAC channel1 trigger selection
</li>
<li class="content">
[2]<b style="margin: 20px;">TEN1</b> (def=0x0)    //    DAC channel1 trigger enable
</li>
<li class="content">
[1]<b style="margin: 20px;">BOFF1</b> (def=0x0)    //    DAC channel1 output buffer disable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN1</b> (def=0x0)    //    DAC channel1 enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007404<b style="margin: 20px;">SWTRIGR</b>//   software trigger register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">SWTRIG2</b> (def=0x0)    //    DAC channel2 software trigger
</li>
<li class="content">
[0]<b style="margin: 20px;">SWTRIG1</b> (def=0x0)    //    DAC channel1 software trigger
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007408<b style="margin: 20px;">DHR12R1</b>//   channel1 12-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000740C<b style="margin: 20px;">DHR12L1</b>//   channel1 12-bit left aligned data holding register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007410<b style="margin: 20px;">DHR8R1</b>//   channel1 8-bit right aligned data holding register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007414<b style="margin: 20px;">DHR12R2</b>//   channel2 12-bit right aligned data holding register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007418<b style="margin: 20px;">DHR12L2</b>//   channel2 12-bit left aligned data holding register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000741C<b style="margin: 20px;">DHR8R2</b>//   channel2 8-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007420<b style="margin: 20px;">DHR12RD</b>//   Dual DAC 12-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[16:27]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007424<b style="margin: 20px;">DHR12LD</b>//   DUAL DAC 12-bit left aligned data holding register</summary>
<ul>
<li class="content">
[20:31]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit left-aligned data
</li>
<li class="content">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007428<b style="margin: 20px;">DHR8RD</b>//   DUAL DAC 8-bit right aligned data holding register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 8-bit right-aligned data
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000742C<b style="margin: 20px;">DOR1</b>//   channel1 data output register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DOR</b> (def=0x0)    //    DAC channel1 data output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007430<b style="margin: 20px;">DOR2</b>//   channel2 data output register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC2DOR</b> (def=0x0)    //    DAC channel2 data output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007434<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[29]<b style="margin: 20px;">DMAUDR2</b> (def=0x0)    //    DAC channel2 DMA underrun flag
</li>
<li class="content">
[13]<b style="margin: 20px;">DMAUDR1</b> (def=0x0)    //    DAC channel1 DMA underrun flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[21]  <b>DAC</b>    //    DAC interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40026000<b style="margin: 20px;">DMA1</b>// Direct memory access controller</summary>
<ul>
<li class="content"><details><summary>0x40026000<b style="margin: 20px;">ISR</b>//   interrupt status register</summary>
<ul>
<li class="content">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026004<b style="margin: 20px;">IFCR</b>//   interrupt flag clear register</summary>
<ul>
<li class="content">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026008<b style="margin: 20px;">CCR1</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002600C<b style="margin: 20px;">CNDTR1</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026010<b style="margin: 20px;">CPAR1</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026014<b style="margin: 20px;">CMAR1</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002601C<b style="margin: 20px;">CCR2</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026020<b style="margin: 20px;">CNDTR2</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026024<b style="margin: 20px;">CPAR2</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026028<b style="margin: 20px;">CMAR2</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026030<b style="margin: 20px;">CCR3</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026034<b style="margin: 20px;">CNDTR3</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026038<b style="margin: 20px;">CPAR3</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002603C<b style="margin: 20px;">CMAR3</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026044<b style="margin: 20px;">CCR4</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026048<b style="margin: 20px;">CNDTR4</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002604C<b style="margin: 20px;">CPAR4</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026050<b style="margin: 20px;">CMAR4</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026058<b style="margin: 20px;">CCR5</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002605C<b style="margin: 20px;">CNDTR5</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026060<b style="margin: 20px;">CPAR5</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026064<b style="margin: 20px;">CMAR5</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002606C<b style="margin: 20px;">CCR6</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026070<b style="margin: 20px;">CNDTR6</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026074<b style="margin: 20px;">CPAR6</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026078<b style="margin: 20px;">CMAR6</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026080<b style="margin: 20px;">CCR7</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026084<b style="margin: 20px;">CNDTR7</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026088<b style="margin: 20px;">CPAR7</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002608C<b style="margin: 20px;">CMAR7</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[11]  <b>DMA1_Channel1</b>    //    DMA1 Channel1 global interrupt</li>
<li>[12]  <b>DMA1_Channel2</b>    //    DMA1 Channel2 global interrupt</li>
<li>[13]  <b>DMA1_Channel3</b>    //    DMA1 Channel3 global interrupt</li>
<li>[14]  <b>DMA1_Channel4</b>    //    DMA1 Channel4 global interrupt</li>
<li>[15]  <b>DMA1_Channel5</b>    //    DMA1 Channel5 global interrupt</li>
<li>[16]  <b>DMA1_Channel6</b>    //    DMA1 Channel6 global interrupt</li>
<li>[17]  <b>DMA1_Channel7</b>    //    DMA1 Channel7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40026400<b style="margin: 20px;">DMA2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40026400<b style="margin: 20px;">ISR</b>//   interrupt status register</summary>
<ul>
<li class="content">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel x transfer error flag (x = 1 ..7)
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel x half transfer flag (x = 1 ..7)
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel x transfer complete flag (x = 1 ..7)
</li>
<li class="content">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel x global interrupt flag (x = 1 ..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026404<b style="margin: 20px;">IFCR</b>//   interrupt flag clear register</summary>
<ul>
<li class="content">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel x transfer error clear (x = 1 ..7)
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel x half transfer clear (x = 1 ..7)
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel x transfer complete clear (x = 1 ..7)
</li>
<li class="content">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel x global interrupt clear (x = 1 ..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026408<b style="margin: 20px;">CCR1</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002640C<b style="margin: 20px;">CNDTR1</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026410<b style="margin: 20px;">CPAR1</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026414<b style="margin: 20px;">CMAR1</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002641C<b style="margin: 20px;">CCR2</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026420<b style="margin: 20px;">CNDTR2</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026424<b style="margin: 20px;">CPAR2</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026428<b style="margin: 20px;">CMAR2</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026430<b style="margin: 20px;">CCR3</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026434<b style="margin: 20px;">CNDTR3</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026438<b style="margin: 20px;">CPAR3</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002643C<b style="margin: 20px;">CMAR3</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026444<b style="margin: 20px;">CCR4</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026448<b style="margin: 20px;">CNDTR4</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002644C<b style="margin: 20px;">CPAR4</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026450<b style="margin: 20px;">CMAR4</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026458<b style="margin: 20px;">CCR5</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002645C<b style="margin: 20px;">CNDTR5</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026460<b style="margin: 20px;">CPAR5</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026464<b style="margin: 20px;">CMAR5</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002646C<b style="margin: 20px;">CCR6</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026470<b style="margin: 20px;">CNDTR6</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026474<b style="margin: 20px;">CPAR6</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026478<b style="margin: 20px;">CMAR6</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026480<b style="margin: 20px;">CCR7</b>//   channel x configuration register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel priority level
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half transfer interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026484<b style="margin: 20px;">CNDTR7</b>//   channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026488<b style="margin: 20px;">CPAR7</b>//   channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002648C<b style="margin: 20px;">CMAR7</b>//   channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[50]  <b>DMA2_CH1</b>    //    DMA2 Channel 1 interrupt</li>
<li>[51]  <b>DMA2_CH2</b>    //    DMA2 Channel 2 interrupt</li>
<li>[52]  <b>DMA2_CH3</b>    //    DMA2 Channel 3 interrupt</li>
<li>[53]  <b>DMA2_CH4</b>    //    DMA2 Channel 4 interrupt</li>
<li>[54]  <b>DMA2_CH5</b>    //    DMA2 Channel 5 interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">EXTI</b>// External interrupt/event controller</summary>
<ul>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">IMR</b>//   IMR</summary>
<ul>
<li class="content">
[0:22]<b style="margin: 20px;">MR</b> (def=0x0)    //    Interrupt mask on line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010404<b style="margin: 20px;">EMR</b>//   EMR</summary>
<ul>
<li class="content">
[0:22]<b style="margin: 20px;">MR</b> (def=0x0)    //    Event mask on line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010408<b style="margin: 20px;">RTSR</b>//   RTSR</summary>
<ul>
<li class="content">
[0:22]<b style="margin: 20px;">TR</b> (def=0x0)    //    Rising edge trigger event configuration bit of line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001040C<b style="margin: 20px;">FTSR</b>//   FTSR</summary>
<ul>
<li class="content">
[0:22]<b style="margin: 20px;">TR</b> (def=0x0)    //    Falling edge trigger event configuration bit of line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010410<b style="margin: 20px;">SWIER</b>//   SWIER</summary>
<ul>
<li class="content">
[0:22]<b style="margin: 20px;">SWIER</b> (def=0x0)    //    Software interrupt on line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010414<b style="margin: 20px;">PR</b>//   PR</summary>
<ul>
<li class="content">
[0:22]<b style="margin: 20px;">PR</b> (def=0x0)    //    Pending bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[2]  <b>TAMPER_STAMP</b>    //    Tamper and TimeStamp through EXTI line interrupts</li>
<li>[6]  <b>EXTI0</b>    //    EXTI Line0 interrupt</li>
<li>[7]  <b>EXTI1</b>    //    EXTI Line1 interrupt</li>
<li>[8]  <b>EXTI2</b>    //    EXTI Line2 interrupt</li>
<li>[9]  <b>EXTI3</b>    //    EXTI Line3 interrupt</li>
<li>[10]  <b>EXTI4</b>    //    EXTI Line4 interrupt</li>
<li>[22]  <b>COMP_CA</b>    //    Comparator wakeup through EXTI line (21 and 22) interrupt/Channel acquisition interrupt</li>
<li>[23]  <b>EXTI9_5</b>    //    EXTI Line[9:5] interrupts</li>
<li>[40]  <b>EXTI15_10</b>    //    EXTI Line[15:10] interrupts</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C00<b style="margin: 20px;">Flash</b>// Flash</summary>
<ul>
<li class="content"><details><summary>0x40023C00<b style="margin: 20px;">ACR</b>//   Access control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LATENCY</b> (def=0x0)    //    Latency
</li>
<li class="content">
[1]<b style="margin: 20px;">PRFTEN</b> (def=0x0)    //    Prefetch enable
</li>
<li class="content">
[2]<b style="margin: 20px;">ACC64</b> (def=0x0)    //    64-bit access
</li>
<li class="content">
[3]<b style="margin: 20px;">SLEEP_PD</b> (def=0x0)    //    Flash mode during Sleep
</li>
<li class="content">
[4]<b style="margin: 20px;">RUN_PD</b> (def=0x0)    //    Flash mode during Run
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C04<b style="margin: 20px;">PECR</b>//   Program/erase control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PELOCK</b> (def=0x1)    //    FLASH_PECR and data EEPROM lock
</li>
<li class="content">
[1]<b style="margin: 20px;">PRGLOCK</b> (def=0x1)    //    Program memory lock
</li>
<li class="content">
[2]<b style="margin: 20px;">OPTLOCK</b> (def=0x1)    //    Option bytes block lock
</li>
<li class="content">
[3]<b style="margin: 20px;">PROG</b> (def=0x0)    //    Program memory selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Data EEPROM selection
</li>
<li class="content">
[8]<b style="margin: 20px;">FTDW</b> (def=0x0)    //    Fixed time data write for Byte, Half Word and Word programming
</li>
<li class="content">
[9]<b style="margin: 20px;">ERASE</b> (def=0x0)    //    Page or Double Word erase mode
</li>
<li class="content">
[10]<b style="margin: 20px;">FPRG</b> (def=0x0)    //    Half Page/Double Word programming mode
</li>
<li class="content">
[15]<b style="margin: 20px;">PARALLELBANK</b> (def=0x0)    //    Parallel bank mode
</li>
<li class="content">
[16]<b style="margin: 20px;">EOPIE</b> (def=0x0)    //    End of programming interrupt enable
</li>
<li class="content">
[17]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[18]<b style="margin: 20px;">OBL_LAUNCH</b> (def=0x0)    //    Launch the option byte loading
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C08<b style="margin: 20px;">PDKEYR</b>//   Power down key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PDKEYR</b> (def=0x0)    //    RUN_PD in FLASH_ACR key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C0C<b style="margin: 20px;">PEKEYR</b>//   Program/erase key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PEKEYR</b> (def=0x0)    //    FLASH_PEC and data EEPROM key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C10<b style="margin: 20px;">PRGKEYR</b>//   Program memory key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PRGKEYR</b> (def=0x0)    //    Program memory key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C14<b style="margin: 20px;">OPTKEYR</b>//   Option byte key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">OPTKEYR</b> (def=0x0)    //    Option byte key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C18<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Write/erase operations in progress
</li>
<li class="content">
[1]<b style="margin: 20px;">EOP</b> (def=0x0)    //    End of operation
</li>
<li class="content">
[2]<b style="margin: 20px;">ENDHV</b> (def=0x1)    //    End of high voltage
</li>
<li class="content">
[3]<b style="margin: 20px;">READY</b> (def=0x0)    //    Flash memory module ready after low power mode
</li>
<li class="content">
[8]<b style="margin: 20px;">WRPERR</b> (def=0x0)    //    Write protected error
</li>
<li class="content">
[9]<b style="margin: 20px;">PGAERR</b> (def=0x0)    //    Programming alignment error
</li>
<li class="content">
[10]<b style="margin: 20px;">SIZERR</b> (def=0x0)    //    Size error
</li>
<li class="content">
[11]<b style="margin: 20px;">OPTVERR</b> (def=0x0)    //    Option validity error
</li>
<li class="content">
[12]<b style="margin: 20px;">OPTVERRUSR</b> (def=0x0)    //    Option UserValidity Error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C1C<b style="margin: 20px;">OBR</b>//   Option byte register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">RDPRT</b> (def=0x0)    //    Read protection
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BOR_LEV</b> (def=0x8)    //    BOR_LEV
</li>
<li class="content">
[20]<b style="margin: 20px;">IWDG_SW</b> (def=0x1)    //    IWDG_SW
</li>
<li class="content">
[21]<b style="margin: 20px;">nRTS_STOP</b> (def=0x1)    //    nRTS_STOP
</li>
<li class="content">
[22]<b style="margin: 20px;">nRST_STDBY</b> (def=0x1)    //    nRST_STDBY
</li>
<li class="content">
[23]<b style="margin: 20px;">BFB2</b> (def=0x1)    //    Boot From Bank 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C20<b style="margin: 20px;">WRPR1</b>//   Write protection register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">WRP1</b> (def=0x0)    //    Write protection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C80<b style="margin: 20px;">WRPR2</b>//   Write protection register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">WRP2</b> (def=0x0)    //    WRP2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C84<b style="margin: 20px;">WRPR3</b>//   Write protection register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">WRP3</b> (def=0x0)    //    WRP3
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[4]  <b>FLASH</b>    //    Flash global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000000<b style="margin: 20px;">FSMC</b>// Flexible static memory controller</summary>
<ul>
<li class="content"><details><summary>0xA0000000<b style="margin: 20px;">BCR1</b>//   BCR1</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    CBURSTRW
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    ASYNCWAIT
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    EXTMOD
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x0)    //    WAITEN
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x0)    //    WREN
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    WAITCFG
</li>
<li class="content">
[10]<b style="margin: 20px;">WRAPMOD</b> (def=0x0)    //    WRAPMOD
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    WAITPOL
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    BURSTEN
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x0)    //    FACCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x0)    //    MWID
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    MTYP
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    MUXEN
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    MBKEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000004<b style="margin: 20px;">BTR1</b>//   BTR1</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0x0)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    CLKDIV
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0x0)    //    BUSTURN
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0x0)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0x0)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0x0)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000008<b style="margin: 20px;">BCR2</b>//   BCR2</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    CBURSTRW
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    ASYNCWAIT
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    EXTMOD
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x0)    //    WAITEN
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x0)    //    WREN
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    WAITCFG
</li>
<li class="content">
[10]<b style="margin: 20px;">WRAPMOD</b> (def=0x0)    //    WRAPMOD
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    WAITPOL
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    BURSTEN
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x0)    //    FACCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x0)    //    MWID
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    MTYP
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    MUXEN
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    MBKEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000000C<b style="margin: 20px;">BTR2</b>//   BTR2</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0x0)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    CLKDIV
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0x0)    //    BUSTURN
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0x0)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0x0)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0x0)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000010<b style="margin: 20px;">BCR3</b>//   BCR3</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    CBURSTRW
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    ASYNCWAIT
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    EXTMOD
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x0)    //    WAITEN
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x0)    //    WREN
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    WAITCFG
</li>
<li class="content">
[10]<b style="margin: 20px;">WRAPMOD</b> (def=0x0)    //    WRAPMOD
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    WAITPOL
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    BURSTEN
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x0)    //    FACCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x0)    //    MWID
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    MTYP
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    MUXEN
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    MBKEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000014<b style="margin: 20px;">BTR3</b>//   BTR3</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0x0)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    CLKDIV
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0x0)    //    BUSTURN
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0x0)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0x0)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0x0)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000018<b style="margin: 20px;">BCR4</b>//   BCR4</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    CBURSTRW
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    ASYNCWAIT
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    EXTMOD
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x0)    //    WAITEN
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x0)    //    WREN
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    WAITCFG
</li>
<li class="content">
[10]<b style="margin: 20px;">WRAPMOD</b> (def=0x0)    //    WRAPMOD
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    WAITPOL
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    BURSTEN
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x0)    //    FACCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x0)    //    MWID
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    MTYP
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    MUXEN
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    MBKEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000001C<b style="margin: 20px;">BTR4</b>//   BTR4</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0x0)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    CLKDIV
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0x0)    //    BUSTURN
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0x0)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0x0)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0x0)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000104<b style="margin: 20px;">BWTR1</b>//   BWTR1</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0x0)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    CLKDIV
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0x0)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0x0)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0x0)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000010C<b style="margin: 20px;">BWTR2</b>//   BWTR2</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0x0)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    CLKDIV
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0x0)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0x0)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0x0)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000114<b style="margin: 20px;">BWTR3</b>//   BWTR3</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0x0)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    CLKDIV
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0x0)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0x0)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0x0)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000011C<b style="margin: 20px;">BWTR4</b>//   BWTR4</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0x0)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    CLKDIV
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0x0)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0x0)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0x0)    //    ADDSET
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">GPIOA</b>// General-purpose I/Os</summary>
<ul>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x2)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x2)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x2)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020004<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020008<b style="margin: 20px;">OSPEEDER</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
<li class="content">
[28:29]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[26:27]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[24:25]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[22:23]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[20:21]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[18:19]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[16:17]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[14:15]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[12:13]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[10:11]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[8:9]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[6:7]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4:5]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[2:3]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002000C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x1)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x2)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x1)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020010<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020014<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020018<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002001C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020020<b style="margin: 20px;">AFRL</b>//   AFRL</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020024<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRH15</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRH14</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRH13</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRH12</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRH11</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRH10</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRH9</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRH8</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">GPIOB</b>// General-purpose I/Os</summary>
<ul>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x2)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x2)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020404<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020408<b style="margin: 20px;">OSPEEDER</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
<li class="content">
[28:29]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[26:27]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[24:25]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[22:23]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[20:21]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[18:19]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[16:17]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[14:15]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[12:13]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[10:11]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[8:9]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[6:7]<b style="margin: 20px;">OSPEEDR3</b> (def=0x3)    //    OSPEEDR3
</li>
<li class="content">
[4:5]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[2:3]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002040C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x1)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020410<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020414<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020418<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002041C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020420<b style="margin: 20px;">AFRL</b>//   AFRL</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020424<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRH15</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRH14</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRH13</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRH12</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRH11</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRH10</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRH9</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRH8</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020800<b style="margin: 20px;">GPIOC</b>// General-purpose I/Os</summary>
<ul>
<li class="content"><details><summary>0x40020800<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020804<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020808<b style="margin: 20px;">OSPEEDER</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
<li class="content">
[28:29]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[26:27]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[24:25]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[22:23]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[20:21]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[18:19]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[16:17]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[14:15]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[12:13]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[10:11]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[8:9]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[6:7]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4:5]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[2:3]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002080C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020810<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020814<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020818<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002081C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020820<b style="margin: 20px;">AFRL</b>//   AFRL</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020824<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRH15</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRH14</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRH13</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRH12</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRH11</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRH10</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRH9</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRH8</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C00<b style="margin: 20px;">GPIOD</b>// </summary>
<ul>
<li class="content"><details><summary>0x40020C00<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C04<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C08<b style="margin: 20px;">OSPEEDER</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
<li class="content">
[28:29]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[26:27]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[24:25]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[22:23]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[20:21]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[18:19]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[16:17]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[14:15]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[12:13]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[10:11]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[8:9]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[6:7]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4:5]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[2:3]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C0C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C10<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C14<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C18<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C1C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C20<b style="margin: 20px;">AFRL</b>//   AFRL</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C24<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRH15</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRH14</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRH13</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRH12</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRH11</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRH10</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRH9</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRH8</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">GPIOE</b>// </summary>
<ul>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021004<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021008<b style="margin: 20px;">OSPEEDER</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
<li class="content">
[28:29]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[26:27]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[24:25]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[22:23]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[20:21]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[18:19]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[16:17]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[14:15]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[12:13]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[10:11]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[8:9]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[6:7]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4:5]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[2:3]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002100C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021010<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021014<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021018<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002101C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021020<b style="margin: 20px;">AFRL</b>//   AFRL</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021024<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRH15</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRH14</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRH13</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRH12</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRH11</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRH10</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRH9</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRH8</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021800<b style="margin: 20px;">GPIOF</b>// </summary>
<ul>
<li class="content"><details><summary>0x40021800<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021804<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021808<b style="margin: 20px;">OSPEEDER</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
<li class="content">
[28:29]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[26:27]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[24:25]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[22:23]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[20:21]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[18:19]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[16:17]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[14:15]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[12:13]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[10:11]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[8:9]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[6:7]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4:5]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[2:3]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002180C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021810<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021814<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021818<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002181C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021820<b style="margin: 20px;">AFRL</b>//   AFRL</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021824<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRH15</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRH14</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRH13</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRH12</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRH11</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRH10</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRH9</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRH8</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C00<b style="margin: 20px;">GPIOG</b>// </summary>
<ul>
<li class="content"><details><summary>0x40021C00<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C04<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C08<b style="margin: 20px;">OSPEEDER</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
<li class="content">
[28:29]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[26:27]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[24:25]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[22:23]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[20:21]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[18:19]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[16:17]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[14:15]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[12:13]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[10:11]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[8:9]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[6:7]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4:5]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[2:3]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C0C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C10<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C14<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C18<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C1C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C20<b style="margin: 20px;">AFRL</b>//   AFRL</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021C24<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRH15</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRH14</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRH13</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRH12</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRH11</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRH10</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRH9</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRH8</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021400<b style="margin: 20px;">GPIOH</b>// </summary>
<ul>
<li class="content"><details><summary>0x40021400<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021404<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021408<b style="margin: 20px;">OSPEEDER</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
<li class="content">
[28:29]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[26:27]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[24:25]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[22:23]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[20:21]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[18:19]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[16:17]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[14:15]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[12:13]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[10:11]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[8:9]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[6:7]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4:5]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[2:3]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002140C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    Port x configuration bits (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021410<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021414<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data (y = 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021418<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Port x reset bit y (y = 0..15)
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Port x set bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002141C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port x lock bit y (y= 0..15)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021420<b style="margin: 20px;">AFRL</b>//   AFRL</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 0..7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021424<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[28:31]<b style="margin: 20px;">AFRH15</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRH14</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRH13</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRH12</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRH11</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRH10</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRH9</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">AFRH8</b> (def=0x0)    //    Alternate function selection for port x bit y (y = 8..15)
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">I2C1</b>// Inter-integrated circuit</summary>
<ul>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">CR1</b>//   CR1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005404<b style="margin: 20px;">CR2</b>//   CR2</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005408<b style="margin: 20px;">OAR1</b>//   OAR1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    ADDMODE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADD_8_9</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD_1_7</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADD_0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000540C<b style="margin: 20px;">OAR2</b>//   OAR2</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005410<b style="margin: 20px;">DR</b>//   DR</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DR</b> (def=0x0)    //    -bit data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005414<b style="margin: 20px;">SR1</b>//   SR1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005418<b style="margin: 20px;">SR2</b>//   SR2</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000541C<b style="margin: 20px;">CCR</b>//   CCR</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005420<b style="margin: 20px;">TRISE</b>//   TRISE</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[31]  <b>I2C1_EV</b>    //    I2C1 event interrupt</li>
<li>[32]  <b>I2C1_ER</b>    //    I2C1 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">I2C2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">CR1</b>//   CR1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005804<b style="margin: 20px;">CR2</b>//   CR2</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005808<b style="margin: 20px;">OAR1</b>//   OAR1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    ADDMODE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADD_8_9</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD_1_7</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADD_0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000580C<b style="margin: 20px;">OAR2</b>//   OAR2</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005810<b style="margin: 20px;">DR</b>//   DR</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DR</b> (def=0x0)    //    -bit data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005814<b style="margin: 20px;">SR1</b>//   SR1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005818<b style="margin: 20px;">SR2</b>//   SR2</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000581C<b style="margin: 20px;">CCR</b>//   CCR</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005820<b style="margin: 20px;">TRISE</b>//   TRISE</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[33]  <b>I2C2_EV</b>    //    I2C2 event interrupt</li>
<li>[34]  <b>I2C2_ER</b>    //    I2C2 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">IWDG</b>// Independent watchdog</summary>
<ul>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">KR</b>//   Key register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">KEY</b> (def=0x0)    //    Key value (write only, read 0000h)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003004<b style="margin: 20px;">PR</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">PR</b> (def=0x0)    //    Prescaler divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003008<b style="margin: 20px;">RLR</b>//   Reload register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">RL</b> (def=0xFFF)    //    Watchdog counter reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000300C<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">RVU</b> (def=0x0)    //    Watchdog counter reload value update
</li>
<li class="content">
[0]<b style="margin: 20px;">PVU</b> (def=0x0)    //    Watchdog prescaler value update
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002400<b style="margin: 20px;">LCD</b>// Liquid crystal display controller</summary>
<ul>
<li class="content"><details><summary>0x40002400<b style="margin: 20px;">CR</b>//   control register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">MUX_SEG</b> (def=0x0)    //    Mux segment enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">BIAS</b> (def=0x0)    //    Bias selector
</li>
<li class="content">
[2:4]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Duty selection
</li>
<li class="content">
[1]<b style="margin: 20px;">VSEL</b> (def=0x0)    //    Voltage source selection
</li>
<li class="content">
[0]<b style="margin: 20px;">LCDEN</b> (def=0x0)    //    LCD controller enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002404<b style="margin: 20px;">FCR</b>//   frame control register</summary>
<ul>
<li class="content">
[22:25]<b style="margin: 20px;">PS</b> (def=0x0)    //    PS 16-bit prescaler
</li>
<li class="content">
[18:21]<b style="margin: 20px;">DIV</b> (def=0x0)    //    DIV clock divider
</li>
<li class="content">
[16:17]<b style="margin: 20px;">BLINK</b> (def=0x0)    //    Blink mode selection
</li>
<li class="content">
[13:15]<b style="margin: 20px;">BLINKF</b> (def=0x0)    //    Blink frequency selection
</li>
<li class="content">
[10:12]<b style="margin: 20px;">CC</b> (def=0x0)    //    Contrast control
</li>
<li class="content">
[7:9]<b style="margin: 20px;">DEAD</b> (def=0x0)    //    Dead time duration
</li>
<li class="content">
[4:6]<b style="margin: 20px;">PON</b> (def=0x0)    //    Pulse ON duration
</li>
<li class="content">
[3]<b style="margin: 20px;">UDDIE</b> (def=0x0)    //    Update display done interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">SOFIE</b> (def=0x0)    //    Start of frame interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">HD</b> (def=0x0)    //    High drive enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002408<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">FCRSF</b> (def=0x1)    //    LCD Frame Control Register Synchronization flag
</li>
<li class="content">
[4]<b style="margin: 20px;">RDY</b> (def=0x0)    //    Ready flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDD</b> (def=0x0)    //    Update Display Done
</li>
<li class="content">
[2]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Update display request
</li>
<li class="content">
[1]<b style="margin: 20px;">SOF</b> (def=0x0)    //    Start of frame flag
</li>
<li class="content">
[0]<b style="margin: 20px;">ENS</b> (def=0x0)    //    LCD enabled status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000240C<b style="margin: 20px;">CLR</b>//   clear register</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">UDDC</b> (def=0x0)    //    Update display done clear
</li>
<li class="content">
[1]<b style="margin: 20px;">SOFC</b> (def=0x0)    //    Start of frame flag clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002414<b style="margin: 20px;">RAM_COM0</b>//   display memory</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000241C<b style="margin: 20px;">RAM_COM1</b>//   display memory</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002424<b style="margin: 20px;">RAM_COM2</b>//   display memory</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000242C<b style="margin: 20px;">RAM_COM3</b>//   display memory</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002434<b style="margin: 20px;">RAM_COM4</b>//   display memory</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000243C<b style="margin: 20px;">RAM_COM5</b>//   display memory</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002444<b style="margin: 20px;">RAM_COM6</b>//   display memory</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000244C<b style="margin: 20px;">RAM_COM7</b>//   display memory</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[24]  <b>LCD</b>    //    LCD global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C5C<b style="margin: 20px;">OPAMP</b>// Operational amplifiers</summary>
<ul>
<li class="content"><details><summary>0x40007C5C<b style="margin: 20px;">CSR</b>//   control/status register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">OPA3CALOUT</b> (def=0x0)    //    OPAMP3 calibration output
</li>
<li class="content">
[30]<b style="margin: 20px;">OPA2CALOUT</b> (def=0x0)    //    OPAMP2 calibration output
</li>
<li class="content">
[29]<b style="margin: 20px;">OPA1CALOUT</b> (def=0x0)    //    OPAMP1 calibration output
</li>
<li class="content">
[28]<b style="margin: 20px;">AOP_RANGE</b> (def=0x0)    //    Power range selection
</li>
<li class="content">
[27]<b style="margin: 20px;">S7SEL2</b> (def=0x0)    //    Switch 7 for OPAMP2 enable
</li>
<li class="content">
[26]<b style="margin: 20px;">ANAWSEL3</b> (def=0x0)    //    Switch SanA enable for OPAMP3
</li>
<li class="content">
[25]<b style="margin: 20px;">ANAWSEL2</b> (def=0x0)    //    Switch SanA enable for OPAMP2
</li>
<li class="content">
[24]<b style="margin: 20px;">ANAWSEL1</b> (def=0x0)    //    Switch SanA enable for OPAMP1
</li>
<li class="content">
[23]<b style="margin: 20px;">OPA3LPM</b> (def=0x0)    //    OPAMP3 low power mode
</li>
<li class="content">
[22]<b style="margin: 20px;">OPA3CAL_H</b> (def=0x0)    //    OPAMP3 offset calibration for N differential pair
</li>
<li class="content">
[21]<b style="margin: 20px;">OPA3CAL_L</b> (def=0x0)    //    OPAMP3 offset Calibration for P differential pair
</li>
<li class="content">
[20]<b style="margin: 20px;">S6SEL3</b> (def=0x0)    //    Switch 6 for OPAMP3 enable
</li>
<li class="content">
[19]<b style="margin: 20px;">S5SEL3</b> (def=0x0)    //    Switch 5 for OPAMP3 enable
</li>
<li class="content">
[18]<b style="margin: 20px;">S4SEL3</b> (def=0x0)    //    Switch 4 for OPAMP3 enable
</li>
<li class="content">
[17]<b style="margin: 20px;">S3SEL3</b> (def=0x0)    //    Switch 3 for OPAMP3 Enable
</li>
<li class="content">
[16]<b style="margin: 20px;">OPA3PD</b> (def=0x1)    //    OPAMP3 power down
</li>
<li class="content">
[15]<b style="margin: 20px;">OPA2LPM</b> (def=0x0)    //    OPAMP2 low power mode
</li>
<li class="content">
[14]<b style="margin: 20px;">OPA2CAL_H</b> (def=0x0)    //    OPAMP2 offset calibration for N differential pair
</li>
<li class="content">
[13]<b style="margin: 20px;">OPA2CAL_L</b> (def=0x0)    //    OPAMP2 offset Calibration for P differential pair
</li>
<li class="content">
[12]<b style="margin: 20px;">S6SEL2</b> (def=0x0)    //    Switch 6 for OPAMP2 enable
</li>
<li class="content">
[11]<b style="margin: 20px;">S5SEL2</b> (def=0x0)    //    Switch 5 for OPAMP2 enable
</li>
<li class="content">
[10]<b style="margin: 20px;">S4SEL2</b> (def=0x0)    //    Switch 4 for OPAMP2 enable
</li>
<li class="content">
[9]<b style="margin: 20px;">S3SEL2</b> (def=0x0)    //    Switch 3 for OPAMP2 enable
</li>
<li class="content">
[8]<b style="margin: 20px;">OPA2PD</b> (def=0x1)    //    OPAMP2 power down
</li>
<li class="content">
[7]<b style="margin: 20px;">OPA1LPM</b> (def=0x0)    //    OPAMP1 low power mode
</li>
<li class="content">
[6]<b style="margin: 20px;">OPA1CAL_H</b> (def=0x0)    //    OPAMP1 offset calibration for N differential pair
</li>
<li class="content">
[5]<b style="margin: 20px;">OPA1CAL_L</b> (def=0x0)    //    OPAMP1 offset calibration for P differential pair
</li>
<li class="content">
[4]<b style="margin: 20px;">S6SEL1</b> (def=0x0)    //    Switch 6 for OPAMP1 enable
</li>
<li class="content">
[3]<b style="margin: 20px;">S5SEL1</b> (def=0x0)    //    Switch 5 for OPAMP1 enable
</li>
<li class="content">
[2]<b style="margin: 20px;">S4SEL1</b> (def=0x0)    //    Switch 4 for OPAMP1 enable
</li>
<li class="content">
[1]<b style="margin: 20px;">S3SEL1</b> (def=0x0)    //    Switch 3 for OPAMP1 enable
</li>
<li class="content">
[0]<b style="margin: 20px;">OPA1PD</b> (def=0x1)    //    OPAMP1 power down
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C60<b style="margin: 20px;">OTR</b>//   offset trimming register for normal mode</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">OT_USER</b> (def=0x0)    //    Select user or factory trimming value
</li>
<li class="content">
[20:29]<b style="margin: 20px;">AO3_OPT_OFFSET_TRIM</b> (def=0x0)    //    OPAMP3, 10-bit offset trim value for normal mode
</li>
<li class="content">
[10:19]<b style="margin: 20px;">AO2_OPT_OFFSET_TRIM</b> (def=0x0)    //    OPAMP2, 10-bit offset trim value for normal mode
</li>
<li class="content">
[0:9]<b style="margin: 20px;">AO1_OPT_OFFSET_TRIM</b> (def=0x0)    //    OPAMP1, 10-bit offset trim value for normal mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C64<b style="margin: 20px;">LPOTR</b>//   OPAMP offset trimming register for low power mode</summary>
<ul>
<li class="content">
[20:29]<b style="margin: 20px;">AO3_OPT_OFFSET_TRIM_LP</b> (def=0x0)    //    OPAMP3, 10-bit offset trim value for low power mode
</li>
<li class="content">
[10:19]<b style="margin: 20px;">AO2_OPT_OFFSET_TRIM_LP</b> (def=0x0)    //    OPAMP2, 10-bit offset trim value for low power mode
</li>
<li class="content">
[0:9]<b style="margin: 20px;">AO1_OPT_OFFSET_TRIM_LP</b> (def=0x0)    //    OPAMP1, 10-bit offset trim value for low power mode
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">PWR</b>// Power control</summary>
<ul>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">CR</b>//   power control register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LPRUN</b> (def=0x0)    //    Low power run mode
</li>
<li class="content">
[11:12]<b style="margin: 20px;">VOS</b> (def=0x2)    //    Voltage scaling range selection
</li>
<li class="content">
[10]<b style="margin: 20px;">FWU</b> (def=0x0)    //    Fast wakeup
</li>
<li class="content">
[9]<b style="margin: 20px;">ULP</b> (def=0x0)    //    Ultralow power mode
</li>
<li class="content">
[8]<b style="margin: 20px;">DBP</b> (def=0x0)    //    Disable backup domain write protection
</li>
<li class="content">
[5:7]<b style="margin: 20px;">PLS</b> (def=0x0)    //    PVD level selection
</li>
<li class="content">
[4]<b style="margin: 20px;">PVDE</b> (def=0x0)    //    Power voltage detector enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CSBF</b> (def=0x0)    //    Clear standby flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CWUF</b> (def=0x0)    //    Clear wakeup flag
</li>
<li class="content">
[1]<b style="margin: 20px;">PDDS</b> (def=0x0)    //    Power down deepsleep
</li>
<li class="content">
[0]<b style="margin: 20px;">LPSDSR</b> (def=0x0)    //    Low-power deep sleep
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007004<b style="margin: 20px;">CSR</b>//   power control/status register</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">EWUP3</b> (def=0x0)    //    Enable WKUP pin 3
</li>
<li class="content">
[9]<b style="margin: 20px;">EWUP2</b> (def=0x0)    //    Enable WKUP pin 2
</li>
<li class="content">
[8]<b style="margin: 20px;">EWUP1</b> (def=0x0)    //    Enable WKUP pin 1
</li>
<li class="content">
[5]<b style="margin: 20px;">REGLPF</b> (def=0x0)    //    Regulator LP flag
</li>
<li class="content">
[4]<b style="margin: 20px;">VOSF</b> (def=0x0)    //    Voltage Scaling select flag
</li>
<li class="content">
[3]<b style="margin: 20px;">VREFINTRDYF</b> (def=0x1)    //    Internal voltage reference (VREFINT) ready flag
</li>
<li class="content">
[2]<b style="margin: 20px;">PVDO</b> (def=0x0)    //    PVD output
</li>
<li class="content">
[1]<b style="margin: 20px;">SBF</b> (def=0x0)    //    Standby flag
</li>
<li class="content">
[0]<b style="margin: 20px;">WUF</b> (def=0x0)    //    Wakeup flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[1]  <b>PVD</b>    //    PVD through EXTI Line detection interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40023800<b style="margin: 20px;">RCC</b>// Reset and clock control</summary>
<ul>
<li class="content"><details><summary>0x40023800<b style="margin: 20px;">CR</b>//   Clock control register</summary>
<ul>
<li class="content">
[30]<b style="margin: 20px;">RTCPRE1</b> (def=0x0)    //    TC/LCD prescaler
</li>
<li class="content">
[29]<b style="margin: 20px;">RTCPRE0</b> (def=0x0)    //    RTCPRE0
</li>
<li class="content">
[28]<b style="margin: 20px;">CSSON</b> (def=0x0)    //    Clock security system enable
</li>
<li class="content">
[25]<b style="margin: 20px;">PLLRDY</b> (def=0x0)    //    PLL clock ready flag
</li>
<li class="content">
[24]<b style="margin: 20px;">PLLON</b> (def=0x0)    //    PLL enable
</li>
<li class="content">
[18]<b style="margin: 20px;">HSEBYP</b> (def=0x0)    //    HSE clock bypass
</li>
<li class="content">
[17]<b style="margin: 20px;">HSERDY</b> (def=0x0)    //    HSE clock ready flag
</li>
<li class="content">
[16]<b style="margin: 20px;">HSEON</b> (def=0x0)    //    HSE clock enable
</li>
<li class="content">
[9]<b style="margin: 20px;">MSIRDY</b> (def=0x1)    //    MSI clock ready flag
</li>
<li class="content">
[8]<b style="margin: 20px;">MSION</b> (def=0x1)    //    MSI clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">HSIRDY</b> (def=0x0)    //    Internal high-speed clock ready flag
</li>
<li class="content">
[0]<b style="margin: 20px;">HSION</b> (def=0x0)    //    Internal high-speed clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023804<b style="margin: 20px;">ICSCR</b>//   Internal clock sources calibration register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">MSITRIM</b> (def=0x0)    //    MSI clock trimming
</li>
<li class="content">
[16:23]<b style="margin: 20px;">MSICAL</b> (def=0x0)    //    MSI clock calibration
</li>
<li class="content">
[13:15]<b style="margin: 20px;">MSIRANGE</b> (def=0x5)    //    MSI clock ranges
</li>
<li class="content">
[8:12]<b style="margin: 20px;">HSITRIM</b> (def=0x10)    //    High speed internal clock trimming
</li>
<li class="content">
[0:7]<b style="margin: 20px;">HSICAL</b> (def=0x0)    //    nternal high speed clock calibration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023808<b style="margin: 20px;">CFGR</b>//   Clock configuration register</summary>
<ul>
<li class="content">
[28:30]<b style="margin: 20px;">MCOPRE</b> (def=0x0)    //    Microcontroller clock output prescaler
</li>
<li class="content">
[24:26]<b style="margin: 20px;">MCOSEL</b> (def=0x0)    //    Microcontroller clock output selection
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PLLDIV</b> (def=0x0)    //    PLL output division
</li>
<li class="content">
[18:21]<b style="margin: 20px;">PLLMUL</b> (def=0x0)    //    PLL multiplication factor
</li>
<li class="content">
[16]<b style="margin: 20px;">PLLSRC</b> (def=0x0)    //    PLL entry clock source
</li>
<li class="content">
[11:13]<b style="margin: 20px;">PPRE2</b> (def=0x0)    //    APB high-speed prescaler (APB2)
</li>
<li class="content">
[8:10]<b style="margin: 20px;">PPRE1</b> (def=0x0)    //    APB low-speed prescaler (APB1)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">HPRE</b> (def=0x0)    //    AHB prescaler
</li>
<li class="content">
[2:3]<b style="margin: 20px;">SWS</b> (def=0x0)    //    System clock switch status
</li>
<li class="content">
[0:1]<b style="margin: 20px;">SW</b> (def=0x0)    //    System clock switch
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002380C<b style="margin: 20px;">CIR</b>//   Clock interrupt register</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">CSSC</b> (def=0x0)    //    Clock security system interrupt clear
</li>
<li class="content">
[21]<b style="margin: 20px;">MSIRDYC</b> (def=0x0)    //    MSI ready interrupt clear
</li>
<li class="content">
[20]<b style="margin: 20px;">PLLRDYC</b> (def=0x0)    //    PLL ready interrupt clear
</li>
<li class="content">
[19]<b style="margin: 20px;">HSERDYC</b> (def=0x0)    //    HSE ready interrupt clear
</li>
<li class="content">
[18]<b style="margin: 20px;">HSIRDYC</b> (def=0x0)    //    HSI ready interrupt clear
</li>
<li class="content">
[17]<b style="margin: 20px;">LSERDYC</b> (def=0x0)    //    LSE ready interrupt clear
</li>
<li class="content">
[16]<b style="margin: 20px;">LSIRDYC</b> (def=0x0)    //    LSI ready interrupt clear
</li>
<li class="content">
[13]<b style="margin: 20px;">MSIRDYIE</b> (def=0x0)    //    MSI ready interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">PLLRDYIE</b> (def=0x0)    //    PLL ready interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">HSERDYIE</b> (def=0x0)    //    HSE ready interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">HSIRDYIE</b> (def=0x0)    //    HSI ready interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">LSERDYIE</b> (def=0x0)    //    LSE ready interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">LSIRDYIE</b> (def=0x0)    //    LSI ready interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CSSF</b> (def=0x0)    //    Clock security system interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MSIRDYF</b> (def=0x0)    //    MSI ready interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">PLLRDYF</b> (def=0x0)    //    PLL ready interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">HSERDYF</b> (def=0x0)    //    HSE ready interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HSIRDYF</b> (def=0x0)    //    HSI ready interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">LSERDYF</b> (def=0x0)    //    LSE ready interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">LSIRDYF</b> (def=0x0)    //    LSI ready interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023810<b style="margin: 20px;">AHBRSTR</b>//   AHB peripheral reset register</summary>
<ul>
<li class="content">
[30]<b style="margin: 20px;">FSMCRST</b> (def=0x0)    //    FSMC reset
</li>
<li class="content">
[25]<b style="margin: 20px;">DMA2RST</b> (def=0x0)    //    DMA2 reset
</li>
<li class="content">
[24]<b style="margin: 20px;">DMA1RST</b> (def=0x0)    //    DMA1 reset
</li>
<li class="content">
[15]<b style="margin: 20px;">FLITFRST</b> (def=0x0)    //    FLITF reset
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCRST</b> (def=0x0)    //    CRC reset
</li>
<li class="content">
[7]<b style="margin: 20px;">GPIOGRST</b> (def=0x0)    //    IO port G reset
</li>
<li class="content">
[6]<b style="margin: 20px;">GPIOFRST</b> (def=0x0)    //    IO port F reset
</li>
<li class="content">
[5]<b style="margin: 20px;">GPIOHRST</b> (def=0x0)    //    IO port H reset
</li>
<li class="content">
[4]<b style="margin: 20px;">GPIOERST</b> (def=0x0)    //    IO port E reset
</li>
<li class="content">
[3]<b style="margin: 20px;">GPIODRST</b> (def=0x0)    //    IO port D reset
</li>
<li class="content">
[2]<b style="margin: 20px;">GPIOCRST</b> (def=0x0)    //    IO port C reset
</li>
<li class="content">
[1]<b style="margin: 20px;">GPIOBRST</b> (def=0x0)    //    IO port B reset
</li>
<li class="content">
[0]<b style="margin: 20px;">GPIOARST</b> (def=0x0)    //    IO port A reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023814<b style="margin: 20px;">APB2RSTR</b>//   APB2 peripheral reset register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">USART1RST</b> (def=0x0)    //    USART1RST
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1RST</b> (def=0x0)    //    SPI1RST
</li>
<li class="content">
[11]<b style="margin: 20px;">SDIORST</b> (def=0x0)    //    SDIORST
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1RST</b> (def=0x0)    //    ADC1RST
</li>
<li class="content">
[4]<b style="margin: 20px;">TM11RST</b> (def=0x0)    //    TM11RST
</li>
<li class="content">
[3]<b style="margin: 20px;">TM10RST</b> (def=0x0)    //    TM10RST
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM9RST</b> (def=0x0)    //    TIM9RST
</li>
<li class="content">
[0]<b style="margin: 20px;">SYSCFGRST</b> (def=0x0)    //    SYSCFGRST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023818<b style="margin: 20px;">APB1RSTR</b>//   APB1 peripheral reset register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">COMPRST</b> (def=0x0)    //    COMP interface reset
</li>
<li class="content">
[29]<b style="margin: 20px;">DACRST</b> (def=0x0)    //    DAC interface reset
</li>
<li class="content">
[28]<b style="margin: 20px;">PWRRST</b> (def=0x0)    //    Power interface reset
</li>
<li class="content">
[23]<b style="margin: 20px;">USBRST</b> (def=0x0)    //    USB reset
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2RST</b> (def=0x0)    //    I2C 2 reset
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1RST</b> (def=0x0)    //    I2C 1 reset
</li>
<li class="content">
[20]<b style="margin: 20px;">UART5RST</b> (def=0x0)    //    UART 5 reset
</li>
<li class="content">
[19]<b style="margin: 20px;">UART4RST</b> (def=0x0)    //    UART 4 reset
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3RST</b> (def=0x0)    //    USART 3 reset
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2RST</b> (def=0x0)    //    USART 2 reset
</li>
<li class="content">
[15]<b style="margin: 20px;">SPI3RST</b> (def=0x0)    //    SPI 3 reset
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2RST</b> (def=0x0)    //    SPI 2 reset
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDRST</b> (def=0x0)    //    Window watchdog reset
</li>
<li class="content">
[9]<b style="margin: 20px;">LCDRST</b> (def=0x0)    //    LCD reset
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7RST</b> (def=0x0)    //    Timer 7 reset
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6RST</b> (def=0x0)    //    Timer 6reset
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM5RST</b> (def=0x0)    //    Timer 5 reset
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4RST</b> (def=0x0)    //    Timer 4 reset
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3RST</b> (def=0x0)    //    Timer 3 reset
</li>
<li class="content">
[0]<b style="margin: 20px;">TIM2RST</b> (def=0x0)    //    Timer 2 reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002381C<b style="margin: 20px;">AHBENR</b>//   AHB peripheral clock enable register</summary>
<ul>
<li class="content">
[30]<b style="margin: 20px;">FSMCEN</b> (def=0x0)    //    FSMCEN
</li>
<li class="content">
[25]<b style="margin: 20px;">DMA2EN</b> (def=0x0)    //    DMA2 clock enable
</li>
<li class="content">
[24]<b style="margin: 20px;">DMA1EN</b> (def=0x0)    //    DMA1 clock enable
</li>
<li class="content">
[15]<b style="margin: 20px;">FLITFEN</b> (def=0x1)    //    FLITF clock enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRC clock enable
</li>
<li class="content">
[7]<b style="margin: 20px;">GPIOPGEN</b> (def=0x0)    //    IO port G clock enable
</li>
<li class="content">
[6]<b style="margin: 20px;">GPIOPFEN</b> (def=0x0)    //    IO port F clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">GPIOPHEN</b> (def=0x0)    //    IO port H clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">GPIOPEEN</b> (def=0x0)    //    IO port E clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">GPIOPDEN</b> (def=0x0)    //    IO port D clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">GPIOPCEN</b> (def=0x0)    //    IO port C clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">GPIOPBEN</b> (def=0x0)    //    IO port B clock enable
</li>
<li class="content">
[0]<b style="margin: 20px;">GPIOPAEN</b> (def=0x0)    //    IO port A clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023820<b style="margin: 20px;">APB2ENR</b>//   APB2 peripheral clock enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">USART1EN</b> (def=0x0)    //    USART1 clock enable
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    SPI 1 clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">SDIOEN</b> (def=0x0)    //    SDIO clock enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1EN</b> (def=0x0)    //    ADC1 interface clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM11EN</b> (def=0x0)    //    TIM11 timer clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM10EN</b> (def=0x0)    //    TIM10 timer clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM9EN</b> (def=0x0)    //    TIM9 timer clock enable
</li>
<li class="content">
[0]<b style="margin: 20px;">SYSCFGEN</b> (def=0x0)    //    System configuration controller clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023824<b style="margin: 20px;">APB1ENR</b>//   APB1 peripheral clock enable register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">COMPEN</b> (def=0x0)    //    COMP interface clock enable
</li>
<li class="content">
[29]<b style="margin: 20px;">DACEN</b> (def=0x0)    //    DAC interface clock enable
</li>
<li class="content">
[28]<b style="margin: 20px;">PWREN</b> (def=0x0)    //    Power interface clock enable
</li>
<li class="content">
[23]<b style="margin: 20px;">USBEN</b> (def=0x0)    //    USB clock enable
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2EN</b> (def=0x0)    //    I2C 2 clock enable
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1EN</b> (def=0x0)    //    I2C 1 clock enable
</li>
<li class="content">
[20]<b style="margin: 20px;">USART5EN</b> (def=0x0)    //    UART 5 clock enable
</li>
<li class="content">
[19]<b style="margin: 20px;">USART4EN</b> (def=0x0)    //    UART 4 clock enable
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3EN</b> (def=0x0)    //    USART 3 clock enable
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2EN</b> (def=0x0)    //    USART 2 clock enable
</li>
<li class="content">
[15]<b style="margin: 20px;">SPI3EN</b> (def=0x0)    //    SPI 3 clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2EN</b> (def=0x0)    //    SPI 2 clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGEN</b> (def=0x0)    //    Window watchdog clock enable
</li>
<li class="content">
[9]<b style="margin: 20px;">LCDEN</b> (def=0x0)    //    LCD clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7EN</b> (def=0x0)    //    Timer 7 clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6EN</b> (def=0x0)    //    Timer 6 clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM5EN</b> (def=0x0)    //    Timer 5 clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4EN</b> (def=0x0)    //    Timer 4 clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3EN</b> (def=0x0)    //    Timer 3 clock enable
</li>
<li class="content">
[0]<b style="margin: 20px;">TIM2EN</b> (def=0x0)    //    Timer 2 clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023828<b style="margin: 20px;">AHBLPENR</b>//   AHB peripheral clock enable in low power mode register</summary>
<ul>
<li class="content">
[25]<b style="margin: 20px;">DMA2LPEN</b> (def=0x0)    //    DMA2 clock enable during Sleep mode
</li>
<li class="content">
[24]<b style="margin: 20px;">DMA1LPEN</b> (def=0x1)    //    DMA1 clock enable during Sleep mode
</li>
<li class="content">
[16]<b style="margin: 20px;">SRAMLPEN</b> (def=0x1)    //    SRAM clock enable during Sleep mode
</li>
<li class="content">
[15]<b style="margin: 20px;">FLITFLPEN</b> (def=0x1)    //    FLITF clock enable during Sleep mode
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCLPEN</b> (def=0x1)    //    CRC clock enable during Sleep mode
</li>
<li class="content">
[7]<b style="margin: 20px;">GPIOGLPEN</b> (def=0x0)    //    IO port G clock enable during Sleep mode
</li>
<li class="content">
[6]<b style="margin: 20px;">GPIOFLPEN</b> (def=0x0)    //    IO port F clock enable during Sleep mode
</li>
<li class="content">
[5]<b style="margin: 20px;">GPIOHLPEN</b> (def=0x1)    //    IO port H clock enable during Sleep mode
</li>
<li class="content">
[4]<b style="margin: 20px;">GPIOELPEN</b> (def=0x1)    //    IO port E clock enable during Sleep mode
</li>
<li class="content">
[3]<b style="margin: 20px;">GPIODLPEN</b> (def=0x1)    //    IO port D clock enable during Sleep mode
</li>
<li class="content">
[2]<b style="margin: 20px;">GPIOCLPEN</b> (def=0x1)    //    IO port C clock enable during Sleep mode
</li>
<li class="content">
[1]<b style="margin: 20px;">GPIOBLPEN</b> (def=0x1)    //    IO port B clock enable during Sleep mode
</li>
<li class="content">
[0]<b style="margin: 20px;">GPIOALPEN</b> (def=0x1)    //    IO port A clock enable during Sleep mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002382C<b style="margin: 20px;">APB2LPENR</b>//   APB2 peripheral clock enable in low power mode register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">USART1LPEN</b> (def=0x0)    //    USART1 clock enable during Sleep mode
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1LPEN</b> (def=0x0)    //    SPI 1 clock enable during Sleep mode
</li>
<li class="content">
[11]<b style="margin: 20px;">SDIOLPEN</b> (def=0x0)    //    Reserved
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1LPEN</b> (def=0x0)    //    ADC1 interface clock enable during Sleep mode
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM11LPEN</b> (def=0x0)    //    TIM11 timer clock enable during Sleep mode
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM10LPEN</b> (def=0x0)    //    TIM10 timer clock enable during Sleep mode
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM9LPEN</b> (def=0x0)    //    TIM9 timer clock enable during Sleep mode
</li>
<li class="content">
[0]<b style="margin: 20px;">SYSCFGLPEN</b> (def=0x0)    //    System configuration controller clock enable during Sleep mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023830<b style="margin: 20px;">APB1LPENR</b>//   APB1 peripheral clock enable in low power mode register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">COMPLPEN</b> (def=0x0)    //    COMP interface clock enable during Sleep mode
</li>
<li class="content">
[29]<b style="margin: 20px;">DACLPEN</b> (def=0x0)    //    DAC interface clock enable during Sleep mode
</li>
<li class="content">
[28]<b style="margin: 20px;">PWRLPEN</b> (def=0x0)    //    Power interface clock enable during Sleep mode
</li>
<li class="content">
[23]<b style="margin: 20px;">USBLPEN</b> (def=0x0)    //    USB clock enable during Sleep mode
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2LPEN</b> (def=0x0)    //    I2C 2 clock enable during Sleep mode
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1LPEN</b> (def=0x0)    //    I2C 1 clock enable during Sleep mode
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3LPEN</b> (def=0x0)    //    USART 3 clock enable during Sleep mode
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2LPEN</b> (def=0x0)    //    USART 2 clock enable during Sleep mode
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2LPEN</b> (def=0x0)    //    SPI 2 clock enable during Sleep mode
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGLPEN</b> (def=0x0)    //    Window watchdog clock enable during Sleep mode
</li>
<li class="content">
[9]<b style="margin: 20px;">LCDLPEN</b> (def=0x0)    //    LCD clock enable during Sleep mode
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7LPEN</b> (def=0x0)    //    Timer 7 clock enable during Sleep mode
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6LPEN</b> (def=0x0)    //    Timer 6 clock enable during Sleep mode
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4LPEN</b> (def=0x0)    //    Timer 4 clock enable during Sleep mode
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3LPEN</b> (def=0x0)    //    Timer 3 clock enable during Sleep mode
</li>
<li class="content">
[0]<b style="margin: 20px;">TIM2LPEN</b> (def=0x0)    //    Timer 2 clock enable during Sleep mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023834<b style="margin: 20px;">CSR</b>//   Control/status register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">LPWRSTF</b> (def=0x0)    //    Low-power reset flag
</li>
<li class="content">
[30]<b style="margin: 20px;">WWDGRSTF</b> (def=0x0)    //    Window watchdog reset flag
</li>
<li class="content">
[29]<b style="margin: 20px;">IWDGRSTF</b> (def=0x0)    //    Independent watchdog reset flag
</li>
<li class="content">
[28]<b style="margin: 20px;">SFTRSTF</b> (def=0x0)    //    Software reset flag
</li>
<li class="content">
[27]<b style="margin: 20px;">PORRSTF</b> (def=0x0)    //    POR/PDR reset flag
</li>
<li class="content">
[26]<b style="margin: 20px;">PINRSTF</b> (def=0x0)    //    PIN reset flag
</li>
<li class="content">
[24]<b style="margin: 20px;">RMVF</b> (def=0x0)    //    Remove reset flag
</li>
<li class="content">
[23]<b style="margin: 20px;">RTCRST</b> (def=0x0)    //    RTC software reset
</li>
<li class="content">
[22]<b style="margin: 20px;">RTCEN</b> (def=0x0)    //    RTC clock enable
</li>
<li class="content">
[16:17]<b style="margin: 20px;">RTCSEL</b> (def=0x0)    //    RTC and LCD clock source selection
</li>
<li class="content">
[10]<b style="margin: 20px;">LSEBYP</b> (def=0x0)    //    External low-speed oscillator bypass
</li>
<li class="content">
[9]<b style="margin: 20px;">LSERDY</b> (def=0x0)    //    External low-speed oscillator ready
</li>
<li class="content">
[8]<b style="margin: 20px;">LSEON</b> (def=0x0)    //    External low-speed oscillator enable
</li>
<li class="content">
[1]<b style="margin: 20px;">LSIRDY</b> (def=0x0)    //    Internal low-speed oscillator ready
</li>
<li class="content">
[0]<b style="margin: 20px;">LSION</b> (def=0x0)    //    Internal low-speed oscillator enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[5]  <b>RCC</b>    //    RCC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C04<b style="margin: 20px;">RI</b>// Routing interface</summary>
<ul>
<li class="content"><details><summary>0x40007C08<b style="margin: 20px;">ICR</b>//   RI input capture register</summary>
<ul>
<li class="content">
[21]<b style="margin: 20px;">IC4</b> (def=0x0)    //    IC4
</li>
<li class="content">
[20]<b style="margin: 20px;">IC3</b> (def=0x0)    //    IC3
</li>
<li class="content">
[19]<b style="margin: 20px;">IC2</b> (def=0x0)    //    IC2
</li>
<li class="content">
[18]<b style="margin: 20px;">IC1</b> (def=0x0)    //    IC1
</li>
<li class="content">
[16:17]<b style="margin: 20px;">TIM</b> (def=0x0)    //    Timer select bits
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC4IOS</b> (def=0x0)    //    Input capture 4 select bits
</li>
<li class="content">
[8:11]<b style="margin: 20px;">IC3IOS</b> (def=0x0)    //    Input capture 3 select bits
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC2IOS</b> (def=0x0)    //    Input capture 2 select bits
</li>
<li class="content">
[0:3]<b style="margin: 20px;">IC1IOS</b> (def=0x0)    //    Input capture 1 select bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C0C<b style="margin: 20px;">ASCR1</b>//   RI analog switches control register 1</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">SCM</b> (def=0x0)    //    Switch control mode
</li>
<li class="content">
[30]<b style="margin: 20px;">CH30GR11_4</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[29]<b style="margin: 20px;">CH29GR11_3</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[28]<b style="margin: 20px;">CH28GR11_2</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[27]<b style="margin: 20px;">CH27GR11_1</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[26]<b style="margin: 20px;">VCOMP</b> (def=0x0)    //    ADC analog switch selection for internal node to comparator 1
</li>
<li class="content">
[25]<b style="margin: 20px;">CH25</b> (def=0x0)    //    Analog I/O switch control of channel CH25
</li>
<li class="content">
[24]<b style="margin: 20px;">CH24</b> (def=0x0)    //    Analog I/O switch control of channel CH24
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    Analog I/O switch control of channel CH23
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    Analog I/O switch control of channel CH22
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21GR7_4</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20GR7_3</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19GR7_2</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18GR7_1</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[16]<b style="margin: 20px;">CH31GR7_1</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15GR9_2</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14GR9_1</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13GR8_4</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12GR8_3</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11GR8_2</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10GR8_1</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9GR3_2</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8GR3_1</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7GR2_2</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6GR2_1</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[5]<b style="margin: 20px;">COMP1_SW1</b> (def=0x0)    //    Comparator 1 analog switch
</li>
<li class="content">
[4]<b style="margin: 20px;">CH31GR11_5</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3GR1_4</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2GR1_3</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1GR1_2</b> (def=0x0)    //    Analog switch control
</li>
<li class="content">
[0]<b style="margin: 20px;">CH0GR1_1</b> (def=0x0)    //    Analog switch control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C10<b style="margin: 20px;">ASCR2</b>//   RI analog switches control register 2</summary>
<ul>
<li class="content">
[29]<b style="margin: 20px;">GR5_4</b> (def=0x0)    //    GR5_4 analog switch control
</li>
<li class="content">
[28]<b style="margin: 20px;">GR6_4</b> (def=0x0)    //    GR6_4 analog switch control
</li>
<li class="content">
[27]<b style="margin: 20px;">GR6_3</b> (def=0x0)    //    GR6_3 analog switch control
</li>
<li class="content">
[26]<b style="margin: 20px;">GR7_7</b> (def=0x0)    //    GR7_7 analog switch control
</li>
<li class="content">
[25]<b style="margin: 20px;">GR7_6</b> (def=0x0)    //    GR7_6 analog switch control
</li>
<li class="content">
[24]<b style="margin: 20px;">GR7_5</b> (def=0x0)    //    GR7_5 analog switch control
</li>
<li class="content">
[23]<b style="margin: 20px;">GR2_5</b> (def=0x0)    //    GR2_5 analog switch control
</li>
<li class="content">
[22]<b style="margin: 20px;">GR2_4</b> (def=0x0)    //    GR2_4 analog switch control
</li>
<li class="content">
[21]<b style="margin: 20px;">GR2_3</b> (def=0x0)    //    GR2_3 analog switch control
</li>
<li class="content">
[20]<b style="margin: 20px;">GR9_4</b> (def=0x0)    //    GR9_4 analog switch control
</li>
<li class="content">
[19]<b style="margin: 20px;">GR9_3</b> (def=0x0)    //    GR9_3 analog switch control
</li>
<li class="content">
[18]<b style="margin: 20px;">GR3_5</b> (def=0x0)    //    GR3_5 analog switch control
</li>
<li class="content">
[17]<b style="margin: 20px;">GR3_4</b> (def=0x0)    //    GR3_4 analog switch control
</li>
<li class="content">
[16]<b style="margin: 20px;">GR3_3</b> (def=0x0)    //    GR3_3 analog switch control
</li>
<li class="content">
[11]<b style="margin: 20px;">GR4_3</b> (def=0x0)    //    GR4_3 analog switch control
</li>
<li class="content">
[10]<b style="margin: 20px;">GR4_2</b> (def=0x0)    //    GR4_2 analog switch control
</li>
<li class="content">
[9]<b style="margin: 20px;">GR4_1</b> (def=0x0)    //    GR4_1 analog switch control
</li>
<li class="content">
[8]<b style="margin: 20px;">GR5_3</b> (def=0x0)    //    GR5_3 analog switch control
</li>
<li class="content">
[7]<b style="margin: 20px;">GR5_2</b> (def=0x0)    //    GR5_2 analog switch control
</li>
<li class="content">
[6]<b style="margin: 20px;">GR5_1</b> (def=0x0)    //    GR5_1 analog switch control
</li>
<li class="content">
[5]<b style="margin: 20px;">GR6_2</b> (def=0x0)    //    GR6_2 analog switch control
</li>
<li class="content">
[4]<b style="margin: 20px;">GR6_1</b> (def=0x0)    //    GR6_1 analog switch control
</li>
<li class="content">
[3]<b style="margin: 20px;">GR10_4</b> (def=0x0)    //    GR10_4 analog switch control
</li>
<li class="content">
[2]<b style="margin: 20px;">GR10_3</b> (def=0x0)    //    GR10_3 analog switch control
</li>
<li class="content">
[1]<b style="margin: 20px;">GR10_2</b> (def=0x0)    //    GR10_2 analog switch control
</li>
<li class="content">
[0]<b style="margin: 20px;">GR10_1</b> (def=0x0)    //    GR10_1 analog switch control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C14<b style="margin: 20px;">HYSCR1</b>//   RI hysteresis control register 1</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">PB</b> (def=0x0)    //    Port B hysteresis control on/off
</li>
<li class="content">
[0:15]<b style="margin: 20px;">PA</b> (def=0x0)    //    Port A hysteresis control on/off
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C18<b style="margin: 20px;">HYSCR2</b>//   RI hysteresis control register 2</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">PD</b> (def=0x0)    //    Port D hysteresis control on/off
</li>
<li class="content">
[0:15]<b style="margin: 20px;">PC</b> (def=0x0)    //    Port C hysteresis control on/off
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C1C<b style="margin: 20px;">HYSCR3</b>//   RI hysteresis control register 3</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">PF</b> (def=0x0)    //    Port F hysteresis control on/off
</li>
<li class="content">
[0:15]<b style="margin: 20px;">PE</b> (def=0x0)    //    Port E hysteresis control on/off
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C20<b style="margin: 20px;">HYSCR4</b>//   Hysteresis control register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PG</b> (def=0x0)    //    Port G hysteresis control on/off
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">RTC</b>// Real-time clock</summary>
<ul>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">TR</b>//   time register</summary>
<ul>
<li class="content">
[22]<b style="margin: 20px;">PM</b> (def=0x0)    //    AM/PM notation
</li>
<li class="content">
[20:21]<b style="margin: 20px;">HT</b> (def=0x0)    //    Hour tens in BCD format
</li>
<li class="content">
[16:19]<b style="margin: 20px;">HU</b> (def=0x0)    //    Hour units in BCD format
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MNT</b> (def=0x0)    //    Minute tens in BCD format
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MNU</b> (def=0x0)    //    Minute units in BCD format
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ST</b> (def=0x0)    //    Second tens in BCD format
</li>
<li class="content">
[0:3]<b style="margin: 20px;">SU</b> (def=0x0)    //    Second units in BCD format
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002804<b style="margin: 20px;">DR</b>//   date register</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">YT</b> (def=0x0)    //    Year tens in BCD format
</li>
<li class="content">
[16:19]<b style="margin: 20px;">YU</b> (def=0x0)    //    Year units in BCD format
</li>
<li class="content">
[13:15]<b style="margin: 20px;">WDU</b> (def=0x1)    //    Week day units
</li>
<li class="content">
[12]<b style="margin: 20px;">MT</b> (def=0x0)    //    Month tens in BCD format
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MU</b> (def=0x1)    //    Month units in BCD format
</li>
<li class="content">
[4:5]<b style="margin: 20px;">DT</b> (def=0x0)    //    Date tens in BCD format
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DU</b> (def=0x1)    //    Date units in BCD format
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002808<b style="margin: 20px;">CR</b>//   control register</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">COE</b> (def=0x0)    //    Calibration output enable
</li>
<li class="content">
[21:22]<b style="margin: 20px;">OSEL</b> (def=0x0)    //    Output selection
</li>
<li class="content">
[20]<b style="margin: 20px;">POL</b> (def=0x0)    //    Output polarity
</li>
<li class="content">
[19]<b style="margin: 20px;">COSEL</b> (def=0x0)    //    Calibration output selection
</li>
<li class="content">
[18]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Backup
</li>
<li class="content">
[17]<b style="margin: 20px;">SUB1H</b> (def=0x0)    //    Subtract 1 hour
</li>
<li class="content">
[16]<b style="margin: 20px;">ADD1H</b> (def=0x0)    //    Add 1 hour
</li>
<li class="content">
[15]<b style="margin: 20px;">TSIE</b> (def=0x0)    //    Time-stamp interrupt enable
</li>
<li class="content">
[14]<b style="margin: 20px;">WUTIE</b> (def=0x0)    //    Wakeup timer interrupt enable
</li>
<li class="content">
[13]<b style="margin: 20px;">ALRBIE</b> (def=0x0)    //    Alarm B interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">ALRAIE</b> (def=0x0)    //    Alarm A interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">TSE</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[10]<b style="margin: 20px;">WUTE</b> (def=0x0)    //    Wakeup timer enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ALRBE</b> (def=0x0)    //    Alarm B enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ALRAE</b> (def=0x0)    //    Alarm A enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DCE</b> (def=0x0)    //    Coarse digital calibration enable
</li>
<li class="content">
[6]<b style="margin: 20px;">FMT</b> (def=0x0)    //    Hour format
</li>
<li class="content">
[5]<b style="margin: 20px;">BYPSHAD</b> (def=0x0)    //    Bypass the shadow registers
</li>
<li class="content">
[4]<b style="margin: 20px;">REFCKON</b> (def=0x0)    //    Reference clock detection enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TSEDGE</b> (def=0x0)    //    Time-stamp event active edge
</li>
<li class="content">
[0:2]<b style="margin: 20px;">WCKSEL</b> (def=0x0)    //    WCKSEL
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000280C<b style="margin: 20px;">ISR</b>//   initialization and status register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">RECALPF</b> (def=0x0)    //    Recalibration pending Flag
</li>
<li class="content">
[15]<b style="margin: 20px;">TAMP3F</b> (def=0x0)    //    TAMPER3 detection flag
</li>
<li class="content">
[14]<b style="margin: 20px;">TAMP2F</b> (def=0x0)    //    TAMPER2 detection flag
</li>
<li class="content">
[13]<b style="margin: 20px;">TAMP1F</b> (def=0x0)    //    Tamper detection flag
</li>
<li class="content">
[12]<b style="margin: 20px;">TSOVF</b> (def=0x0)    //    Timestamp overflow flag
</li>
<li class="content">
[11]<b style="margin: 20px;">TSF</b> (def=0x0)    //    Timestamp flag
</li>
<li class="content">
[10]<b style="margin: 20px;">WUTF</b> (def=0x0)    //    Wakeup timer flag
</li>
<li class="content">
[9]<b style="margin: 20px;">ALRBF</b> (def=0x0)    //    Alarm B flag
</li>
<li class="content">
[8]<b style="margin: 20px;">ALRAF</b> (def=0x0)    //    Alarm A flag
</li>
<li class="content">
[7]<b style="margin: 20px;">INIT</b> (def=0x0)    //    Initialization mode
</li>
<li class="content">
[6]<b style="margin: 20px;">INITF</b> (def=0x0)    //    Initialization flag
</li>
<li class="content">
[5]<b style="margin: 20px;">RSF</b> (def=0x0)    //    Registers synchronization flag
</li>
<li class="content">
[4]<b style="margin: 20px;">INITS</b> (def=0x0)    //    Initialization status flag
</li>
<li class="content">
[3]<b style="margin: 20px;">SHPF</b> (def=0x0)    //    Shift operation pending
</li>
<li class="content">
[2]<b style="margin: 20px;">WUTWF</b> (def=0x1)    //    Wakeup timer write flag
</li>
<li class="content">
[1]<b style="margin: 20px;">ALRBWF</b> (def=0x1)    //    Alarm B write flag
</li>
<li class="content">
[0]<b style="margin: 20px;">ALRAWF</b> (def=0x1)    //    Alarm A write flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002810<b style="margin: 20px;">PRER</b>//   prescaler register</summary>
<ul>
<li class="content">
[16:22]<b style="margin: 20px;">PREDIV_A</b> (def=0x7F)    //    Asynchronous prescaler factor
</li>
<li class="content">
[0:14]<b style="margin: 20px;">PREDIV_S</b> (def=0xFF)    //    Synchronous prescaler factor
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002814<b style="margin: 20px;">WUTR</b>//   wakeup timer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">WUT</b> (def=0xFFFF)    //    Wakeup auto-reload value bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002818<b style="margin: 20px;">CALIBR</b>//   calibration register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">DCS</b> (def=0x0)    //    Digital calibration sign
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DC</b> (def=0x0)    //    Digital calibration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000281C<b style="margin: 20px;">ALRMAR</b>//   alarm A register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">MSK4</b> (def=0x0)    //    Alarm A date mask
</li>
<li class="content">
[30]<b style="margin: 20px;">WDSEL</b> (def=0x0)    //    Week day selection
</li>
<li class="content">
[28:29]<b style="margin: 20px;">DT</b> (def=0x0)    //    Date tens in BCD format.
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DU</b> (def=0x0)    //    Date units or day in BCD format.
</li>
<li class="content">
[23]<b style="margin: 20px;">MSK3</b> (def=0x0)    //    Alarm A hours mask
</li>
<li class="content">
[22]<b style="margin: 20px;">PM</b> (def=0x0)    //    AM/PM notation
</li>
<li class="content">
[20:21]<b style="margin: 20px;">HT</b> (def=0x0)    //    Hour tens in BCD format.
</li>
<li class="content">
[16:19]<b style="margin: 20px;">HU</b> (def=0x0)    //    Hour units in BCD format.
</li>
<li class="content">
[15]<b style="margin: 20px;">MSK2</b> (def=0x0)    //    Alarm A minutes mask
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MNT</b> (def=0x0)    //    Minute tens in BCD format.
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MNU</b> (def=0x0)    //    Minute units in BCD format.
</li>
<li class="content">
[7]<b style="margin: 20px;">MSK1</b> (def=0x0)    //    Alarm A seconds mask
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ST</b> (def=0x0)    //    Second tens in BCD format.
</li>
<li class="content">
[0:3]<b style="margin: 20px;">SU</b> (def=0x0)    //    Second units in BCD format.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002820<b style="margin: 20px;">ALRMBR</b>//   alarm B register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">MSK4</b> (def=0x0)    //    Alarm B date mask
</li>
<li class="content">
[30]<b style="margin: 20px;">WDSEL</b> (def=0x0)    //    Week day selection
</li>
<li class="content">
[28:29]<b style="margin: 20px;">DT</b> (def=0x0)    //    Date tens in BCD format
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DU</b> (def=0x0)    //    Date units or day in BCD format
</li>
<li class="content">
[23]<b style="margin: 20px;">MSK3</b> (def=0x0)    //    Alarm B hours mask
</li>
<li class="content">
[22]<b style="margin: 20px;">PM</b> (def=0x0)    //    AM/PM notation
</li>
<li class="content">
[20:21]<b style="margin: 20px;">HT</b> (def=0x0)    //    Hour tens in BCD format
</li>
<li class="content">
[16:19]<b style="margin: 20px;">HU</b> (def=0x0)    //    Hour units in BCD format
</li>
<li class="content">
[15]<b style="margin: 20px;">MSK2</b> (def=0x0)    //    Alarm B minutes mask
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MNT</b> (def=0x0)    //    Minute tens in BCD format
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MNU</b> (def=0x0)    //    Minute units in BCD format
</li>
<li class="content">
[7]<b style="margin: 20px;">MSK1</b> (def=0x0)    //    Alarm B seconds mask
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ST</b> (def=0x0)    //    Second tens in BCD format
</li>
<li class="content">
[0:3]<b style="margin: 20px;">SU</b> (def=0x0)    //    Second units in BCD format
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002824<b style="margin: 20px;">WPR</b>//   write protection register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">KEY</b> (def=0x0)    //    Write protection key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002828<b style="margin: 20px;">SSR</b>//   sub second register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">SS</b> (def=0x0)    //    Sub second value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000282C<b style="margin: 20px;">SHIFTR</b>//   shift control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">ADD1S</b> (def=0x0)    //    ADD1S
</li>
<li class="content">
[0:14]<b style="margin: 20px;">SUBFS</b> (def=0x0)    //    Subtract a fraction of a second
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002830<b style="margin: 20px;">TSTR</b>//   TSTR</summary>
<ul>
<li class="content">
[22]<b style="margin: 20px;">PM</b> (def=0x0)    //    AM/PM notation
</li>
<li class="content">
[20:21]<b style="margin: 20px;">HT</b> (def=0x0)    //    Hour tens in BCD format.
</li>
<li class="content">
[16:19]<b style="margin: 20px;">HU</b> (def=0x0)    //    Hour units in BCD format.
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MNT</b> (def=0x0)    //    Minute tens in BCD format.
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MNU</b> (def=0x0)    //    Minute units in BCD format.
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ST</b> (def=0x0)    //    Second tens in BCD format.
</li>
<li class="content">
[0:3]<b style="margin: 20px;">SU</b> (def=0x0)    //    Second units in BCD format.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002834<b style="margin: 20px;">TSDR</b>//   time stamp date register</summary>
<ul>
<li class="content">
[13:15]<b style="margin: 20px;">WDU</b> (def=0x0)    //    Week day units
</li>
<li class="content">
[12]<b style="margin: 20px;">MT</b> (def=0x0)    //    Month tens in BCD format
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MU</b> (def=0x0)    //    Month units in BCD format
</li>
<li class="content">
[4:5]<b style="margin: 20px;">DT</b> (def=0x0)    //    Date tens in BCD format
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DU</b> (def=0x0)    //    Date units in BCD format
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002838<b style="margin: 20px;">TSSSR</b>//   timestamp sub second register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">SS</b> (def=0x0)    //    RTC timestamp subsecond field
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000283C<b style="margin: 20px;">CALR</b>//   calibration register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CALP</b> (def=0x0)    //    Use an 8-second calibration cycle period
</li>
<li class="content">
[14]<b style="margin: 20px;">CALW8</b> (def=0x0)    //    Use a 16-second calibration cycle period
</li>
<li class="content">
[13]<b style="margin: 20px;">CALW16</b> (def=0x0)    //    CALW16
</li>
<li class="content">
[0:8]<b style="margin: 20px;">CALM</b> (def=0x0)    //    Calibration minus
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002840<b style="margin: 20px;">TAFCR</b>//   tamper and alternate function configuration register</summary>
<ul>
<li class="content">
[18]<b style="margin: 20px;">ALARMOUTTYPE</b> (def=0x0)    //    AFO_ALARM output type
</li>
<li class="content">
[15]<b style="margin: 20px;">TAMPPUDIS</b> (def=0x0)    //    TAMPER pull-up disable
</li>
<li class="content">
[13:14]<b style="margin: 20px;">TAMPPRCH</b> (def=0x0)    //    Tamper precharge duration
</li>
<li class="content">
[11:12]<b style="margin: 20px;">TAMPFLT</b> (def=0x0)    //    Tamper filter count
</li>
<li class="content">
[8:10]<b style="margin: 20px;">TAMPFREQ</b> (def=0x0)    //    Tamper sampling frequency
</li>
<li class="content">
[7]<b style="margin: 20px;">TAMPTS</b> (def=0x0)    //    Activate timestamp on tamper detection event
</li>
<li class="content">
[6]<b style="margin: 20px;">TAMP3TRG</b> (def=0x0)    //    TAMPER1 mapping
</li>
<li class="content">
[5]<b style="margin: 20px;">TAMP3E</b> (def=0x0)    //    TIMESTAMP mapping
</li>
<li class="content">
[4]<b style="margin: 20px;">TAMP2TRG</b> (def=0x0)    //    Active level for tamper 2
</li>
<li class="content">
[3]<b style="margin: 20px;">TAMP2E</b> (def=0x0)    //    Tamper 2 detection enable
</li>
<li class="content">
[2]<b style="margin: 20px;">TAMPIE</b> (def=0x0)    //    Tamper interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TAMP1ETRG</b> (def=0x0)    //    Active level for tamper 1
</li>
<li class="content">
[0]<b style="margin: 20px;">TAMP1E</b> (def=0x0)    //    Tamper 1 detection enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002844<b style="margin: 20px;">ALRMASSR</b>//   alarm A sub second register</summary>
<ul>
<li class="content">
[24:27]<b style="margin: 20px;">MASKSS</b> (def=0x0)    //    Mask the most-significant bits starting at this bit
</li>
<li class="content">
[0:14]<b style="margin: 20px;">SS</b> (def=0x0)    //    Sub seconds value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002848<b style="margin: 20px;">ALRMBSSR</b>//   alarm B sub second register</summary>
<ul>
<li class="content">
[24:27]<b style="margin: 20px;">MASKSS</b> (def=0x0)    //    Mask the most-significant bits starting at this bit
</li>
<li class="content">
[0:14]<b style="margin: 20px;">SS</b> (def=0x0)    //    Sub seconds value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002850<b style="margin: 20px;">BKP0R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002854<b style="margin: 20px;">BKP1R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002858<b style="margin: 20px;">BKP2R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000285C<b style="margin: 20px;">BKP3R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002860<b style="margin: 20px;">BKP4R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002864<b style="margin: 20px;">BKP5R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002868<b style="margin: 20px;">BKP6R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000286C<b style="margin: 20px;">BKP7R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002870<b style="margin: 20px;">BKP8R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002874<b style="margin: 20px;">BKP9R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002878<b style="margin: 20px;">BKP10R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000287C<b style="margin: 20px;">BKP11R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002880<b style="margin: 20px;">BKP12R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002884<b style="margin: 20px;">BKP13R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002888<b style="margin: 20px;">BKP14R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000288C<b style="margin: 20px;">BKP15R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002890<b style="margin: 20px;">BKP16R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002894<b style="margin: 20px;">BKP17R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002898<b style="margin: 20px;">BKP18R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000289C<b style="margin: 20px;">BKP19R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028A0<b style="margin: 20px;">BKP20R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028A4<b style="margin: 20px;">BKP21R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028A8<b style="margin: 20px;">BKP22R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028AC<b style="margin: 20px;">BKP23R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028B0<b style="margin: 20px;">BKP24R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028B4<b style="margin: 20px;">BKP25R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028B8<b style="margin: 20px;">BKP26R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028BC<b style="margin: 20px;">BKP27R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028C0<b style="margin: 20px;">BKP28R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028C4<b style="margin: 20px;">BKP29R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028C8<b style="margin: 20px;">BKP30R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400028CC<b style="margin: 20px;">BKP31R</b>//   backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BKP</b> (def=0x0)    //    BKP
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[3]  <b>RTC_WKUP</b>    //    RTC Wakeup through EXTI line interrupt</li>
<li>[41]  <b>RTC_Alarm</b>    //    RTC Alarms (A and B) through EXTI line interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">SDIO</b>// Secure digital input/output interface</summary>
<ul>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">POWER</b>//   power control register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PWRCTRL</b> (def=0x0)    //    Power supply control bits.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C04<b style="margin: 20px;">CLKCR</b>//   SDI clock control register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">HWFC_EN</b> (def=0x0)    //    HW Flow Control enable
</li>
<li class="content">
[13]<b style="margin: 20px;">NEGEDGE</b> (def=0x0)    //    SDIO_CK dephasing selection bit
</li>
<li class="content">
[11:12]<b style="margin: 20px;">WIDBUS</b> (def=0x0)    //    Wide bus mode enable bit
</li>
<li class="content">
[10]<b style="margin: 20px;">BYPASS</b> (def=0x0)    //    Clock divider bypass enable bit
</li>
<li class="content">
[9]<b style="margin: 20px;">PWRSAV</b> (def=0x0)    //    Power saving configuration bit
</li>
<li class="content">
[8]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable bit
</li>
<li class="content">
[0:7]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    Clock divide factor
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C08<b style="margin: 20px;">ARG</b>//   argument register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CMDARG</b> (def=0x0)    //    Command argument
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C0C<b style="margin: 20px;">CMD</b>//   command register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">CE_ATACMD</b> (def=0x0)    //    CE-ATA command
</li>
<li class="content">
[13]<b style="margin: 20px;">nIEN</b> (def=0x0)    //    not Interrupt Enable
</li>
<li class="content">
[12]<b style="margin: 20px;">ENCMDcompl</b> (def=0x0)    //    Enable CMD completion
</li>
<li class="content">
[11]<b style="margin: 20px;">SDIOSuspend</b> (def=0x0)    //    SD I/O suspend command
</li>
<li class="content">
[10]<b style="margin: 20px;">CPSMEN</b> (def=0x0)    //    Command path state machine (CPSM) Enable bit
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPEND</b> (def=0x0)    //    CPSM Waits for ends of data transfer (CmdPend internal signal).
</li>
<li class="content">
[8]<b style="margin: 20px;">WAITINT</b> (def=0x0)    //    CPSM waits for interrupt request
</li>
<li class="content">
[6:7]<b style="margin: 20px;">WAITRESP</b> (def=0x0)    //    Wait for response bits
</li>
<li class="content">
[0:5]<b style="margin: 20px;">CMDINDEX</b> (def=0x0)    //    Command index
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C10<b style="margin: 20px;">RESPCMD</b>//   command response register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">RESPCMD</b> (def=0x0)    //    Response command index
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C14<b style="margin: 20px;">RESP1</b>//   response 1..4 register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS1</b> (def=0x0)    //    see Table 133.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">RESP2</b>//   response 1..4 register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS2</b> (def=0x0)    //    see Table 133.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">RESP3</b>//   response 1..4 register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS3</b> (def=0x0)    //    see Table 133.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C20<b style="margin: 20px;">RESP4</b>//   response 1..4 register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS4</b> (def=0x0)    //    see Table 133.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C24<b style="margin: 20px;">DTIMER</b>//   data timer register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DATATIME</b> (def=0x0)    //    Data timeout period
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C28<b style="margin: 20px;">DLEN</b>//   data length register</summary>
<ul>
<li class="content">
[0:24]<b style="margin: 20px;">DATALENGTH</b> (def=0x0)    //    Data length value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C2C<b style="margin: 20px;">DCTRL</b>//   data control register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">SDIOEN</b> (def=0x0)    //    SD I/O enable functions
</li>
<li class="content">
[10]<b style="margin: 20px;">RWMOD</b> (def=0x0)    //    Read wait mode
</li>
<li class="content">
[9]<b style="margin: 20px;">RWSTOP</b> (def=0x0)    //    Read wait stop
</li>
<li class="content">
[8]<b style="margin: 20px;">RWSTART</b> (def=0x0)    //    Read wait start
</li>
<li class="content">
[4:7]<b style="margin: 20px;">DBLOCKSIZE</b> (def=0x0)    //    Data block size
</li>
<li class="content">
[3]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA enable bit
</li>
<li class="content">
[2]<b style="margin: 20px;">DTMODE</b> (def=0x0)    //    Data transfer mode selection 1: Stream or SDIO multibyte data transfer.
</li>
<li class="content">
[1]<b style="margin: 20px;">DTDIR</b> (def=0x0)    //    Data transfer direction selection
</li>
<li class="content">
[0]<b style="margin: 20px;">DTEN</b> (def=0x0)    //    Data transfer enabled bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C30<b style="margin: 20px;">DCOUNT</b>//   data counter register</summary>
<ul>
<li class="content">
[0:24]<b style="margin: 20px;">DATACOUNT</b> (def=0x0)    //    Data count value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C34<b style="margin: 20px;">STA</b>//   status register</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">CEATAEND</b> (def=0x0)    //    CE-ATA command completion signal received for CMD61
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOIT</b> (def=0x0)    //    SDIO interrupt received
</li>
<li class="content">
[21]<b style="margin: 20px;">RXDAVL</b> (def=0x0)    //    Data available in receive FIFO
</li>
<li class="content">
[20]<b style="margin: 20px;">TXDAVL</b> (def=0x0)    //    Data available in transmit FIFO
</li>
<li class="content">
[19]<b style="margin: 20px;">RXFIFOE</b> (def=0x0)    //    Receive FIFO empty
</li>
<li class="content">
[18]<b style="margin: 20px;">TXFIFOE</b> (def=0x0)    //    Transmit FIFO empty
</li>
<li class="content">
[17]<b style="margin: 20px;">RXFIFOF</b> (def=0x0)    //    Receive FIFO full
</li>
<li class="content">
[16]<b style="margin: 20px;">TXFIFOF</b> (def=0x0)    //    Transmit FIFO full
</li>
<li class="content">
[15]<b style="margin: 20px;">RXFIFOHF</b> (def=0x0)    //    Receive FIFO half full: there are at least 8 words in the FIFO
</li>
<li class="content">
[14]<b style="margin: 20px;">TXFIFOHE</b> (def=0x0)    //    Transmit FIFO half empty: at least 8 words can be written into the FIFO
</li>
<li class="content">
[13]<b style="margin: 20px;">RXACT</b> (def=0x0)    //    Data receive in progress
</li>
<li class="content">
[12]<b style="margin: 20px;">TXACT</b> (def=0x0)    //    Data transmit in progress
</li>
<li class="content">
[11]<b style="margin: 20px;">CMDACT</b> (def=0x0)    //    Command transfer in progress
</li>
<li class="content">
[10]<b style="margin: 20px;">DBCKEND</b> (def=0x0)    //    Data block sent/received (CRC check passed)
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERR</b> (def=0x0)    //    Start bit not detected on all data signals in wide bus mode
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAEND</b> (def=0x0)    //    Data end (data counter, SDIDCOUNT, is zero)
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENT</b> (def=0x0)    //    Command sent (no response required)
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDREND</b> (def=0x0)    //    Command response received (CRC check passed)
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERR</b> (def=0x0)    //    Received FIFO overrun error
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERR</b> (def=0x0)    //    Transmit FIFO underrun error
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUT</b> (def=0x0)    //    Data timeout
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUT</b> (def=0x0)    //    Command response timeout
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAIL</b> (def=0x0)    //    Data block sent/received (CRC check failed)
</li>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAIL</b> (def=0x0)    //    Command response received (CRC check failed)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C38<b style="margin: 20px;">ICR</b>//   interrupt clear register</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">CEATAENDC</b> (def=0x0)    //    CEATAEND flag clear bit
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOITC</b> (def=0x0)    //    SDIOIT flag clear bit
</li>
<li class="content">
[10]<b style="margin: 20px;">DBCKENDC</b> (def=0x0)    //    DBCKEND flag clear bit
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERRC</b> (def=0x0)    //    STBITERR flag clear bit
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAENDC</b> (def=0x0)    //    DATAEND flag clear bit
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENTC</b> (def=0x0)    //    CMDSENT flag clear bit
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDRENDC</b> (def=0x0)    //    CMDREND flag clear bit
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERRC</b> (def=0x0)    //    RXOVERR flag clear bit
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERRC</b> (def=0x0)    //    TXUNDERR flag clear bit
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUTC</b> (def=0x0)    //    DTIMEOUT flag clear bit
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUTC</b> (def=0x0)    //    CTIMEOUT flag clear bit
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAILC</b> (def=0x0)    //    DCRCFAIL flag clear bit
</li>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAILC</b> (def=0x0)    //    CCRCFAIL flag clear bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C3C<b style="margin: 20px;">MASK</b>//   mask register</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">CEATAENDIE</b> (def=0x0)    //    CE-ATA command completion signal received interrupt enable
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOITIE</b> (def=0x0)    //    SDIO mode interrupt received interrupt enable
</li>
<li class="content">
[21]<b style="margin: 20px;">RXDAVLIE</b> (def=0x0)    //    Data available in Rx FIFO interrupt enable
</li>
<li class="content">
[20]<b style="margin: 20px;">TXDAVLIE</b> (def=0x0)    //    Data available in Tx FIFO interrupt enable
</li>
<li class="content">
[19]<b style="margin: 20px;">RXFIFOEIE</b> (def=0x0)    //    Rx FIFO empty interrupt enable
</li>
<li class="content">
[18]<b style="margin: 20px;">TXFIFOEIE</b> (def=0x0)    //    Tx FIFO empty interrupt enable
</li>
<li class="content">
[17]<b style="margin: 20px;">RXFIFOFIE</b> (def=0x0)    //    Rx FIFO full interrupt enable
</li>
<li class="content">
[16]<b style="margin: 20px;">TXFIFOFIE</b> (def=0x0)    //    Tx FIFO full interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">RXFIFOHFIE</b> (def=0x0)    //    Rx FIFO half full interrupt enable
</li>
<li class="content">
[14]<b style="margin: 20px;">TXFIFOHEIE</b> (def=0x0)    //    Tx FIFO half empty interrupt enable
</li>
<li class="content">
[13]<b style="margin: 20px;">RXACTIE</b> (def=0x0)    //    Data receive acting interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">TXACTIE</b> (def=0x0)    //    Data transmit acting interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CMDACTIE</b> (def=0x0)    //    Command acting interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DBCKENDIE</b> (def=0x0)    //    Data block end interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERRIE</b> (def=0x0)    //    Start bit error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAENDIE</b> (def=0x0)    //    Data end interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENTIE</b> (def=0x0)    //    Command sent interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDRENDIE</b> (def=0x0)    //    Command response received interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERRIE</b> (def=0x0)    //    Rx FIFO overrun error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERRIE</b> (def=0x0)    //    Tx FIFO underrun error interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUTIE</b> (def=0x0)    //    Data timeout interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUTIE</b> (def=0x0)    //    Command timeout interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAILIE</b> (def=0x0)    //    Data CRC fail interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAILIE</b> (def=0x0)    //    Command CRC fail interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C48<b style="margin: 20px;">FIFOCNT</b>//   FIFO counter register</summary>
<ul>
<li class="content">
[0:23]<b style="margin: 20px;">FIFOCOUNT</b> (def=0x0)    //    Remaining number of words to be written to or read from the FIFO.
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C80<b style="margin: 20px;">FIFO</b>//   data FIFO register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">FIF0Data</b> (def=0x0)    //    FIF0Data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[45]  <b>SDIO</b>    //    SDIO global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">SPI1</b>// Serial peripheral interface</summary>
<ul>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013004<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">FRF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013008<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">TIFRFE</b> (def=0x0)    //    TI frame format error
</li>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CHSIDE</b> (def=0x0)    //    Channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001300C<b style="margin: 20px;">DR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013010<b style="margin: 20px;">CRCPR</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013014<b style="margin: 20px;">RXCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013018<b style="margin: 20px;">TXCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TxCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001301C<b style="margin: 20px;">I2SCFGR</b>//   I2S configuration register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2S configuration mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    Steady state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    Data length to be transferred
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013020<b style="margin: 20px;">I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x2)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[35]  <b>SPI1</b>    //    SPI1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">SPI2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003804<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">FRF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003808<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">TIFRFE</b> (def=0x0)    //    TI frame format error
</li>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CHSIDE</b> (def=0x0)    //    Channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000380C<b style="margin: 20px;">DR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003810<b style="margin: 20px;">CRCPR</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003814<b style="margin: 20px;">RXCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003818<b style="margin: 20px;">TXCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TxCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000381C<b style="margin: 20px;">I2SCFGR</b>//   I2S configuration register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2S configuration mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    Steady state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    Data length to be transferred
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003820<b style="margin: 20px;">I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x2)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[36]  <b>SPI2</b>    //    SPI2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C00<b style="margin: 20px;">SPI3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40003C00<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C04<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">FRF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C08<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">TIFRFE</b> (def=0x0)    //    TI frame format error
</li>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CHSIDE</b> (def=0x0)    //    Channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C0C<b style="margin: 20px;">DR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C10<b style="margin: 20px;">CRCPR</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C14<b style="margin: 20px;">RXCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C18<b style="margin: 20px;">TXCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TxCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C1C<b style="margin: 20px;">I2SCFGR</b>//   I2S configuration register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2S configuration mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    Steady state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    Data length to be transferred
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C20<b style="margin: 20px;">I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x2)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[47]  <b>SPI3</b>    //    SPI3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">SYSCFG</b>// System configuration controller</summary>
<ul>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">MEMRMP</b>//   memory remap register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MEM_MODE</b> (def=0x0)    //    MEM_MODE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">BOOT_MODE</b> (def=0x0)    //    BOOT_MODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010004<b style="margin: 20px;">PMC</b>//   peripheral mode configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USB_PU</b> (def=0x0)    //    USB pull-up
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010008<b style="margin: 20px;">EXTICR1</b>//   external interrupt configuration register 1</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI3</b> (def=0x0)    //    EXTI x configuration (x = 0 to 3)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI2</b> (def=0x0)    //    EXTI x configuration (x = 0 to 3)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI1</b> (def=0x0)    //    EXTI x configuration (x = 0 to 3)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI0</b> (def=0x0)    //    EXTI x configuration (x = 0 to 3)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001000C<b style="margin: 20px;">EXTICR2</b>//   external interrupt configuration register 2</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI7</b> (def=0x0)    //    EXTI x configuration (x = 4 to 7)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI6</b> (def=0x0)    //    EXTI x configuration (x = 4 to 7)
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI5</b> (def=0x0)    //    EXTI x configuration (x = 4 to 7)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI4</b> (def=0x0)    //    EXTI x configuration (x = 4 to 7)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010010<b style="margin: 20px;">EXTICR3</b>//   external interrupt configuration register 3</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI11</b> (def=0x0)    //    EXTI x configuration (x = 8 to 11)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI10</b> (def=0x0)    //    EXTI10
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI9</b> (def=0x0)    //    EXTI x configuration (x = 8 to 11)
</li>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI8</b> (def=0x0)    //    EXTI x configuration (x = 8 to 11)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010014<b style="margin: 20px;">EXTICR4</b>//   external interrupt configuration register 4</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI15</b> (def=0x0)    //    EXTI x configuration (x = 12 to 15)
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI14</b> (def=0x0)    //    EXTI14
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI13</b> (def=0x0)    //    EXTI13
</li>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI12</b> (def=0x0)    //    EXTI12
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C00<b style="margin: 20px;">TIM10</b>// General-purpose timers</summary>
<ul>
<li class="content"><details><summary>0x40010C00<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C0C<b style="margin: 20px;">DIER</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C10<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/Compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C14<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/Compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C18<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C18<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 complementary output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    TIM10 counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    TIM9 prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C2C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C34<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C50<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TIM11 Input 1 remapping capability
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[26]  <b>TIM10</b>    //    TIM10 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">TIM11</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001100C<b style="margin: 20px;">DIER</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011010<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/Compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011014<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/Compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011018<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011018<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 complementary output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    TIM10 counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    TIM9 prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001102C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011034<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011050<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TIM11 Input 1 remapping capability
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[27]  <b>TIM11</b>    //    TIM11 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">TIM2</b>// General-purpose timers</summary>
<ul>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000004<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000008<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[3]<b style="margin: 20px;">OCCS</b> (def=0x0)    //    OCREF clear selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000000C<b style="margin: 20px;">DIER</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000010<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/Compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000014<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register 2</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CC4NP</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 complementary output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    TIM2 counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    TIM2 prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000002C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000034<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000038<b style="margin: 20px;">CCR2</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000003C<b style="margin: 20px;">CCR3</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000040<b style="margin: 20px;">CCR4</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000048<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000004C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[28]  <b>TIM2</b>    //    TIM2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">TIM3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000404<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000408<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[3]<b style="margin: 20px;">OCCS</b> (def=0x0)    //    OCREF clear selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000040C<b style="margin: 20px;">DIER</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000410<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/Compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000414<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000041C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register 2</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000041C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CC4NP</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 complementary output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    TIM2 counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    TIM2 prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000042C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000434<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000438<b style="margin: 20px;">CCR2</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000043C<b style="margin: 20px;">CCR3</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000440<b style="margin: 20px;">CCR4</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000448<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000044C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[29]  <b>TIM3</b>    //    TIM3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">TIM4</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000804<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000808<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[3]<b style="margin: 20px;">OCCS</b> (def=0x0)    //    OCREF clear selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000080C<b style="margin: 20px;">DIER</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000810<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/Compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000814<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000081C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register 2</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000081C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000820<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CC4NP</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 complementary output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000824<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    TIM2 counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000828<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    TIM2 prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000082C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000834<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000838<b style="margin: 20px;">CCR2</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000083C<b style="margin: 20px;">CCR3</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000840<b style="margin: 20px;">CCR4</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000848<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000084C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[30]  <b>TIM4</b>    //    TIM4 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C00<b style="margin: 20px;">TIM5</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000C00<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C04<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C08<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[3]<b style="margin: 20px;">OCCS</b> (def=0x0)    //    OCREF clear selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C0C<b style="margin: 20px;">DIER</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C10<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/Compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C14<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C18<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C18<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C1C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register 2</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C1C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CC4NP</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 4 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 complementary output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    TIM2 counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    TIM2 prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C2C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C34<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C38<b style="margin: 20px;">CCR2</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C3C<b style="margin: 20px;">CCR3</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C40<b style="margin: 20px;">CCR4</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare 4 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C48<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C4C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[46]  <b>TIM5</b>    //    TIM5 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">TIM6</b>// Basic timers</summary>
<ul>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">CR1</b>//   TIM6 control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001004<b style="margin: 20px;">CR2</b>//   TIM6 control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000100C<b style="margin: 20px;">DIER</b>//   TIM6 DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001010<b style="margin: 20px;">SR</b>//   TIM6 status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001014<b style="margin: 20px;">EGR</b>//   TIM6 event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001024<b style="margin: 20px;">CNT</b>//   TIM6 counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001028<b style="margin: 20px;">PSC</b>//   TIM6 prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler valueThe counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000102C<b style="margin: 20px;">ARR</b>//   TIM6 auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[43]  <b>TIM6</b>    //    TIM6 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">TIM7</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">CR1</b>//   TIM6 control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001404<b style="margin: 20px;">CR2</b>//   TIM6 control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000140C<b style="margin: 20px;">DIER</b>//   TIM6 DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001410<b style="margin: 20px;">SR</b>//   TIM6 status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001414<b style="margin: 20px;">EGR</b>//   TIM6 event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001424<b style="margin: 20px;">CNT</b>//   TIM6 counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001428<b style="margin: 20px;">PSC</b>//   TIM6 prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler valueThe counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000142C<b style="margin: 20px;">ARR</b>//   TIM6 auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[44]  <b>TIM7</b>    //    TIM7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">TIM9</b>// General-purpose timers</summary>
<ul>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OMP</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010804<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010808<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001080C<b style="margin: 20px;">DIER</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010810<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/Compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010814<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/Compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/Compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010818<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010818<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010824<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    TIM9 counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010828<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    TIM9 prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001082C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010834<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010838<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010850<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TIM9 Input 1 remapping capability
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[25]  <b>TIM9</b>    //    TIM9 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">USART1</b>// Universal synchronous asynchronous receiver transmitter</summary>
<ul>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x0)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NF</b> (def=0x0)    //    Noise detected flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013804<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001380C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OVER8</b> (def=0x0)    //    Oversampling mode
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013810<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013814<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">ONEBIT</b> (def=0x0)    //    One sample bit method enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013818<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[37]  <b>USART1</b>    //    USART1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">USART2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x0)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NF</b> (def=0x0)    //    Noise detected flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004404<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004408<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000440C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OVER8</b> (def=0x0)    //    Oversampling mode
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004410<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004414<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">ONEBIT</b> (def=0x0)    //    One sample bit method enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004418<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[38]  <b>USART2</b>    //    USART2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">USART3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x0)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NF</b> (def=0x0)    //    Noise detected flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004804<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000480C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OVER8</b> (def=0x0)    //    Oversampling mode
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004810<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004814<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">ONEBIT</b> (def=0x0)    //    One sample bit method enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004818<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[39]  <b>USART3</b>    //    USART3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C00<b style="margin: 20px;">UART4</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004C00<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x0)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NF</b> (def=0x0)    //    Noise detected flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C04<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C08<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C0C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OVER8</b> (def=0x0)    //    Oversampling mode
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C10<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C14<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">ONEBIT</b> (def=0x0)    //    One sample bit method enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C18<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005000<b style="margin: 20px;">UART5</b>// </summary>
<ul>
<li class="content"><details><summary>0x40005000<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x0)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NF</b> (def=0x0)    //    Noise detected flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005004<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005008<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000500C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OVER8</b> (def=0x0)    //    Oversampling mode
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005010<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005014<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">ONEBIT</b> (def=0x0)    //    One sample bit method enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005018<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C00<b style="margin: 20px;">USB</b>// Universal serial bus full-speed device interface</summary>
<ul>
<li class="content"><details><summary>0x40005C00<b style="margin: 20px;">USB_EP0R</b>//   endpoint 0 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C04<b style="margin: 20px;">USB_EP1R</b>//   endpoint 1 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C08<b style="margin: 20px;">USB_EP2R</b>//   endpoint 2 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C0C<b style="margin: 20px;">USB_EP3R</b>//   endpoint 3 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C10<b style="margin: 20px;">USB_EP4R</b>//   endpoint 4 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C14<b style="margin: 20px;">USB_EP5R</b>//   endpoint 5 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C18<b style="margin: 20px;">USB_EP6R</b>//   endpoint 6 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C1C<b style="margin: 20px;">USB_EP7R</b>//   endpoint 7 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C40<b style="margin: 20px;">USB_CNTR</b>//   control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FRES</b> (def=0x1)    //    Force USB Reset
</li>
<li class="content">
[1]<b style="margin: 20px;">PDWN</b> (def=0x1)    //    Power down
</li>
<li class="content">
[2]<b style="margin: 20px;">LPMODE</b> (def=0x0)    //    Low-power mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FSUSP</b> (def=0x0)    //    Force suspend
</li>
<li class="content">
[4]<b style="margin: 20px;">RESUME</b> (def=0x0)    //    Resume request
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOFM</b> (def=0x0)    //    Expected start of frame interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">SOFM</b> (def=0x0)    //    Start of frame interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">RESETM</b> (def=0x0)    //    USB reset interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSPM</b> (def=0x0)    //    Suspend mode interrupt mask
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUPM</b> (def=0x0)    //    Wakeup interrupt mask
</li>
<li class="content">
[13]<b style="margin: 20px;">ERRM</b> (def=0x0)    //    Error interrupt mask
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVRM</b> (def=0x0)    //    Packet memory area over / underrun interrupt mask
</li>
<li class="content">
[15]<b style="margin: 20px;">CTRM</b> (def=0x0)    //    Correct transfer interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C44<b style="margin: 20px;">ISTR</b>//   interrupt status register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EP_ID</b> (def=0x0)    //    Endpoint Identifier
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction of transaction
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOF</b> (def=0x0)    //    Expected start frame
</li>
<li class="content">
[9]<b style="margin: 20px;">SOF</b> (def=0x0)    //    start of frame
</li>
<li class="content">
[10]<b style="margin: 20px;">RESET</b> (def=0x0)    //    reset request
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    Suspend mode request
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUP</b> (def=0x0)    //    Wakeup
</li>
<li class="content">
[13]<b style="margin: 20px;">ERR</b> (def=0x0)    //    Error
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVR</b> (def=0x0)    //    Packet memory area over / underrun
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR</b> (def=0x0)    //    Correct transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C48<b style="margin: 20px;">FNR</b>//   frame number register</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">FN</b> (def=0x0)    //    Frame number
</li>
<li class="content">
[11:12]<b style="margin: 20px;">LSOF</b> (def=0x0)    //    Lost SOF
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK</b> (def=0x0)    //    Locked
</li>
<li class="content">
[14]<b style="margin: 20px;">RXDM</b> (def=0x0)    //    Receive data - line status
</li>
<li class="content">
[15]<b style="margin: 20px;">RXDP</b> (def=0x0)    //    Receive data + line status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C4C<b style="margin: 20px;">DADDR</b>//   device address</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[7]<b style="margin: 20px;">EF</b> (def=0x0)    //    Enable function
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C50<b style="margin: 20px;">BTABLE</b>//   Buffer table address</summary>
<ul>
<li class="content">
[3:15]<b style="margin: 20px;">BTABLE</b> (def=0x0)    //    Buffer table
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[19]  <b>USB_HP</b>    //    USB High priority interrupt</li>
<li>[20]  <b>USB_LP</b>    //    USB Low priority interrupt</li>
<li>[42]  <b>USB_FS_WKUP</b>    //    USB Device FS Wakeup through EXTI line interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006000<b style="margin: 20px;">USB_SRAM</b>// </summary>
<ul>
<li class="content"><details><summary>0x40006000<b style="margin: 20px;">USB_EP0R</b>//   endpoint 0 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006004<b style="margin: 20px;">USB_EP1R</b>//   endpoint 1 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006008<b style="margin: 20px;">USB_EP2R</b>//   endpoint 2 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000600C<b style="margin: 20px;">USB_EP3R</b>//   endpoint 3 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006010<b style="margin: 20px;">USB_EP4R</b>//   endpoint 4 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006014<b style="margin: 20px;">USB_EP5R</b>//   endpoint 5 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006018<b style="margin: 20px;">USB_EP6R</b>//   endpoint 6 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000601C<b style="margin: 20px;">USB_EP7R</b>//   endpoint 7 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006040<b style="margin: 20px;">USB_CNTR</b>//   control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FRES</b> (def=0x1)    //    Force USB Reset
</li>
<li class="content">
[1]<b style="margin: 20px;">PDWN</b> (def=0x1)    //    Power down
</li>
<li class="content">
[2]<b style="margin: 20px;">LPMODE</b> (def=0x0)    //    Low-power mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FSUSP</b> (def=0x0)    //    Force suspend
</li>
<li class="content">
[4]<b style="margin: 20px;">RESUME</b> (def=0x0)    //    Resume request
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOFM</b> (def=0x0)    //    Expected start of frame interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">SOFM</b> (def=0x0)    //    Start of frame interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">RESETM</b> (def=0x0)    //    USB reset interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSPM</b> (def=0x0)    //    Suspend mode interrupt mask
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUPM</b> (def=0x0)    //    Wakeup interrupt mask
</li>
<li class="content">
[13]<b style="margin: 20px;">ERRM</b> (def=0x0)    //    Error interrupt mask
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVRM</b> (def=0x0)    //    Packet memory area over / underrun interrupt mask
</li>
<li class="content">
[15]<b style="margin: 20px;">CTRM</b> (def=0x0)    //    Correct transfer interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006044<b style="margin: 20px;">ISTR</b>//   interrupt status register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EP_ID</b> (def=0x0)    //    Endpoint Identifier
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction of transaction
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOF</b> (def=0x0)    //    Expected start frame
</li>
<li class="content">
[9]<b style="margin: 20px;">SOF</b> (def=0x0)    //    start of frame
</li>
<li class="content">
[10]<b style="margin: 20px;">RESET</b> (def=0x0)    //    reset request
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    Suspend mode request
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUP</b> (def=0x0)    //    Wakeup
</li>
<li class="content">
[13]<b style="margin: 20px;">ERR</b> (def=0x0)    //    Error
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVR</b> (def=0x0)    //    Packet memory area over / underrun
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR</b> (def=0x0)    //    Correct transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006048<b style="margin: 20px;">FNR</b>//   frame number register</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">FN</b> (def=0x0)    //    Frame number
</li>
<li class="content">
[11:12]<b style="margin: 20px;">LSOF</b> (def=0x0)    //    Lost SOF
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK</b> (def=0x0)    //    Locked
</li>
<li class="content">
[14]<b style="margin: 20px;">RXDM</b> (def=0x0)    //    Receive data - line status
</li>
<li class="content">
[15]<b style="margin: 20px;">RXDP</b> (def=0x0)    //    Receive data + line status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000604C<b style="margin: 20px;">DADDR</b>//   device address</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[7]<b style="margin: 20px;">EF</b> (def=0x0)    //    Enable function
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006050<b style="margin: 20px;">BTABLE</b>//   Buffer table address</summary>
<ul>
<li class="content">
[3:15]<b style="margin: 20px;">BTABLE</b> (def=0x0)    //    Buffer table
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">WWDG</b>// Window watchdog</summary>
<ul>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">WDGA</b> (def=0x0)    //    Activation bit
</li>
<li class="content">
[0:6]<b style="margin: 20px;">T</b> (def=0x7F)    //    7-bit counter (MSB to LSB)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C04<b style="margin: 20px;">CFR</b>//   Configuration register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">EWI</b> (def=0x0)    //    Early wakeup interrupt
</li>
<li class="content">
[8]<b style="margin: 20px;">WDGTB1</b> (def=0x0)    //    Timer base
</li>
<li class="content">
[7]<b style="margin: 20px;">WDGTB0</b> (def=0x0)    //    WDGTB0
</li>
<li class="content">
[0:6]<b style="margin: 20px;">W</b> (def=0x7F)    //    7-bit window value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C08<b style="margin: 20px;">SR</b>//   SR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EWIF</b> (def=0x0)    //    EWIF
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[0]  <b>WWDG</b>    //    Window Watchdog interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">ADC</b>// Analog-to-digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">JCNR</b> (def=0x0)    //    Injected channel not ready
</li>
<li class="content">
[8]<b style="margin: 20px;">RCNR</b> (def=0x0)    //    Regular channel not ready
</li>
<li class="content">
[6]<b style="margin: 20px;">ADONS</b> (def=0x0)    //    ADC ON status
</li>
<li class="content">
[5]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun
</li>
<li class="content">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012404<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[26]<b style="margin: 20px;">OVRIE</b> (def=0x0)    //    Overrun interrupt enable
</li>
<li class="content">
[24:25]<b style="margin: 20px;">RES</b> (def=0x0)    //    Resolution
</li>
<li class="content">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content">
[17]<b style="margin: 20px;">PDI</b> (def=0x0)    //    Power down during the idle phase
</li>
<li class="content">
[16]<b style="margin: 20px;">PDD</b> (def=0x0)    //    Power down during the delay phase
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode
</li>
<li class="content">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012408<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[30]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content">
[28:29]<b style="margin: 20px;">EXTEN</b> (def=0x0)    //    External trigger enable for regular channels
</li>
<li class="content">
[24:27]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content">
[22]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content">
[20:21]<b style="margin: 20px;">JEXTEN</b> (def=0x0)    //    External trigger enable for injected channels
</li>
<li class="content">
[16:19]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[10]<b style="margin: 20px;">EOCS</b> (def=0x0)    //    End of conversion selection
</li>
<li class="content">
[9]<b style="margin: 20px;">DDS</b> (def=0x0)    //    DMA disable selection
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">DELS</b> (def=0x0)    //    Delay selection
</li>
<li class="content">
[2]<b style="margin: 20px;">ADC_CFG</b> (def=0x0)    //    ADC configuration
</li>
<li class="content">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D Converter ON / OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001240C<b style="margin: 20px;">SMPR1</b>//   sample time register 1</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SampletimebitsSMPx_x</b> (def=0x0)    //    Reserved
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012410<b style="margin: 20px;">SMPR2</b>//   sample time register 2</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SampletimebitsSMPx_x</b> (def=0x0)    //    Reserved
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012414<b style="margin: 20px;">SMPR3</b>//   sample time register 3</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SampletimebitsSMPx_x</b> (def=0x0)    //    Reserved
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012418<b style="margin: 20px;">JOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001241C<b style="margin: 20px;">JOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012420<b style="margin: 20px;">JOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012424<b style="margin: 20px;">JOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012428<b style="margin: 20px;">HTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">HT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001242C<b style="margin: 20px;">LTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012430<b style="margin: 20px;">SQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ28</b> (def=0x0)    //    28th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ27</b> (def=0x0)    //    27th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ26</b> (def=0x0)    //    26th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ25</b> (def=0x0)    //    25th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012434<b style="margin: 20px;">SQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ24</b> (def=0x0)    //    24th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ23</b> (def=0x0)    //    23rd conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ22</b> (def=0x0)    //    22nd conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ21</b> (def=0x0)    //    21st conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ20</b> (def=0x0)    //    20th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ19</b> (def=0x0)    //    19th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012438<b style="margin: 20px;">SQR3</b>//   regular sequence register 3</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ18</b> (def=0x0)    //    18th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ17</b> (def=0x0)    //    17th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001243C<b style="margin: 20px;">SQR4</b>//   regular sequence register 4</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012440<b style="margin: 20px;">SQR5</b>//   regular sequence register 5</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012444<b style="margin: 20px;">JSQR</b>//   injected sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012448<b style="margin: 20px;">JDR1</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001244C<b style="margin: 20px;">JDR2</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012450<b style="margin: 20px;">JDR3</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012454<b style="margin: 20px;">JDR4</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012458<b style="margin: 20px;">DR</b>//   regular data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RegularDATA</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001245C<b style="margin: 20px;">SMPR0</b>//   sample time register 0</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SampletimebitsSMPx_x</b> (def=0x0)    //    Reserved
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[18]  <b>ADC1</b>    //    ADC1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E000<b style="margin: 20px;">NVIC</b>// Nested Vectored Interrupt Controller</summary>
<ul>
<li class="content"><details><summary>0xE000E004<b style="margin: 20px;">ICTR</b>//   Interrupt Controller Type Register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">INTLINESNUM</b> (def=0x0)    //    Total number of interrupt lines in groups
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000EF00<b style="margin: 20px;">STIR</b>//   Software Triggered Interrupt Register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">INTID</b> (def=0x0)    //    interrupt to be triggered
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E100<b style="margin: 20px;">ISER0</b>//   Interrupt Set-Enable Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SETENA</b> (def=0x0)    //    SETENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E104<b style="margin: 20px;">ISER1</b>//   Interrupt Set-Enable Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SETENA</b> (def=0x0)    //    SETENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E180<b style="margin: 20px;">ICER0</b>//   Interrupt Clear-Enable Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CLRENA</b> (def=0x0)    //    CLRENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E184<b style="margin: 20px;">ICER1</b>//   Interrupt Clear-Enable Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CLRENA</b> (def=0x0)    //    CLRENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E200<b style="margin: 20px;">ISPR0</b>//   Interrupt Set-Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SETPEND</b> (def=0x0)    //    SETPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E204<b style="margin: 20px;">ISPR1</b>//   Interrupt Set-Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SETPEND</b> (def=0x0)    //    SETPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E280<b style="margin: 20px;">ICPR0</b>//   Interrupt Clear-Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CLRPEND</b> (def=0x0)    //    CLRPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E284<b style="margin: 20px;">ICPR1</b>//   Interrupt Clear-Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CLRPEND</b> (def=0x0)    //    CLRPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E300<b style="margin: 20px;">IABR0</b>//   Interrupt Active Bit Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ACTIVE</b> (def=0x0)    //    ACTIVE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E304<b style="margin: 20px;">IABR1</b>//   Interrupt Active Bit Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ACTIVE</b> (def=0x0)    //    ACTIVE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E400<b style="margin: 20px;">IPR0</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E404<b style="margin: 20px;">IPR1</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E408<b style="margin: 20px;">IPR2</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40C<b style="margin: 20px;">IPR3</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E410<b style="margin: 20px;">IPR4</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E414<b style="margin: 20px;">IPR5</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E418<b style="margin: 20px;">IPR6</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41C<b style="margin: 20px;">IPR7</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E420<b style="margin: 20px;">IPR8</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E424<b style="margin: 20px;">IPR9</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E428<b style="margin: 20px;">IPR10</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42C<b style="margin: 20px;">IPR11</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E430<b style="margin: 20px;">IPR12</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E434<b style="margin: 20px;">IPR13</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>

  </body>
</html>
