
../../SYN/netlist/top_riscv_core_syn.v

-v /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v2_basicCells.v

