\hypertarget{union__hw__spi__mcr}{}\section{\+\_\+hw\+\_\+spi\+\_\+mcr Union Reference}
\label{union__hw__spi__mcr}\index{\+\_\+hw\+\_\+spi\+\_\+mcr@{\+\_\+hw\+\_\+spi\+\_\+mcr}}


H\+W\+\_\+\+S\+P\+I\+\_\+\+M\+CR -\/ Module Configuration Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+spi.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields}{\+\_\+hw\+\_\+spi\+\_\+mcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__spi__mcr_a6f4db8d0ba5e5dd21223ebcbac97ce22}{}\label{union__hw__spi__mcr_a6f4db8d0ba5e5dd21223ebcbac97ce22}

\item 
struct \hyperlink{struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields}{\+\_\+hw\+\_\+spi\+\_\+mcr\+::\+\_\+hw\+\_\+spi\+\_\+mcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__spi__mcr_ac2a508d2b46aef0e3d2268a1a28c2c9f}{}\label{union__hw__spi__mcr_ac2a508d2b46aef0e3d2268a1a28c2c9f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+P\+I\+\_\+\+M\+CR -\/ Module Configuration Register (RW) 

Reset value\+: 0x00004001U

Contains bits to configure various attributes associated with the module operations. The H\+A\+LT and M\+D\+IS bits can be changed at any time, but the effect takes place only on the next frame boundary. Only the H\+A\+LT and M\+D\+IS bits in the M\+CR can be changed, while the module is in the Running state. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
