#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 29 19:44:18 2025
# Process ID: 9544
# Current directory: D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.runs/synth_1/main.vds
# Journal file: D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.961 ; gain = 100.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/main.vhd:13]
INFO: [Synth 8-3491] module 'CU' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/COM_UN.vhd:4' bound to instance 'COMMAND_UNIT' of component 'CU' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/main.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CU' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/COM_UN.vhd:14]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/COM_UN.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'CU' (1#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/COM_UN.vhd:14]
INFO: [Synth 8-3491] module 'EU' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:4' bound to instance 'EXECUTION_UNIT' of component 'EU' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/main.vhd:47]
INFO: [Synth 8-638] synthesizing module 'EU' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:18]
INFO: [Synth 8-3491] module 'data_gen' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:4' bound to instance 'DATAGEN' of component 'data_gen' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:138]
INFO: [Synth 8-638] synthesizing module 'data_gen' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:12]
INFO: [Synth 8-3491] module 'clk1hz' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/clk1hz.vhd:5' bound to instance 'CLKDIV' of component 'clk1hz' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clk1hz' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/clk1hz.vhd:10]
WARNING: [Synth 8-614] signal 'n' is read in the process but is not in the sensitivity list [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/clk1hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk1hz' (2#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/clk1hz.vhd:10]
INFO: [Synth 8-3491] module 'clk25' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/clk25.vhd:5' bound to instance 'CLKDIV25' of component 'clk25' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:55]
INFO: [Synth 8-638] synthesizing module 'clk25' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/clk25.vhd:10]
WARNING: [Synth 8-614] signal 'n' is read in the process but is not in the sensitivity list [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/clk25.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk25' (3#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/clk25.vhd:10]
INFO: [Synth 8-3491] module 'stud1' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/stud1.vhd:4' bound to instance 'STUD1GEN' of component 'stud1' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:62]
INFO: [Synth 8-638] synthesizing module 'stud1' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/stud1.vhd:9]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/stud1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'stud1' (4#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/stud1.vhd:9]
INFO: [Synth 8-3491] module 'stud2' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/stud2.vhd:4' bound to instance 'STUD2GEN' of component 'stud2' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:64]
INFO: [Synth 8-638] synthesizing module 'stud2' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/stud2.vhd:9]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/stud2.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'stud2' (5#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/stud2.vhd:9]
INFO: [Synth 8-3491] module 'prbs4gen' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs4.vhd:4' bound to instance 'PRBS4generator' of component 'prbs4gen' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:66]
INFO: [Synth 8-638] synthesizing module 'prbs4gen' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs4.vhd:9]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF3' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs4.vhd:26]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (6#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:12]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF2' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs4.vhd:27]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF1' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs4.vhd:28]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF0' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'prbs4gen' (7#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs4.vhd:9]
INFO: [Synth 8-3491] module 'prbs8gen' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:4' bound to instance 'PRBS8generator' of component 'prbs8gen' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:68]
INFO: [Synth 8-638] synthesizing module 'prbs8gen' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:9]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF7' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:29]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF6' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:30]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF5' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:31]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF4' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:32]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF3' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:33]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF2' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:34]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF1' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:35]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/DFF.vhd:4' bound to instance 'DFF0' of component 'D_FF' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'prbs8gen' (8#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/prbs8.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'data_gen' (9#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/data_gen.vhd:12]
INFO: [Synth 8-3491] module 'data_buff' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:9' bound to instance 'DATABUFFR' of component 'data_buff' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:140]
INFO: [Synth 8-638] synthesizing module 'data_buff' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:35]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:102]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg1' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:113]
INFO: [Synth 8-638] synthesizing module 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:19]
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'registers' (10#1) [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:19]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'registers' declared at 'D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/registers.vhd:9' bound to instance 'reg2to15' of component 'registers' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:116]
INFO: [Synth 8-3491] module 'mux41_2' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/mux41_2.vhd:5' bound to instance 'mux' of component 'mux41_2' [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:128]
INFO: [Synth 8-638] synthesizing module 'mux41_2' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/mux41_2.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux41_2' (11#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/mux41_2.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'data_buff' (12#1) [D:/DSD_Project/data_buffer/data_buffer.srcs/sources_1/new/data_buff.vhd:35]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:9' bound to instance 'ADDR' of component 'adder' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:33]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a1' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
INFO: [Synth 8-638] synthesizing module 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:43]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c1' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1bit' (13#1) [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:17]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c2' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:58]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/full_adder_1bit.vhd:9' bound to instance 'c3' of component 'full_adder_1bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'adder12bit' (14#1) [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:43]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a1' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a1' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a1' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a1' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a1' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a1' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a1' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a2' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:82]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a2' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:82]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a2' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:82]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a2' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:82]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a3' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:85]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a3' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:85]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder12bit' declared at 'D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/adder_12_bit.vhd:34' bound to instance 'a4' of component 'adder12bit' [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:33]
INFO: [Synth 8-3491] module 'shift_reg' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_reg.vhd:4' bound to instance 'SHIFTREG' of component 'shift_reg' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:145]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_reg.vhd:14]
WARNING: [Synth 8-614] signal 'SUM' is read in the process but is not in the sensitivity list [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_reg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (16#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_reg.vhd:14]
INFO: [Synth 8-3491] module 'shift_count' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_count.vhd:5' bound to instance 'SHIFTCOUNT' of component 'shift_count' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:147]
INFO: [Synth 8-638] synthesizing module 'shift_count' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_count.vhd:13]
INFO: [Synth 8-3491] module 'decoder3bit' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/3bitdecoder.vhd:4' bound to instance 'DECODER' of component 'decoder3bit' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_count.vhd:53]
INFO: [Synth 8-638] synthesizing module 'decoder3bit' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/3bitdecoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'decoder3bit' (17#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/3bitdecoder.vhd:9]
INFO: [Synth 8-3491] module 'mux41' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/41mux.vhd:4' bound to instance 'MUX' of component 'mux41' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_count.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux41' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/41mux.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'mux41' (18#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/41mux.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'shift_count' (19#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/shift_count.vhd:13]
INFO: [Synth 8-3491] module 'hold_reg' declared at 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/hold_reg.vhd:4' bound to instance 'HOLDREG' of component 'hold_reg' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:149]
INFO: [Synth 8-638] synthesizing module 'hold_reg' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/hold_reg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'hold_reg' (20#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/hold_reg.vhd:11]
INFO: [Synth 8-3491] module 'ssd' declared at 'D:/DSD_Project/ssd_dec/ssd_dec.srcs/sources_1/new/ssd.vhd:5' bound to instance 'SSDDEC' of component 'ssd' [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:153]
INFO: [Synth 8-638] synthesizing module 'ssd' [D:/DSD_Project/ssd_dec/ssd_dec.srcs/sources_1/new/ssd.vhd:15]
INFO: [Synth 8-3491] module 'clk_div_16' declared at 'D:/DSD_Project/ssd_dec/ssd_dec.srcs/sources_1/new/clk_div17.vhd:8' bound to instance 'c1' of component 'clk_div_16' [D:/DSD_Project/ssd_dec/ssd_dec.srcs/sources_1/new/ssd.vhd:29]
INFO: [Synth 8-638] synthesizing module 'clk_div_16' [D:/DSD_Project/ssd_dec/ssd_dec.srcs/sources_1/new/clk_div17.vhd:13]
WARNING: [Synth 8-614] signal 'N' is read in the process but is not in the sensitivity list [D:/DSD_Project/ssd_dec/ssd_dec.srcs/sources_1/new/clk_div17.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'clk_div_16' (21#1) [D:/DSD_Project/ssd_dec/ssd_dec.srcs/sources_1/new/clk_div17.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ssd' (22#1) [D:/DSD_Project/ssd_dec/ssd_dec.srcs/sources_1/new/ssd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'EU' (23#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/EU.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'main' (24#1) [D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.srcs/sources_1/new/main.vhd:13]
WARNING: [Synth 8-3331] design shift_count has unconnected port LEN[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.305 ; gain = 157.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin adders[0].add1.a1:a[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[0].add1.a1:a[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[0].add1.a1:a[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[0].add1.a1:a[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[0].add1.a1:b[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[0].add1.a1:b[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[0].add1.a1:b[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[0].add1.a1:b[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[1].add1.a1:a[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[1].add1.a1:a[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[1].add1.a1:a[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[1].add1.a1:a[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[1].add1.a1:b[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[1].add1.a1:b[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[1].add1.a1:b[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[1].add1.a1:b[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[2].add1.a1:a[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[2].add1.a1:a[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[2].add1.a1:a[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[2].add1.a1:a[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[2].add1.a1:b[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[2].add1.a1:b[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[2].add1.a1:b[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[2].add1.a1:b[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[3].add1.a1:a[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[3].add1.a1:a[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[3].add1.a1:a[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[3].add1.a1:a[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[3].add1.a1:b[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[3].add1.a1:b[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[3].add1.a1:b[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[3].add1.a1:b[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[4].add1.a1:a[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[4].add1.a1:a[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[4].add1.a1:a[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[4].add1.a1:a[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[4].add1.a1:b[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[4].add1.a1:b[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[4].add1.a1:b[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[4].add1.a1:b[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[5].add1.a1:a[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[5].add1.a1:a[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[5].add1.a1:a[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[5].add1.a1:a[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[5].add1.a1:b[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[5].add1.a1:b[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[5].add1.a1:b[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[5].add1.a1:b[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[6].add1.a1:a[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[6].add1.a1:a[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[6].add1.a1:a[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[6].add1.a1:a[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[6].add1.a1:b[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[6].add1.a1:b[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[6].add1.a1:b[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[6].add1.a1:b[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[7].add1.a1:a[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[7].add1.a1:a[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[7].add1.a1:a[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[7].add1.a1:a[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[7].add1.a1:b[11] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[7].add1.a1:b[10] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[7].add1.a1:b[9] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin adders[7].add1.a1:b[8] to constant 0 [D:/DSD_Project/16numadder/16numadder.srcs/sources_1/new/16_num_adder.vhd:79]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.305 ; gain = 157.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.305 ; gain = 157.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DSD_Project/IMPLEMENTATION/basys_constraints.xdc]
Finished Parsing XDC File [D:/DSD_Project/IMPLEMENTATION/basys_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DSD_Project/IMPLEMENTATION/basys_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 748.422 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 748.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 748.422 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 748.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 748.422 ; gain = 487.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 748.422 ; gain = 487.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 748.422 ; gain = 487.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CU'
INFO: [Synth 8-5544] ROM "nxstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 748.422 ; gain = 487.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 180   
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module clk25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module stud1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
Module stud2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module prbs4gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prbs8gen 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module data_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mux41_2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module data_buff 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module full_adder_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decoder3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module mux41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module shift_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module hold_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ssd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  18 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "EXECUTION_UNIT/DATABUFFR/bf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXECUTION_UNIT/DATABUFFR/bf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXECUTION_UNIT/DATABUFFR/bf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXECUTION_UNIT/DATABUFFR/bf" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 748.422 ; gain = 487.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 748.422 ; gain = 487.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 748.422 ; gain = 487.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | EXECUTION_UNIT/DATAGEN/STUD1GEN/REG1_reg[3] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|main        | EXECUTION_UNIT/DATAGEN/STUD2GEN/REG1_reg[3] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    11|
|3     |LUT1   |     4|
|4     |LUT2   |    11|
|5     |LUT3   |    47|
|6     |LUT4   |    27|
|7     |LUT5   |   118|
|8     |LUT6   |    57|
|9     |SRL16E |     8|
|10    |FDCE   |     2|
|11    |FDRE   |   225|
|12    |IBUF   |     8|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+-------------+------+
|      |Instance                            |Module       |Cells |
+------+------------------------------------+-------------+------+
|1     |top                                 |             |   531|
|2     |  COMMAND_UNIT                      |CU           |     6|
|3     |  EXECUTION_UNIT                    |EU           |   503|
|4     |    DATABUFFR                       |data_buff    |   348|
|5     |      \registers16[0].r1.reg1       |registers    |    21|
|6     |      \registers16[10].r2.reg2to15  |registers_11 |    29|
|7     |      \registers16[11].r2.reg2to15  |registers_12 |    10|
|8     |      \registers16[12].r2.reg2to15  |registers_13 |     9|
|9     |      \registers16[13].r2.reg2to15  |registers_14 |    62|
|10    |      \registers16[14].r2.reg2to15  |registers_15 |    22|
|11    |      \registers16[15].r2.reg2to15  |registers_16 |    13|
|12    |      \registers16[1].r2.reg2to15   |registers_17 |    20|
|13    |      \registers16[2].r2.reg2to15   |registers_18 |    36|
|14    |      \registers16[3].r2.reg2to15   |registers_19 |    18|
|15    |      \registers16[4].r2.reg2to15   |registers_20 |    11|
|16    |      \registers16[5].r2.reg2to15   |registers_21 |    32|
|17    |      \registers16[6].r2.reg2to15   |registers_22 |    20|
|18    |      \registers16[7].r2.reg2to15   |registers_23 |    13|
|19    |      \registers16[8].r2.reg2to15   |registers_24 |    18|
|20    |      \registers16[9].r2.reg2to15   |registers_25 |    14|
|21    |    DATAGEN                         |data_gen     |    89|
|22    |      CLKDIV                        |clk1hz       |    34|
|23    |      CLKDIV25                      |clk25        |     5|
|24    |      PRBS4generator                |prbs4gen     |     5|
|25    |        DFF0                        |D_FF_7       |     1|
|26    |        DFF1                        |D_FF_8       |     2|
|27    |        DFF2                        |D_FF_9       |     1|
|28    |        DFF3                        |D_FF_10      |     1|
|29    |      PRBS8generator                |prbs8gen     |    17|
|30    |        DFF0                        |D_FF         |     2|
|31    |        DFF1                        |D_FF_0       |     2|
|32    |        DFF2                        |D_FF_1       |     3|
|33    |        DFF3                        |D_FF_2       |     2|
|34    |        DFF4                        |D_FF_3       |     2|
|35    |        DFF5                        |D_FF_4       |     2|
|36    |        DFF6                        |D_FF_5       |     2|
|37    |        DFF7                        |D_FF_6       |     2|
|38    |      STUD1GEN                      |stud1        |    16|
|39    |      STUD2GEN                      |stud2        |    12|
|40    |    HOLDREG                         |hold_reg     |    18|
|41    |    SHIFTCOUNT                      |shift_count  |     7|
|42    |    SHIFTREG                        |shift_reg    |    12|
|43    |    SSDDEC                          |ssd          |    29|
|44    |      c1                            |clk_div_16   |    21|
+------+------------------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 781.309 ; gain = 189.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 781.309 ; gain = 520.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 781.309 ; gain = 533.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.309 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DSD_Project/IMPLEMENTATION/mainproj/mainproj.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 29 19:44:46 2025...
