# SPI Controller ASIC Synthesis Report

Generated on: Fri Jul 18 15:27:57 PDT 2025

## Synthesis Results

# SPI Controller Gate-Level Analysis Report

Generated on: 2025-07-18 15:27:57

## spi_controller

**Total Cells:** 1662
**Estimated Transistors:** 6648

### Cell Breakdown

| Cell Type | Count | Transistors |
|-----------|-------|-------------|
| _ALDFFE_PNP_ | 1 | 4 |
| _ANDNOT_ | 378 | 1512 |
| _AND_ | 34 | 136 |
| _DFFE_PN0P_ | 221 | 884 |
| _DFFE_PN1P_ | 3 | 12 |
| _DFFE_PP_ | 257 | 1028 |
| _DFF_PN0_ | 34 | 136 |
| _MUX_ | 251 | 1004 |
| _NAND_ | 43 | 172 |
| _NOR_ | 23 | 92 |
| _NOT_ | 43 | 172 |
| _ORNOT_ | 35 | 140 |
| _OR_ | 255 | 1020 |
| _XNOR_ | 14 | 56 |
| _XOR_ | 67 | 268 |
| scopeinfo | 3 | 12 |

## Summary

**Total Cells:** 1662
**Estimated Total Transistors:** 6648

## Files Generated

- `spi_controller_synth.v`: Synthesized netlist
- `spi_controller_synth.json`: JSON representation
- `synthesis.log`: Synthesis log

## Resource Utilization

```
Total Cells: 1662
Estimated Transistors: 6648
```
