ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 79 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 79 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 79 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 79 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 79 3 view .LVU18
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 84 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 4


  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_ADC_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 93 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 93 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 87B0     		sub	sp, sp, #28
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
  94:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 94 3 is_stmt 1 view .LVU22
 119              		.loc 1 94 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0293     		str	r3, [sp, #8]
 122 0008 0393     		str	r3, [sp, #12]
 123 000a 0493     		str	r3, [sp, #16]
 124 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 95 3 is_stmt 1 view .LVU24
 126              		.loc 1 95 10 is_stmt 0 view .LVU25
 127 000e 0268     		ldr	r2, [r0]
 128              		.loc 1 95 5 view .LVU26
 129 0010 114B     		ldr	r3, .L9
 130 0012 9A42     		cmp	r2, r3
 131 0014 02D0     		beq	.L8
 132              	.LVL4:
 133              	.L5:
  96:Core/Src/stm32f1xx_hal_msp.c ****   {
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 5


  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c ****   }
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c **** }
 134              		.loc 1 116 1 view .LVU27
 135 0016 07B0     		add	sp, sp, #28
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 0018 5DF804FB 		ldr	pc, [sp], #4
 141              	.LVL5:
 142              	.L8:
 143              	.LCFI5:
 144              		.cfi_restore_state
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 101 5 is_stmt 1 view .LVU28
 146              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 101 5 view .LVU30
 149 001c 03F56C43 		add	r3, r3, #60416
 150 0020 9A69     		ldr	r2, [r3, #24]
 151 0022 42F40072 		orr	r2, r2, #512
 152 0026 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 101 5 view .LVU31
 154 0028 9A69     		ldr	r2, [r3, #24]
 155 002a 02F40072 		and	r2, r2, #512
 156 002e 0092     		str	r2, [sp]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 101 5 view .LVU32
 158 0030 009A     		ldr	r2, [sp]
 159              	.LBE5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 101 5 view .LVU33
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 103 5 view .LVU34
 162              	.LBB6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 103 5 view .LVU35
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 6


 164              		.loc 1 103 5 view .LVU36
 165 0032 9A69     		ldr	r2, [r3, #24]
 166 0034 42F00402 		orr	r2, r2, #4
 167 0038 9A61     		str	r2, [r3, #24]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 103 5 view .LVU37
 169 003a 9B69     		ldr	r3, [r3, #24]
 170 003c 03F00403 		and	r3, r3, #4
 171 0040 0193     		str	r3, [sp, #4]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 103 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 103 5 view .LVU39
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 176              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 107 25 is_stmt 0 view .LVU41
 178 0044 0123     		movs	r3, #1
 179 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 108 26 is_stmt 0 view .LVU43
 182 0048 0323     		movs	r3, #3
 183 004a 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 109 5 is_stmt 1 view .LVU44
 185 004c 02A9     		add	r1, sp, #8
 186 004e 0348     		ldr	r0, .L9+4
 187              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 109 5 is_stmt 0 view .LVU45
 189 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 191              		.loc 1 116 1 view .LVU46
 192 0054 DFE7     		b	.L5
 193              	.L10:
 194 0056 00BF     		.align	2
 195              	.L9:
 196 0058 00240140 		.word	1073816576
 197 005c 00080140 		.word	1073809408
 198              		.cfi_endproc
 199              	.LFE66:
 201              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_ADC_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_ADC_MspDeInit:
 209              	.LVL8:
 210              	.LFB67:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** /**
 119:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 7


 120:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 122:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f1xx_hal_msp.c **** */
 124:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 125:Core/Src/stm32f1xx_hal_msp.c **** {
 211              		.loc 1 125 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		.loc 1 125 1 is_stmt 0 view .LVU48
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 126:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 221              		.loc 1 126 3 is_stmt 1 view .LVU49
 222              		.loc 1 126 10 is_stmt 0 view .LVU50
 223 0002 0268     		ldr	r2, [r0]
 224              		.loc 1 126 5 view .LVU51
 225 0004 064B     		ldr	r3, .L15
 226 0006 9A42     		cmp	r2, r3
 227 0008 00D0     		beq	.L14
 228              	.LVL9:
 229              	.L11:
 127:Core/Src/stm32f1xx_hal_msp.c ****   {
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 135:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 136:Core/Src/stm32f1xx_hal_msp.c ****     */
 137:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 142:Core/Src/stm32f1xx_hal_msp.c ****   }
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c **** }
 230              		.loc 1 144 1 view .LVU52
 231 000a 08BD     		pop	{r3, pc}
 232              	.LVL10:
 233              	.L14:
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 234              		.loc 1 132 5 is_stmt 1 view .LVU53
 235 000c 054A     		ldr	r2, .L15+4
 236 000e 9369     		ldr	r3, [r2, #24]
 237 0010 23F40073 		bic	r3, r3, #512
 238 0014 9361     		str	r3, [r2, #24]
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 137 5 view .LVU54
 240 0016 0121     		movs	r1, #1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 8


 241 0018 0348     		ldr	r0, .L15+8
 242              	.LVL11:
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 243              		.loc 1 137 5 is_stmt 0 view .LVU55
 244 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL12:
 246              		.loc 1 144 1 view .LVU56
 247 001e F4E7     		b	.L11
 248              	.L16:
 249              		.align	2
 250              	.L15:
 251 0020 00240140 		.word	1073816576
 252 0024 00100240 		.word	1073876992
 253 0028 00080140 		.word	1073809408
 254              		.cfi_endproc
 255              	.LFE67:
 257              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_I2C_MspInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_I2C_MspInit:
 265              	.LVL13:
 266              	.LFB68:
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c **** /**
 147:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 148:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 149:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 150:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 151:Core/Src/stm32f1xx_hal_msp.c **** */
 152:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 153:Core/Src/stm32f1xx_hal_msp.c **** {
 267              		.loc 1 153 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 32
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		.loc 1 153 1 is_stmt 0 view .LVU58
 272 0000 10B5     		push	{r4, lr}
 273              	.LCFI7:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 14, -4
 277 0002 88B0     		sub	sp, sp, #32
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 40
 154:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 280              		.loc 1 154 3 is_stmt 1 view .LVU59
 281              		.loc 1 154 20 is_stmt 0 view .LVU60
 282 0004 0023     		movs	r3, #0
 283 0006 0493     		str	r3, [sp, #16]
 284 0008 0593     		str	r3, [sp, #20]
 285 000a 0693     		str	r3, [sp, #24]
 286 000c 0793     		str	r3, [sp, #28]
 155:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 287              		.loc 1 155 3 is_stmt 1 view .LVU61
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 9


 288              		.loc 1 155 10 is_stmt 0 view .LVU62
 289 000e 0368     		ldr	r3, [r0]
 290              		.loc 1 155 5 view .LVU63
 291 0010 224A     		ldr	r2, .L23
 292 0012 9342     		cmp	r3, r2
 293 0014 04D0     		beq	.L21
 156:Core/Src/stm32f1xx_hal_msp.c ****   {
 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 163:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 164:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 165:Core/Src/stm32f1xx_hal_msp.c ****     */
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 172:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 173:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 176:Core/Src/stm32f1xx_hal_msp.c ****   }
 177:Core/Src/stm32f1xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 294              		.loc 1 177 8 is_stmt 1 view .LVU64
 295              		.loc 1 177 10 is_stmt 0 view .LVU65
 296 0016 224A     		ldr	r2, .L23+4
 297 0018 9342     		cmp	r3, r2
 298 001a 1FD0     		beq	.L22
 299              	.LVL14:
 300              	.L17:
 178:Core/Src/stm32f1xx_hal_msp.c ****   {
 179:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 184:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 185:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 186:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 187:Core/Src/stm32f1xx_hal_msp.c ****     */
 188:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 191:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 198:Core/Src/stm32f1xx_hal_msp.c ****   }
 199:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 10


 200:Core/Src/stm32f1xx_hal_msp.c **** }
 301              		.loc 1 200 1 view .LVU66
 302 001c 08B0     		add	sp, sp, #32
 303              	.LCFI9:
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 8
 306              		@ sp needed
 307 001e 10BD     		pop	{r4, pc}
 308              	.LVL15:
 309              	.L21:
 310              	.LCFI10:
 311              		.cfi_restore_state
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 312              		.loc 1 161 5 is_stmt 1 view .LVU67
 313              	.LBB7:
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 314              		.loc 1 161 5 view .LVU68
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 315              		.loc 1 161 5 view .LVU69
 316 0020 204C     		ldr	r4, .L23+8
 317 0022 A369     		ldr	r3, [r4, #24]
 318 0024 43F00803 		orr	r3, r3, #8
 319 0028 A361     		str	r3, [r4, #24]
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 320              		.loc 1 161 5 view .LVU70
 321 002a A369     		ldr	r3, [r4, #24]
 322 002c 03F00803 		and	r3, r3, #8
 323 0030 0093     		str	r3, [sp]
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 324              		.loc 1 161 5 view .LVU71
 325 0032 009B     		ldr	r3, [sp]
 326              	.LBE7:
 161:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 327              		.loc 1 161 5 view .LVU72
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 328              		.loc 1 166 5 view .LVU73
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 329              		.loc 1 166 25 is_stmt 0 view .LVU74
 330 0034 C023     		movs	r3, #192
 331 0036 0493     		str	r3, [sp, #16]
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 332              		.loc 1 167 5 is_stmt 1 view .LVU75
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 333              		.loc 1 167 26 is_stmt 0 view .LVU76
 334 0038 1223     		movs	r3, #18
 335 003a 0593     		str	r3, [sp, #20]
 168:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 336              		.loc 1 168 5 is_stmt 1 view .LVU77
 168:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 337              		.loc 1 168 27 is_stmt 0 view .LVU78
 338 003c 0323     		movs	r3, #3
 339 003e 0793     		str	r3, [sp, #28]
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 340              		.loc 1 169 5 is_stmt 1 view .LVU79
 341 0040 04A9     		add	r1, sp, #16
 342 0042 1948     		ldr	r0, .L23+12
 343              	.LVL16:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 11


 169:Core/Src/stm32f1xx_hal_msp.c **** 
 344              		.loc 1 169 5 is_stmt 0 view .LVU80
 345 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 346              	.LVL17:
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 347              		.loc 1 172 5 is_stmt 1 view .LVU81
 348              	.LBB8:
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 349              		.loc 1 172 5 view .LVU82
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 350              		.loc 1 172 5 view .LVU83
 351 0048 E369     		ldr	r3, [r4, #28]
 352 004a 43F40013 		orr	r3, r3, #2097152
 353 004e E361     		str	r3, [r4, #28]
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 354              		.loc 1 172 5 view .LVU84
 355 0050 E369     		ldr	r3, [r4, #28]
 356 0052 03F40013 		and	r3, r3, #2097152
 357 0056 0193     		str	r3, [sp, #4]
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 358              		.loc 1 172 5 view .LVU85
 359 0058 019B     		ldr	r3, [sp, #4]
 360              	.LBE8:
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 361              		.loc 1 172 5 view .LVU86
 362 005a DFE7     		b	.L17
 363              	.LVL18:
 364              	.L22:
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 365              		.loc 1 183 5 view .LVU87
 366              	.LBB9:
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 367              		.loc 1 183 5 view .LVU88
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 368              		.loc 1 183 5 view .LVU89
 369 005c 114C     		ldr	r4, .L23+8
 370 005e A369     		ldr	r3, [r4, #24]
 371 0060 43F00803 		orr	r3, r3, #8
 372 0064 A361     		str	r3, [r4, #24]
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 373              		.loc 1 183 5 view .LVU90
 374 0066 A369     		ldr	r3, [r4, #24]
 375 0068 03F00803 		and	r3, r3, #8
 376 006c 0293     		str	r3, [sp, #8]
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 377              		.loc 1 183 5 view .LVU91
 378 006e 029B     		ldr	r3, [sp, #8]
 379              	.LBE9:
 183:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 380              		.loc 1 183 5 view .LVU92
 188:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 381              		.loc 1 188 5 view .LVU93
 188:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 382              		.loc 1 188 25 is_stmt 0 view .LVU94
 383 0070 4FF44063 		mov	r3, #3072
 384 0074 0493     		str	r3, [sp, #16]
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 12


 385              		.loc 1 189 5 is_stmt 1 view .LVU95
 189:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 386              		.loc 1 189 26 is_stmt 0 view .LVU96
 387 0076 1223     		movs	r3, #18
 388 0078 0593     		str	r3, [sp, #20]
 190:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 389              		.loc 1 190 5 is_stmt 1 view .LVU97
 190:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 390              		.loc 1 190 27 is_stmt 0 view .LVU98
 391 007a 0323     		movs	r3, #3
 392 007c 0793     		str	r3, [sp, #28]
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 393              		.loc 1 191 5 is_stmt 1 view .LVU99
 394 007e 04A9     		add	r1, sp, #16
 395 0080 0948     		ldr	r0, .L23+12
 396              	.LVL19:
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 397              		.loc 1 191 5 is_stmt 0 view .LVU100
 398 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 399              	.LVL20:
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 400              		.loc 1 194 5 is_stmt 1 view .LVU101
 401              	.LBB10:
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 402              		.loc 1 194 5 view .LVU102
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 403              		.loc 1 194 5 view .LVU103
 404 0086 E369     		ldr	r3, [r4, #28]
 405 0088 43F48003 		orr	r3, r3, #4194304
 406 008c E361     		str	r3, [r4, #28]
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 407              		.loc 1 194 5 view .LVU104
 408 008e E369     		ldr	r3, [r4, #28]
 409 0090 03F48003 		and	r3, r3, #4194304
 410 0094 0393     		str	r3, [sp, #12]
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 411              		.loc 1 194 5 view .LVU105
 412 0096 039B     		ldr	r3, [sp, #12]
 413              	.LBE10:
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 414              		.loc 1 194 5 view .LVU106
 415              		.loc 1 200 1 is_stmt 0 view .LVU107
 416 0098 C0E7     		b	.L17
 417              	.L24:
 418 009a 00BF     		.align	2
 419              	.L23:
 420 009c 00540040 		.word	1073763328
 421 00a0 00580040 		.word	1073764352
 422 00a4 00100240 		.word	1073876992
 423 00a8 000C0140 		.word	1073810432
 424              		.cfi_endproc
 425              	.LFE68:
 427              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 428              		.align	1
 429              		.global	HAL_I2C_MspDeInit
 430              		.syntax unified
 431              		.thumb
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 13


 432              		.thumb_func
 434              	HAL_I2C_MspDeInit:
 435              	.LVL21:
 436              	.LFB69:
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c **** /**
 203:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 204:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 205:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 206:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 207:Core/Src/stm32f1xx_hal_msp.c **** */
 208:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 209:Core/Src/stm32f1xx_hal_msp.c **** {
 437              		.loc 1 209 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		.loc 1 209 1 is_stmt 0 view .LVU109
 442 0000 10B5     		push	{r4, lr}
 443              	.LCFI11:
 444              		.cfi_def_cfa_offset 8
 445              		.cfi_offset 4, -8
 446              		.cfi_offset 14, -4
 210:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 447              		.loc 1 210 3 is_stmt 1 view .LVU110
 448              		.loc 1 210 10 is_stmt 0 view .LVU111
 449 0002 0368     		ldr	r3, [r0]
 450              		.loc 1 210 5 view .LVU112
 451 0004 144A     		ldr	r2, .L31
 452 0006 9342     		cmp	r3, r2
 453 0008 03D0     		beq	.L29
 211:Core/Src/stm32f1xx_hal_msp.c ****   {
 212:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 215:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 216:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 218:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 219:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 220:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 221:Core/Src/stm32f1xx_hal_msp.c ****     */
 222:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 226:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 227:Core/Src/stm32f1xx_hal_msp.c **** 
 228:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 229:Core/Src/stm32f1xx_hal_msp.c ****   }
 230:Core/Src/stm32f1xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 454              		.loc 1 230 8 is_stmt 1 view .LVU113
 455              		.loc 1 230 10 is_stmt 0 view .LVU114
 456 000a 144A     		ldr	r2, .L31+4
 457 000c 9342     		cmp	r3, r2
 458 000e 10D0     		beq	.L30
 459              	.LVL22:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 14


 460              	.L25:
 231:Core/Src/stm32f1xx_hal_msp.c ****   {
 232:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 235:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 236:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 239:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 240:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 241:Core/Src/stm32f1xx_hal_msp.c ****     */
 242:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 243:Core/Src/stm32f1xx_hal_msp.c **** 
 244:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 245:Core/Src/stm32f1xx_hal_msp.c **** 
 246:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 249:Core/Src/stm32f1xx_hal_msp.c ****   }
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c **** }
 461              		.loc 1 251 1 view .LVU115
 462 0010 10BD     		pop	{r4, pc}
 463              	.LVL23:
 464              	.L29:
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 465              		.loc 1 216 5 is_stmt 1 view .LVU116
 466 0012 02F5DE32 		add	r2, r2, #113664
 467 0016 D369     		ldr	r3, [r2, #28]
 468 0018 23F40013 		bic	r3, r3, #2097152
 469 001c D361     		str	r3, [r2, #28]
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 470              		.loc 1 222 5 view .LVU117
 471 001e 104C     		ldr	r4, .L31+8
 472 0020 4021     		movs	r1, #64
 473 0022 2046     		mov	r0, r4
 474              	.LVL24:
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 475              		.loc 1 222 5 is_stmt 0 view .LVU118
 476 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 477              	.LVL25:
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 478              		.loc 1 224 5 is_stmt 1 view .LVU119
 479 0028 8021     		movs	r1, #128
 480 002a 2046     		mov	r0, r4
 481 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 482              	.LVL26:
 483 0030 EEE7     		b	.L25
 484              	.LVL27:
 485              	.L30:
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 486              		.loc 1 236 5 view .LVU120
 487 0032 02F5DC32 		add	r2, r2, #112640
 488 0036 D369     		ldr	r3, [r2, #28]
 489 0038 23F48003 		bic	r3, r3, #4194304
 490 003c D361     		str	r3, [r2, #28]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 15


 242:Core/Src/stm32f1xx_hal_msp.c **** 
 491              		.loc 1 242 5 view .LVU121
 492 003e 084C     		ldr	r4, .L31+8
 493 0040 4FF48061 		mov	r1, #1024
 494 0044 2046     		mov	r0, r4
 495              	.LVL28:
 242:Core/Src/stm32f1xx_hal_msp.c **** 
 496              		.loc 1 242 5 is_stmt 0 view .LVU122
 497 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 498              	.LVL29:
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 499              		.loc 1 244 5 is_stmt 1 view .LVU123
 500 004a 4FF40061 		mov	r1, #2048
 501 004e 2046     		mov	r0, r4
 502 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 503              	.LVL30:
 504              		.loc 1 251 1 is_stmt 0 view .LVU124
 505 0054 DCE7     		b	.L25
 506              	.L32:
 507 0056 00BF     		.align	2
 508              	.L31:
 509 0058 00540040 		.word	1073763328
 510 005c 00580040 		.word	1073764352
 511 0060 000C0140 		.word	1073810432
 512              		.cfi_endproc
 513              	.LFE69:
 515              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 516              		.align	1
 517              		.global	HAL_TIM_Base_MspInit
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	HAL_TIM_Base_MspInit:
 523              	.LVL31:
 524              	.LFB70:
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 253:Core/Src/stm32f1xx_hal_msp.c **** /**
 254:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 255:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 256:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 257:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 258:Core/Src/stm32f1xx_hal_msp.c **** */
 259:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 260:Core/Src/stm32f1xx_hal_msp.c **** {
 525              		.loc 1 260 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 16
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              		.loc 1 260 1 is_stmt 0 view .LVU126
 530 0000 00B5     		push	{lr}
 531              	.LCFI12:
 532              		.cfi_def_cfa_offset 4
 533              		.cfi_offset 14, -4
 534 0002 85B0     		sub	sp, sp, #20
 535              	.LCFI13:
 536              		.cfi_def_cfa_offset 24
 261:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 16


 537              		.loc 1 261 3 is_stmt 1 view .LVU127
 538              		.loc 1 261 15 is_stmt 0 view .LVU128
 539 0004 0368     		ldr	r3, [r0]
 540              		.loc 1 261 5 view .LVU129
 541 0006 264A     		ldr	r2, .L43
 542 0008 9342     		cmp	r3, r2
 543 000a 0BD0     		beq	.L39
 262:Core/Src/stm32f1xx_hal_msp.c ****   {
 263:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 264:Core/Src/stm32f1xx_hal_msp.c **** 
 265:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 266:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 267:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 268:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 269:Core/Src/stm32f1xx_hal_msp.c **** 
 270:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 271:Core/Src/stm32f1xx_hal_msp.c ****   }
 272:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 544              		.loc 1 272 8 is_stmt 1 view .LVU130
 545              		.loc 1 272 10 is_stmt 0 view .LVU131
 546 000c B3F1804F 		cmp	r3, #1073741824
 547 0010 13D0     		beq	.L40
 273:Core/Src/stm32f1xx_hal_msp.c ****   {
 274:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 277:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 278:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 279:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 280:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 281:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 282:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 283:Core/Src/stm32f1xx_hal_msp.c **** 
 284:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 285:Core/Src/stm32f1xx_hal_msp.c ****   }
 286:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 548              		.loc 1 286 8 is_stmt 1 view .LVU132
 549              		.loc 1 286 10 is_stmt 0 view .LVU133
 550 0012 244A     		ldr	r2, .L43+4
 551 0014 9342     		cmp	r3, r2
 552 0016 24D0     		beq	.L41
 287:Core/Src/stm32f1xx_hal_msp.c ****   {
 288:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 290:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 291:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 292:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 296:Core/Src/stm32f1xx_hal_msp.c ****   }
 297:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 553              		.loc 1 297 8 is_stmt 1 view .LVU134
 554              		.loc 1 297 10 is_stmt 0 view .LVU135
 555 0018 234A     		ldr	r2, .L43+8
 556 001a 9342     		cmp	r3, r2
 557 001c 2CD0     		beq	.L42
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 17


 558              	.LVL32:
 559              	.L33:
 298:Core/Src/stm32f1xx_hal_msp.c ****   {
 299:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 302:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 303:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 304:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 305:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 306:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 307:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 308:Core/Src/stm32f1xx_hal_msp.c **** 
 309:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 310:Core/Src/stm32f1xx_hal_msp.c ****   }
 311:Core/Src/stm32f1xx_hal_msp.c **** 
 312:Core/Src/stm32f1xx_hal_msp.c **** }
 560              		.loc 1 312 1 view .LVU136
 561 001e 05B0     		add	sp, sp, #20
 562              	.LCFI14:
 563              		.cfi_remember_state
 564              		.cfi_def_cfa_offset 4
 565              		@ sp needed
 566 0020 5DF804FB 		ldr	pc, [sp], #4
 567              	.LVL33:
 568              	.L39:
 569              	.LCFI15:
 570              		.cfi_restore_state
 267:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 571              		.loc 1 267 5 is_stmt 1 view .LVU137
 572              	.LBB11:
 267:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 573              		.loc 1 267 5 view .LVU138
 267:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 574              		.loc 1 267 5 view .LVU139
 575 0024 214B     		ldr	r3, .L43+12
 576 0026 9A69     		ldr	r2, [r3, #24]
 577 0028 42F40062 		orr	r2, r2, #2048
 578 002c 9A61     		str	r2, [r3, #24]
 267:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 579              		.loc 1 267 5 view .LVU140
 580 002e 9B69     		ldr	r3, [r3, #24]
 581 0030 03F40063 		and	r3, r3, #2048
 582 0034 0093     		str	r3, [sp]
 267:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 583              		.loc 1 267 5 view .LVU141
 584 0036 009B     		ldr	r3, [sp]
 585              	.LBE11:
 267:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 586              		.loc 1 267 5 view .LVU142
 587 0038 F1E7     		b	.L33
 588              	.L40:
 278:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 589              		.loc 1 278 5 view .LVU143
 590              	.LBB12:
 278:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 591              		.loc 1 278 5 view .LVU144
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 18


 278:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 592              		.loc 1 278 5 view .LVU145
 593 003a 03F50433 		add	r3, r3, #135168
 594 003e DA69     		ldr	r2, [r3, #28]
 595 0040 42F00102 		orr	r2, r2, #1
 596 0044 DA61     		str	r2, [r3, #28]
 278:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 597              		.loc 1 278 5 view .LVU146
 598 0046 DB69     		ldr	r3, [r3, #28]
 599 0048 03F00103 		and	r3, r3, #1
 600 004c 0193     		str	r3, [sp, #4]
 278:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 601              		.loc 1 278 5 view .LVU147
 602 004e 019B     		ldr	r3, [sp, #4]
 603              	.LBE12:
 278:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 604              		.loc 1 278 5 view .LVU148
 280:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 605              		.loc 1 280 5 view .LVU149
 606 0050 0022     		movs	r2, #0
 607 0052 0321     		movs	r1, #3
 608 0054 1C20     		movs	r0, #28
 609              	.LVL34:
 280:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 610              		.loc 1 280 5 is_stmt 0 view .LVU150
 611 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 612              	.LVL35:
 281:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 613              		.loc 1 281 5 is_stmt 1 view .LVU151
 614 005a 1C20     		movs	r0, #28
 615 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 616              	.LVL36:
 617 0060 DDE7     		b	.L33
 618              	.LVL37:
 619              	.L41:
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 620              		.loc 1 292 5 view .LVU152
 621              	.LBB13:
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 622              		.loc 1 292 5 view .LVU153
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 623              		.loc 1 292 5 view .LVU154
 624 0062 124B     		ldr	r3, .L43+12
 625 0064 DA69     		ldr	r2, [r3, #28]
 626 0066 42F00202 		orr	r2, r2, #2
 627 006a DA61     		str	r2, [r3, #28]
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 628              		.loc 1 292 5 view .LVU155
 629 006c DB69     		ldr	r3, [r3, #28]
 630 006e 03F00203 		and	r3, r3, #2
 631 0072 0293     		str	r3, [sp, #8]
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 632              		.loc 1 292 5 view .LVU156
 633 0074 029B     		ldr	r3, [sp, #8]
 634              	.LBE13:
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 635              		.loc 1 292 5 view .LVU157
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 19


 636 0076 D2E7     		b	.L33
 637              	.L42:
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 638              		.loc 1 303 5 view .LVU158
 639              	.LBB14:
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 640              		.loc 1 303 5 view .LVU159
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 641              		.loc 1 303 5 view .LVU160
 642 0078 0C4B     		ldr	r3, .L43+12
 643 007a DA69     		ldr	r2, [r3, #28]
 644 007c 42F00402 		orr	r2, r2, #4
 645 0080 DA61     		str	r2, [r3, #28]
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 646              		.loc 1 303 5 view .LVU161
 647 0082 DB69     		ldr	r3, [r3, #28]
 648 0084 03F00403 		and	r3, r3, #4
 649 0088 0393     		str	r3, [sp, #12]
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 650              		.loc 1 303 5 view .LVU162
 651 008a 039B     		ldr	r3, [sp, #12]
 652              	.LBE14:
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt Init */
 653              		.loc 1 303 5 view .LVU163
 305:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 654              		.loc 1 305 5 view .LVU164
 655 008c 0022     		movs	r2, #0
 656 008e 0121     		movs	r1, #1
 657 0090 1E20     		movs	r0, #30
 658              	.LVL38:
 305:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 659              		.loc 1 305 5 is_stmt 0 view .LVU165
 660 0092 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 661              	.LVL39:
 306:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 662              		.loc 1 306 5 is_stmt 1 view .LVU166
 663 0096 1E20     		movs	r0, #30
 664 0098 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 665              	.LVL40:
 666              		.loc 1 312 1 is_stmt 0 view .LVU167
 667 009c BFE7     		b	.L33
 668              	.L44:
 669 009e 00BF     		.align	2
 670              	.L43:
 671 00a0 002C0140 		.word	1073818624
 672 00a4 00040040 		.word	1073742848
 673 00a8 00080040 		.word	1073743872
 674 00ac 00100240 		.word	1073876992
 675              		.cfi_endproc
 676              	.LFE70:
 678              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 679              		.align	1
 680              		.global	HAL_TIM_MspPostInit
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	HAL_TIM_MspPostInit:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 20


 686              	.LVL41:
 687              	.LFB71:
 313:Core/Src/stm32f1xx_hal_msp.c **** 
 314:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 315:Core/Src/stm32f1xx_hal_msp.c **** {
 688              		.loc 1 315 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 32
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		.loc 1 315 1 is_stmt 0 view .LVU169
 693 0000 10B5     		push	{r4, lr}
 694              	.LCFI16:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 4, -8
 697              		.cfi_offset 14, -4
 698 0002 88B0     		sub	sp, sp, #32
 699              	.LCFI17:
 700              		.cfi_def_cfa_offset 40
 316:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 701              		.loc 1 316 3 is_stmt 1 view .LVU170
 702              		.loc 1 316 20 is_stmt 0 view .LVU171
 703 0004 0023     		movs	r3, #0
 704 0006 0493     		str	r3, [sp, #16]
 705 0008 0593     		str	r3, [sp, #20]
 706 000a 0693     		str	r3, [sp, #24]
 707 000c 0793     		str	r3, [sp, #28]
 317:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 708              		.loc 1 317 3 is_stmt 1 view .LVU172
 709              		.loc 1 317 10 is_stmt 0 view .LVU173
 710 000e 0368     		ldr	r3, [r0]
 711              		.loc 1 317 5 view .LVU174
 712 0010 214A     		ldr	r2, .L51
 713 0012 9342     		cmp	r3, r2
 714 0014 04D0     		beq	.L49
 318:Core/Src/stm32f1xx_hal_msp.c ****   {
 319:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 321:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 323:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 324:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 325:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> TIM1_CH3N
 326:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 327:Core/Src/stm32f1xx_hal_msp.c ****     */
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 332:Core/Src/stm32f1xx_hal_msp.c **** 
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 335:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 336:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 337:Core/Src/stm32f1xx_hal_msp.c **** 
 338:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 339:Core/Src/stm32f1xx_hal_msp.c **** 
 340:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 21


 341:Core/Src/stm32f1xx_hal_msp.c ****   }
 342:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 715              		.loc 1 342 8 is_stmt 1 view .LVU175
 716              		.loc 1 342 10 is_stmt 0 view .LVU176
 717 0016 214A     		ldr	r2, .L51+4
 718 0018 9342     		cmp	r3, r2
 719 001a 28D0     		beq	.L50
 720              	.LVL42:
 721              	.L45:
 343:Core/Src/stm32f1xx_hal_msp.c ****   {
 344:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 346:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 347:Core/Src/stm32f1xx_hal_msp.c **** 
 348:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 349:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 350:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 351:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 352:Core/Src/stm32f1xx_hal_msp.c ****     */
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 354:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 356:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 357:Core/Src/stm32f1xx_hal_msp.c **** 
 358:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 359:Core/Src/stm32f1xx_hal_msp.c **** 
 360:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 361:Core/Src/stm32f1xx_hal_msp.c ****   }
 362:Core/Src/stm32f1xx_hal_msp.c **** 
 363:Core/Src/stm32f1xx_hal_msp.c **** }
 722              		.loc 1 363 1 view .LVU177
 723 001c 08B0     		add	sp, sp, #32
 724              	.LCFI18:
 725              		.cfi_remember_state
 726              		.cfi_def_cfa_offset 8
 727              		@ sp needed
 728 001e 10BD     		pop	{r4, pc}
 729              	.LVL43:
 730              	.L49:
 731              	.LCFI19:
 732              		.cfi_restore_state
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 733              		.loc 1 322 5 is_stmt 1 view .LVU178
 734              	.LBB15:
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 735              		.loc 1 322 5 view .LVU179
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 736              		.loc 1 322 5 view .LVU180
 737 0020 1F4B     		ldr	r3, .L51+8
 738 0022 9A69     		ldr	r2, [r3, #24]
 739 0024 42F00802 		orr	r2, r2, #8
 740 0028 9A61     		str	r2, [r3, #24]
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 741              		.loc 1 322 5 view .LVU181
 742 002a 9A69     		ldr	r2, [r3, #24]
 743 002c 02F00802 		and	r2, r2, #8
 744 0030 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 22


 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 745              		.loc 1 322 5 view .LVU182
 746 0032 019A     		ldr	r2, [sp, #4]
 747              	.LBE15:
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 748              		.loc 1 322 5 view .LVU183
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 749              		.loc 1 323 5 view .LVU184
 750              	.LBB16:
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 751              		.loc 1 323 5 view .LVU185
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 752              		.loc 1 323 5 view .LVU186
 753 0034 9A69     		ldr	r2, [r3, #24]
 754 0036 42F00402 		orr	r2, r2, #4
 755 003a 9A61     		str	r2, [r3, #24]
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 756              		.loc 1 323 5 view .LVU187
 757 003c 9B69     		ldr	r3, [r3, #24]
 758 003e 03F00403 		and	r3, r3, #4
 759 0042 0293     		str	r3, [sp, #8]
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 760              		.loc 1 323 5 view .LVU188
 761 0044 029B     		ldr	r3, [sp, #8]
 762              	.LBE16:
 323:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 763              		.loc 1 323 5 view .LVU189
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 764              		.loc 1 328 5 view .LVU190
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 765              		.loc 1 328 25 is_stmt 0 view .LVU191
 766 0046 4FF40043 		mov	r3, #32768
 767 004a 0493     		str	r3, [sp, #16]
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 768              		.loc 1 329 5 is_stmt 1 view .LVU192
 329:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 769              		.loc 1 329 26 is_stmt 0 view .LVU193
 770 004c 0224     		movs	r4, #2
 771 004e 0594     		str	r4, [sp, #20]
 330:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 772              		.loc 1 330 5 is_stmt 1 view .LVU194
 330:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 773              		.loc 1 330 27 is_stmt 0 view .LVU195
 774 0050 0794     		str	r4, [sp, #28]
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 775              		.loc 1 331 5 is_stmt 1 view .LVU196
 776 0052 04A9     		add	r1, sp, #16
 777 0054 1348     		ldr	r0, .L51+12
 778              	.LVL44:
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 779              		.loc 1 331 5 is_stmt 0 view .LVU197
 780 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 781              	.LVL45:
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 782              		.loc 1 333 5 is_stmt 1 view .LVU198
 333:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 783              		.loc 1 333 25 is_stmt 0 view .LVU199
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 23


 784 005a 4FF48073 		mov	r3, #256
 785 005e 0493     		str	r3, [sp, #16]
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 786              		.loc 1 334 5 is_stmt 1 view .LVU200
 334:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 787              		.loc 1 334 26 is_stmt 0 view .LVU201
 788 0060 0594     		str	r4, [sp, #20]
 335:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 789              		.loc 1 335 5 is_stmt 1 view .LVU202
 335:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 790              		.loc 1 335 27 is_stmt 0 view .LVU203
 791 0062 0794     		str	r4, [sp, #28]
 336:Core/Src/stm32f1xx_hal_msp.c **** 
 792              		.loc 1 336 5 is_stmt 1 view .LVU204
 793 0064 04A9     		add	r1, sp, #16
 794 0066 1048     		ldr	r0, .L51+16
 795 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 796              	.LVL46:
 797 006c D6E7     		b	.L45
 798              	.LVL47:
 799              	.L50:
 348:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 800              		.loc 1 348 5 view .LVU205
 801              	.LBB17:
 348:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 802              		.loc 1 348 5 view .LVU206
 348:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 803              		.loc 1 348 5 view .LVU207
 804 006e 0C4B     		ldr	r3, .L51+8
 805 0070 9A69     		ldr	r2, [r3, #24]
 806 0072 42F00402 		orr	r2, r2, #4
 807 0076 9A61     		str	r2, [r3, #24]
 348:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 808              		.loc 1 348 5 view .LVU208
 809 0078 9B69     		ldr	r3, [r3, #24]
 810 007a 03F00403 		and	r3, r3, #4
 811 007e 0393     		str	r3, [sp, #12]
 348:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 812              		.loc 1 348 5 view .LVU209
 813 0080 039B     		ldr	r3, [sp, #12]
 814              	.LBE17:
 348:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 815              		.loc 1 348 5 view .LVU210
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816              		.loc 1 353 5 view .LVU211
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 817              		.loc 1 353 25 is_stmt 0 view .LVU212
 818 0082 C023     		movs	r3, #192
 819 0084 0493     		str	r3, [sp, #16]
 354:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 820              		.loc 1 354 5 is_stmt 1 view .LVU213
 354:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 821              		.loc 1 354 26 is_stmt 0 view .LVU214
 822 0086 0223     		movs	r3, #2
 823 0088 0593     		str	r3, [sp, #20]
 355:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 824              		.loc 1 355 5 is_stmt 1 view .LVU215
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 24


 355:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 825              		.loc 1 355 27 is_stmt 0 view .LVU216
 826 008a 0793     		str	r3, [sp, #28]
 356:Core/Src/stm32f1xx_hal_msp.c **** 
 827              		.loc 1 356 5 is_stmt 1 view .LVU217
 828 008c 04A9     		add	r1, sp, #16
 829 008e 0648     		ldr	r0, .L51+16
 830              	.LVL48:
 356:Core/Src/stm32f1xx_hal_msp.c **** 
 831              		.loc 1 356 5 is_stmt 0 view .LVU218
 832 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 833              	.LVL49:
 834              		.loc 1 363 1 view .LVU219
 835 0094 C2E7     		b	.L45
 836              	.L52:
 837 0096 00BF     		.align	2
 838              	.L51:
 839 0098 002C0140 		.word	1073818624
 840 009c 00040040 		.word	1073742848
 841 00a0 00100240 		.word	1073876992
 842 00a4 000C0140 		.word	1073810432
 843 00a8 00080140 		.word	1073809408
 844              		.cfi_endproc
 845              	.LFE71:
 847              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 848              		.align	1
 849              		.global	HAL_TIM_Base_MspDeInit
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 854              	HAL_TIM_Base_MspDeInit:
 855              	.LVL50:
 856              	.LFB72:
 364:Core/Src/stm32f1xx_hal_msp.c **** /**
 365:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 366:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 367:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 368:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 369:Core/Src/stm32f1xx_hal_msp.c **** */
 370:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 371:Core/Src/stm32f1xx_hal_msp.c **** {
 857              		.loc 1 371 1 is_stmt 1 view -0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		.loc 1 371 1 is_stmt 0 view .LVU221
 862 0000 08B5     		push	{r3, lr}
 863              	.LCFI20:
 864              		.cfi_def_cfa_offset 8
 865              		.cfi_offset 3, -8
 866              		.cfi_offset 14, -4
 372:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 867              		.loc 1 372 3 is_stmt 1 view .LVU222
 868              		.loc 1 372 15 is_stmt 0 view .LVU223
 869 0002 0368     		ldr	r3, [r0]
 870              		.loc 1 372 5 view .LVU224
 871 0004 164A     		ldr	r2, .L63
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 25


 872 0006 9342     		cmp	r3, r2
 873 0008 09D0     		beq	.L59
 373:Core/Src/stm32f1xx_hal_msp.c ****   {
 374:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 376:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 377:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 378:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 379:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 380:Core/Src/stm32f1xx_hal_msp.c **** 
 381:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 382:Core/Src/stm32f1xx_hal_msp.c ****   }
 383:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 874              		.loc 1 383 8 is_stmt 1 view .LVU225
 875              		.loc 1 383 10 is_stmt 0 view .LVU226
 876 000a B3F1804F 		cmp	r3, #1073741824
 877 000e 0DD0     		beq	.L60
 384:Core/Src/stm32f1xx_hal_msp.c ****   {
 385:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 386:Core/Src/stm32f1xx_hal_msp.c **** 
 387:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 388:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 389:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 392:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 393:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 394:Core/Src/stm32f1xx_hal_msp.c **** 
 395:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 396:Core/Src/stm32f1xx_hal_msp.c ****   }
 397:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 878              		.loc 1 397 8 is_stmt 1 view .LVU227
 879              		.loc 1 397 10 is_stmt 0 view .LVU228
 880 0010 144A     		ldr	r2, .L63+4
 881 0012 9342     		cmp	r3, r2
 882 0014 13D0     		beq	.L61
 398:Core/Src/stm32f1xx_hal_msp.c ****   {
 399:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 400:Core/Src/stm32f1xx_hal_msp.c **** 
 401:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 402:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 403:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 404:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 405:Core/Src/stm32f1xx_hal_msp.c **** 
 406:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 407:Core/Src/stm32f1xx_hal_msp.c ****   }
 408:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 883              		.loc 1 408 8 is_stmt 1 view .LVU229
 884              		.loc 1 408 10 is_stmt 0 view .LVU230
 885 0016 144A     		ldr	r2, .L63+8
 886 0018 9342     		cmp	r3, r2
 887 001a 17D0     		beq	.L62
 888              	.LVL51:
 889              	.L53:
 409:Core/Src/stm32f1xx_hal_msp.c ****   {
 410:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 411:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 26


 412:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 413:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 414:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 415:Core/Src/stm32f1xx_hal_msp.c **** 
 416:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
 417:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 418:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 419:Core/Src/stm32f1xx_hal_msp.c **** 
 420:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 421:Core/Src/stm32f1xx_hal_msp.c ****   }
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 423:Core/Src/stm32f1xx_hal_msp.c **** }
 890              		.loc 1 423 1 view .LVU231
 891 001c 08BD     		pop	{r3, pc}
 892              	.LVL52:
 893              	.L59:
 378:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 894              		.loc 1 378 5 is_stmt 1 view .LVU232
 895 001e 02F56442 		add	r2, r2, #58368
 896 0022 9369     		ldr	r3, [r2, #24]
 897 0024 23F40063 		bic	r3, r3, #2048
 898 0028 9361     		str	r3, [r2, #24]
 899 002a F7E7     		b	.L53
 900              	.L60:
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 901              		.loc 1 389 5 view .LVU233
 902 002c 0F4A     		ldr	r2, .L63+12
 903 002e D369     		ldr	r3, [r2, #28]
 904 0030 23F00103 		bic	r3, r3, #1
 905 0034 D361     		str	r3, [r2, #28]
 392:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 906              		.loc 1 392 5 view .LVU234
 907 0036 1C20     		movs	r0, #28
 908              	.LVL53:
 392:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 909              		.loc 1 392 5 is_stmt 0 view .LVU235
 910 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 911              	.LVL54:
 912 003c EEE7     		b	.L53
 913              	.LVL55:
 914              	.L61:
 403:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 915              		.loc 1 403 5 is_stmt 1 view .LVU236
 916 003e 02F50332 		add	r2, r2, #134144
 917 0042 D369     		ldr	r3, [r2, #28]
 918 0044 23F00203 		bic	r3, r3, #2
 919 0048 D361     		str	r3, [r2, #28]
 920 004a E7E7     		b	.L53
 921              	.L62:
 414:Core/Src/stm32f1xx_hal_msp.c **** 
 922              		.loc 1 414 5 view .LVU237
 923 004c 02F50232 		add	r2, r2, #133120
 924 0050 D369     		ldr	r3, [r2, #28]
 925 0052 23F00403 		bic	r3, r3, #4
 926 0056 D361     		str	r3, [r2, #28]
 417:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 927              		.loc 1 417 5 view .LVU238
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 27


 928 0058 1E20     		movs	r0, #30
 929              	.LVL56:
 417:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 930              		.loc 1 417 5 is_stmt 0 view .LVU239
 931 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 932              	.LVL57:
 933              		.loc 1 423 1 view .LVU240
 934 005e DDE7     		b	.L53
 935              	.L64:
 936              		.align	2
 937              	.L63:
 938 0060 002C0140 		.word	1073818624
 939 0064 00040040 		.word	1073742848
 940 0068 00080040 		.word	1073743872
 941 006c 00100240 		.word	1073876992
 942              		.cfi_endproc
 943              	.LFE72:
 945              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 946              		.align	1
 947              		.global	HAL_UART_MspInit
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 952              	HAL_UART_MspInit:
 953              	.LVL58:
 954              	.LFB73:
 424:Core/Src/stm32f1xx_hal_msp.c **** 
 425:Core/Src/stm32f1xx_hal_msp.c **** /**
 426:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 427:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 428:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 429:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 430:Core/Src/stm32f1xx_hal_msp.c **** */
 431:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 432:Core/Src/stm32f1xx_hal_msp.c **** {
 955              		.loc 1 432 1 is_stmt 1 view -0
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 24
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		.loc 1 432 1 is_stmt 0 view .LVU242
 960 0000 30B5     		push	{r4, r5, lr}
 961              	.LCFI21:
 962              		.cfi_def_cfa_offset 12
 963              		.cfi_offset 4, -12
 964              		.cfi_offset 5, -8
 965              		.cfi_offset 14, -4
 966 0002 87B0     		sub	sp, sp, #28
 967              	.LCFI22:
 968              		.cfi_def_cfa_offset 40
 433:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 969              		.loc 1 433 3 is_stmt 1 view .LVU243
 970              		.loc 1 433 20 is_stmt 0 view .LVU244
 971 0004 0023     		movs	r3, #0
 972 0006 0293     		str	r3, [sp, #8]
 973 0008 0393     		str	r3, [sp, #12]
 974 000a 0493     		str	r3, [sp, #16]
 975 000c 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 28


 434:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 976              		.loc 1 434 3 is_stmt 1 view .LVU245
 977              		.loc 1 434 11 is_stmt 0 view .LVU246
 978 000e 0268     		ldr	r2, [r0]
 979              		.loc 1 434 5 view .LVU247
 980 0010 1B4B     		ldr	r3, .L69
 981 0012 9A42     		cmp	r2, r3
 982 0014 01D0     		beq	.L68
 983              	.LVL59:
 984              	.L65:
 435:Core/Src/stm32f1xx_hal_msp.c ****   {
 436:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 437:Core/Src/stm32f1xx_hal_msp.c **** 
 438:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 439:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 440:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 441:Core/Src/stm32f1xx_hal_msp.c **** 
 442:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 443:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 444:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 445:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 446:Core/Src/stm32f1xx_hal_msp.c ****     */
 447:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 448:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 449:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 450:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 451:Core/Src/stm32f1xx_hal_msp.c **** 
 452:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 453:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 454:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 455:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 456:Core/Src/stm32f1xx_hal_msp.c **** 
 457:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 458:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 459:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 460:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 461:Core/Src/stm32f1xx_hal_msp.c **** 
 462:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 463:Core/Src/stm32f1xx_hal_msp.c ****   }
 464:Core/Src/stm32f1xx_hal_msp.c **** 
 465:Core/Src/stm32f1xx_hal_msp.c **** }
 985              		.loc 1 465 1 view .LVU248
 986 0016 07B0     		add	sp, sp, #28
 987              	.LCFI23:
 988              		.cfi_remember_state
 989              		.cfi_def_cfa_offset 12
 990              		@ sp needed
 991 0018 30BD     		pop	{r4, r5, pc}
 992              	.LVL60:
 993              	.L68:
 994              	.LCFI24:
 995              		.cfi_restore_state
 440:Core/Src/stm32f1xx_hal_msp.c **** 
 996              		.loc 1 440 5 is_stmt 1 view .LVU249
 997              	.LBB18:
 440:Core/Src/stm32f1xx_hal_msp.c **** 
 998              		.loc 1 440 5 view .LVU250
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 29


 440:Core/Src/stm32f1xx_hal_msp.c **** 
 999              		.loc 1 440 5 view .LVU251
 1000 001a 03F5E633 		add	r3, r3, #117760
 1001 001e DA69     		ldr	r2, [r3, #28]
 1002 0020 42F40032 		orr	r2, r2, #131072
 1003 0024 DA61     		str	r2, [r3, #28]
 440:Core/Src/stm32f1xx_hal_msp.c **** 
 1004              		.loc 1 440 5 view .LVU252
 1005 0026 DA69     		ldr	r2, [r3, #28]
 1006 0028 02F40032 		and	r2, r2, #131072
 1007 002c 0092     		str	r2, [sp]
 440:Core/Src/stm32f1xx_hal_msp.c **** 
 1008              		.loc 1 440 5 view .LVU253
 1009 002e 009A     		ldr	r2, [sp]
 1010              	.LBE18:
 440:Core/Src/stm32f1xx_hal_msp.c **** 
 1011              		.loc 1 440 5 view .LVU254
 442:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1012              		.loc 1 442 5 view .LVU255
 1013              	.LBB19:
 442:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1014              		.loc 1 442 5 view .LVU256
 442:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1015              		.loc 1 442 5 view .LVU257
 1016 0030 9A69     		ldr	r2, [r3, #24]
 1017 0032 42F00402 		orr	r2, r2, #4
 1018 0036 9A61     		str	r2, [r3, #24]
 442:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1019              		.loc 1 442 5 view .LVU258
 1020 0038 9B69     		ldr	r3, [r3, #24]
 1021 003a 03F00403 		and	r3, r3, #4
 1022 003e 0193     		str	r3, [sp, #4]
 442:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1023              		.loc 1 442 5 view .LVU259
 1024 0040 019B     		ldr	r3, [sp, #4]
 1025              	.LBE19:
 442:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1026              		.loc 1 442 5 view .LVU260
 447:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1027              		.loc 1 447 5 view .LVU261
 447:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1028              		.loc 1 447 25 is_stmt 0 view .LVU262
 1029 0042 0423     		movs	r3, #4
 1030 0044 0293     		str	r3, [sp, #8]
 448:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1031              		.loc 1 448 5 is_stmt 1 view .LVU263
 448:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1032              		.loc 1 448 26 is_stmt 0 view .LVU264
 1033 0046 0223     		movs	r3, #2
 1034 0048 0393     		str	r3, [sp, #12]
 449:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1035              		.loc 1 449 5 is_stmt 1 view .LVU265
 449:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1036              		.loc 1 449 27 is_stmt 0 view .LVU266
 1037 004a 0323     		movs	r3, #3
 1038 004c 0593     		str	r3, [sp, #20]
 450:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 30


 1039              		.loc 1 450 5 is_stmt 1 view .LVU267
 1040 004e 0D4D     		ldr	r5, .L69+4
 1041 0050 02A9     		add	r1, sp, #8
 1042 0052 2846     		mov	r0, r5
 1043              	.LVL61:
 450:Core/Src/stm32f1xx_hal_msp.c **** 
 1044              		.loc 1 450 5 is_stmt 0 view .LVU268
 1045 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 1046              	.LVL62:
 452:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1047              		.loc 1 452 5 is_stmt 1 view .LVU269
 452:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1048              		.loc 1 452 25 is_stmt 0 view .LVU270
 1049 0058 0823     		movs	r3, #8
 1050 005a 0293     		str	r3, [sp, #8]
 453:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1051              		.loc 1 453 5 is_stmt 1 view .LVU271
 453:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1052              		.loc 1 453 26 is_stmt 0 view .LVU272
 1053 005c 0024     		movs	r4, #0
 1054 005e 0394     		str	r4, [sp, #12]
 454:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1055              		.loc 1 454 5 is_stmt 1 view .LVU273
 454:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1056              		.loc 1 454 26 is_stmt 0 view .LVU274
 1057 0060 0494     		str	r4, [sp, #16]
 455:Core/Src/stm32f1xx_hal_msp.c **** 
 1058              		.loc 1 455 5 is_stmt 1 view .LVU275
 1059 0062 0DEB0301 		add	r1, sp, r3
 1060 0066 2846     		mov	r0, r5
 1061 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1062              	.LVL63:
 458:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 1063              		.loc 1 458 5 view .LVU276
 1064 006c 2246     		mov	r2, r4
 1065 006e 2146     		mov	r1, r4
 1066 0070 2620     		movs	r0, #38
 1067 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1068              	.LVL64:
 459:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 1069              		.loc 1 459 5 view .LVU277
 1070 0076 2620     		movs	r0, #38
 1071 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1072              	.LVL65:
 1073              		.loc 1 465 1 is_stmt 0 view .LVU278
 1074 007c CBE7     		b	.L65
 1075              	.L70:
 1076 007e 00BF     		.align	2
 1077              	.L69:
 1078 0080 00440040 		.word	1073759232
 1079 0084 00080140 		.word	1073809408
 1080              		.cfi_endproc
 1081              	.LFE73:
 1083              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1084              		.align	1
 1085              		.global	HAL_UART_MspDeInit
 1086              		.syntax unified
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 31


 1087              		.thumb
 1088              		.thumb_func
 1090              	HAL_UART_MspDeInit:
 1091              	.LVL66:
 1092              	.LFB74:
 466:Core/Src/stm32f1xx_hal_msp.c **** 
 467:Core/Src/stm32f1xx_hal_msp.c **** /**
 468:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 469:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 470:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 471:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 472:Core/Src/stm32f1xx_hal_msp.c **** */
 473:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 474:Core/Src/stm32f1xx_hal_msp.c **** {
 1093              		.loc 1 474 1 is_stmt 1 view -0
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 0
 1096              		@ frame_needed = 0, uses_anonymous_args = 0
 1097              		.loc 1 474 1 is_stmt 0 view .LVU280
 1098 0000 08B5     		push	{r3, lr}
 1099              	.LCFI25:
 1100              		.cfi_def_cfa_offset 8
 1101              		.cfi_offset 3, -8
 1102              		.cfi_offset 14, -4
 475:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 1103              		.loc 1 475 3 is_stmt 1 view .LVU281
 1104              		.loc 1 475 11 is_stmt 0 view .LVU282
 1105 0002 0268     		ldr	r2, [r0]
 1106              		.loc 1 475 5 view .LVU283
 1107 0004 084B     		ldr	r3, .L75
 1108 0006 9A42     		cmp	r2, r3
 1109 0008 00D0     		beq	.L74
 1110              	.LVL67:
 1111              	.L71:
 476:Core/Src/stm32f1xx_hal_msp.c ****   {
 477:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 478:Core/Src/stm32f1xx_hal_msp.c **** 
 479:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 480:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 481:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 482:Core/Src/stm32f1xx_hal_msp.c **** 
 483:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 484:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 485:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 486:Core/Src/stm32f1xx_hal_msp.c ****     */
 487:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 488:Core/Src/stm32f1xx_hal_msp.c **** 
 489:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 490:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 491:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 492:Core/Src/stm32f1xx_hal_msp.c **** 
 493:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 494:Core/Src/stm32f1xx_hal_msp.c ****   }
 495:Core/Src/stm32f1xx_hal_msp.c **** 
 496:Core/Src/stm32f1xx_hal_msp.c **** }
 1112              		.loc 1 496 1 view .LVU284
 1113 000a 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 32


 1114              	.LVL68:
 1115              	.L74:
 481:Core/Src/stm32f1xx_hal_msp.c **** 
 1116              		.loc 1 481 5 is_stmt 1 view .LVU285
 1117 000c 074A     		ldr	r2, .L75+4
 1118 000e D369     		ldr	r3, [r2, #28]
 1119 0010 23F40033 		bic	r3, r3, #131072
 1120 0014 D361     		str	r3, [r2, #28]
 487:Core/Src/stm32f1xx_hal_msp.c **** 
 1121              		.loc 1 487 5 view .LVU286
 1122 0016 0C21     		movs	r1, #12
 1123 0018 0548     		ldr	r0, .L75+8
 1124              	.LVL69:
 487:Core/Src/stm32f1xx_hal_msp.c **** 
 1125              		.loc 1 487 5 is_stmt 0 view .LVU287
 1126 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1127              	.LVL70:
 490:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1128              		.loc 1 490 5 is_stmt 1 view .LVU288
 1129 001e 2620     		movs	r0, #38
 1130 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1131              	.LVL71:
 1132              		.loc 1 496 1 is_stmt 0 view .LVU289
 1133 0024 F1E7     		b	.L71
 1134              	.L76:
 1135 0026 00BF     		.align	2
 1136              	.L75:
 1137 0028 00440040 		.word	1073759232
 1138 002c 00100240 		.word	1073876992
 1139 0030 00080140 		.word	1073809408
 1140              		.cfi_endproc
 1141              	.LFE74:
 1143              		.text
 1144              	.Letext0:
 1145              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 1146              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 1147              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1148              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1149              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1150              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1151              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1152              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1153              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 1154              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1155              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1156              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s 			page 33


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:97     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:103    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:196    .text.HAL_ADC_MspInit:00000058 $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:202    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:208    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:251    .text.HAL_ADC_MspDeInit:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:258    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:264    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:420    .text.HAL_I2C_MspInit:0000009c $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:428    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:434    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:509    .text.HAL_I2C_MspDeInit:00000058 $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:516    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:522    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:671    .text.HAL_TIM_Base_MspInit:000000a0 $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:679    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:685    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:839    .text.HAL_TIM_MspPostInit:00000098 $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:848    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:854    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:938    .text.HAL_TIM_Base_MspDeInit:00000060 $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:946    .text.HAL_UART_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:952    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:1078   .text.HAL_UART_MspInit:00000080 $d
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:1084   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:1090   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccFIlHDY.s:1137   .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
