/******************************************************************************
*
* Copyright (C) 2015 Hisilicon Technologies Co., Ltd.  All rights reserved.
*
* This program is confidential and proprietary to Hisilicon  Technologies Co., Ltd. (Hisilicon),
*  and may not be copied, reproduced, modified, disclosed to others, published or used, in
* whole or in part, without the express prior written permission of Hisilicon.
*
*****************************************************************************

  File Name     : pq_mng_gfxzme.c
  Version       : Initial Draft
  Author        : sdk sdk
  Created       : 2015/10/15
  Description   :

******************************************************************************/
#ifndef HI_BUILD_IN_BOOT
#include "pq_mng_gfxzme.h"
#else
#include "drv_pq_ext.h"
#ifndef HI_MINIBOOT_SUPPORT
#include <linux/string.h>
#else
#include "string.h"
#endif
#include "hi_type.h"
#include "uboot.h"
#endif

#include "pq_mng_gfxzme_coef.h"
#include "pq_hal_gfxzme.h"


/***************************** Macro Definition ******************************/
#define VOU_BIT_VALUE(a)    (a)

/**
 ** apply memory for zme coefficient, and get the address
 ** 7��ϵ����ÿ��ϵ����Ӧһ��GP������������GP
 **/
#define GZME_MMZ_SIZE       ((256*5 + 48*2 + 96*2) * 7)
#define SHARPEN_MAX_WIDTH   3840
#define MAX_GP_NUM          3

static HI_BOOL        g_bGfxZmeInitFlag      = HI_FALSE;
static HI_BOOL        gs_bResume[MAX_GP_NUM] = {HI_FALSE, HI_FALSE, HI_FALSE};
static PQ_GZME_MEM_S  gs_stGPZme;  /** ZME Coef buffer **/


typedef enum
{
    PQ_GZME_COEF_1   = 0,
    PQ_GZME_COEF_E1     ,
    PQ_GZME_COEF_075    ,
    PQ_GZME_COEF_05     ,
    PQ_GZME_COEF_033    ,
    PQ_GZME_COEF_025    ,
    PQ_GZME_COEF_0      ,
    PQ_GZME_COEF_RATIO_BUTT

} PQ_GZME_COEF_RATIO_E;

typedef enum
{
    PQ_GZME_COEF_8T8P_LH   = 0,
    PQ_GZME_COEF_4T16P_LV     ,
    PQ_GZME_COEF_8T8P_CH      ,
    PQ_GZME_COEF_4T16P_CV     ,
    PQ_GZME_COEF_2T16P_LV     , /* add from HiFoneB2 4K tiny zme by sdk */
    PQ_GZME_COEF_2T16P_CV     , /* add from HiFoneB2 4K tiny zme by sdk */
    PQ_GZME_COEF_TYPE_BUTT
} PQ_GZME_COEF_TYPE_E;

typedef enum
{
    PQ_GDTI_COEF_2T8P_LH  = 0,
    PQ_GDTI_COEF_2T16P_LV    ,
    PQ_GDTI_COEF_2T8P_CH     ,
    PQ_GDTI_COEF_2T16P_CV    ,
    PQ_GDTI_COEF_TYPE_BUTT
} PQ_GDTI_COEF_TYPE_E;

/**================ begin ==================**/
/**
 **add from HiFoneB2 4K tiny zme by sdk
 **/
typedef enum hiPQ_GZME_HVORDER_E
{
    PQ_GZME_ORDER_HV = 0x0 , /* Hor First */
    PQ_GZME_ORDER_VH       , /* Ver First */

    PQ_GZME_ORDER_BUTT
} PQ_GZME_ORDER_E;

typedef enum hiPQ_GZME_VER_TAP_E
{
    PQ_GZME_VER_TAP_4 = 0x0 , /* Ver 4Tap */
    PQ_GZME_VER_TAP_2       , /* Ver 2Tap */

    PQ_GZME_VER_TAP_BUTT
} PQ_GZME_VER_TAP_E;


const HI_S16 *g_pPQGfxZmeCoef[PQ_GZME_COEF_RATIO_BUTT][PQ_GZME_COEF_TYPE_BUTT] =
{
    //HL8T8P                                        VL4T16P                                        HC8T8P                             VC4T16P                                     VL2T16P                                         VC2T16P
    {&PQ_s16GZmeCoef_8T8P_Lanc3[0][0],  &PQ_s16GZmeCoef_4T16P_6M_a15[0][0],         &PQ_s16GZmeCoef_8T8P_Lanc3[0][0],  &PQ_s16GZmeCoef_4T16P_6M_a15[0][0],         &PQ_s16TinyZmeCoef_2T16P_Gus2_6_75M_a0_5[0][0], &PQ_s16TinyZmeCoef_2T16P_4M_0_1[0][0],}, //>1
    {&PQ_s16GZmeCoef_8T8P_Cubic[0][0],  &PQ_s16GZmeCoef_4T16P_Cubic[0][0],          &PQ_s16GZmeCoef_8T8P_Cubic[0][0],  &PQ_s16GZmeCoef_4T16P_Cubic[0][0],          &PQ_s16TinyZmeCoef_2T16P_Gus2_6M_a0_5[0][0],    &PQ_s16TinyZmeCoef_2T16P_4M_0_1[0][0],}, //==1
    {&PQ_s16GZmeCoef_8T8P_Lanc3[0][0],  &PQ_s16GZmeCoef_4T16P_Lanc2_6M_a15[0][0],   &PQ_s16GZmeCoef_8T8P_Lanc3[0][0],  &PQ_s16GZmeCoef_4T16P_Lanc2_6M_a15[0][0],   &PQ_s16TinyZmeCoef_2T16P_Gus2_6M_a0_5[0][0],    &PQ_s16TinyZmeCoef_2T16P_4M_0_1[0][0],}, //>=0.75
    {&PQ_s16GZmeCoef_8T8P_Lanc2[0][0],  &PQ_s16GZmeCoef_4T16P_Lanc2_5M_a15[0][0],   &PQ_s16GZmeCoef_8T8P_Lanc2[0][0],  &PQ_s16GZmeCoef_4T16P_Lanc2_5M_a15[0][0],   &PQ_s16TinyZmeCoef_2T16P_Gus2_6M_a0_5[0][0],    &PQ_s16TinyZmeCoef_2T16P_4M_0_1[0][0],}, //>=0.5
    {&PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_Lanc2_4_5M_a15[0][0], &PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_Lanc2_4_5M_a15[0][0], &PQ_s16TinyZmeCoef_2T16P_Gus2_6M_a0_5[0][0],    &PQ_s16TinyZmeCoef_2T16P_4M_0_1[0][0],}, //>=0.33
    {&PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_Lanc2_4M_a15[0][0],   &PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_Lanc2_4M_a15[0][0],   &PQ_s16TinyZmeCoef_2T16P_Gus2_6M_a0_5[0][0],    &PQ_s16TinyZmeCoef_2T16P_4M_0_1[0][0],}, //>=0.25
    {&PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_Lanc2_3M_a13[0][0],   &PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_Lanc2_3M_a13[0][0],   &PQ_s16TinyZmeCoef_2T16P_Gus2_6M_a0_5[0][0],    &PQ_s16TinyZmeCoef_2T16P_4M_0_1[0][0],}  //else
};


const HI_S16 *g_pPQGfxSDZmeCoef[PQ_GZME_COEF_RATIO_BUTT][PQ_GZME_COEF_TYPE_BUTT] =
{
    //HL8T8P                                 VL4T16P                                  HC8T8P                                 VC4T16P
    {&PQ_s16GZmeCoef_8T8P_Lanc3[0][0],  &PQ_s16GZmeCoef_4T16P_6M_a15[0][0], &PQ_s16GZmeCoef_8T8P_Lanc3[0][0],  &PQ_s16GZmeCoef_4T16P_6M_a15[0][0], }, //>1
    {&PQ_s16GZmeCoef_8T8P_Cubic[0][0],  &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], &PQ_s16GZmeCoef_8T8P_Cubic[0][0],  &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], }, //==1
    {&PQ_s16GZmeCoef_8T8P_Lanc2[0][0],  &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], &PQ_s16GZmeCoef_8T8P_Lanc2[0][0],  &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], }, //>=0.75
    {&PQ_s16GZmeCoef_8T8P_Lanc2[0][0],  &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], &PQ_s16GZmeCoef_8T8P_Lanc2[0][0],  &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], }, //>=0.5
    {&PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], &PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], }, //>=0.33
    {&PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], &PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], }, //>=0.25
    {&PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], &PQ_s16GZmeCoef_8T8P_3M_a19[0][0], &PQ_s16GZmeCoef_4T16P_3M_a13[0][0], }  //else
};


const HI_S16 *g_pPQGfxDtiZmeCoef[PQ_GZME_COEF_RATIO_BUTT][PQ_GDTI_COEF_TYPE_BUTT] =
{
    //HLTI 2T8P                                        VLTI 2T16P                                          HCTI 2T8P                              VCTI 2T16P
    {&PQ_s16GZmeCoef_2T8P_Gus2_6_75M_a0_5[0][0], &PQ_s16GZmeCoef_2T16P_Gus2_6_75M_a0_5[0][0],  &PQ_s16GZmeCoef_2T8P_4M_0_1[0][0], &PQ_s16GZmeCoef_2T16P_4M_0_1[0][0],}, //>1
    {&PQ_s16GZmeCoef_2T8P_Gus2_6_75M_a0_5[0][0], &PQ_s16GZmeCoef_2T16P_Gus2_6M_a0_5[0][0],     &PQ_s16GZmeCoef_2T8P_4M_0_1[0][0], &PQ_s16GZmeCoef_2T16P_4M_0_1[0][0],}, //==1
    {&PQ_s16GZmeCoef_2T8P_Gus2_6_75M_a0_5[0][0], &PQ_s16GZmeCoef_2T16P_Gus2_6M_a0_5[0][0],     &PQ_s16GZmeCoef_2T8P_4M_0_1[0][0], &PQ_s16GZmeCoef_2T16P_4M_0_1[0][0],}, //>=0.75
    {&PQ_s16GZmeCoef_2T8P_Gus2_6_75M_a0_5[0][0], &PQ_s16GZmeCoef_2T16P_Gus2_6M_a0_5[0][0],     &PQ_s16GZmeCoef_2T8P_4M_0_1[0][0], &PQ_s16GZmeCoef_2T16P_4M_0_1[0][0],}, //>=0.5
    {&PQ_s16GZmeCoef_2T8P_Gus2_6_75M_a0_5[0][0], &PQ_s16GZmeCoef_2T16P_Gus2_6M_a0_5[0][0],     &PQ_s16GZmeCoef_2T8P_4M_0_1[0][0], &PQ_s16GZmeCoef_2T16P_4M_0_1[0][0],}, //>=0.33
    {&PQ_s16GZmeCoef_2T8P_Gus2_6_75M_a0_5[0][0], &PQ_s16GZmeCoef_2T16P_Gus2_6M_a0_5[0][0],     &PQ_s16GZmeCoef_2T8P_4M_0_1[0][0], &PQ_s16GZmeCoef_2T16P_4M_0_1[0][0],}, //>=0.25
    {&PQ_s16GZmeCoef_2T8P_Gus2_6_75M_a0_5[0][0], &PQ_s16GZmeCoef_2T16P_Gus2_6M_a0_5[0][0],     &PQ_s16GZmeCoef_2T8P_4M_0_1[0][0], &PQ_s16GZmeCoef_2T16P_4M_0_1[0][0],}  //else
};

#if defined(CHIP_TYPE_hi3798mv200)||defined(CHIP_TYPE_hi3798mv300)||defined(CHIP_TYPE_hi3798mv310)||defined(CHIP_TYPE_hi3798mv200_a)||defined(CHIP_TYPE_hi3796mv200)
/* 3798MV200 ͼ�β�����ϵ���� */
const HI_S16 *g_pPQGfxZmeReduceCoef[PQ_GZME_COEF_RATIO_BUTT][4] =
{
    //DDR    HL8T8P                               VL4T16P                              HC8T8P                           VC4T16P
    //REAL   HL6T8P,                              VL4T16P,                             HC6T8P,                          VC4T16P
    {&PQ_s16GZmeCoef6Tap_6M_a15[0][0], &PQ_s16GZmeCoef4Tap_6M_a15[0][0], &PQ_s16GZmeCoef6Tap_6M_a15[0][0], &PQ_s16GZmeCoef4Tap_6M_a15[0][0]}, //>1
    {&PQ_s16GZmeCoef6Tap_cubic[0][0],   &PQ_s16GZmeCoef4Tap_cubic[0][0],   &PQ_s16GZmeCoef6Tap_cubic[0][0],   &PQ_s16GZmeCoef4Tap_cubic[0][0]},   //==1
    {&PQ_s16GZmeCoef6Tap_6M_a15[0][0],  &PQ_s16GZmeCoef4Tap_6M_a15[0][0],  &PQ_s16GZmeCoef6Tap_6M_a15[0][0],  &PQ_s16GZmeCoef4Tap_6M_a15[0][0]},  //>=0.75
    {&PQ_s16GZmeCoef6Tap_36M_a10[0][0], &PQ_s16GZmeCoef4Tap_48M_a10[0][0], &PQ_s16GZmeCoef6Tap_36M_a10[0][0], &PQ_s16GZmeCoef4Tap_48M_a10[0][0]}, //>=0.5
    {&PQ_s16GZmeCoef6Tap_2M_a20[0][0],  &PQ_s16GZmeCoef4Tap_45M_a15[0][0],  &PQ_s16GZmeCoef6Tap_2M_a20[0][0],  &PQ_s16GZmeCoef4Tap_45M_a15[0][0]},  //>=0.33
    {&PQ_s16GZmeCoef6Tap_2M_a20[0][0], &PQ_s16GZmeCoef4Tap_4M_a15[0][0], &PQ_s16GZmeCoef6Tap_2M_a20[0][0], &PQ_s16GZmeCoef4Tap_4M_a15[0][0]}, //>=0.25
    {&PQ_s16GZmeCoef6Tap_2M_a20[0][0],  &PQ_s16GZmeCoef4Tap_4M_a15[0][0],  &PQ_s16GZmeCoef6Tap_2M_a20[0][0],  &PQ_s16GZmeCoef4Tap_4M_a15[0][0]},  //else
};
#endif

static HI_U32 PQ_MNG_GZmeTransCoefAlign(const HI_S16 *ps16Coef, HI_S16 s16CoefNumber, HI_S16 *pBitCoef)
{
    HI_U32 i;

    for (i = 0; i < s16CoefNumber; i++)
    {
        *pBitCoef++ = *ps16Coef++;
    }

    return (s16CoefNumber * 2);
}

static HI_U32 PQ_MNG_GDtiTransCoefVert(const HI_S16 *ps16LtiCoef, const HI_S16 *ps16CtiCoef,
                                       PQ_GZME_COEF_BITARRAY_S *pBitCoef)
{
    HI_U32 i, u32Cnt, u32Tmp;

    u32Cnt = 6;
    for (i = 0; i < u32Cnt; i++)
    {
        if (i < 5)
        {
            pBitCoef->stBit[i].bits_0 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_1 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_2 = VOU_BIT_VALUE(*ps16CtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_32 = u32Tmp;
            pBitCoef->stBit[i].bits_38 = (u32Tmp >> 2);

            pBitCoef->stBit[i].bits_4 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_5 = VOU_BIT_VALUE(*ps16LtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_64 = u32Tmp;
            pBitCoef->stBit[i].bits_66 = u32Tmp >> 4;

            pBitCoef->stBit[i].bits_7 = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_8 = VOU_BIT_VALUE(*ps16LtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_96 = u32Tmp;
            pBitCoef->stBit[i].bits_94 = u32Tmp >> 6;

            pBitCoef->stBit[i].bits_10 = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_11 = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_12 = 0;
        }
        else
        {
            pBitCoef->stBit[i].bits_0 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_1 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_2 = VOU_BIT_VALUE(*ps16CtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_32 = u32Tmp;
            pBitCoef->stBit[i].bits_38 = (u32Tmp >> 2);

            pBitCoef->stBit[i].bits_4  = 0;
            pBitCoef->stBit[i].bits_5  = 0;
            pBitCoef->stBit[i].bits_64 = 0;
            pBitCoef->stBit[i].bits_66 = 0;
            pBitCoef->stBit[i].bits_7  = 0;
            pBitCoef->stBit[i].bits_8  = 0;
            pBitCoef->stBit[i].bits_96 = 0;
            pBitCoef->stBit[i].bits_94 = 0;
            pBitCoef->stBit[i].bits_10 = 0;
            pBitCoef->stBit[i].bits_11 = 0;
            pBitCoef->stBit[i].bits_12 = 0;
        }

    }
    pBitCoef->u32Size = u32Cnt * sizeof(PQ_GZME_COEF_BIT_S);

    return HI_SUCCESS;
}

static HI_U32 PQ_MNG_GDtiTransCoefHor(const HI_S16 *ps16LtiCoef, const HI_S16 *ps16CtiCoef,
                                      PQ_GZME_COEF_BITARRAY_S *pBitCoef)
{
    HI_U32 i, u32Cnt, u32Tmp;

    u32Cnt = 3;
    for (i = 0; i < u32Cnt; i++)
    {
        if (i < 2)
        {
            pBitCoef->stBit[i].bits_0 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_1 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_2 = VOU_BIT_VALUE(*ps16CtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_32 = u32Tmp;
            pBitCoef->stBit[i].bits_38 = (u32Tmp >> 2);

            pBitCoef->stBit[i].bits_4 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_5 = VOU_BIT_VALUE(*ps16LtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_64 = u32Tmp;
            pBitCoef->stBit[i].bits_66 = u32Tmp >> 4;

            pBitCoef->stBit[i].bits_7 = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_8 = VOU_BIT_VALUE(*ps16LtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_96 = u32Tmp;
            pBitCoef->stBit[i].bits_94 = u32Tmp >> 6;

            pBitCoef->stBit[i].bits_10 = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_11 = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_12 = 0;
        }
        else
        {
            pBitCoef->stBit[i].bits_0 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_1 = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_2 = VOU_BIT_VALUE(*ps16CtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_32 = u32Tmp;
            pBitCoef->stBit[i].bits_38 = (u32Tmp >> 2);

            pBitCoef->stBit[i].bits_4  = VOU_BIT_VALUE(*ps16LtiCoef++);
            pBitCoef->stBit[i].bits_5  = VOU_BIT_VALUE(*ps16LtiCoef++);

            u32Tmp = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_64 = u32Tmp;
            pBitCoef->stBit[i].bits_66 = u32Tmp >> 4;

            pBitCoef->stBit[i].bits_7  = VOU_BIT_VALUE(*ps16CtiCoef++);
            pBitCoef->stBit[i].bits_8  = 0;
            pBitCoef->stBit[i].bits_96 = 0;
            pBitCoef->stBit[i].bits_94 = 0;
            pBitCoef->stBit[i].bits_10 = 0;
            pBitCoef->stBit[i].bits_11 = 0;
            pBitCoef->stBit[i].bits_12 = 0;
        }
    }
    pBitCoef->u32Size = u32Cnt * sizeof(PQ_GZME_COEF_BIT_S);

    return HI_SUCCESS;
}

/***************************************************************************************
* func          : PQ_MNG_GZmeLoadCoefH
* description   : CNcomment: ˮƽZMEϵ�� CNend\n
* param[in]     : HI_VOID
* retval        : NA
* others:       : NA
***************************************************************************************/
static HI_U32 PQ_MNG_GZmeLoadCoefH(PQ_GZME_COEF_RATIO_E enCoefRatio, HI_U8 *pu8Addr)
{
    HI_S16 u16TableTmp[8 * 8];
    HI_U32 u32TableTmpSize;
    PQ_GZME_COEF_BITARRAY_S stArray;   /** for DTI coefficient **/

    memset(u16TableTmp, 0, sizeof(u16TableTmp));

#if defined(CHIP_TYPE_hi3798cv200)
    /* Luma */
    u32TableTmpSize = PQ_MNG_GZmeTransCoefAlign(g_pPQGfxZmeCoef[enCoefRatio][PQ_GZME_COEF_8T8P_LH], (HI_S16)(8 * 8), u16TableTmp);
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize);
    pu8Addr += u32TableTmpSize;

    /* Chroma */
    u32TableTmpSize = PQ_MNG_GZmeTransCoefAlign(g_pPQGfxZmeCoef[enCoefRatio][PQ_GZME_COEF_8T8P_CH], (HI_S16)(8 * 8), u16TableTmp);
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize);
    pu8Addr += u32TableTmpSize;
#elif defined(CHIP_TYPE_hi3798mv200)||defined(CHIP_TYPE_hi3798mv300)||defined(CHIP_TYPE_hi3798mv310)||defined(CHIP_TYPE_hi3798mv200_a)||defined(CHIP_TYPE_hi3796mv200)
    u32TableTmpSize = PQ_MNG_GZmeTransCoefAlign(g_pPQGfxZmeReduceCoef[enCoefRatio][PQ_GZME_COEF_8T8P_LH], (HI_S16)(8 * 8), u16TableTmp);
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize);
    pu8Addr += u32TableTmpSize;

    /* Chroma */
    u32TableTmpSize = PQ_MNG_GZmeTransCoefAlign(g_pPQGfxZmeReduceCoef[enCoefRatio][PQ_GZME_COEF_8T8P_CH], (HI_S16)(8 * 8), u16TableTmp);
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize);
    pu8Addr += u32TableTmpSize;
#endif

    /* for LTI&CTI horizontal */
    PQ_MNG_GDtiTransCoefHor(g_pPQGfxDtiZmeCoef[enCoefRatio][PQ_GDTI_COEF_2T8P_LH], g_pPQGfxDtiZmeCoef[enCoefRatio][PQ_GDTI_COEF_2T8P_CH], &stArray);
    memcpy(pu8Addr, stArray.stBit, stArray.u32Size);

    return HI_SUCCESS;

}
/***************************************************************************************
* func          : PQ_MNG_GZmeLoadCoefV
* description   : CNcomment: ��ֱZMEϵ�� CNend\n
* param[in]     : HI_VOID
* retval        : NA
* others:       : NA
***************************************************************************************/
static HI_S32 PQ_MNG_GZmeLoadCoefV(PQ_GZME_COEF_RATIO_E enCoefRatio, HI_U8 *pu8Addr)
{
    HI_S16 u16TableTmp[4 * 16 * 2];
    HI_U32 u32TableTmpSize = 4 * 16 * 2;
    const HI_S16 *ps16L, *ps16Ch, *ps16Lti, *ps16Cti;
    HI_S16 *ps16Dst;
    HI_S32 i;
    PQ_GZME_COEF_BITARRAY_S stArray;

#if defined(CHIP_TYPE_hi3798cv200)
    ps16L   = g_pPQGfxZmeCoef[enCoefRatio][PQ_GZME_COEF_4T16P_LV];
    ps16Ch  = g_pPQGfxZmeCoef[enCoefRatio][PQ_GZME_COEF_4T16P_CV];
#elif defined(CHIP_TYPE_hi3798mv200)||defined(CHIP_TYPE_hi3798mv300)||defined(CHIP_TYPE_hi3798mv310)||defined(CHIP_TYPE_hi3798mv200_a)||defined(CHIP_TYPE_hi3796mv200)
    ps16L   = g_pPQGfxZmeReduceCoef[enCoefRatio][PQ_GZME_COEF_4T16P_LV];
    ps16Ch  = g_pPQGfxZmeReduceCoef[enCoefRatio][PQ_GZME_COEF_4T16P_CV];
#endif

    ps16Lti = g_pPQGfxDtiZmeCoef[enCoefRatio][PQ_GDTI_COEF_2T16P_LV];
    ps16Cti = g_pPQGfxDtiZmeCoef[enCoefRatio][PQ_GDTI_COEF_2T16P_CV];

    ps16Dst = u16TableTmp;

    /* load vertical zme(luma and chroma) coef */
    for (i = 0; i < 64; i += 4)
    {
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;

        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
    }
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize * 2);
    pu8Addr += u32TableTmpSize * 2;

    PQ_MNG_GDtiTransCoefVert(ps16Lti, ps16Cti, &stArray);
    memcpy(pu8Addr, stArray.stBit, stArray.u32Size);

    return HI_SUCCESS;
}

/* add from HiFoneB2 for 4K tiny zme */
/***************************************************************************************
* func          : PQ_MNG_GTinyZmeLoadCoefV
* description   : CNcomment: ��ֱZMEϵ�� 4K TinyZME 2T16P CNend\n
* param[in]     : HI_VOID
* retval        : NA
* others:       : NA
***************************************************************************************/
static HI_S32 PQ_MNG_GTinyZmeLoadCoefV(PQ_GZME_COEF_RATIO_E enCoefRatio, HI_U8 *pu8Addr)
{
    HI_S32 i;
    HI_S16 u16TableTmp[4 * 16 * 2];
    HI_U32 u32TableTmpSize = 4 * 16 * 2;
    const HI_S16 *ps16L, *ps16Ch;
    HI_S16 *ps16Dst;

    ps16L   = g_pPQGfxZmeCoef[enCoefRatio][PQ_GZME_COEF_2T16P_LV];
    ps16Ch  = g_pPQGfxZmeCoef[enCoefRatio][PQ_GZME_COEF_2T16P_CV];

    ps16Dst = u16TableTmp;

    /* load vertical zme(luma and chroma) coef */
    for (i = 0; i < 64; i += 4)
    {
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;

        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
    }
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize * 2);

    return HI_SUCCESS;
}


/***************************************************************************************
* func          : PQ_MNG_GZmeLoadSDCoefH
* description   : CNcomment: SDˮƽZMEϵ�� CNend\n
* param[in]     : HI_VOID
* retval        : NA
* others:       : NA
***************************************************************************************/
static HI_U32 PQ_MNG_GZmeLoadSDCoefH(PQ_GZME_COEF_RATIO_E enCoefRatio, HI_U8 *pu8Addr)
{
    HI_S16 u16TableTmp[8 * 8];
    HI_U32 u32TableTmpSize;
    PQ_GZME_COEF_BITARRAY_S stArray; /* for DTI coefficient */

    memset(u16TableTmp, 0, sizeof(u16TableTmp));
    /* Luma */
    u32TableTmpSize = PQ_MNG_GZmeTransCoefAlign(g_pPQGfxSDZmeCoef[enCoefRatio][PQ_GZME_COEF_8T8P_LH], (HI_S16)(8 * 8), u16TableTmp);
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize);
    pu8Addr += u32TableTmpSize;

    /* Chroma */
    u32TableTmpSize = PQ_MNG_GZmeTransCoefAlign(g_pPQGfxSDZmeCoef[enCoefRatio][PQ_GZME_COEF_8T8P_CH], (HI_S16)(8 * 8), u16TableTmp);
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize);
    pu8Addr += u32TableTmpSize;

    /* for LTI&CTI horizontal */
    PQ_MNG_GDtiTransCoefHor(g_pPQGfxDtiZmeCoef[enCoefRatio][PQ_GDTI_COEF_2T8P_LH], g_pPQGfxDtiZmeCoef[enCoefRatio][PQ_GDTI_COEF_2T8P_CH], &stArray);
    memcpy(pu8Addr, stArray.stBit, stArray.u32Size);

    return HI_SUCCESS;
}

/***************************************************************************************
* func          : PQ_MNG_GZmeLoadSDCoefV
* description   : CNcomment: SD��ֱZMEϵ�� CNend\n
* param[in]     : HI_VOID
* retval        : NA
* others:       : NA
***************************************************************************************/
static HI_S32 PQ_MNG_GZmeLoadSDCoefV(PQ_GZME_COEF_RATIO_E enCoefRatio, HI_U8 *pu8Addr)
{
    HI_S16 u16TableTmp[4 * 16 * 2];
    HI_U32 u32TableTmpSize = 4 * 16 * 2;
    const HI_S16 *ps16L, *ps16Ch, *ps16Lti, *ps16Cti;
    HI_S16 *ps16Dst;
    HI_S32 i;
    PQ_GZME_COEF_BITARRAY_S stArray;

    ps16L   = g_pPQGfxSDZmeCoef[enCoefRatio][PQ_GZME_COEF_4T16P_LV];
    ps16Ch  = g_pPQGfxSDZmeCoef[enCoefRatio][PQ_GZME_COEF_4T16P_CV];
    ps16Lti = g_pPQGfxDtiZmeCoef[enCoefRatio][PQ_GDTI_COEF_2T16P_LV];
    ps16Cti = g_pPQGfxDtiZmeCoef[enCoefRatio][PQ_GDTI_COEF_2T16P_CV];
    ps16Dst = u16TableTmp;

    for (i = 0; i < 64; i += 4)
    {
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;
        *ps16Dst++ = *ps16Ch++;

        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
        *ps16Dst++ = *ps16L++;
    }
    memcpy(pu8Addr, u16TableTmp, u32TableTmpSize * 2);
    pu8Addr += u32TableTmpSize * 2;

    PQ_MNG_GDtiTransCoefVert(ps16Lti, ps16Cti, &stArray);
    memcpy(pu8Addr, stArray.stBit, stArray.u32Size);


    return HI_SUCCESS;
}

/***************************************************************************************
* func          : PQ_MNG_GZmeLoadCoefHV
* description   : CNcomment: load zme coef CNend\n
* param[in]     : HI_VOID
* retval        : NA
* others:       : NA
***************************************************************************************/
static HI_VOID PQ_MNG_GZmeLoadCoefHV(PQ_GZME_MEM_S *pstGZmeCoefMem)
{
    HI_U8 *pu8CurAddr  = 0;
    HI_U32 u32NumSize  = 0;
    HI_U32 u32PhyAddr  = 0;
    PQ_GZME_COEF_ADDR_S *pstAddrTmp = NULL;

    pu8CurAddr = pstGZmeCoefMem->stMBuf.pu8StartVirAddr;
    u32PhyAddr = pstGZmeCoefMem->stMBuf.u32StartPhyAddr;

    pstAddrTmp = &(pstGZmeCoefMem->stZmeCoefAddr);

    /**
     ** GFX0
     ** 8 tap 8 phase for horizontal
     **/
    u32NumSize = 256 + 48; /** 256 + (2*8*2/12+1)*16 **/
    PQ_MNG_GZmeLoadCoefH(PQ_GZME_COEF_1, pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrHL_1 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadCoefH(PQ_GZME_COEF_E1, pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrHL_E1 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadCoefH(PQ_GZME_COEF_075, pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrHL_075 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadCoefH(PQ_GZME_COEF_05, pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrHL_05 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadCoefH(PQ_GZME_COEF_033, pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrHL_033 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadCoefH(PQ_GZME_COEF_025, pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrHL_025 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadCoefH(PQ_GZME_COEF_0, pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrHL_0 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    /**
     ** 4 tap 16 phase for vertical
     **/
    u32NumSize = 256 + 96; /** 256+(2*16*2/12+1)*16 **/
    PQ_MNG_GZmeLoadCoefV(PQ_GZME_COEF_1,  pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrVL_1 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadCoefV(PQ_GZME_COEF_E1, pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrVL_E1 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadCoefV(PQ_GZME_COEF_075,  pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrVL_075 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadCoefV(PQ_GZME_COEF_05,  pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrVL_05 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadCoefV(PQ_GZME_COEF_033,  pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrVL_033 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadCoefV(PQ_GZME_COEF_025,  pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrVL_025 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadCoefV(PQ_GZME_COEF_0,  pu8CurAddr);
    pstAddrTmp->u32ZmeCoefAddrVL_0 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    /**
     ** GFX1 or WBC2; added by t59295
     ** 8 tap 8 phase for horizontal
     **/
    u32NumSize = 256 + 48;
    PQ_MNG_GZmeLoadSDCoefH(PQ_GZME_COEF_1, pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrHL_1 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefH(PQ_GZME_COEF_E1, pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrHL_E1 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefH(PQ_GZME_COEF_075, pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrHL_075 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefH(PQ_GZME_COEF_05, pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrHL_05 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefH(PQ_GZME_COEF_033, pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrHL_033 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefH(PQ_GZME_COEF_025, pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrHL_025 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefH(PQ_GZME_COEF_0, pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrHL_0 = u32PhyAddr;
    u32PhyAddr  += u32NumSize;
    pu8CurAddr  += u32NumSize;

    /**
     ** 4 tap 16 phase for vertical
     **/
    u32NumSize = 256 + 96;
    PQ_MNG_GZmeLoadSDCoefV(PQ_GZME_COEF_1,  pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrVL_1 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefV(PQ_GZME_COEF_E1, pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrVL_E1 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefV(PQ_GZME_COEF_075,  pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrVL_075 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefV(PQ_GZME_COEF_05,  pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrVL_05 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefV(PQ_GZME_COEF_033,  pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrVL_033 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefV(PQ_GZME_COEF_025,  pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrVL_025 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GZmeLoadSDCoefV(PQ_GZME_COEF_0,  pu8CurAddr);
    pstAddrTmp->u32ZmeSDCoefAddrVL_0 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    /**
     ** add from HiFoneB2 for 4K tiny zme
     ** vertical 2 tap 16 phase
     **/
    u32NumSize = 256; /**  256 **/
    PQ_MNG_GTinyZmeLoadCoefV(PQ_GZME_COEF_1,  pu8CurAddr);
    pstAddrTmp->u32Zme2T16PCoefAddrVL_1 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GTinyZmeLoadCoefV(PQ_GZME_COEF_E1, pu8CurAddr);
    pstAddrTmp->u32Zme2T16PCoefAddrVL_E1 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GTinyZmeLoadCoefV(PQ_GZME_COEF_075,  pu8CurAddr);
    pstAddrTmp->u32Zme2T16PCoefAddrVL_075 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GTinyZmeLoadCoefV(PQ_GZME_COEF_05,  pu8CurAddr);
    pstAddrTmp->u32Zme2T16PCoefAddrVL_05 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GTinyZmeLoadCoefV(PQ_GZME_COEF_033,  pu8CurAddr);
    pstAddrTmp->u32Zme2T16PCoefAddrVL_033 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GTinyZmeLoadCoefV(PQ_GZME_COEF_025,  pu8CurAddr);
    pstAddrTmp->u32Zme2T16PCoefAddrVL_025 = u32PhyAddr;
    u32PhyAddr   += u32NumSize;
    pu8CurAddr   += u32NumSize;

    PQ_MNG_GTinyZmeLoadCoefV(PQ_GZME_COEF_0,  pu8CurAddr);
    pstAddrTmp->u32Zme2T16PCoefAddrVL_0 = u32PhyAddr;
    //u32PhyAddr += u32NumSize;
    pu8CurAddr   += u32NumSize;

}

static PQ_GZME_ORDER_E pq_mng_GetGZmeOrder(HI_U32 u32ZmeFrmWOut, HI_U32 u32ZmeFrmWIn)
{
    PQ_GZME_ORDER_E enGZmeOrder = PQ_GZME_ORDER_VH; /* Ver First */

    /**
       * Default is V First, Ver Filter uses four line buffer, Hor first can save same calculations,
       * But in HiFoneB2, Because Line Buffer is 8bits, So default is Ver first
       **/
    if ((u32ZmeFrmWOut > 1920) && (u32ZmeFrmWIn <= 1920))
    {
        enGZmeOrder = PQ_GZME_ORDER_VH; /* Ver First */
    }
    else if ((u32ZmeFrmWOut <= 1920) && (u32ZmeFrmWIn > 1920))
    {
        enGZmeOrder = PQ_GZME_ORDER_HV; /* Hor First */
    }

    return enGZmeOrder;
}

static PQ_GZME_VER_TAP_E pq_mng_GetGZmeTapV(HI_U32 u32ZmeFrmWOut, HI_U32 u32ZmeFrmWIn)
{
    PQ_GZME_VER_TAP_E enVerTap = PQ_GZME_VER_TAP_4; /* Ver 4Tap */


    if (u32ZmeFrmWOut == u32ZmeFrmWIn)
    {
        enVerTap  = PQ_GZME_VER_TAP_4; /* Ver 4Tap */
    }
    else
    {
        if (u32ZmeFrmWIn <= 1920)
        {
            enVerTap  = PQ_GZME_VER_TAP_4; /* Ver 4Tap */
        }
        else
        {
            enVerTap  = PQ_GZME_VER_TAP_2; /* Ver 2Tap */
        }
    }

    return enVerTap;
}

static HI_VOID PQ_MNG_GZmeComnSet(HI_PQ_GFX_ZME_PARA_S *pstZmeDrvPara, PQ_GZME_RTL_PARA_S *pstZmeRtlPara)
{
    HI_U32 u32VZmeRealRatio;
    PQ_GZME_ORDER_E enOrder = PQ_GZME_ORDER_HV;
    PQ_GZME_VER_TAP_E enTap = PQ_GZME_VER_TAP_4;

    /* config zme enable */
    pstZmeRtlPara->bZmeEnH = (pstZmeDrvPara->u32ZmeFrmWIn == pstZmeDrvPara->u32ZmeFrmWOut) ? HI_FALSE : HI_TRUE;

    if ( (pstZmeDrvPara->u32ZmeFrmHIn == pstZmeDrvPara->u32ZmeFrmHOut)
         && (pstZmeDrvPara->bZmeFrmFmtIn == pstZmeDrvPara->bZmeFrmFmtOut))
    {
        pstZmeRtlPara->bZmeEnV = HI_FALSE;
    }
    else
    {
        pstZmeRtlPara->bZmeEnV = HI_TRUE;
    }

    /* modified by sdk for opening sharp module 2013/6/22 Himedia problem
       modified by sdk for closing sharp module 2013/12/10 TC problem
       */
    if (pstZmeRtlPara->bZmeEnH == HI_TRUE || pstZmeRtlPara->bZmeEnV == HI_TRUE)
    {
        pstZmeRtlPara->bZmeEnH = HI_TRUE;
        pstZmeRtlPara->bZmeEnV = HI_TRUE;
    }

    /* config vertical chroma zme tap and zme order */
    pstZmeRtlPara->bZmeTapVC = 0;

    enOrder = pq_mng_GetGZmeOrder(pstZmeDrvPara->u32ZmeFrmWOut,
                                  pstZmeDrvPara->u32ZmeFrmWIn);
    if (PQ_GZME_ORDER_HV == enOrder)
    {
        pstZmeRtlPara->bZmeOrder = HI_FALSE;
    }
    else
    {
        pstZmeRtlPara->bZmeOrder = HI_TRUE;
    }

    enTap = pq_mng_GetGZmeTapV(pstZmeDrvPara->u32ZmeFrmWOut,
                               pstZmeDrvPara->u32ZmeFrmWIn);
    if (PQ_GZME_VER_TAP_4 == enTap)
    {
        pstZmeRtlPara->bZmeTapV = HI_FALSE;
    }
    else
    {
        pstZmeRtlPara->bZmeTapV = HI_TRUE;
    }

    /* config zme ratio, pay attention: this vertical ratio may not be the real ratio
       logic would calculate the real ratio according to the input and output frame format.
       */
    if (pstZmeDrvPara->u32ZmeFrmWIn >= 4096) /* [4096,8192) */
    {
        pstZmeRtlPara->u32ZmeRatioHL = (pstZmeDrvPara->u32ZmeFrmWIn / 2 * PQ_G_HZME_PRECISION) / pstZmeDrvPara->u32ZmeFrmWOut * 2;
    }
    else
    {
        pstZmeRtlPara->u32ZmeRatioHL = pstZmeDrvPara->u32ZmeFrmWIn * PQ_G_HZME_PRECISION / pstZmeDrvPara->u32ZmeFrmWOut;
    }

    pstZmeRtlPara->u32ZmeRatioVL = pstZmeDrvPara->u32ZmeFrmHIn * PQ_G_VZME_PRECISION / pstZmeDrvPara->u32ZmeFrmHOut;
    pstZmeRtlPara->u32ZmeRatioHC = pstZmeRtlPara->u32ZmeRatioHL;
    pstZmeRtlPara->u32ZmeRatioVC = pstZmeRtlPara->u32ZmeRatioVL;

    /* calculate luma real zme resolution of input and output */
    if ( (pstZmeDrvPara->bZmeFrmFmtIn == 1) && (pstZmeDrvPara->bZmeFrmFmtOut == 0) )
    {
        u32VZmeRealRatio = pstZmeRtlPara->u32ZmeRatioVL * 2;
    }
    else
    {
        u32VZmeRealRatio = pstZmeRtlPara->u32ZmeRatioVL;
    }

    /* calculate horizontal zme offset */
    pstZmeRtlPara->s32ZmeOffsetHL = 0;
    pstZmeRtlPara->s32ZmeOffsetHC = 0;

    /* calculate vertical zme offset: offset is the real offset! */
    pstZmeRtlPara->s32ZmeOffsetVTop = 0;
    if ( (pstZmeDrvPara->bZmeFrmFmtIn == 0) && (pstZmeDrvPara->bZmeFrmFmtOut == 0) )
    {
        pstZmeRtlPara->s32ZmeOffsetVBtm = ( (HI_S32)u32VZmeRealRatio - PQ_G_VZME_PRECISION ) / 2;
    }
    else if ( (pstZmeDrvPara->bZmeFrmFmtIn == 1) && (pstZmeDrvPara->bZmeFrmFmtOut == 0) )
    {
        pstZmeRtlPara->s32ZmeOffsetVBtm = (HI_S32)u32VZmeRealRatio / 2;
    }
    else
    {
        pstZmeRtlPara->s32ZmeOffsetVBtm = 0;
    }

    /* config zme mode */
    if ( pstZmeRtlPara->u32ZmeRatioHL == PQ_G_HZME_PRECISION ) /* when 1:1 horizontal scaler, directly copy */
    {
        pstZmeRtlPara->bZmeMdHA  = 0;
        pstZmeRtlPara->bZmeMdHLC = 0;
    }
    else
    {
        pstZmeRtlPara->bZmeMdHA  = 1;
        pstZmeRtlPara->bZmeMdHLC = 1;
    }

    /* modified by sdk for opening sharp module 2013/6/22 Himedia problem */
    pstZmeRtlPara->bZmeMdHA  = 1;
    pstZmeRtlPara->bZmeMdHLC = 1;

    /* considering anti-flicker for SD, the situation of 1:1 vertical scaler also need low-pass filter */
    pstZmeRtlPara->bZmeMdVA  = 1;
    pstZmeRtlPara->bZmeMdVLC = 1;

    /* config zme median filter enable: if filter tap > 2 and upscaler, median filter enable */
    if (pstZmeRtlPara->u32ZmeRatioHL < PQ_G_HZME_PRECISION)
    {
        pstZmeRtlPara->bZmeMedHA = 1;
        pstZmeRtlPara->bZmeMedHL = 1;
        pstZmeRtlPara->bZmeMedHC = 1;
    }
    else
    {
        pstZmeRtlPara->bZmeMedHA = 0;
        pstZmeRtlPara->bZmeMedHL = 0;
        pstZmeRtlPara->bZmeMedHC = 0;
    }

    if (pstZmeRtlPara->u32ZmeRatioVL < PQ_G_VZME_PRECISION && pstZmeRtlPara->bZmeTapVC == 0)
    {
        pstZmeRtlPara->bZmeMedVA = 1;
        pstZmeRtlPara->bZmeMedVL = 1;
        pstZmeRtlPara->bZmeMedVC = 1;
    }
    else
    {
        pstZmeRtlPara->bZmeMedVA = 0;
        pstZmeRtlPara->bZmeMedVL = 0;
        pstZmeRtlPara->bZmeMedVC = 0;
    }
    return;
}

static HI_U32 PQ_MNG_GetGfxHLfirCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if      (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHL_1;
    }
    //else if (u32TmpRatio == 4096) { u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHL_E1;}
    else if (u32TmpRatio >= 3482)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHL_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHL_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHL_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHL_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHL_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHL_0;
    }

    return u32CoefAddr;
}

static HI_U32 PQ_MNG_GetGfxHCfirCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if     (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHC_1;
    }
    else if (u32TmpRatio >= 3482)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHC_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHC_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHC_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHC_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHC_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrHC_0;
    }

    return u32CoefAddr;
}

static HI_U32 PQ_MNG_GetGfxVLfirCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if     (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_1;
    }
    //else if(u32TmpRatio == 4096) { u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_E1; }
    else if (u32TmpRatio >= 3482)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_0;
    }

    return u32CoefAddr;
}

static HI_U32 PQ_MNG_GetGfxVCfirCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if     (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVC_1;
    }
    else if (u32TmpRatio >= 3482)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVC_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVC_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVC_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVC_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVC_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVC_0;
    }

    return u32CoefAddr;
}

/* add from HiFoneB2 for 4K tiny zme */
static HI_U32 PQ_MNG_GetGfxTinyZMEVLfirCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if     (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVL_1;
    }
    //else if(u32TmpRatio == 4096) { u32CoefAddr = pstZmeCoefAddr->u32ZmeCoefAddrVL_E1;      }
    else if (u32TmpRatio >= 3264)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVL_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVL_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVL_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVL_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVL_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVL_0;
    }

    return u32CoefAddr;
}

/* add from HiFoneB2 for 4K tiny zme */
static HI_U32 PQ_MNG_GetGfxTinyZMEVCfirCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if     (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVC_1;
    }
    else if (u32TmpRatio == 4096)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVC_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVC_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVC_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVC_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVC_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32Zme2T16PCoefAddrVC_0;
    }

    return u32CoefAddr;
}

static HI_U32 PQ_MNG_GetGfxHLfirSDCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if      (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHL_1;
    }
    else if (u32TmpRatio == 4096)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHL_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHL_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHL_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHL_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHL_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHL_0;
    }

    return u32CoefAddr;
}

static HI_U32 PQ_MNG_GetGfxVLfirSDCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if     (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVL_1;
    }
    else if (u32TmpRatio == 4096)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVL_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVL_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVL_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVL_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVL_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVL_0;
    }

    return u32CoefAddr;
}


static HI_U32 PQ_MNG_GetGfxVCfirSDCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if     (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVC_1;
    }
    else if (u32TmpRatio == 4096)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVC_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVC_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVC_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVC_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVC_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrVC_0;
    }

    return u32CoefAddr;
}

static HI_U32 PQ_MNG_GetGfxHCfirSDCoef(PQ_GZME_COEF_ADDR_S *pstZmeCoefAddr, HI_U32 u32Ratio)
{
    HI_U32 u32CoefAddr;
    HI_U32 u32TmpRatio = 4096 * 4096 / u32Ratio;

    if      (u32TmpRatio > 4096 )
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHC_1;
    }
    else if (u32TmpRatio == 4096)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHC_E1;
    }
    else if (u32TmpRatio >= 3072)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHC_075;
    }
    else if (u32TmpRatio >= 2048)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHC_05;
    }
    else if (u32TmpRatio >= 1365)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHC_033;
    }
    else if (u32TmpRatio >= 1024)
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHC_025;
    }
    else
    {
        u32CoefAddr = pstZmeCoefAddr->u32ZmeSDCoefAddrHC_0;
    }

    return u32CoefAddr;
}

static HI_VOID PQ_MNG_GZmeHDSet(HI_PQ_GFX_ZME_PARA_S *pstZmeDrvPara, PQ_GZME_RTL_PARA_S *pstZmeRtlPara)
{
    if (0 == pstZmeRtlPara->bZmeTapV)
    {
        /** GZME_VER_TAP_4 **/
        /* del GP0 HD DeFlicker
        if (HI_TRUE == pstZmeDrvPara->bDeFlicker)
        {
            pstZmeRtlPara->u32ZmeCoefAddrHL = PQ_MNG_GetGfxHLfirSDCoef( &(gs_stGPZme.stZmeCoefAddr), (pstZmeRtlPara->u32ZmeRatioHL) >> PQ_PRECISION_GZMERATIONH_12BITOFFSET);
            pstZmeRtlPara->u32ZmeCoefAddrHC = PQ_MNG_GetGfxHCfirSDCoef( &(gs_stGPZme.stZmeCoefAddr), (pstZmeRtlPara->u32ZmeRatioHC) >> PQ_PRECISION_GZMERATIONH_12BITOFFSET);
            pstZmeRtlPara->u32ZmeCoefAddrVL = PQ_MNG_GetGfxVLfirSDCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVL);
            pstZmeRtlPara->u32ZmeCoefAddrVC = PQ_MNG_GetGfxVCfirSDCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVC);
        }
        */
        pstZmeRtlPara->u32ZmeCoefAddrHL = PQ_MNG_GetGfxHLfirCoef( &(gs_stGPZme.stZmeCoefAddr), (pstZmeRtlPara->u32ZmeRatioHL) >> PQ_PRECISION_GZMERATIONH_12BITOFFSET);
        pstZmeRtlPara->u32ZmeCoefAddrHC = PQ_MNG_GetGfxHCfirCoef( &(gs_stGPZme.stZmeCoefAddr), (pstZmeRtlPara->u32ZmeRatioHC) >> PQ_PRECISION_GZMERATIONH_12BITOFFSET);
        pstZmeRtlPara->u32ZmeCoefAddrVL = PQ_MNG_GetGfxVLfirCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVL);
        pstZmeRtlPara->u32ZmeCoefAddrVC = PQ_MNG_GetGfxVCfirCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVC);
    }
    else
    {
        /** GZME_VER_TAP_2 **/
        pstZmeRtlPara->u32ZmeCoefAddrHL = PQ_MNG_GetGfxHLfirCoef( &(gs_stGPZme.stZmeCoefAddr), (pstZmeRtlPara->u32ZmeRatioHL) >> PQ_PRECISION_GZMERATIONH_12BITOFFSET);
        pstZmeRtlPara->u32ZmeCoefAddrHC = PQ_MNG_GetGfxHCfirCoef( &(gs_stGPZme.stZmeCoefAddr), (pstZmeRtlPara->u32ZmeRatioHC) >> PQ_PRECISION_GZMERATIONH_12BITOFFSET);
        pstZmeRtlPara->u32ZmeCoefAddrVL = PQ_MNG_GetGfxTinyZMEVLfirCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVL);
        pstZmeRtlPara->u32ZmeCoefAddrVC = PQ_MNG_GetGfxTinyZMEVCfirCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVC);
    }

    return;
}


static HI_VOID PQ_MNG_GZmeSDSet(HI_PQ_GFX_ZME_PARA_S *pstZmeDrvPara, PQ_GZME_RTL_PARA_S *pstZmeRtlPara)
{
    if (HI_TRUE == pstZmeDrvPara->bDeFlicker)
    {
        pstZmeRtlPara->u32ZmeCoefAddrHL = PQ_MNG_GetGfxHLfirSDCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioHL);
        pstZmeRtlPara->u32ZmeCoefAddrHC = PQ_MNG_GetGfxHCfirSDCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioHC);
        pstZmeRtlPara->u32ZmeCoefAddrVL = PQ_MNG_GetGfxVLfirSDCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVL);
        pstZmeRtlPara->u32ZmeCoefAddrVC = PQ_MNG_GetGfxVCfirSDCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVC);
    }
    else
    {
        pstZmeRtlPara->u32ZmeCoefAddrHL = PQ_MNG_GetGfxHLfirCoef( &(gs_stGPZme.stZmeCoefAddr), (pstZmeRtlPara->u32ZmeRatioHL) >> PQ_PRECISION_GZMERATIONH_12BITOFFSET);
        pstZmeRtlPara->u32ZmeCoefAddrHC = PQ_MNG_GetGfxHCfirCoef( &(gs_stGPZme.stZmeCoefAddr), (pstZmeRtlPara->u32ZmeRatioHC) >> PQ_PRECISION_GZMERATIONH_12BITOFFSET);
        pstZmeRtlPara->u32ZmeCoefAddrVL = PQ_MNG_GetGfxVLfirCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVL);
        pstZmeRtlPara->u32ZmeCoefAddrVC = PQ_MNG_GetGfxVCfirCoef( &(gs_stGPZme.stZmeCoefAddr), pstZmeRtlPara->u32ZmeRatioVC);
    }
    return;
}

static HI_S32 PQ_MNG_SetGfxZmeRegCfg(HI_PQ_GFX_LAYER_E enGfxZmeLayer, HI_BOOL bSlvGp, PQ_GZME_RTL_PARA_S *pstZmeRtlPara)
{
    /* zme enable horizontal */
    if (PQ_GFX_GP1 < enGfxZmeLayer)
    {
        return HI_FAILURE;
    }

    PQ_HAL_SetGZmeEnable(enGfxZmeLayer, PQ_GZME_MODE_HOR, pstZmeRtlPara->bZmeEnH);
    PQ_HAL_SetGZmeEnable(enGfxZmeLayer, PQ_GZME_MODE_VER, pstZmeRtlPara->bZmeEnV);

    PQ_HAL_SetGZmeTabV(enGfxZmeLayer, pstZmeRtlPara->bZmeTapV);

    if (pstZmeRtlPara->bZmeEnH || pstZmeRtlPara->bZmeEnV)
    {
        /**
         ** ����GP CTRL������WBC_GP0�Ƿ�󶨵�GP1 ZME���Լ�LBOXʹ�ܵ�
         **/
        PQ_HAL_SetGZmeIpOrder         (enGfxZmeLayer, bSlvGp, PQ_GP_ORDER_ZME_CSC);
        /* GP0 sharpen is forced to open,  set hfir_order V_H */
        PQ_HAL_SetGZmeHfirOrder       (enGfxZmeLayer, PQ_GZME_ORDER_HV);
        PQ_HAL_SetGZmeCoefAddr        (enGfxZmeLayer, PQ_GP_PARA_ZME_HOR, pstZmeRtlPara->u32ZmeCoefAddrHL);
        /* set zme mode of horizontal luma and chroma */
        PQ_HAL_SetGZmeFirEnable       (enGfxZmeLayer, PQ_GZME_MODE_HOR, pstZmeRtlPara->bZmeMdHLC);
        /* set zme mode of horizontal alpha */
        PQ_HAL_SetGZmeFirEnable       (enGfxZmeLayer, PQ_GZME_MODE_ALPHA, pstZmeRtlPara->bZmeMdHA);
        PQ_HAL_SetGZmeMidEnable       (enGfxZmeLayer, PQ_GZME_MODE_ALPHA, pstZmeRtlPara->bZmeMedHA);
        PQ_HAL_SetGZmeMidEnable       (enGfxZmeLayer, PQ_GZME_MODE_HORL, pstZmeRtlPara->bZmeMedHL);
        PQ_HAL_SetGZmeMidEnable       (enGfxZmeLayer, PQ_GZME_MODE_HORC, pstZmeRtlPara->bZmeMedHC);
        PQ_HAL_SetGZmePhase           (enGfxZmeLayer, PQ_GZME_MODE_HORL, pstZmeRtlPara->s32ZmeOffsetHL);
        PQ_HAL_SetGZmePhase           (enGfxZmeLayer, PQ_GZME_MODE_HORC, pstZmeRtlPara->s32ZmeOffsetHC);
        PQ_HAL_SetGZmeHorRatio        (enGfxZmeLayer, pstZmeRtlPara->u32ZmeRatioHL);
        PQ_HAL_SetGZmeCoefAddr        (enGfxZmeLayer, PQ_GP_PARA_ZME_VER, pstZmeRtlPara->u32ZmeCoefAddrVL);
        /* set zme mode of horizontal luma and chroma */
        PQ_HAL_SetGZmeFirEnable       (enGfxZmeLayer, PQ_GZME_MODE_VER, pstZmeRtlPara->bZmeMdVLC);
        /* set zme mode of horizontal alpha */
        PQ_HAL_SetGZmeFirEnable       (enGfxZmeLayer, PQ_GZME_MODE_ALPHAV, pstZmeRtlPara->bZmeMdVA);
        PQ_HAL_SetGZmeMidEnable       (enGfxZmeLayer, PQ_GZME_MODE_ALPHAV, pstZmeRtlPara->bZmeMedVA);
        PQ_HAL_SetGZmeMidEnable       (enGfxZmeLayer, PQ_GZME_MODE_VERL, pstZmeRtlPara->bZmeMedVL);
        PQ_HAL_SetGZmeMidEnable       (enGfxZmeLayer, PQ_GZME_MODE_VERC, pstZmeRtlPara->bZmeMedVC);
        PQ_HAL_SetGZmePhase           (enGfxZmeLayer, PQ_GZME_MODE_VERL, pstZmeRtlPara->s32ZmeOffsetVBtm);
        PQ_HAL_SetGZmePhase           (enGfxZmeLayer, PQ_GZME_MODE_VERC, pstZmeRtlPara->s32ZmeOffsetVTop);
        PQ_HAL_SetGZmeVerRatio        (enGfxZmeLayer, pstZmeRtlPara->u32ZmeRatioVL);

        if (PQ_GFX_GP0 == enGfxZmeLayer)
        {
            PQ_HAL_SetGZmeHfirOrder(enGfxZmeLayer, pstZmeRtlPara->bZmeOrder);
        }
    }

    /**
     ** ���ý�����΢��ʹ��
     ** ����ط���Ҫ2�׾���2�ף��´β���Ҫ��ʱ��Ҫ���������������
     ** ÿ�ζ�����һ��
     **/
    //PQ_HAL_SetGZmeTabV(enGfxZmeLayer, pstZmeRtlPara->bZmeTapV);

    return HI_SUCCESS;
}


HI_S32 PQ_MNG_SetGfxResume(HI_BOOL bDefault)
{
    gs_bResume[PQ_GFX_GP0] = HI_TRUE;
    gs_bResume[PQ_GFX_GP1] = HI_TRUE;

    return HI_SUCCESS;
}

HI_S32 PQ_MNG_SetGfxZme(HI_PQ_GFX_LAYER_E enGfxZmeLayer, HI_PQ_GFX_ZME_PARA_S *pstGfxZmePara)
{
    HI_S32  s32Ret;
    HI_BOOL bChange = HI_FALSE;
    PQ_GZME_RTL_PARA_S stZmeRtlPara = {0};
    static HI_PQ_GFX_ZME_PARA_S stZmePara[PQ_GFX_LAYER_BUTT] = {{0}};

    PQ_CHECK_OVER_RANGE(enGfxZmeLayer, PQ_GFX_LAYER_BUTT);
    PQ_CHECK_NULL_PTR(pstGfxZmePara);

    if (HI_FALSE == pstGfxZmePara->bZmeFrmFmtOut)
    {
        PQ_HAL_SetGZmeEnable(enGfxZmeLayer, PQ_GZME_MODE_VER, HI_TRUE);
    }

    bChange  =  (stZmePara[enGfxZmeLayer].u32ZmeFrmWIn != pstGfxZmePara->u32ZmeFrmWIn)
                || (stZmePara[enGfxZmeLayer].u32ZmeFrmHIn != pstGfxZmePara->u32ZmeFrmHIn)
                || (stZmePara[enGfxZmeLayer].u32ZmeFrmWOut != pstGfxZmePara->u32ZmeFrmWOut)
                || (stZmePara[enGfxZmeLayer].u32ZmeFrmHOut != pstGfxZmePara->u32ZmeFrmHOut)
                || (stZmePara[enGfxZmeLayer].bZmeFrmFmtIn != pstGfxZmePara->bZmeFrmFmtIn)
                || (stZmePara[enGfxZmeLayer].bZmeFrmFmtOut != pstGfxZmePara->bZmeFrmFmtOut)
                || (stZmePara[enGfxZmeLayer].bDeFlicker != pstGfxZmePara->bDeFlicker);

    if ( (HI_FALSE == bChange) && (HI_FALSE == gs_bResume[PQ_GFX_GP0]) && (HI_FALSE == gs_bResume[PQ_GFX_GP1]))
    {
        return HI_SUCCESS;
    }
    gs_bResume[enGfxZmeLayer] = HI_FALSE;

    PQ_MNG_GZmeComnSet(pstGfxZmePara, &stZmeRtlPara);

    if (PQ_GFX_GP0 == enGfxZmeLayer)
    {
        PQ_MNG_GZmeHDSet(pstGfxZmePara, &stZmeRtlPara);
    }
    else if (PQ_GFX_GP1 == enGfxZmeLayer)
    {
        PQ_MNG_GZmeSDSet(pstGfxZmePara, &stZmeRtlPara);
    }

    if (pstGfxZmePara->u32ZmeFrmWIn > SHARPEN_MAX_WIDTH)
    {
        stZmeRtlPara.bZmeEnH = HI_FALSE;
        stZmeRtlPara.bZmeEnV = HI_FALSE;
    }

    memcpy(&stZmePara[enGfxZmeLayer], pstGfxZmePara, sizeof(HI_PQ_GFX_ZME_PARA_S));

    s32Ret = PQ_MNG_SetGfxZmeRegCfg(enGfxZmeLayer, pstGfxZmePara->bSlvGp, &stZmeRtlPara);

    return s32Ret;
}

#ifndef HI_BUILD_IN_BOOT
HI_S32 PQ_MNG_InitGfxZme(PQ_PARAM_S *pstPqParam, HI_BOOL bDefault)
#else
HI_S32 PQ_MNG_InitGfxZme(HI_VOID)
#endif
{
    HI_S32 s32Ret = HI_FAILURE;
    PQ_MMZ_BUF_S stMMZ = {0};

    if (g_bGfxZmeInitFlag)
    {
        return HI_SUCCESS;
    }
    /* 98MV200 sdk */
#if defined(CHIP_TYPE_hi3798cv200)
    s32Ret = PQ_HAL_MMZ_AllocAndMap("PQ_GfxZmeCoef", HI_NULL, GZME_MMZ_SIZE, 16, &stMMZ);
#elif defined(CHIP_TYPE_hi3798mv200)||defined(CHIP_TYPE_hi3798mv300)||defined(CHIP_TYPE_hi3798mv310)||defined(CHIP_TYPE_hi3798mv200_a)||defined(CHIP_TYPE_hi3796mv200)
    s32Ret = PQ_HAL_MMZ_AllocAndMap("PQ_GfxZmeCoef", HI_NULL, GZME_MMZ_SIZE, 256, &stMMZ);
#endif
    if (HI_SUCCESS != s32Ret)
    {
        HI_ERR_PQ("PQ_MNG_MMZ_AllocAndMap failed\n");
        return HI_FAILURE;
    }

    gs_stGPZme.stMBuf.u32StartPhyAddr = stMMZ.u32StartPhyAddr;
    gs_stGPZme.stMBuf.pu8StartVirAddr = stMMZ.pu8StartVirAddr;
    gs_stGPZme.stMBuf.u32Size         = stMMZ.u32Size;

    /**
     ** load zme coefficient into the memory
     **/
    PQ_MNG_GZmeLoadCoefHV(&gs_stGPZme);

    g_bGfxZmeInitFlag = HI_TRUE;

    return HI_SUCCESS;
}

HI_S32 PQ_MNG_DeInitGfxZme(HI_VOID)
{
    /* release zme coefficient memory */
    if (gs_stGPZme.stMBuf.pu8StartVirAddr != HI_NULL)
    {
        //HI_DRV_MMZ_UnmapAndRelease(&(gs_stGPZme.stMBuf));
        PQ_HAL_MMZ_UnmapAndRelease((PQ_MMZ_BUF_S *) & (gs_stGPZme.stMBuf));
        gs_stGPZme.stMBuf.pu8StartVirAddr = HI_NULL;
        gs_stGPZme.stMBuf.u32StartPhyAddr = 0;
    }

    return HI_SUCCESS;
}
#ifdef HI_BUILD_IN_BOOT
HI_S32 DRV_PQ_SetGfxZme(HI_PQ_GFX_LAYER_E enGfxZmeLayer, HI_PQ_GFX_ZME_PARA_S *pstGfxZmePara)
{
    return PQ_MNG_SetGfxZme(enGfxZmeLayer, pstGfxZmePara);
}
HI_S32 DRV_PQ_InitGfxZme()
{
    return PQ_MNG_InitGfxZme();
}
#else

static stPQAlgFuncs stGfxZMEFuncs =
{
    .Init               = PQ_MNG_InitGfxZme,
    .DeInit             = PQ_MNG_DeInitGfxZme,
    .SetGfxZme          = PQ_MNG_SetGfxZme,
    .SetResume          = PQ_MNG_SetGfxResume,
};

HI_S32 PQ_MNG_RegisterGfxZme(HI_VOID)
{
    HI_S32 s32Ret = HI_FAILURE;

    s32Ret = PQ_COMM_AlgRegister(HI_PQ_MODULE_GFXZME, REG_TYPE_BUTT, PQ_BIN_ADAPT_SINGLE, "gfx zme", HI_NULL, &stGfxZMEFuncs);

    return s32Ret;
}

HI_S32 PQ_MNG_UnRegisterGfxZme()
{
    HI_S32 s32Ret = HI_FAILURE;

    s32Ret = PQ_COMM_AlgUnRegister(HI_PQ_MODULE_GFXZME);

    return s32Ret;
}
#endif

