MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  75.90ps 75.90ps 75.90ps 75.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  69.50ps 69.50ps 69.50ps 69.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  81.50ps 81.50ps 81.50ps 81.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  77.10ps 77.10ps 77.10ps 77.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  73.20ps 73.20ps 73.20ps 73.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  52.60ps 52.60ps 52.60ps 52.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  84.10ps 84.10ps 84.10ps 84.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  83.70ps 83.70ps 83.70ps 83.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  81.60ps 81.60ps 81.60ps 81.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  80.70ps 80.70ps 80.70ps 80.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  77.60ps 77.60ps 77.60ps 77.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  81.50ps 81.50ps 81.50ps 81.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  80.80ps 80.80ps 80.80ps 80.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  72.30ps 72.30ps 72.30ps 72.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  75.30ps 75.30ps 75.30ps 75.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  97.80ps 97.80ps 97.80ps 97.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  86.40ps 86.40ps 86.40ps 86.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  70.40ps 70.40ps 70.40ps 70.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  75.30ps 75.30ps 75.30ps 75.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  78.80ps 78.80ps 78.80ps 78.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  83.80ps 83.80ps 83.80ps 83.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  61.70ps 61.70ps 61.70ps 61.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  67.40ps 67.40ps 67.40ps 67.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  96.90ps 96.90ps 96.90ps 96.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  77.60ps 77.60ps 77.60ps 77.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  70.70ps 70.70ps 70.70ps 70.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  69.70ps 69.70ps 69.70ps 69.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  69.80ps 69.80ps 69.80ps 69.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  63.40ps 63.40ps 63.40ps 63.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  89.70ps 89.70ps 89.70ps 89.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  72.60ps 72.60ps 72.60ps 72.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  80.40ps 80.40ps 80.40ps 80.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  67.00ps 67.00ps 67.00ps 67.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  67.50ps 67.50ps 67.50ps 67.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  88.00ps 88.00ps 88.00ps 88.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  71.10ps 71.10ps 71.10ps 71.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  71.00ps 71.00ps 71.00ps 71.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  58.40ps 58.40ps 58.40ps 58.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  63.60ps 63.60ps 63.60ps 63.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  82.40ps 82.40ps 82.40ps 82.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  68.90ps 68.90ps 68.90ps 68.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  69.20ps 69.20ps 69.20ps 69.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  46.60ps 46.60ps 46.60ps 46.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  78.90ps 78.90ps 78.90ps 78.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  68.30ps 68.30ps 68.30ps 68.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  67.10ps 67.10ps 67.10ps 67.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  67.00ps 67.00ps 67.00ps 67.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  49.60ps 49.60ps 49.60ps 49.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  58.20ps 58.20ps 58.20ps 58.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  42.70ps 42.70ps 42.70ps 42.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  64.80ps 64.80ps 64.80ps 64.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  74.90ps 74.90ps 74.90ps 74.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  58.70ps 58.70ps 58.70ps 58.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  63.10ps 63.10ps 63.10ps 63.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  56.70ps 56.70ps 56.70ps 56.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  54.70ps 54.70ps 54.70ps 54.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  55.00ps 55.00ps 55.00ps 55.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  52.80ps 52.80ps 52.80ps 52.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  43.80ps 43.80ps 43.80ps 43.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  68.30ps 68.30ps 68.30ps 68.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  53.80ps 53.80ps 53.80ps 53.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  58.60ps 58.60ps 58.60ps 58.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  55.00ps 55.00ps 55.00ps 55.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  57.10ps 57.10ps 57.10ps 57.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  55.90ps 55.90ps 55.90ps 55.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  56.60ps 56.60ps 56.60ps 56.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  54.10ps 54.10ps 54.10ps 54.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  73.20ps 73.20ps 73.20ps 73.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  52.60ps 52.60ps 52.60ps 52.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  58.40ps 58.40ps 58.40ps 58.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  52.40ps 52.40ps 52.40ps 52.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  50.30ps 50.30ps 50.30ps 50.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  54.30ps 54.30ps 54.30ps 54.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  50.30ps 50.30ps 50.30ps 50.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  50.00ps 50.00ps 50.00ps 50.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  52.00ps 52.00ps 52.00ps 52.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  51.00ps 51.00ps 51.00ps 51.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  43.30ps 43.30ps 43.30ps 43.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  62.50ps 62.50ps 62.50ps 62.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  52.40ps 52.40ps 52.40ps 52.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  50.50ps 50.50ps 50.50ps 50.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  42.00ps 42.00ps 42.00ps 42.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  40.00ps 40.00ps 40.00ps 40.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  39.70ps 39.70ps 39.70ps 39.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  49.00ps 49.00ps 49.00ps 49.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  48.10ps 48.10ps 48.10ps 48.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  41.50ps 41.50ps 41.50ps 41.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  62.60ps 62.60ps 62.60ps 62.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  44.30ps 44.30ps 44.30ps 44.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  47.10ps 47.10ps 47.10ps 47.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  47.00ps 47.00ps 47.00ps 47.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  46.80ps 46.80ps 46.80ps 46.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  36.80ps 36.80ps 36.80ps 36.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  45.70ps 45.70ps 45.70ps 45.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  34.90ps 34.90ps 34.90ps 34.90ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  68.50ps 68.50ps 68.50ps 68.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  43.00ps 43.00ps 43.00ps 43.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  41.70ps 41.70ps 41.70ps 41.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  36.20ps 36.20ps 36.20ps 36.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  40.80ps 40.80ps 40.80ps 40.80ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  66.30ps 66.30ps 66.30ps 66.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  50.50ps 50.50ps 50.50ps 50.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  38.40ps 38.40ps 38.40ps 38.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  32.70ps 32.70ps 32.70ps 32.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  35.70ps 35.70ps 35.70ps 35.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  25.30ps 25.30ps 25.30ps 25.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  31.60ps 31.60ps 31.60ps 31.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  29.50ps 29.50ps 29.50ps 29.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  29.20ps 29.20ps 29.20ps 29.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  28.00ps 28.00ps 28.00ps 28.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  26.60ps 26.60ps 26.60ps 26.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  26.30ps 26.30ps 26.30ps 26.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  26.30ps 26.30ps 26.30ps 26.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  25.70ps 25.70ps 25.70ps 25.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  25.60ps 25.60ps 25.60ps 25.60ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  39.50ps 39.50ps 39.50ps 39.50ps 0pf view_tc
MacroModel pin next_reg_reg/CLK  45.20ps 45.20ps 45.20ps 45.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  24.10ps 24.10ps 24.10ps 24.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  23.90ps 23.90ps 23.90ps 23.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][25]/CLK  23.10ps 23.10ps 23.10ps 23.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  22.10ps 22.10ps 22.10ps 22.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  21.70ps 21.70ps 21.70ps 21.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  21.10ps 21.10ps 21.10ps 21.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  15.80ps 15.80ps 15.80ps 15.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  13.70ps 13.70ps 13.70ps 13.70ps 0pf view_tc
MacroModel pin core_d_reg_reg[1]/CLK  13.40ps 13.40ps 13.40ps 13.40ps 0pf view_tc
MacroModel pin core_digest_valid_reg_reg/CLK  12.40ps 12.40ps 12.40ps 12.40ps 0pf view_tc
MacroModel pin core_h_reg_reg[1]/CLK  10.70ps 10.70ps 10.70ps 10.70ps 0pf view_tc
