

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
15 non-gated/non-generated clock tree(s) driving 3257 clock pin(s) of sequential element(s)
14 gated/generated clock tree(s) driving 30605 clock pin(s) of sequential element(s)
0 instances converted, 30605 sequential instances remain driven by gated/generated clocks

============================================================================================================================================== Non-Gated/Non-Generated Clocks ===============================================================================================================================================
Clock Tree ID     Driving Element                                                                                                                 Drive Element Type                   Fanout     Sample Instance                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0013       INBUF_DIFF_0_0                                                                                                                  INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                                                                    
@K:CKID0016       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0017       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0018       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0019       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0020       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0021       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0022       FTDI_CLK                                                                                                                        clock definition on port             251        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[25]                                                 
@K:CKID0023       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0024       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0025       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0026       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0027       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0028       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0029       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160                                                                                 clock definition on OSC_RC160MHZ     4          Clock_Reset_0.PF_CLK_DIV_C2_0_0.PF_CLK_DIV_C2_0.I_CD                                                                       
=============================================================================================================================================================================================================================================================================================================================
========================================================================================================================================================================================================= Gated/Generated Clocks ==========================================================================================================================================================================================================
Clock Tree ID     Driving Element                                                                                                                                                 Drive Element Type                 Fanout     Sample Instance                                                                                                                                    Explanation                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0                                                                                                                PLL                                25566      Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain[0]                                                                                  No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                                                PLL                                3788       Clock_Reset_0.Clock_Switch_0.MUX_select_Register[0]                                                                                                No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0003       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                                                PLL                                1047       Clock_Reset_0.Synchronizer_0.Chain[0]                                                                                                              No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0004       Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0                                                                                                                PLL                                2          Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]                                                                                No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0005       Clock_Reset_0.Clock_Switch_0.Clock_To_PLL_6                                                                                                                     CFG4                               1          Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0                                                                                                   No gated clock conversion method for cell cell:work.PLL 
@K:CKID0006       Clock_Reset_0.Clock_Switch_0_0.Clock_To_PLL_6                                                                                                                   CFG4                               1          Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0                                                                                                   No gated clock conversion method for cell cell:work.PLL 
@K:CKID0007       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0008       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0009       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0010       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0011       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0012       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0014       Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                                                                                                              clock definition on ICB_CLKDIV     2          Transceiver_Main_0.Synchronizer_0_2.Chain[0]                                                                                                       No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0015       Transceiver_Main_0.Transceiver_LanesConnection_0.CTRL_Clock                                                                                                     clock definition on port           192        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1                No gated clock conversion method for cell cell:ACG4.DFN1
===========================================================================================================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

