// Seed: 1131434771
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  tri0 id_4,
    input  wand id_5,
    input  tri1 id_6,
    output tri0 id_7
);
  wire id_9;
  assign module_1.id_7 = 0;
  logic id_10;
  assign id_7 = id_2;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    output logic id_8,
    input uwire id_9,
    output wire id_10,
    input wor id_11,
    output supply1 id_12,
    output wand id_13
);
  assign id_7 = 1;
  wire id_15;
  initial id_8 = 1 ^ -1 ^ -1 ^ 1 ^ id_1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_13,
      id_9,
      id_4,
      id_2,
      id_12
  );
endmodule
