{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727152089785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727152089786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 01:28:09 2024 " "Processing started: Tue Sep 24 01:28:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727152089786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152089786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador_v2 -c elevador_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador_v2 -c elevador_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152089786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727152090403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727152090404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727152099173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevador_v2.sv(99) " "Verilog HDL information at elevador_v2.sv(99): always construct contains both blocking and non-blocking assignments" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727152099176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevador_v2.sv(1009) " "Verilog HDL information at elevador_v2.sv(1009): always construct contains both blocking and non-blocking assignments" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1009 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727152099178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevador_v2.sv(1640) " "Verilog HDL information at elevador_v2.sv(1640): always construct contains both blocking and non-blocking assignments" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727152099178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevador_v2.sv(1784) " "Verilog HDL information at elevador_v2.sv(1784): always construct contains both blocking and non-blocking assignments" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1784 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727152099179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador_v2.sv 5 4 " "Found 5 design units, including 4 entities, in source file elevador_v2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_functions (SystemVerilog) " "Found design unit 1: my_functions (SystemVerilog)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727152099180 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727152099180 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 840 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727152099180 ""} { "Info" "ISGN_ENTITY_NAME" "3 controladora " "Found entity 3: controladora" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727152099180 ""} { "Info" "ISGN_ENTITY_NAME" "4 seq_pavimento " "Found entity 4: seq_pavimento" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727152099180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controladora.sv " "Can't analyze file -- file controladora.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727152099184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1A DE1_SOC_golden_top.v(291) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(291): created implicit net for \"E1A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2A DE1_SOC_golden_top.v(292) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(292): created implicit net for \"E2A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3A DE1_SOC_golden_top.v(293) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(293): created implicit net for \"E3A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4A DE1_SOC_golden_top.v(294) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(294): created implicit net for \"E4A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5A DE1_SOC_golden_top.v(295) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(295): created implicit net for \"E5A\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1B DE1_SOC_golden_top.v(327) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(327): created implicit net for \"E1B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2B DE1_SOC_golden_top.v(328) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(328): created implicit net for \"E2B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3B DE1_SOC_golden_top.v(329) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(329): created implicit net for \"E3B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4B DE1_SOC_golden_top.v(330) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(330): created implicit net for \"E4B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5B DE1_SOC_golden_top.v(331) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(331): created implicit net for \"E5B\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727152099241 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC_golden_top.v(100) " "Output port \"DRAM_ADDR\" at DE1_SOC_golden_top.v(100) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC_golden_top.v(101) " "Output port \"DRAM_BA\" at DE1_SOC_golden_top.v(101) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SOC_golden_top.v(237) " "Output port \"VGA_B\" at DE1_SOC_golden_top.v(237) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SOC_golden_top.v(240) " "Output port \"VGA_G\" at DE1_SOC_golden_top.v(240) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SOC_golden_top.v(242) " "Output port \"VGA_R\" at DE1_SOC_golden_top.v(242) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_golden_top.v(59) " "Output port \"ADC_CONVST\" at DE1_SOC_golden_top.v(59) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_golden_top.v(60) " "Output port \"ADC_DIN\" at DE1_SOC_golden_top.v(60) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_golden_top.v(62) " "Output port \"ADC_SCLK\" at DE1_SOC_golden_top.v(62) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_golden_top.v(72) " "Output port \"AUD_DACDAT\" at DE1_SOC_golden_top.v(72) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_golden_top.v(74) " "Output port \"AUD_XCK\" at DE1_SOC_golden_top.v(74) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC_golden_top.v(102) " "Output port \"DRAM_CAS_N\" at DE1_SOC_golden_top.v(102) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC_golden_top.v(103) " "Output port \"DRAM_CKE\" at DE1_SOC_golden_top.v(103) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099243 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC_golden_top.v(104) " "Output port \"DRAM_CLK\" at DE1_SOC_golden_top.v(104) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC_golden_top.v(105) " "Output port \"DRAM_CS_N\" at DE1_SOC_golden_top.v(105) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_golden_top.v(107) " "Output port \"DRAM_LDQM\" at DE1_SOC_golden_top.v(107) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC_golden_top.v(108) " "Output port \"DRAM_RAS_N\" at DE1_SOC_golden_top.v(108) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_golden_top.v(109) " "Output port \"DRAM_UDQM\" at DE1_SOC_golden_top.v(109) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC_golden_top.v(110) " "Output port \"DRAM_WE_N\" at DE1_SOC_golden_top.v(110) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_golden_top.v(115) " "Output port \"FAN_CTRL\" at DE1_SOC_golden_top.v(115) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_golden_top.v(120) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_golden_top.v(120) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_golden_top.v(200) " "Output port \"IRDA_TXD\" at DE1_SOC_golden_top.v(200) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_golden_top.v(231) " "Output port \"TD_RESET_N\" at DE1_SOC_golden_top.v(231) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SOC_golden_top.v(238) " "Output port \"VGA_BLANK_N\" at DE1_SOC_golden_top.v(238) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SOC_golden_top.v(239) " "Output port \"VGA_CLK\" at DE1_SOC_golden_top.v(239) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SOC_golden_top.v(241) " "Output port \"VGA_HS\" at DE1_SOC_golden_top.v(241) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SOC_golden_top.v(243) " "Output port \"VGA_SYNC_N\" at DE1_SOC_golden_top.v(243) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SOC_golden_top.v(246) " "Output port \"VGA_VS\" at DE1_SOC_golden_top.v(246) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727152099244 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:div " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:div\"" {  } { { "DE1_SOC_golden_top.v" "div" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elevador elevador:elevadorA " "Elaborating entity \"elevador\" for hierarchy \"elevador:elevadorA\"" {  } { { "DE1_SOC_golden_top.v" "elevadorA" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099256 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alerta elevador_v2.sv(797) " "Verilog HDL Always Construct warning at elevador_v2.sv(797): variable \"alerta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 797 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727152099265 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "elevador_v2.sv(799) " "Verilog HDL Case Statement warning at elevador_v2.sv(799): incomplete case statement has no default case item" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 799 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727152099265 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont_led elevador_v2.sv(823) " "Verilog HDL Always Construct warning at elevador_v2.sv(823): variable \"cont_led\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 823 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727152099266 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont_led elevador_v2.sv(824) " "Verilog HDL Always Construct warning at elevador_v2.sv(824): variable \"cont_led\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 824 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727152099266 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "displayInterno elevador_v2.sv(796) " "Verilog HDL Always Construct warning at elevador_v2.sv(796): inferring latch(es) for variable \"displayInterno\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099266 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont_led elevador_v2.sv(796) " "Verilog HDL Always Construct warning at elevador_v2.sv(796): inferring latch(es) for variable \"cont_led\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099266 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alerta_leds elevador_v2.sv(796) " "Verilog HDL Always Construct warning at elevador_v2.sv(796): inferring latch(es) for variable \"alerta_leds\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099266 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerta_leds elevador_v2.sv(796) " "Inferred latch for \"alerta_leds\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[0\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[0\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[1\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[1\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[2\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[2\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[3\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[3\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[4\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[4\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[5\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[5\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[6\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[6\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[7\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[7\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[8\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[8\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[9\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[9\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[10\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[10\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099272 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[11\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[11\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[12\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[12\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[13\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[13\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[14\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[14\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[15\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[15\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[16\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[16\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[17\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[17\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[18\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[18\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[19\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[19\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[20\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[20\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[21\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[21\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[22\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[22\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[23\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[23\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[24\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[24\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[25\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[25\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099273 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[26\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[26\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[27\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[27\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[28\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[28\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[29\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[29\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[30\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[30\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_led\[31\] elevador_v2.sv(796) " "Inferred latch for \"cont_led\[31\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[0\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[0\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[1\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[1\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[2\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[2\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[3\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[3\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[4\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[4\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[5\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[5\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInterno\[6\] elevador_v2.sv(796) " "Inferred latch for \"displayInterno\[6\]\" at elevador_v2.sv(796)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 796 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099274 "|DE1_SOC_golden_top|elevador:elevadorA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladora controladora:mycontroladora " "Elaborating entity \"controladora\" for hierarchy \"controladora:mycontroladora\"" {  } { { "DE1_SOC_golden_top.v" "mycontroladora" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099303 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevador_v2.sv(1036) " "Verilog HDL Case Statement information at elevador_v2.sv(1036): all case item expressions in this case statement are onehot" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1036 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727152099307 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "elevador_v2.sv(1242) " "Verilog HDL Case Statement warning at elevador_v2.sv(1242): can't check case statement for completeness because the case expression has too many possible states" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1242 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1727152099310 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "elevador_v2.sv(1322) " "Verilog HDL Case Statement warning at elevador_v2.sv(1322): can't check case statement for completeness because the case expression has too many possible states" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1322 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1727152099311 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "elevador_v2.sv(1583) " "Verilog HDL Case Statement warning at elevador_v2.sv(1583): incomplete case statement has no default case item" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1583 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727152099317 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "displayInternoA elevador_v2.sv(1580) " "Verilog HDL Always Construct warning at elevador_v2.sv(1580): inferring latch(es) for variable \"displayInternoA\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099318 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "elevador_v2.sv(1613) " "Verilog HDL Case Statement warning at elevador_v2.sv(1613): incomplete case statement has no default case item" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1613 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727152099318 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "displayInternoB elevador_v2.sv(1610) " "Verilog HDL Always Construct warning at elevador_v2.sv(1610): inferring latch(es) for variable \"displayInternoB\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099318 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds0 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds0\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099320 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds1 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds1\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099320 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds2 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds2\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099320 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds3 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds3\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099320 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds4 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds4\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099321 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds5 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds5\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099321 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds6 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds6\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099321 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_leds7 elevador_v2.sv(1640) " "Verilog HDL Always Construct warning at elevador_v2.sv(1640): inferring latch(es) for variable \"d_leds7\", which holds its previous value in one or more paths through the always construct" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1640 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727152099321 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds7 elevador_v2.sv(1651) " "Inferred latch for \"d_leds7\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099328 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds6 elevador_v2.sv(1651) " "Inferred latch for \"d_leds6\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds5 elevador_v2.sv(1651) " "Inferred latch for \"d_leds5\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds4 elevador_v2.sv(1651) " "Inferred latch for \"d_leds4\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds3 elevador_v2.sv(1651) " "Inferred latch for \"d_leds3\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds2 elevador_v2.sv(1651) " "Inferred latch for \"d_leds2\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds1 elevador_v2.sv(1651) " "Inferred latch for \"d_leds1\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_leds0 elevador_v2.sv(1651) " "Inferred latch for \"d_leds0\" at elevador_v2.sv(1651)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[0\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[0\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[1\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[1\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[2\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[2\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[3\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[3\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[4\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[4\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[5\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[5\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoB\[6\] elevador_v2.sv(1610) " "Inferred latch for \"displayInternoB\[6\]\" at elevador_v2.sv(1610)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1610 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[0\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[0\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099329 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[1\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[1\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099330 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[2\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[2\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099330 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[3\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[3\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099330 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[4\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[4\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099330 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[5\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[5\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099330 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayInternoA\[6\] elevador_v2.sv(1580) " "Inferred latch for \"displayInternoA\[6\]\" at elevador_v2.sv(1580)" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152099330 "|DE1_SOC_golden_top|controladora:mycontroladora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_pavimento seq_pavimento:pavimentosA " "Elaborating entity \"seq_pavimento\" for hierarchy \"seq_pavimento:pavimentosA\"" {  } { { "DE1_SOC_golden_top.v" "pavimentosA" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152099385 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "elevador_v2.sv(1795) " "Verilog HDL Case Statement warning at elevador_v2.sv(1795): can't check case statement for completeness because the case expression has too many possible states" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1795 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1727152099392 "|DE1_SOC_golden_top|seq_pavimento:pavimentosA"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727152100590 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1727152100590 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727152100590 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1727152100590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds0 " "Latch controladora:mycontroladora\|d_leds0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727152100598 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727152100598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds1 " "Latch controladora:mycontroladora\|d_leds1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727152100598 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727152100598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds2 " "Latch controladora:mycontroladora\|d_leds2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727152100599 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727152100599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds3 " "Latch controladora:mycontroladora\|d_leds3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727152100599 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727152100599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds4 " "Latch controladora:mycontroladora\|d_leds4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727152100599 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727152100599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds5 " "Latch controladora:mycontroladora\|d_leds5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727152100599 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727152100599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds6 " "Latch controladora:mycontroladora\|d_leds6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727152100599 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727152100599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:mycontroladora\|d_leds7 " "Latch controladora:mycontroladora\|d_leds7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:mycontroladora\|pavimentoB\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:mycontroladora\|pavimentoB\[2\]" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 1543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727152100599 ""}  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 996 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727152100599 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i1 elevador:elevadorA\|i1~_emulated elevador:elevadorA\|i1~1 " "Register \"elevador:elevadorA\|i1\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i1~_emulated\" and latch \"elevador:elevadorA\|i1~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorA|i1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i2 elevador:elevadorA\|i2~_emulated elevador:elevadorA\|i2~1 " "Register \"elevador:elevadorA\|i2\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i2~_emulated\" and latch \"elevador:elevadorA\|i2~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorA|i2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i3 elevador:elevadorA\|i3~_emulated elevador:elevadorA\|i3~1 " "Register \"elevador:elevadorA\|i3\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i3~_emulated\" and latch \"elevador:elevadorA\|i3~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorA|i3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i4 elevador:elevadorA\|i4~_emulated elevador:elevadorA\|i4~1 " "Register \"elevador:elevadorA\|i4\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i4~_emulated\" and latch \"elevador:elevadorA\|i4~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorA|i4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorA\|i5 elevador:elevadorA\|i5~_emulated elevador:elevadorA\|i5~1 " "Register \"elevador:elevadorA\|i5\" is converted into an equivalent circuit using register \"elevador:elevadorA\|i5~_emulated\" and latch \"elevador:elevadorA\|i5~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorA|i5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i1 elevador:elevadorB\|i1~_emulated elevador:elevadorB\|i1~1 " "Register \"elevador:elevadorB\|i1\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i1~_emulated\" and latch \"elevador:elevadorB\|i1~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorB|i1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i2 elevador:elevadorB\|i2~_emulated elevador:elevadorB\|i2~1 " "Register \"elevador:elevadorB\|i2\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i2~_emulated\" and latch \"elevador:elevadorB\|i2~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorB|i2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i3 elevador:elevadorB\|i3~_emulated elevador:elevadorB\|i3~1 " "Register \"elevador:elevadorB\|i3\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i3~_emulated\" and latch \"elevador:elevadorB\|i3~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorB|i3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i4 elevador:elevadorB\|i4~_emulated elevador:elevadorB\|i4~1 " "Register \"elevador:elevadorB\|i4\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i4~_emulated\" and latch \"elevador:elevadorB\|i4~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorB|i4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:elevadorB\|i5 elevador:elevadorB\|i5~_emulated elevador:elevadorB\|i5~1 " "Register \"elevador:elevadorB\|i5\" is converted into an equivalent circuit using register \"elevador:elevadorB\|i5~_emulated\" and latch \"elevador:elevadorB\|i5~1\"" {  } { { "elevador_v2.sv" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727152100604 "|DE1_SOC_golden_top|elevador:elevadorB|i5"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727152100604 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152101282 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152101282 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152101282 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152101282 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152101282 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152101282 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152101282 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152101282 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727152101282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727152101283 "|DE1_SOC_golden_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727152101283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727152101431 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727152102222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/output_files/elevador_v2.map.smsg " "Generated suppressed messages file C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/output_files/elevador_v2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152102312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727152102525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727152102525 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/DE1_SOC_golden_top.v" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727152102658 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727152102658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1380 " "Implemented 1380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727152102663 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727152102663 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727152102663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1139 " "Implemented 1139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727152102663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727152102663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727152102705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 01:28:22 2024 " "Processing ended: Tue Sep 24 01:28:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727152102705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727152102705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727152102705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727152102705 ""}
