Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 21:56:39 2024
| Host         : Laptop-Chanatpakorn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    89          
TIMING-16  Warning           Large setup violation          7           
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (153)
5. checking no_input_delay (11)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: hxd/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (153)
--------------------------------------------------
 There are 153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.550       -9.802                      8                 1802        0.215        0.000                      0                 1802        4.500        0.000                       0                  1762  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.550       -9.802                      8                 1802        0.215        0.000                      0                 1802        4.500        0.000                       0                  1762  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -1.550ns,  Total Violation       -9.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.550ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 3.980ns (36.545%)  route 6.911ns (63.455%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.541     5.062    vga/clk
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.518     5.580 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.719     6.299    vga/w_x[4]
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.423 r  vga/addr_reg_reg_i_246/O
                         net (fo=1, routed)           0.000     6.423    vga/addr_reg_reg_i_246_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.824 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.824    vga/addr_reg_reg_i_111_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.158 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.479    vga/at/compute_ascii_index_return0[5]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.782 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.673     8.456    vga/addr_reg_reg_i_104_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.841 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_40_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.063 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.814     9.876    vga/at/compute_ascii_index_return[7]
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.299    10.175 r  vga/addr_reg_reg_i_942/O
                         net (fo=70, routed)          0.760    10.936    grid/addr_reg_reg_i_546_1
    SLICE_X30Y75         LUT6 (Prop_lut6_I4_O)        0.124    11.060 r  grid/addr_reg_reg_i_618/O
                         net (fo=2, routed)           0.000    11.060    grid/addr_reg_reg_i_618_n_0
    SLICE_X30Y75         MUXF7 (Prop_muxf7_I1_O)      0.214    11.274 r  grid/addr_reg_reg_i_539/O
                         net (fo=1, routed)           0.912    12.185    grid/addr_reg_reg_i_539_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.297    12.482 r  grid/addr_reg_reg_i_263/O
                         net (fo=1, routed)           0.559    13.041    grid/addr_reg_reg_i_263_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.165 r  grid/addr_reg_reg_i_116/O
                         net (fo=3, routed)           0.880    14.045    grid/addr_reg_reg_i_116_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.169 r  grid/addr_reg_reg_i_43/O
                         net (fo=1, routed)           0.000    14.169    grid/addr_reg_reg_i_43_n_0
    SLICE_X42Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    14.383 r  grid/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.591    14.974    vga/addr_reg_reg_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.297    15.271 r  vga/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.682    15.953    at/rom/ADDRARDADDR[10]
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.476    14.817    at/rom/clk
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.403    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.953    
  -------------------------------------------------------------------
                         slack                                 -1.550    

Slack (VIOLATED) :        -1.489ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.830ns  (logic 4.012ns (37.044%)  route 6.818ns (62.956%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.541     5.062    vga/clk
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.518     5.580 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.719     6.299    vga/w_x[4]
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.423 r  vga/addr_reg_reg_i_246/O
                         net (fo=1, routed)           0.000     6.423    vga/addr_reg_reg_i_246_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.824 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.824    vga/addr_reg_reg_i_111_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.158 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.479    vga/at/compute_ascii_index_return0[5]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.782 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.673     8.456    vga/addr_reg_reg_i_104_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.841 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_40_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.063 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.814     9.876    vga/at/compute_ascii_index_return[7]
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.299    10.175 r  vga/addr_reg_reg_i_942/O
                         net (fo=70, routed)          0.643    10.819    grid/addr_reg_reg_i_546_1
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124    10.943 r  grid/addr_reg_reg_i_964/O
                         net (fo=1, routed)           0.000    10.943    grid/addr_reg_reg_i_964_n_0
    SLICE_X34Y79         MUXF7 (Prop_muxf7_I1_O)      0.214    11.157 r  grid/addr_reg_reg_i_561/O
                         net (fo=2, routed)           0.942    12.099    grid/addr_reg_reg_i_561_n_0
    SLICE_X42Y79         LUT6 (Prop_lut6_I0_O)        0.297    12.396 r  grid/addr_reg_reg_i_271/O
                         net (fo=1, routed)           0.710    13.106    grid/addr_reg_reg_i_271_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.230 r  grid/addr_reg_reg_i_118_comp/O
                         net (fo=4, routed)           0.811    14.041    grid/addr_reg_reg_i_118_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124    14.165 r  grid/addr_reg_reg_i_61/O
                         net (fo=1, routed)           0.000    14.165    grid/addr_reg_reg_i_61_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.245    14.410 r  grid/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.643    15.053    vga/addr_reg_reg_6
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.298    15.351 r  vga/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.541    15.892    at/rom/ADDRARDADDR[7]
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.476    14.817    at/rom/clk
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.403    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.892    
  -------------------------------------------------------------------
                         slack                                 -1.489    

Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.776ns  (logic 4.115ns (38.185%)  route 6.661ns (61.815%))
  Logic Levels:           15  (CARRY4=4 LUT4=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.541     5.062    vga/clk
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.518     5.580 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.719     6.299    vga/w_x[4]
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.423 r  vga/addr_reg_reg_i_246/O
                         net (fo=1, routed)           0.000     6.423    vga/addr_reg_reg_i_246_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.824 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.824    vga/addr_reg_reg_i_111_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.158 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.479    vga/at/compute_ascii_index_return0[5]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.782 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.673     8.456    vga/addr_reg_reg_i_104_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.841 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_40_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.063 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.672     9.734    vga/at/compute_ascii_index_return[7]
    SLICE_X31Y85         LUT4 (Prop_lut4_I3_O)        0.299    10.033 r  vga/addr_reg_reg_i_1048/O
                         net (fo=70, routed)          1.030    11.063    grid/addr_reg_reg_i_767_1
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.187 r  grid/addr_reg_reg_i_1062/O
                         net (fo=1, routed)           0.000    11.187    grid/addr_reg_reg_i_1062_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.245    11.432 r  grid/addr_reg_reg_i_746/O
                         net (fo=1, routed)           0.000    11.432    grid/addr_reg_reg_i_746_n_0
    SLICE_X39Y82         MUXF8 (Prop_muxf8_I0_O)      0.104    11.536 r  grid/addr_reg_reg_i_382/O
                         net (fo=2, routed)           0.801    12.336    grid/addr_reg_reg_i_382_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.316    12.652 r  grid/addr_reg_reg_i_180/O
                         net (fo=4, routed)           1.030    13.683    grid/addr_reg_reg_i_180_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    13.807 r  grid/addr_reg_reg_i_154/O
                         net (fo=1, routed)           0.000    13.807    grid/addr_reg_reg_i_154_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.209    14.016 r  grid/addr_reg_reg_i_69/O
                         net (fo=1, routed)           0.000    14.016    vga/addr_reg_reg_18
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I1_O)      0.088    14.104 r  vga/addr_reg_reg_i_26/O
                         net (fo=1, routed)           0.744    14.848    vga/addr_reg_reg_i_26_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.319    15.167 r  vga/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.671    15.838    at/rom/ADDRARDADDR[5]
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.476    14.817    at/rom/clk
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.403    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.838    
  -------------------------------------------------------------------
                         slack                                 -1.436    

Slack (VIOLATED) :        -1.420ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 3.730ns (34.662%)  route 7.031ns (65.338%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.541     5.062    vga/clk
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.518     5.580 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.719     6.299    vga/w_x[4]
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.423 r  vga/addr_reg_reg_i_246/O
                         net (fo=1, routed)           0.000     6.423    vga/addr_reg_reg_i_246_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.824 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.824    vga/addr_reg_reg_i_111_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.046 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.316     7.362    vga/at/compute_ascii_index_return0[4]
    SLICE_X31Y83         LUT2 (Prop_lut2_I0_O)        0.299     7.661 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     7.661    vga/addr_reg_reg_i_109_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.241 r  vga/addr_reg_reg_i_40/O[2]
                         net (fo=6, routed)           0.649     8.890    vga/at/compute_ascii_index_return[5]
    SLICE_X30Y82         LUT6 (Prop_lut6_I4_O)        0.302     9.192 r  vga/addr_reg_reg_i_41/O
                         net (fo=17, routed)          0.516     9.707    vga/addr_reg_reg_i_41_n_0
    SLICE_X31Y78         LUT3 (Prop_lut3_I0_O)        0.124     9.831 r  vga/addr_reg_reg_i_1005/O
                         net (fo=70, routed)          1.111    10.942    grid/addr_reg_reg_i_702_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.124    11.066 r  grid/addr_reg_reg_i_1028/O
                         net (fo=1, routed)           0.000    11.066    grid/addr_reg_reg_i_1028_n_0
    SLICE_X30Y85         MUXF7 (Prop_muxf7_I1_O)      0.247    11.313 r  grid/addr_reg_reg_i_714/O
                         net (fo=1, routed)           0.000    11.313    grid/addr_reg_reg_i_714_n_0
    SLICE_X30Y85         MUXF8 (Prop_muxf8_I0_O)      0.098    11.411 r  grid/addr_reg_reg_i_367/O
                         net (fo=3, routed)           1.144    12.555    grid/addr_reg_reg_i_367_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.319    12.874 r  grid/addr_reg_reg_i_175/O
                         net (fo=1, routed)           0.663    13.538    grid/addr_reg_reg_i_175_n_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124    13.662 r  grid/addr_reg_reg_i_80/O
                         net (fo=1, routed)           0.825    14.487    grid/addr_reg_reg_i_80_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    14.611 r  grid/addr_reg_reg_i_30/O
                         net (fo=1, routed)           0.418    15.029    vga/addr_reg_reg_11
    SLICE_X46Y79         LUT6 (Prop_lut6_I3_O)        0.124    15.153 r  vga/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.670    15.823    at/rom/ADDRARDADDR[4]
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.476    14.817    at/rom/clk
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.403    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                 -1.420    

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.693ns  (logic 3.990ns (37.315%)  route 6.703ns (62.685%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.541     5.062    vga/clk
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.518     5.580 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.719     6.299    vga/w_x[4]
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.423 r  vga/addr_reg_reg_i_246/O
                         net (fo=1, routed)           0.000     6.423    vga/addr_reg_reg_i_246_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.824 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.824    vga/addr_reg_reg_i_111_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.158 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.479    vga/at/compute_ascii_index_return0[5]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.782 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.673     8.456    vga/addr_reg_reg_i_104_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.841 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_40_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.063 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.814     9.876    vga/at/compute_ascii_index_return[7]
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.299    10.175 r  vga/addr_reg_reg_i_942/O
                         net (fo=70, routed)          0.749    10.924    grid/addr_reg_reg_i_546_1
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    11.048 r  grid/addr_reg_reg_i_645/O
                         net (fo=2, routed)           0.000    11.048    grid/addr_reg_reg_i_645_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.265 r  grid/addr_reg_reg_i_553/O
                         net (fo=1, routed)           0.551    11.816    grid/addr_reg_reg_i_553_n_0
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.299    12.115 r  grid/addr_reg_reg_i_268/O
                         net (fo=2, routed)           0.935    13.050    grid/addr_reg_reg_i_268_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.124    13.174 r  grid/addr_reg_reg_i_127/O
                         net (fo=4, routed)           0.806    13.980    grid/addr_reg_reg_i_127_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.124    14.104 r  grid/addr_reg_reg_i_49/O
                         net (fo=1, routed)           0.000    14.104    grid/addr_reg_reg_i_49_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    14.321 r  grid/addr_reg_reg_i_16/O
                         net (fo=1, routed)           0.468    14.789    vga/addr_reg_reg_2
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.299    15.088 r  vga/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.667    15.755    at/rom/ADDRARDADDR[9]
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.476    14.817    at/rom/clk
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.403    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.755    
  -------------------------------------------------------------------
                         slack                                 -1.352    

Slack (VIOLATED) :        -1.282ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 3.985ns (37.512%)  route 6.638ns (62.488%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.541     5.062    vga/clk
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.518     5.580 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.719     6.299    vga/w_x[4]
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.423 r  vga/addr_reg_reg_i_246/O
                         net (fo=1, routed)           0.000     6.423    vga/addr_reg_reg_i_246_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.824 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.824    vga/addr_reg_reg_i_111_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.158 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.479    vga/at/compute_ascii_index_return0[5]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.782 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.673     8.456    vga/addr_reg_reg_i_104_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.841 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_40_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.063 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.814     9.876    vga/at/compute_ascii_index_return[7]
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.299    10.175 r  vga/addr_reg_reg_i_942/O
                         net (fo=70, routed)          0.760    10.936    grid/addr_reg_reg_i_546_1
    SLICE_X30Y75         LUT6 (Prop_lut6_I4_O)        0.124    11.060 r  grid/addr_reg_reg_i_618/O
                         net (fo=2, routed)           0.000    11.060    grid/addr_reg_reg_i_618_n_0
    SLICE_X30Y75         MUXF7 (Prop_muxf7_I1_O)      0.214    11.274 r  grid/addr_reg_reg_i_539/O
                         net (fo=1, routed)           0.912    12.185    grid/addr_reg_reg_i_539_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.297    12.482 r  grid/addr_reg_reg_i_263/O
                         net (fo=1, routed)           0.559    13.041    grid/addr_reg_reg_i_263_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.165 r  grid/addr_reg_reg_i_116/O
                         net (fo=3, routed)           0.798    13.963    grid/addr_reg_reg_i_116_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124    14.087 r  grid/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000    14.087    grid/addr_reg_reg_i_55_n_0
    SLICE_X45Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    14.304 r  grid/addr_reg_reg_i_19/O
                         net (fo=1, routed)           0.540    14.843    vga/addr_reg_reg_4
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.299    15.142 r  vga/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.543    15.685    at/rom/ADDRARDADDR[8]
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.476    14.817    at/rom/clk
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.403    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                 -1.282    

Slack (VIOLATED) :        -1.258ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 3.704ns (34.946%)  route 6.895ns (65.054%))
  Logic Levels:           14  (CARRY4=4 LUT4=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.541     5.062    vga/clk
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.518     5.580 r  vga/h_count_reg_reg[4]/Q
                         net (fo=17, routed)          0.719     6.299    vga/w_x[4]
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.423 r  vga/addr_reg_reg_i_246/O
                         net (fo=1, routed)           0.000     6.423    vga/addr_reg_reg_i_246_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.824 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.824    vga/addr_reg_reg_i_111_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.158 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.479    vga/at/compute_ascii_index_return0[5]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.303     7.782 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.673     8.456    vga/addr_reg_reg_i_104_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.841 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.841    vga/addr_reg_reg_i_40_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.063 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.672     9.734    vga/at/compute_ascii_index_return[7]
    SLICE_X31Y85         LUT4 (Prop_lut4_I3_O)        0.299    10.033 r  vga/addr_reg_reg_i_1048/O
                         net (fo=70, routed)          0.964    10.997    grid/addr_reg_reg_i_767_1
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.121 r  grid/addr_reg_reg_i_757/O
                         net (fo=3, routed)           0.652    11.774    grid/addr_reg_reg_i_757_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.124    11.898 r  grid/addr_reg_reg_i_594/O
                         net (fo=1, routed)           0.713    12.610    grid/addr_reg_reg_i_594_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.734 r  grid/addr_reg_reg_i_287/O
                         net (fo=4, routed)           1.048    13.783    grid/addr_reg_reg_i_287_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    13.907 r  grid/addr_reg_reg_i_146/O
                         net (fo=1, routed)           0.000    13.907    grid/addr_reg_reg_i_146_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    14.119 r  grid/addr_reg_reg_i_63/O
                         net (fo=1, routed)           0.000    14.119    vga/addr_reg_reg_17
    SLICE_X39Y81         MUXF8 (Prop_muxf8_I1_O)      0.094    14.213 r  vga/addr_reg_reg_i_23/O
                         net (fo=1, routed)           0.592    14.804    vga/addr_reg_reg_i_23_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.316    15.120 r  vga/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.541    15.661    at/rom/ADDRARDADDR[6]
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.476    14.817    at/rom/clk
    RAMB18_X1Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.403    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.661    
  -------------------------------------------------------------------
                         slack                                 -1.258    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 grid/iterator_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1155]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 3.448ns (34.653%)  route 6.502ns (65.347%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.539     5.060    grid/clk
    SLICE_X15Y76         FDCE                                         r  grid/iterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456     5.516 f  grid/iterator_reg[3]/Q
                         net (fo=27, routed)          1.034     6.549    grid/iterator_reg_n_0_[3]
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.673 r  grid/iterator[7]_i_12/O
                         net (fo=4, routed)           0.438     7.111    grid/iterator[7]_i_12_n_0
    SLICE_X14Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.235 r  grid/iterator[6]_i_13/O
                         net (fo=3, routed)           0.483     7.719    grid/ascii_grid_flat[1679]_i_61_n_0
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.843 r  grid/ascii_grid_flat[1679]_i_56/O
                         net (fo=1, routed)           0.000     7.843    grid/ascii_grid_flat[1679]_i_56_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.223 r  grid/ascii_grid_flat_reg[1679]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.223    grid/ascii_grid_flat_reg[1679]_i_48_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  grid/ascii_grid_flat_reg[1679]_i_50/O[1]
                         net (fo=3, routed)           0.768     9.314    grid/ascii_grid_flat3[9]
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.306     9.620 r  grid/ascii_grid_flat[1284]_i_8/O
                         net (fo=1, routed)           0.000     9.620    grid/ascii_grid_flat[1284]_i_8_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.200 f  grid/ascii_grid_flat_reg[1284]_i_5/O[2]
                         net (fo=54, routed)          1.568    11.767    grid/ascii_grid_flat1[11]
    SLICE_X29Y67         LUT2 (Prop_lut2_I0_O)        0.327    12.094 f  grid/ascii_grid_flat[1537]_i_5/O
                         net (fo=6, routed)           0.170    12.264    grid/ascii_grid_flat[1537]_i_5_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.332    12.596 f  grid/ascii_grid_flat[1539]_i_5/O
                         net (fo=5, routed)           0.941    13.537    grid/ascii_grid_flat[1539]_i_5_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.124    13.661 r  grid/ascii_grid_flat[1667]_i_7/O
                         net (fo=7, routed)           0.557    14.218    grid/ascii_grid_flat[1667]_i_7_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I1_O)        0.124    14.342 r  grid/ascii_grid_flat[1155]_i_2/O
                         net (fo=1, routed)           0.544    14.886    grid/ascii_grid_flat[1155]_i_2_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I4_O)        0.124    15.010 r  grid/ascii_grid_flat[1155]_i_1/O
                         net (fo=1, routed)           0.000    15.010    grid/ascii_grid_flat[1155]_i_1_n_0
    SLICE_X42Y68         FDRE                                         r  grid/ascii_grid_flat_reg[1155]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.427    14.768    grid/clk
    SLICE_X42Y68         FDRE                                         r  grid/ascii_grid_flat_reg[1155]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X42Y68         FDRE (Setup_fdre_C_D)        0.077    14.996    grid/ascii_grid_flat_reg[1155]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 grid/iterator_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1498]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 3.321ns (33.360%)  route 6.634ns (66.640%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.539     5.060    grid/clk
    SLICE_X15Y76         FDCE                                         r  grid/iterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456     5.516 f  grid/iterator_reg[3]/Q
                         net (fo=27, routed)          1.034     6.549    grid/iterator_reg_n_0_[3]
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.673 r  grid/iterator[7]_i_12/O
                         net (fo=4, routed)           0.438     7.111    grid/iterator[7]_i_12_n_0
    SLICE_X14Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.235 r  grid/iterator[6]_i_13/O
                         net (fo=3, routed)           0.483     7.719    grid/ascii_grid_flat[1679]_i_61_n_0
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.843 r  grid/ascii_grid_flat[1679]_i_56/O
                         net (fo=1, routed)           0.000     7.843    grid/ascii_grid_flat[1679]_i_56_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.223 r  grid/ascii_grid_flat_reg[1679]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.223    grid/ascii_grid_flat_reg[1679]_i_48_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  grid/ascii_grid_flat_reg[1679]_i_50/O[1]
                         net (fo=3, routed)           0.768     9.314    grid/ascii_grid_flat3[9]
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.306     9.620 r  grid/ascii_grid_flat[1284]_i_8/O
                         net (fo=1, routed)           0.000     9.620    grid/ascii_grid_flat[1284]_i_8_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.200 f  grid/ascii_grid_flat_reg[1284]_i_5/O[2]
                         net (fo=54, routed)          1.039    11.238    grid/ascii_grid_flat1[11]
    SLICE_X13Y91         LUT5 (Prop_lut5_I3_O)        0.302    11.540 f  grid/ascii_grid_flat[1674]_i_7/O
                         net (fo=16, routed)          1.264    12.805    grid/ascii_grid_flat[1674]_i_7_n_0
    SLICE_X18Y100        LUT5 (Prop_lut5_I0_O)        0.152    12.957 r  grid/ascii_grid_flat[1498]_i_4/O
                         net (fo=6, routed)           0.941    13.898    grid/ascii_grid_flat[1498]_i_4_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326    14.224 r  grid/ascii_grid_flat[1498]_i_3/O
                         net (fo=1, routed)           0.667    14.891    grid/ascii_grid_flat[1498]_i_3_n_0
    SLICE_X28Y97         LUT4 (Prop_lut4_I2_O)        0.124    15.015 r  grid/ascii_grid_flat[1498]_i_1/O
                         net (fo=1, routed)           0.000    15.015    grid/ascii_grid_flat[1498]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  grid/ascii_grid_flat_reg[1498]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.438    14.779    grid/clk
    SLICE_X28Y97         FDRE                                         r  grid/ascii_grid_flat_reg[1498]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)        0.031    15.033    grid/ascii_grid_flat_reg[1498]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 grid/iterator_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[769]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.872ns  (logic 3.579ns (36.256%)  route 6.293ns (63.744%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.539     5.060    grid/clk
    SLICE_X15Y76         FDCE                                         r  grid/iterator_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456     5.516 f  grid/iterator_reg[1]/Q
                         net (fo=32, routed)          0.639     6.155    grid/iterator_reg_n_0_[1]
    SLICE_X15Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.279 r  grid/ascii_grid_flat[1679]_i_47/O
                         net (fo=1, routed)           0.000     6.279    grid/ascii_grid_flat[1679]_i_47_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.919 r  grid/ascii_grid_flat_reg[1679]_i_31/O[3]
                         net (fo=5, routed)           1.127     8.046    grid/ascii_grid_flat_reg[1679]_i_31_n_4
    SLICE_X15Y82         LUT6 (Prop_lut6_I1_O)        0.306     8.352 r  grid/ascii_grid_flat[1679]_i_37/O
                         net (fo=3, routed)           0.325     8.677    grid/ascii_grid_flat[1679]_i_37_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.801 r  grid/ascii_grid_flat[1679]_i_26/O
                         net (fo=1, routed)           0.000     8.801    grid/ascii_grid_flat[1679]_i_26_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.379 f  grid/ascii_grid_flat_reg[1679]_i_9/O[2]
                         net (fo=76, routed)          0.552     9.931    grid/ascii_grid_flat[1679]_i_27_0[0]
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.301    10.232 f  grid/ascii_grid_flat[1533]_i_5/O
                         net (fo=5, routed)           0.323    10.555    uart/ascii_grid_flat[1664]_i_6
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.679 r  uart/ascii_grid_flat[1665]_i_10/O
                         net (fo=1, routed)           0.442    11.121    grid/ascii_grid_flat[1649]_i_4_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.245 f  grid/ascii_grid_flat[1665]_i_7/O
                         net (fo=6, routed)           1.415    12.660    grid/ascii_grid_flat[1665]_i_7_n_0
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.150    12.810 r  grid/ascii_grid_flat[1665]_i_3/O
                         net (fo=11, routed)          0.852    13.662    grid/ascii_grid_flat[1665]_i_3_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.326    13.988 r  grid/ascii_grid_flat[1281]_i_2/O
                         net (fo=3, routed)           0.617    14.605    grid/ascii_grid_flat[1281]_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.326    14.931 r  grid/ascii_grid_flat[769]_i_1/O
                         net (fo=1, routed)           0.000    14.931    grid/ascii_grid_flat[769]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  grid/ascii_grid_flat_reg[769]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.428    14.769    grid/clk
    SLICE_X37Y66         FDRE                                         r  grid/ascii_grid_flat_reg[769]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X37Y66         FDRE (Setup_fdre_C_D)        0.031    14.951    grid/ascii_grid_flat_reg[769]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                  0.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[672]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[672]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.549     1.432    grid/clk
    SLICE_X30Y73         FDRE                                         r  grid/ascii_grid_flat_reg[672]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  grid/ascii_grid_flat_reg[672]/Q
                         net (fo=2, routed)           0.127     1.723    grid/ascii_grid_flat[672]
    SLICE_X30Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.768 r  grid/ascii_grid_flat[672]_i_1/O
                         net (fo=1, routed)           0.000     1.768    grid/ascii_grid_flat[672]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  grid/ascii_grid_flat_reg[672]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.814     1.942    grid/clk
    SLICE_X30Y73         FDRE                                         r  grid/ascii_grid_flat_reg[672]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.121     1.553    grid/ascii_grid_flat_reg[672]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[989]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[989]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.560     1.443    grid/clk
    SLICE_X35Y93         FDRE                                         r  grid/ascii_grid_flat_reg[989]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  grid/ascii_grid_flat_reg[989]/Q
                         net (fo=2, routed)           0.124     1.708    grid/ascii_grid_flat[989]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.753 r  grid/ascii_grid_flat[989]_i_1/O
                         net (fo=1, routed)           0.000     1.753    grid/ascii_grid_flat[989]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  grid/ascii_grid_flat_reg[989]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.828     1.956    grid/clk
    SLICE_X35Y93         FDRE                                         r  grid/ascii_grid_flat_reg[989]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.092     1.535    grid/ascii_grid_flat_reg[989]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[480]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[480]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.134%)  route 0.134ns (41.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.553     1.436    grid/clk
    SLICE_X28Y69         FDRE                                         r  grid/ascii_grid_flat_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  grid/ascii_grid_flat_reg[480]/Q
                         net (fo=2, routed)           0.134     1.711    grid/ascii_grid_flat[480]
    SLICE_X28Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.756 r  grid/ascii_grid_flat[480]_i_1/O
                         net (fo=1, routed)           0.000     1.756    grid/ascii_grid_flat[480]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  grid/ascii_grid_flat_reg[480]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.821     1.948    grid/clk
    SLICE_X28Y69         FDRE                                         r  grid/ascii_grid_flat_reg[480]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.092     1.528    grid/ascii_grid_flat_reg[480]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[807]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[807]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    grid/clk
    SLICE_X46Y83         FDRE                                         r  grid/ascii_grid_flat_reg[807]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grid/ascii_grid_flat_reg[807]/Q
                         net (fo=2, routed)           0.149     1.754    grid/ascii_grid_flat[807]
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  grid/ascii_grid_flat[807]_i_1/O
                         net (fo=1, routed)           0.000     1.799    grid/ascii_grid_flat[807]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  grid/ascii_grid_flat_reg[807]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.825     1.952    grid/clk
    SLICE_X46Y83         FDRE                                         r  grid/ascii_grid_flat_reg[807]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.121     1.561    grid/ascii_grid_flat_reg[807]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1198]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1198]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    grid/clk
    SLICE_X42Y86         FDRE                                         r  grid/ascii_grid_flat_reg[1198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grid/ascii_grid_flat_reg[1198]/Q
                         net (fo=2, routed)           0.151     1.756    grid/ascii_grid_flat[1198]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  grid/ascii_grid_flat[1198]_i_1/O
                         net (fo=1, routed)           0.000     1.801    grid/ascii_grid_flat[1198]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  grid/ascii_grid_flat_reg[1198]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.826     1.953    grid/clk
    SLICE_X42Y86         FDRE                                         r  grid/ascii_grid_flat_reg[1198]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     1.561    grid/ascii_grid_flat_reg[1198]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[704]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[704]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    grid/clk
    SLICE_X30Y64         FDRE                                         r  grid/ascii_grid_flat_reg[704]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grid/ascii_grid_flat_reg[704]/Q
                         net (fo=3, routed)           0.151     1.756    grid/ascii_grid_flat[704]
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  grid/ascii_grid_flat[704]_i_1/O
                         net (fo=1, routed)           0.000     1.801    grid/ascii_grid_flat[704]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  grid/ascii_grid_flat_reg[704]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.824     1.952    grid/clk
    SLICE_X30Y64         FDRE                                         r  grid/ascii_grid_flat_reg[704]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.121     1.561    grid/ascii_grid_flat_reg[704]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.554     1.437    vga/clk
    SLICE_X31Y81         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.186     1.765    vga/w_x[7]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga/h_sync_next
    SLICE_X28Y80         FDCE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.821     1.948    vga/clk
    SLICE_X28Y80         FDCE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X28Y80         FDCE (Hold_fdce_C_D)         0.091     1.561    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[933]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[933]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.554     1.437    grid/clk
    SLICE_X9Y72          FDRE                                         r  grid/ascii_grid_flat_reg[933]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  grid/ascii_grid_flat_reg[933]/Q
                         net (fo=2, routed)           0.156     1.734    grid/ascii_grid_flat[933]
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.045     1.779 r  grid/ascii_grid_flat[933]_i_1/O
                         net (fo=1, routed)           0.000     1.779    grid/ascii_grid_flat[933]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  grid/ascii_grid_flat_reg[933]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.820     1.948    grid/clk
    SLICE_X9Y72          FDRE                                         r  grid/ascii_grid_flat_reg[933]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.092     1.529    grid/ascii_grid_flat_reg[933]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.676     1.560    vga/clk
    SLICE_X2Y101         FDCE                                         r  vga/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.724 r  vga/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174     1.898    vga/r_25MHz[0]
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.043     1.941 r  vga/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.941    vga/r_25MHz[1]_i_1_n_0
    SLICE_X2Y101         FDCE                                         r  vga/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.951     2.079    vga/clk
    SLICE_X2Y101         FDCE                                         r  vga/r_25MHz_reg[1]/C
                         clock pessimism             -0.519     1.560    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.131     1.691    vga/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[934]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[934]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.559     1.442    grid/clk
    SLICE_X30Y89         FDRE                                         r  grid/ascii_grid_flat_reg[934]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  grid/ascii_grid_flat_reg[934]/Q
                         net (fo=2, routed)           0.166     1.772    grid/ascii_grid_flat[934]
    SLICE_X30Y89         LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  grid/ascii_grid_flat[934]_i_1/O
                         net (fo=1, routed)           0.000     1.817    grid/ascii_grid_flat[934]_i_1_n_0
    SLICE_X30Y89         FDRE                                         r  grid/ascii_grid_flat_reg[934]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.827     1.955    grid/clk
    SLICE_X30Y89         FDRE                                         r  grid/ascii_grid_flat_reg[934]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.121     1.563    grid/ascii_grid_flat_reg[934]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y48    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y48    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/RX/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.100ns  (logic 4.468ns (44.240%)  route 5.632ns (55.760%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[3]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[3]/Q
                         net (fo=4, routed)           0.959     1.415    uart/RX/data_out_reg[3]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.539 r  uart/RX/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.824     2.364    uart/RX/sel0[3]
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.154     2.518 r  uart/RX/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.848     6.366    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.100 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.100    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.438ns (44.984%)  route 5.428ns (55.016%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[3]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[3]/Q
                         net (fo=4, routed)           0.959     1.415    uart/RX/data_out_reg[3]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.539 r  uart/RX/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.824     2.364    uart/RX/sel0[3]
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.152     2.516 r  uart/RX/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.645     6.160    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.867 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.867    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 4.239ns (44.568%)  route 5.273ns (55.432%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[3]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[3]/Q
                         net (fo=4, routed)           0.959     1.415    uart/RX/data_out_reg[3]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.539 r  uart/RX/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.824     2.364    uart/RX/sel0[3]
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     2.488 r  uart/RX/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.489     5.977    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.512 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.512    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.472ns  (logic 4.233ns (44.691%)  route 5.239ns (55.309%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[3]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[3]/Q
                         net (fo=4, routed)           0.959     1.415    uart/RX/data_out_reg[3]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.539 r  uart/RX/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.823     2.363    uart/RX/sel0[3]
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/RX/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.456     5.943    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.472 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.472    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.451ns  (logic 4.224ns (44.693%)  route 5.227ns (55.307%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[3]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/RX/data_out_reg[3]/Q
                         net (fo=4, routed)           0.959     1.415    uart/RX/data_out_reg[3]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.539 f  uart/RX/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.826     2.366    uart/RX/sel0[3]
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     2.490 r  uart/RX/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.442     5.931    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.451 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.451    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 4.215ns (44.632%)  route 5.229ns (55.368%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[3]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[3]/Q
                         net (fo=4, routed)           0.959     1.415    uart/RX/data_out_reg[3]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.539 r  uart/RX/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.824     2.364    uart/RX/sel0[3]
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     2.488 r  uart/RX/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.445     5.933    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.443 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.443    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.359ns  (logic 4.476ns (47.821%)  route 4.883ns (52.179%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[3]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[3]/Q
                         net (fo=4, routed)           0.959     1.415    uart/RX/data_out_reg[3]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.539 r  uart/RX/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.823     2.363    uart/RX/sel0[3]
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.152     2.515 r  uart/RX/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.101     5.615    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.359 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.359    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 4.323ns (50.930%)  route 4.165ns (49.070%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.890     1.346    hxd/q7seg/Q[1]
    SLICE_X15Y36         LUT2 (Prop_lut2_I1_O)        0.154     1.500 r  hxd/q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.276     4.775    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     8.489 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.489    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 4.339ns (53.429%)  route 3.782ns (46.571%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    hxd/q7seg/Q[1]
    SLICE_X15Y36         LUT2 (Prop_lut2_I1_O)        0.152     1.297 r  hxd/q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.093     4.390    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     8.121 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.121    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 4.036ns (50.137%)  route 4.014ns (49.863%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE                         0.000     0.000 r  uart/TX/bit_out_reg/C
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/TX/bit_out_reg/Q
                         net (fo=1, routed)           4.014     4.532    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.049 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.049    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/RX/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE                         0.000     0.000 r  uart/RX/last_bit_reg/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/RX/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart/RX/last_bit
    SLICE_X13Y34         LUT5 (Prop_lut5_I2_O)        0.099     0.295 r  uart/RX/received_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart/RX/received_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  uart/RX/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  uart/TX/count_reg[7]/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/count_reg[7]/Q
                         net (fo=7, routed)           0.112     0.253    uart/TX/count_reg[7]
    SLICE_X12Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.298 r  uart/TX/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.298    uart/TX/bit_out_i_3_n_0
    SLICE_X12Y47         FDRE                                         r  uart/TX/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE                         0.000     0.000 r  uart/en_reg/C
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/en_reg/Q
                         net (fo=2, routed)           0.188     0.329    uart/TX/en
    SLICE_X13Y48         FDRE                                         r  uart/TX/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.185%)  route 0.164ns (46.815%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  uart/TX/count_reg[7]/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/TX/count_reg[7]/Q
                         net (fo=7, routed)           0.164     0.305    uart/TX/count_reg[7]
    SLICE_X13Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  uart/TX/sending_i_1/O
                         net (fo=1, routed)           0.000     0.350    uart/TX/sending_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  uart/TX/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/fdivTarget/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/fdivTarget/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE                         0.000     0.000 r  hxd/fdivTarget/clkDiv_reg/C
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/fdivTarget/clkDiv_reg/Q
                         net (fo=3, routed)           0.168     0.309    hxd/fdivTarget/CLK
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/fdivTarget/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    hxd/fdivTarget/clkDiv_i_1__17_n_0
    SLICE_X15Y37         FDRE                                         r  hxd/fdivTarget/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  hxd/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X13Y29         FDRE                                         r  hxd/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE                         0.000     0.000 r  hxd/genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X13Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X13Y38         FDRE                                         r  hxd/genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE                         0.000     0.000 r  hxd/genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X15Y29         FDRE                                         r  hxd/genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE                         0.000     0.000 r  hxd/genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X15Y30         FDRE                                         r  hxd/genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE                         0.000     0.000 r  hxd/genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X13Y30         FDRE                                         r  hxd/genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 3.953ns (51.556%)  route 3.714ns (48.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.542     5.063    vga/clk
    SLICE_X28Y80         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           3.714     9.233    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.729 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.729    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 3.959ns (54.244%)  route 3.340ns (45.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.550     5.071    vga/clk
    SLICE_X13Y84         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.340     8.867    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.370 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.370    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.458ns  (logic 4.087ns (63.291%)  route 2.371ns (36.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           2.371     7.950    rgb_reg_reg[11]_lopt_replica_6_1
    N18                  OBUF (Prop_obuf_I_O)         3.668    11.618 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.618    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 4.113ns (64.883%)  route 2.226ns (35.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.226     7.805    rgb_reg_reg[11]_lopt_replica_4_1
    K18                  OBUF (Prop_obuf_I_O)         3.694    11.499 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.499    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.336ns  (logic 4.094ns (64.618%)  route 2.242ns (35.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           2.242     7.821    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.675    11.497 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.497    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 3.958ns (63.107%)  route 2.314ns (36.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           2.314     7.930    rgb_reg_reg[11]_lopt_replica_11_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.433 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.433    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 3.980ns (65.543%)  route 2.092ns (34.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.092     7.709    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.232 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.232    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.985ns (65.865%)  route 2.065ns (34.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           2.065     7.682    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.211 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.211    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 3.981ns (65.812%)  route 2.068ns (34.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.068     7.684    rgb_reg_reg[11]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.209 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.209    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.978ns  (logic 3.961ns (66.271%)  route 2.016ns (33.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           2.016     7.632    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.138 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.138    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    vga/clk
    SLICE_X31Y86         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.077     1.659    vga/ADDRARDADDR[1]
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.704 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.704    vga/v_count_next[5]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.102%)  route 0.129ns (40.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    vga/clk
    SLICE_X31Y86         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.129     1.710    vga/ADDRARDADDR[0]
    SLICE_X30Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.755 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.755    vga/v_count_next[0]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.189ns (59.488%)  route 0.129ns (40.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    vga/clk
    SLICE_X31Y86         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.129     1.710    vga/ADDRARDADDR[0]
    SLICE_X30Y86         LUT2 (Prop_lut2_I0_O)        0.048     1.758 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.758    vga/v_count_next[1]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.742%)  route 0.148ns (44.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.559     1.442    vga/clk
    SLICE_X32Y88         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.148     1.731    vga/w_y[7]
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.776    vga/v_count_next[7]_i_1_n_0
    SLICE_X33Y88         FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.189ns (56.136%)  route 0.148ns (43.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.559     1.442    vga/clk
    SLICE_X32Y88         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.148     1.731    vga/w_y[7]
    SLICE_X33Y88         LUT5 (Prop_lut5_I2_O)        0.048     1.779 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.779    vga/v_count_next[8]_i_1_n_0
    SLICE_X33Y88         FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.189ns (46.102%)  route 0.221ns (53.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.558     1.441    vga/clk
    SLICE_X31Y87         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga/v_count_reg_reg[5]/Q
                         net (fo=20, routed)          0.221     1.803    vga/w_y[5]
    SLICE_X30Y86         LUT3 (Prop_lut3_I0_O)        0.048     1.851 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga/v_count_next[6]_i_1_n_0
    SLICE_X30Y86         FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.791%)  route 0.239ns (56.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    vga/clk
    SLICE_X31Y86         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.239     1.820    vga/ADDRARDADDR[0]
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.865    vga/v_count_next[9]_i_2_n_0
    SLICE_X32Y86         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.185ns (37.490%)  route 0.308ns (62.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    vga/clk
    SLICE_X28Y86         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.308     1.890    vga/Q[2]
    SLICE_X28Y85         LUT4 (Prop_lut4_I0_O)        0.044     1.934 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.934    vga/h_count_next_0[3]
    SLICE_X28Y85         FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.617%)  route 0.308ns (62.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.557     1.440    vga/clk
    SLICE_X28Y86         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.308     1.890    vga/Q[2]
    SLICE_X28Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.935 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    vga/h_count_next_0[2]
    SLICE_X28Y85         FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.185ns (37.840%)  route 0.304ns (62.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.563     1.446    vga/clk
    SLICE_X13Y91         FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.304     1.891    vga/ADDRARDADDR[3]
    SLICE_X13Y89         LUT5 (Prop_lut5_I1_O)        0.044     1.935 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.935    vga/v_count_next[3]_i_1_n_0
    SLICE_X13Y89         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1751 Endpoints
Min Delay          1751 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[959]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.966ns  (logic 2.065ns (17.259%)  route 9.901ns (82.741%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.574    10.824    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I0_O)        0.348    11.172 r  grid/ascii_grid_flat[959]_i_2/O
                         net (fo=1, routed)           0.670    11.842    grid/ascii_grid_flat[959]_i_2_n_0
    SLICE_X50Y81         LUT4 (Prop_lut4_I2_O)        0.124    11.966 r  grid/ascii_grid_flat[959]_i_1/O
                         net (fo=1, routed)           0.000    11.966    grid/ascii_grid_flat[959]_i_1_n_0
    SLICE_X50Y81         FDRE                                         r  grid/ascii_grid_flat_reg[959]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.432     4.773    grid/clk
    SLICE_X50Y81         FDRE                                         r  grid/ascii_grid_flat_reg[959]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[791]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.896ns  (logic 2.065ns (17.362%)  route 9.830ns (82.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.740    10.991    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X55Y81         LUT5 (Prop_lut5_I0_O)        0.348    11.339 r  grid/ascii_grid_flat[791]_i_2/O
                         net (fo=1, routed)           0.433    11.772    grid/ascii_grid_flat[791]_i_2_n_0
    SLICE_X55Y81         LUT4 (Prop_lut4_I2_O)        0.124    11.896 r  grid/ascii_grid_flat[791]_i_1/O
                         net (fo=1, routed)           0.000    11.896    grid/ascii_grid_flat[791]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  grid/ascii_grid_flat_reg[791]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.432     4.773    grid/clk
    SLICE_X55Y81         FDRE                                         r  grid/ascii_grid_flat_reg[791]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[919]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.820ns  (logic 2.065ns (17.473%)  route 9.755ns (82.527%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.427    10.678    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.348    11.026 r  grid/ascii_grid_flat[919]_i_2/O
                         net (fo=1, routed)           0.670    11.696    grid/ascii_grid_flat[919]_i_2_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I2_O)        0.124    11.820 r  grid/ascii_grid_flat[919]_i_1/O
                         net (fo=1, routed)           0.000    11.820    grid/ascii_grid_flat[919]_i_1_n_0
    SLICE_X52Y82         FDRE                                         r  grid/ascii_grid_flat_reg[919]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.434     4.775    grid/clk
    SLICE_X52Y82         FDRE                                         r  grid/ascii_grid_flat_reg[919]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[855]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.787ns  (logic 2.065ns (17.522%)  route 9.722ns (82.478%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.524    10.775    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X54Y82         LUT5 (Prop_lut5_I0_O)        0.348    11.123 r  grid/ascii_grid_flat[855]_i_2/O
                         net (fo=1, routed)           0.541    11.663    grid/ascii_grid_flat[855]_i_2_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I2_O)        0.124    11.787 r  grid/ascii_grid_flat[855]_i_1/O
                         net (fo=1, routed)           0.000    11.787    grid/ascii_grid_flat[855]_i_1_n_0
    SLICE_X54Y82         FDRE                                         r  grid/ascii_grid_flat_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.434     4.775    grid/clk
    SLICE_X54Y82         FDRE                                         r  grid/ascii_grid_flat_reg[855]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[983]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.697ns  (logic 2.065ns (17.657%)  route 9.632ns (82.343%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.407    10.658    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.348    11.006 r  grid/ascii_grid_flat[983]_i_2/O
                         net (fo=1, routed)           0.567    11.573    grid/ascii_grid_flat[983]_i_2_n_0
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    11.697 r  grid/ascii_grid_flat[983]_i_1/O
                         net (fo=1, routed)           0.000    11.697    grid/ascii_grid_flat[983]_i_1_n_0
    SLICE_X52Y83         FDRE                                         r  grid/ascii_grid_flat_reg[983]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.435     4.776    grid/clk
    SLICE_X52Y83         FDRE                                         r  grid/ascii_grid_flat_reg[983]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[999]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.683ns  (logic 2.065ns (17.678%)  route 9.618ns (82.322%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.553    10.804    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I0_O)        0.348    11.152 r  grid/ascii_grid_flat[999]_i_2/O
                         net (fo=1, routed)           0.407    11.559    grid/ascii_grid_flat[999]_i_2_n_0
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  grid/ascii_grid_flat[999]_i_1/O
                         net (fo=1, routed)           0.000    11.683    grid/ascii_grid_flat[999]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  grid/ascii_grid_flat_reg[999]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.434     4.775    grid/clk
    SLICE_X49Y83         FDRE                                         r  grid/ascii_grid_flat_reg[999]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[935]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.681ns  (logic 2.065ns (17.681%)  route 9.616ns (82.319%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.325    10.576    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.348    10.924 r  grid/ascii_grid_flat[935]_i_2/O
                         net (fo=1, routed)           0.633    11.557    grid/ascii_grid_flat[935]_i_2_n_0
    SLICE_X47Y83         LUT4 (Prop_lut4_I2_O)        0.124    11.681 r  grid/ascii_grid_flat[935]_i_1/O
                         net (fo=1, routed)           0.000    11.681    grid/ascii_grid_flat[935]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  grid/ascii_grid_flat_reg[935]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.431     4.772    grid/clk
    SLICE_X47Y83         FDRE                                         r  grid/ascii_grid_flat_reg[935]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[1022]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.615ns  (logic 2.065ns (17.781%)  route 9.550ns (82.219%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.440    10.691    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.348    11.039 r  grid/ascii_grid_flat[1022]_i_2/O
                         net (fo=1, routed)           0.452    11.491    grid/ascii_grid_flat[1022]_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.124    11.615 r  grid/ascii_grid_flat[1022]_i_1/O
                         net (fo=1, routed)           0.000    11.615    grid/ascii_grid_flat[1022]_i_1_n_0
    SLICE_X50Y85         FDRE                                         r  grid/ascii_grid_flat_reg[1022]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.437     4.778    grid/clk
    SLICE_X50Y85         FDRE                                         r  grid/ascii_grid_flat_reg[1022]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[830]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.591ns  (logic 2.065ns (17.818%)  route 9.526ns (82.182%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.199    10.449    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X52Y86         LUT5 (Prop_lut5_I0_O)        0.348    10.797 r  grid/ascii_grid_flat[830]_i_2/O
                         net (fo=1, routed)           0.670    11.467    grid/ascii_grid_flat[830]_i_2_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I2_O)        0.124    11.591 r  grid/ascii_grid_flat[830]_i_1/O
                         net (fo=1, routed)           0.000    11.591    grid/ascii_grid_flat[830]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  grid/ascii_grid_flat_reg[830]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.437     4.778    grid/clk
    SLICE_X52Y86         FDRE                                         r  grid/ascii_grid_flat_reg[830]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            grid/ascii_grid_flat_reg[871]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.588ns  (logic 2.065ns (17.823%)  route 9.523ns (82.177%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=68, routed)          3.657     5.099    grid/reset_IBUF
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.152     5.251 r  grid/ascii_grid_flat[967]_i_2/O
                         net (fo=128, routed)         5.195    10.446    grid/ascii_grid_flat[967]_i_2_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.348    10.794 r  grid/ascii_grid_flat[871]_i_2/O
                         net (fo=1, routed)           0.670    11.464    grid/ascii_grid_flat[871]_i_2_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.124    11.588 r  grid/ascii_grid_flat[871]_i_1/O
                         net (fo=1, routed)           0.000    11.588    grid/ascii_grid_flat[871]_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  grid/ascii_grid_flat_reg[871]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        1.435     4.776    grid/clk
    SLICE_X50Y83         FDRE                                         r  grid/ascii_grid_flat_reg[871]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.103     0.244    vga/v_count_next[4]
    SLICE_X32Y87         FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.825     1.953    vga/clk
    SLICE_X32Y87         FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[2]
    SLICE_X13Y91         FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.832     1.960    vga/clk
    SLICE_X13Y91         FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.210%)  route 0.149ns (53.790%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.149     0.277    vga/v_count_next[3]
    SLICE_X13Y91         FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.832     1.960    vga/clk
    SLICE_X13Y91         FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[0]
    SLICE_X31Y86         FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.824     1.952    vga/clk
    SLICE_X31Y86         FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[5]
    SLICE_X31Y87         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.825     1.953    vga/clk
    SLICE_X31Y87         FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.163     0.304    vga/v_count_next[9]
    SLICE_X31Y86         FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.824     1.952    vga/clk
    SLICE_X31Y86         FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.610%)  route 0.168ns (54.390%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X29Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.168     0.309    vga/h_count_next[0]
    SLICE_X30Y101        FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.917     2.045    vga/clk
    SLICE_X30Y101        FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.991%)  route 0.172ns (55.009%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.172     0.313    vga/h_count_next[2]
    SLICE_X28Y86         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.826     1.953    vga/clk
    SLICE_X28Y86         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.208%)  route 0.178ns (55.792%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.178     0.319    vga/h_count_next[4]
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.819     1.947    vga/clk
    SLICE_X30Y80         FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.127%)  route 0.226ns (63.873%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X29Y101        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.226     0.354    vga/h_count_next[1]
    SLICE_X30Y101        FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1761, routed)        0.917     2.045    vga/clk
    SLICE_X30Y101        FDCE                                         r  vga/h_count_reg_reg[1]/C





