
Stm32f407_dfu_BTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086e8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08008870  08008870  00009870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008924  08008924  0000a0fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008924  08008924  00009924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800892c  0800892c  0000a0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800892c  0800892c  0000992c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008930  08008930  00009930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  08008934  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a0fc  2**0
                  CONTENTS
 10 .bss          00000f6c  200000fc  200000fc  0000a0fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001068  20001068  0000a0fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a0fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014af8  00000000  00000000  0000a12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ab3  00000000  00000000  0001ec24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001188  00000000  00000000  000226d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d53  00000000  00000000  00023860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024366  00000000  00000000  000245b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001747d  00000000  00000000  00048919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdb78  00000000  00000000  0005fd96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d90e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004764  00000000  00000000  0012d954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004a  00000000  00000000  001320b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000fc 	.word	0x200000fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008858 	.word	0x08008858

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000100 	.word	0x20000100
 80001c4:	08008858 	.word	0x08008858

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <is_valid_application>:
#include "stm32f4xx_hal.h"

typedef void (*pAppEntry_t)(void);

bool is_valid_application(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
    uint32_t app_msp = *((uint32_t*)APP_START_ADDRESS);
 80004fa:	4b12      	ldr	r3, [pc, #72]	@ (8000544 <is_valid_application+0x50>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	607b      	str	r3, [r7, #4]
    uint32_t app_reset = *((uint32_t*)(APP_START_ADDRESS + 4));
 8000500:	4b11      	ldr	r3, [pc, #68]	@ (8000548 <is_valid_application+0x54>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	603b      	str	r3, [r7, #0]

    // Check 1: MSP should point to SRAM (0x20000000 - 0x20020000 for STM32F407)
    if ((app_msp >= 0x20000000) && (app_msp <= 0x20020000))
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800050c:	d312      	bcc.n	8000534 <is_valid_application+0x40>
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	4a0e      	ldr	r2, [pc, #56]	@ (800054c <is_valid_application+0x58>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d80e      	bhi.n	8000534 <is_valid_application+0x40>
    {
        // Check 2: Reset vector should point to valid flash area (after bootloader, within flash)
        if ((app_reset >= APP_START_ADDRESS) && (app_reset <= 0x080FFFFF))
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	4a0d      	ldr	r2, [pc, #52]	@ (8000550 <is_valid_application+0x5c>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d90a      	bls.n	8000534 <is_valid_application+0x40>
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8000524:	d206      	bcs.n	8000534 <is_valid_application+0x40>
        {
            // Check 3: Reset vector should point to Thumb code (LSB set to 1)
            if ((app_reset & 0x1) == 1)
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	f003 0301 	and.w	r3, r3, #1
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <is_valid_application+0x40>
            {
                return true;
 8000530:	2301      	movs	r3, #1
 8000532:	e000      	b.n	8000536 <is_valid_application+0x42>
            }
        }
    }
    return false;
 8000534:	2300      	movs	r3, #0
}
 8000536:	4618      	mov	r0, r3
 8000538:	370c      	adds	r7, #12
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	08010000 	.word	0x08010000
 8000548:	08010004 	.word	0x08010004
 800054c:	20020000 	.word	0x20020000
 8000550:	0800ffff 	.word	0x0800ffff

08000554 <jump_to_application>:

void jump_to_application(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b08a      	sub	sp, #40	@ 0x28
 8000558:	af00      	add	r7, sp, #0
    uint32_t app_stack = *((uint32_t*) APP_START_ADDRESS);
 800055a:	4b5a      	ldr	r3, [pc, #360]	@ (80006c4 <jump_to_application+0x170>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	623b      	str	r3, [r7, #32]
    uint32_t app_reset = *((uint32_t*) (APP_START_ADDRESS + 4));
 8000560:	4b59      	ldr	r3, [pc, #356]	@ (80006c8 <jump_to_application+0x174>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	61fb      	str	r3, [r7, #28]

    // Check if stack pointer is within valid SRAM range
    if ((app_stack < 0x20000000) || (app_stack > 0x20020000))
 8000566:	6a3b      	ldr	r3, [r7, #32]
 8000568:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800056c:	f0c0 80a5 	bcc.w	80006ba <jump_to_application+0x166>
 8000570:	6a3b      	ldr	r3, [r7, #32]
 8000572:	4a56      	ldr	r2, [pc, #344]	@ (80006cc <jump_to_application+0x178>)
 8000574:	4293      	cmp	r3, r2
 8000576:	f200 80a0 	bhi.w	80006ba <jump_to_application+0x166>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800057a:	b672      	cpsid	i
}
 800057c:	bf00      	nop

    // Disable all interrupts
    __disable_irq();
    
    // Disable all interrupt handlers
    for (int i = 0; i < 8; i++) {
 800057e:	2300      	movs	r3, #0
 8000580:	627b      	str	r3, [r7, #36]	@ 0x24
 8000582:	e010      	b.n	80005a6 <jump_to_application+0x52>
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000584:	4a52      	ldr	r2, [pc, #328]	@ (80006d0 <jump_to_application+0x17c>)
 8000586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000588:	3320      	adds	r3, #32
 800058a:	f04f 31ff 	mov.w	r1, #4294967295
 800058e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000592:	4a4f      	ldr	r2, [pc, #316]	@ (80006d0 <jump_to_application+0x17c>)
 8000594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000596:	3360      	adds	r3, #96	@ 0x60
 8000598:	f04f 31ff 	mov.w	r1, #4294967295
 800059c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 80005a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005a2:	3301      	adds	r3, #1
 80005a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80005a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005a8:	2b07      	cmp	r3, #7
 80005aa:	ddeb      	ble.n	8000584 <jump_to_application+0x30>
    }

    // Disable SysTick
    SysTick->CTRL = 0;
 80005ac:	4b49      	ldr	r3, [pc, #292]	@ (80006d4 <jump_to_application+0x180>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80005b2:	4b48      	ldr	r3, [pc, #288]	@ (80006d4 <jump_to_application+0x180>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 80005b8:	4b46      	ldr	r3, [pc, #280]	@ (80006d4 <jump_to_application+0x180>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	609a      	str	r2, [r3, #8]

    // Reset all peripherals
    HAL_DeInit();
 80005be:	f000 fb77 	bl	8000cb0 <HAL_DeInit>
    
    // Reset GPIO pins used by bootloader
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12|GPIO_PIN_13);
 80005c2:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80005c6:	4844      	ldr	r0, [pc, #272]	@ (80006d8 <jump_to_application+0x184>)
 80005c8:	f001 f99e 	bl	8001908 <HAL_GPIO_DeInit>
    
    // Reset USB peripheral
    USB_OTG_FS->GCCFG = 0;  // Disable USB peripheral
 80005cc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80005d0:	2200      	movs	r2, #0
 80005d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    // Reset RCC to default state
    RCC->CR |= RCC_CR_HSION;                    // Enable HSI
 80005d4:	4b41      	ldr	r3, [pc, #260]	@ (80006dc <jump_to_application+0x188>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a40      	ldr	r2, [pc, #256]	@ (80006dc <jump_to_application+0x188>)
 80005da:	f043 0301 	orr.w	r3, r3, #1
 80005de:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_HSIRDY));          // Wait for HSI ready
 80005e0:	bf00      	nop
 80005e2:	4b3e      	ldr	r3, [pc, #248]	@ (80006dc <jump_to_application+0x188>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	f003 0302 	and.w	r3, r3, #2
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d0f9      	beq.n	80005e2 <jump_to_application+0x8e>
    RCC->CFGR = 0x00000000;                     // Reset CFGR
 80005ee:	4b3b      	ldr	r3, [pc, #236]	@ (80006dc <jump_to_application+0x188>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
    RCC->CR &= ~(RCC_CR_PLLON | RCC_CR_PLLI2SON); // Disable PLL and PLLI2S
 80005f4:	4b39      	ldr	r3, [pc, #228]	@ (80006dc <jump_to_application+0x188>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a38      	ldr	r2, [pc, #224]	@ (80006dc <jump_to_application+0x188>)
 80005fa:	f023 63a0 	bic.w	r3, r3, #83886080	@ 0x5000000
 80005fe:	6013      	str	r3, [r2, #0]
    RCC->CR &= ~RCC_CR_HSEON;                   // Disable HSE
 8000600:	4b36      	ldr	r3, [pc, #216]	@ (80006dc <jump_to_application+0x188>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a35      	ldr	r2, [pc, #212]	@ (80006dc <jump_to_application+0x188>)
 8000606:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800060a:	6013      	str	r3, [r2, #0]
    while((RCC->CR & RCC_CR_PLLRDY) || (RCC->CR & RCC_CR_HSERDY)); // Wait for PLLs and HSE to stop
 800060c:	bf00      	nop
 800060e:	4b33      	ldr	r3, [pc, #204]	@ (80006dc <jump_to_application+0x188>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000616:	2b00      	cmp	r3, #0
 8000618:	d1f9      	bne.n	800060e <jump_to_application+0xba>
 800061a:	4b30      	ldr	r3, [pc, #192]	@ (80006dc <jump_to_application+0x188>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000622:	2b00      	cmp	r3, #0
 8000624:	d1f3      	bne.n	800060e <jump_to_application+0xba>
    RCC->CIR = 0x00000000;                      // Disable all RCC interrupts
 8000626:	4b2d      	ldr	r3, [pc, #180]	@ (80006dc <jump_to_application+0x188>)
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]

    // Clear all pending interrupts
    SCB->ICSR |= SCB_ICSR_PENDSVCLR_Msk;       // Clear PendSV
 800062c:	4b2c      	ldr	r3, [pc, #176]	@ (80006e0 <jump_to_application+0x18c>)
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	4a2b      	ldr	r2, [pc, #172]	@ (80006e0 <jump_to_application+0x18c>)
 8000632:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000636:	6053      	str	r3, [r2, #4]
    SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk;       // Clear SysTick
 8000638:	4b29      	ldr	r3, [pc, #164]	@ (80006e0 <jump_to_application+0x18c>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4a28      	ldr	r2, [pc, #160]	@ (80006e0 <jump_to_application+0x18c>)
 800063e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000642:	6053      	str	r3, [r2, #4]

    // Set vector table offset to application's vector table
    SCB->VTOR = APP_START_ADDRESS;
 8000644:	4b26      	ldr	r3, [pc, #152]	@ (80006e0 <jump_to_application+0x18c>)
 8000646:	4a1f      	ldr	r2, [pc, #124]	@ (80006c4 <jump_to_application+0x170>)
 8000648:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 800064a:	f3bf 8f4f 	dsb	sy
}
 800064e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000650:	f3bf 8f6f 	isb	sy
}
 8000654:	bf00      	nop
 8000656:	2301      	movs	r3, #1
 8000658:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	f383 8810 	msr	PRIMASK, r3
}
 8000660:	bf00      	nop
 8000662:	2301      	movs	r3, #1
 8000664:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	f383 8813 	msr	FAULTMASK, r3
}
 800066c:	bf00      	nop
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8000678:	f3bf 8f6f 	isb	sy
}
 800067c:	bf00      	nop
}
 800067e:	bf00      	nop
 8000680:	2300      	movs	r3, #0
 8000682:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8000684:	693b      	ldr	r3, [r7, #16]
 8000686:	f383 8809 	msr	PSP, r3
}
 800068a:	bf00      	nop
 800068c:	6a3b      	ldr	r3, [r7, #32]
 800068e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	f383 8808 	msr	MSP, r3
}
 8000696:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8000698:	f3bf 8f4f 	dsb	sy
}
 800069c:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800069e:	f3bf 8f4f 	dsb	sy
}
 80006a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006a4:	f3bf 8f6f 	isb	sy
}
 80006a8:	bf00      	nop
    // Final barriers before jump
    __DSB();                                    // Ensure all memory accesses complete
    __ISB();                                    // Flush pipeline
    
    // Jump to application Reset Handler
    pAppEntry_t appEntry = (pAppEntry_t)(app_reset & ~1UL);
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	f023 0301 	bic.w	r3, r3, #1
 80006b0:	61bb      	str	r3, [r7, #24]
    appEntry();                                 // Jump to application
 80006b2:	69bb      	ldr	r3, [r7, #24]
 80006b4:	4798      	blx	r3
    
    // Should never reach here
    while(1);
 80006b6:	bf00      	nop
 80006b8:	e7fd      	b.n	80006b6 <jump_to_application+0x162>
        return; // invalid MSP — do not jump
 80006ba:	bf00      	nop
}
 80006bc:	3728      	adds	r7, #40	@ 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	08010000 	.word	0x08010000
 80006c8:	08010004 	.word	0x08010004
 80006cc:	20020000 	.word	0x20020000
 80006d0:	e000e100 	.word	0xe000e100
 80006d4:	e000e010 	.word	0xe000e010
 80006d8:	40020c00 	.word	0x40020c00
 80006dc:	40023800 	.word	0x40023800
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <enter_dfu_mode>:
#define BOOTLOADER_MAGIC 0x424F4F54U // 'BOOT'

extern RTC_HandleTypeDef hrtc; // generated by MX_RTC_Init()

void enter_dfu_mode(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
    // Initialize USB DFU device (generated by CubeMX)
    MX_USB_DEVICE_Init();
 80006e8:	f007 faee 	bl	8007cc8 <MX_USB_DEVICE_Init>

    // Optionally indicate DFU with LED or keep alive loop
    while (1)
    {
        HAL_Delay(1000);
 80006ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006f0:	f000 fb64 	bl	8000dbc <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80006f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006f8:	4802      	ldr	r0, [pc, #8]	@ (8000704 <enter_dfu_mode+0x20>)
 80006fa:	f001 fa1a 	bl	8001b32 <HAL_GPIO_TogglePin>
        HAL_Delay(1000);
 80006fe:	bf00      	nop
 8000700:	e7f4      	b.n	80006ec <enter_dfu_mode+0x8>
 8000702:	bf00      	nop
 8000704:	40020c00 	.word	0x40020c00

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070e:	f000 faad 	bl	8000c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000712:	f000 f85b 	bl	80007cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000716:	f000 f913 	bl	8000940 <MX_GPIO_Init>
  MX_RTC_Init();
 800071a:	f000 f8c1 	bl	80008a0 <MX_RTC_Init>
  MX_USB_DEVICE_Init();
 800071e:	f007 fad3 	bl	8007cc8 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8000722:	f000 f8e3 	bl	80008ec <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  //HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, BOOTLOADER_MAGIC);
  // Check RTC backup register for bootloader request
  uint32_t magic = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0);
 8000726:	2100      	movs	r1, #0
 8000728:	4825      	ldr	r0, [pc, #148]	@ (80007c0 <main+0xb8>)
 800072a:	f003 fadf 	bl	8003cec <HAL_RTCEx_BKUPRead>
 800072e:	6038      	str	r0, [r7, #0]
  if (magic == BOOTLOADER_MAGIC)
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	4a24      	ldr	r2, [pc, #144]	@ (80007c4 <main+0xbc>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d106      	bne.n	8000746 <main+0x3e>
  {
      // Clear magic and start DFU
      HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0);
 8000738:	2200      	movs	r2, #0
 800073a:	2100      	movs	r1, #0
 800073c:	4820      	ldr	r0, [pc, #128]	@ (80007c0 <main+0xb8>)
 800073e:	f003 fabb 	bl	8003cb8 <HAL_RTCEx_BKUPWrite>
      enter_dfu_mode();
 8000742:	f7ff ffcf 	bl	80006e4 <enter_dfu_mode>
  }

  // If application valid, jump to it
  if (is_valid_application())
 8000746:	f7ff fed5 	bl	80004f4 <is_valid_application>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d033      	beq.n	80007b8 <main+0xb0>
  {
      // Visual indication that we're about to jump
      for(int i = 0; i < 3; i++) {
 8000750:	2300      	movs	r3, #0
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	e014      	b.n	8000780 <main+0x78>
          HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000756:	2201      	movs	r2, #1
 8000758:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800075c:	481a      	ldr	r0, [pc, #104]	@ (80007c8 <main+0xc0>)
 800075e:	f001 f9cf 	bl	8001b00 <HAL_GPIO_WritePin>
          HAL_Delay(100);
 8000762:	2064      	movs	r0, #100	@ 0x64
 8000764:	f000 fb2a 	bl	8000dbc <HAL_Delay>
          HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800076e:	4816      	ldr	r0, [pc, #88]	@ (80007c8 <main+0xc0>)
 8000770:	f001 f9c6 	bl	8001b00 <HAL_GPIO_WritePin>
          HAL_Delay(100);
 8000774:	2064      	movs	r0, #100	@ 0x64
 8000776:	f000 fb21 	bl	8000dbc <HAL_Delay>
      for(int i = 0; i < 3; i++) {
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	3301      	adds	r3, #1
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b02      	cmp	r3, #2
 8000784:	dde7      	ble.n	8000756 <main+0x4e>
      }
      HAL_Delay(200);  // Small delay before jump
 8000786:	20c8      	movs	r0, #200	@ 0xc8
 8000788:	f000 fb18 	bl	8000dbc <HAL_Delay>
      
      jump_to_application();
 800078c:	f7ff fee2 	bl	8000554 <jump_to_application>
      
      // If we get here, jump failed - indicate error
      while(1) {
          HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 8000790:	2201      	movs	r2, #1
 8000792:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000796:	480c      	ldr	r0, [pc, #48]	@ (80007c8 <main+0xc0>)
 8000798:	f001 f9b2 	bl	8001b00 <HAL_GPIO_WritePin>
          HAL_Delay(100);
 800079c:	2064      	movs	r0, #100	@ 0x64
 800079e:	f000 fb0d 	bl	8000dbc <HAL_Delay>
          HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80007a8:	4807      	ldr	r0, [pc, #28]	@ (80007c8 <main+0xc0>)
 80007aa:	f001 f9a9 	bl	8001b00 <HAL_GPIO_WritePin>
          HAL_Delay(100);
 80007ae:	2064      	movs	r0, #100	@ 0x64
 80007b0:	f000 fb04 	bl	8000dbc <HAL_Delay>
          HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 80007b4:	bf00      	nop
 80007b6:	e7eb      	b.n	8000790 <main+0x88>
      }
  }

  // No valid app — start DFU to allow programming
  enter_dfu_mode();
 80007b8:	f7ff ff94 	bl	80006e4 <enter_dfu_mode>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <main+0xb4>
 80007c0:	20000118 	.word	0x20000118
 80007c4:	424f4f54 	.word	0x424f4f54
 80007c8:	40020c00 	.word	0x40020c00

080007cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b094      	sub	sp, #80	@ 0x50
 80007d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d2:	f107 0320 	add.w	r3, r7, #32
 80007d6:	2230      	movs	r2, #48	@ 0x30
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f008 f810 	bl	8008800 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e0:	f107 030c 	add.w	r3, r7, #12
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
 80007ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f0:	2300      	movs	r3, #0
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	4b28      	ldr	r3, [pc, #160]	@ (8000898 <SystemClock_Config+0xcc>)
 80007f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f8:	4a27      	ldr	r2, [pc, #156]	@ (8000898 <SystemClock_Config+0xcc>)
 80007fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000800:	4b25      	ldr	r3, [pc, #148]	@ (8000898 <SystemClock_Config+0xcc>)
 8000802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800080c:	2300      	movs	r3, #0
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	4b22      	ldr	r3, [pc, #136]	@ (800089c <SystemClock_Config+0xd0>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a21      	ldr	r2, [pc, #132]	@ (800089c <SystemClock_Config+0xd0>)
 8000816:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800081a:	6013      	str	r3, [r2, #0]
 800081c:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <SystemClock_Config+0xd0>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000828:	2309      	movs	r3, #9
 800082a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800082c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000830:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000832:	2301      	movs	r3, #1
 8000834:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000836:	2302      	movs	r3, #2
 8000838:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800083a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800083e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000840:	2304      	movs	r3, #4
 8000842:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000844:	2348      	movs	r3, #72	@ 0x48
 8000846:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000848:	2302      	movs	r3, #2
 800084a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800084c:	2303      	movs	r3, #3
 800084e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000850:	f107 0320 	add.w	r3, r7, #32
 8000854:	4618      	mov	r0, r3
 8000856:	f002 fbb1 	bl	8002fbc <HAL_RCC_OscConfig>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000860:	f000 f8ce 	bl	8000a00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000864:	230f      	movs	r3, #15
 8000866:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000868:	2302      	movs	r3, #2
 800086a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000870:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000874:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800087a:	f107 030c 	add.w	r3, r7, #12
 800087e:	2102      	movs	r1, #2
 8000880:	4618      	mov	r0, r3
 8000882:	f002 fe13 	bl	80034ac <HAL_RCC_ClockConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800088c:	f000 f8b8 	bl	8000a00 <Error_Handler>
  }
}
 8000890:	bf00      	nop
 8000892:	3750      	adds	r7, #80	@ 0x50
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40023800 	.word	0x40023800
 800089c:	40007000 	.word	0x40007000

080008a0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008a4:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <MX_RTC_Init+0x44>)
 80008a6:	4a10      	ldr	r2, [pc, #64]	@ (80008e8 <MX_RTC_Init+0x48>)
 80008a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <MX_RTC_Init+0x44>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <MX_RTC_Init+0x44>)
 80008b2:	227f      	movs	r2, #127	@ 0x7f
 80008b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80008b6:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <MX_RTC_Init+0x44>)
 80008b8:	22ff      	movs	r2, #255	@ 0xff
 80008ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <MX_RTC_Init+0x44>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008c2:	4b08      	ldr	r3, [pc, #32]	@ (80008e4 <MX_RTC_Init+0x44>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <MX_RTC_Init+0x44>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008ce:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_RTC_Init+0x44>)
 80008d0:	f003 f8ee 	bl	8003ab0 <HAL_RTC_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80008da:	f000 f891 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000118 	.word	0x20000118
 80008e8:	40002800 	.word	0x40002800

080008ec <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80008f0:	4b11      	ldr	r3, [pc, #68]	@ (8000938 <MX_UART5_Init+0x4c>)
 80008f2:	4a12      	ldr	r2, [pc, #72]	@ (800093c <MX_UART5_Init+0x50>)
 80008f4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80008f6:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <MX_UART5_Init+0x4c>)
 80008f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008fc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <MX_UART5_Init+0x4c>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000904:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <MX_UART5_Init+0x4c>)
 8000906:	2200      	movs	r2, #0
 8000908:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800090a:	4b0b      	ldr	r3, [pc, #44]	@ (8000938 <MX_UART5_Init+0x4c>)
 800090c:	2200      	movs	r2, #0
 800090e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000910:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <MX_UART5_Init+0x4c>)
 8000912:	220c      	movs	r2, #12
 8000914:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000916:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <MX_UART5_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800091c:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <MX_UART5_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000922:	4805      	ldr	r0, [pc, #20]	@ (8000938 <MX_UART5_Init+0x4c>)
 8000924:	f003 f9fa 	bl	8003d1c <HAL_UART_Init>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800092e:	f000 f867 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20000138 	.word	0x20000138
 800093c:	40005000 	.word	0x40005000

08000940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000946:	f107 0314 	add.w	r3, r7, #20
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
 8000952:	60da      	str	r2, [r3, #12]
 8000954:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	613b      	str	r3, [r7, #16]
 800095a:	4b27      	ldr	r3, [pc, #156]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	4a26      	ldr	r2, [pc, #152]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 8000960:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000964:	6313      	str	r3, [r2, #48]	@ 0x30
 8000966:	4b24      	ldr	r3, [pc, #144]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800096e:	613b      	str	r3, [r7, #16]
 8000970:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	60fb      	str	r3, [r7, #12]
 8000976:	4b20      	ldr	r3, [pc, #128]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	4a1f      	ldr	r2, [pc, #124]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 800097c:	f043 0308 	orr.w	r3, r3, #8
 8000980:	6313      	str	r3, [r2, #48]	@ 0x30
 8000982:	4b1d      	ldr	r3, [pc, #116]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	f003 0308 	and.w	r3, r3, #8
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	4b19      	ldr	r3, [pc, #100]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	4a18      	ldr	r2, [pc, #96]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	6313      	str	r3, [r2, #48]	@ 0x30
 800099e:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	60bb      	str	r3, [r7, #8]
 80009a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	4a11      	ldr	r2, [pc, #68]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 80009b4:	f043 0304 	orr.w	r3, r3, #4
 80009b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ba:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_GPIO_Init+0xb8>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	f003 0304 	and.w	r3, r3, #4
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80009cc:	480b      	ldr	r0, [pc, #44]	@ (80009fc <MX_GPIO_Init+0xbc>)
 80009ce:	f001 f897 	bl	8001b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80009d2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80009d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d8:	2301      	movs	r3, #1
 80009da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e0:	2300      	movs	r3, #0
 80009e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4619      	mov	r1, r3
 80009ea:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_GPIO_Init+0xbc>)
 80009ec:	f000 fdf0 	bl	80015d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009f0:	bf00      	nop
 80009f2:	3728      	adds	r7, #40	@ 0x28
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40020c00 	.word	0x40020c00

08000a00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a04:	b672      	cpsid	i
}
 8000a06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <Error_Handler+0x8>

08000a0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	607b      	str	r3, [r7, #4]
 8000a16:	4b10      	ldr	r3, [pc, #64]	@ (8000a58 <HAL_MspInit+0x4c>)
 8000a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a1a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a58 <HAL_MspInit+0x4c>)
 8000a1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a22:	4b0d      	ldr	r3, [pc, #52]	@ (8000a58 <HAL_MspInit+0x4c>)
 8000a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <HAL_MspInit+0x4c>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a36:	4a08      	ldr	r2, [pc, #32]	@ (8000a58 <HAL_MspInit+0x4c>)
 8000a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3e:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <HAL_MspInit+0x4c>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	40023800 	.word	0x40023800

08000a5c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a64:	f107 0308 	add.w	r3, r7, #8
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a0c      	ldr	r2, [pc, #48]	@ (8000aa8 <HAL_RTC_MspInit+0x4c>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d111      	bne.n	8000aa0 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000a80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a84:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a86:	f107 0308 	add.w	r3, r7, #8
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f002 ff2e 	bl	80038ec <HAL_RCCEx_PeriphCLKConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000a96:	f7ff ffb3 	bl	8000a00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a9a:	4b04      	ldr	r3, [pc, #16]	@ (8000aac <HAL_RTC_MspInit+0x50>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	40002800 	.word	0x40002800
 8000aac:	42470e3c 	.word	0x42470e3c

08000ab0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08a      	sub	sp, #40	@ 0x28
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a28      	ldr	r2, [pc, #160]	@ (8000b70 <HAL_UART_MspInit+0xc0>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d14a      	bne.n	8000b68 <HAL_UART_MspInit+0xb8>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	4b27      	ldr	r3, [pc, #156]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ada:	4a26      	ldr	r2, [pc, #152]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000adc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000ae0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ae2:	4b24      	ldr	r3, [pc, #144]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	4b20      	ldr	r3, [pc, #128]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	4a1f      	ldr	r2, [pc, #124]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000af8:	f043 0304 	orr.w	r3, r3, #4
 8000afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afe:	4b1d      	ldr	r3, [pc, #116]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	f003 0304 	and.w	r3, r3, #4
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]
 8000b0e:	4b19      	ldr	r3, [pc, #100]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b12:	4a18      	ldr	r2, [pc, #96]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000b14:	f043 0308 	orr.w	r3, r3, #8
 8000b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1a:	4b16      	ldr	r3, [pc, #88]	@ (8000b74 <HAL_UART_MspInit+0xc4>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	f003 0308 	and.w	r3, r3, #8
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000b26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b34:	2303      	movs	r3, #3
 8000b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000b38:	2308      	movs	r3, #8
 8000b3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	4619      	mov	r1, r3
 8000b42:	480d      	ldr	r0, [pc, #52]	@ (8000b78 <HAL_UART_MspInit+0xc8>)
 8000b44:	f000 fd44 	bl	80015d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b48:	2304      	movs	r3, #4
 8000b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b54:	2303      	movs	r3, #3
 8000b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000b58:	2308      	movs	r3, #8
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	4619      	mov	r1, r3
 8000b62:	4806      	ldr	r0, [pc, #24]	@ (8000b7c <HAL_UART_MspInit+0xcc>)
 8000b64:	f000 fd34 	bl	80015d0 <HAL_GPIO_Init>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8000b68:	bf00      	nop
 8000b6a:	3728      	adds	r7, #40	@ 0x28
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40005000 	.word	0x40005000
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40020800 	.word	0x40020800
 8000b7c:	40020c00 	.word	0x40020c00

08000b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <NMI_Handler+0x4>

08000b88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <HardFault_Handler+0x4>

08000b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <MemManage_Handler+0x4>

08000b98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <BusFault_Handler+0x4>

08000ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <UsageFault_Handler+0x4>

08000ba8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd6:	f000 f8d1 	bl	8000d7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
	...

08000be0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000be4:	4802      	ldr	r0, [pc, #8]	@ (8000bf0 <OTG_FS_IRQHandler+0x10>)
 8000be6:	f001 f93d 	bl	8001e64 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	20000760 	.word	0x20000760

08000bf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf8:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <SystemInit+0x20>)
 8000bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bfe:	4a05      	ldr	r2, [pc, #20]	@ (8000c14 <SystemInit+0x20>)
 8000c00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c50 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c1c:	f7ff ffea 	bl	8000bf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c20:	480c      	ldr	r0, [pc, #48]	@ (8000c54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c22:	490d      	ldr	r1, [pc, #52]	@ (8000c58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c24:	4a0d      	ldr	r2, [pc, #52]	@ (8000c5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c28:	e002      	b.n	8000c30 <LoopCopyDataInit>

08000c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2e:	3304      	adds	r3, #4

08000c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c34:	d3f9      	bcc.n	8000c2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c36:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c38:	4c0a      	ldr	r4, [pc, #40]	@ (8000c64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c3c:	e001      	b.n	8000c42 <LoopFillZerobss>

08000c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c40:	3204      	adds	r2, #4

08000c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c44:	d3fb      	bcc.n	8000c3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c46:	f007 fde3 	bl	8008810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c4a:	f7ff fd5d 	bl	8000708 <main>
  bx  lr    
 8000c4e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c58:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8000c5c:	08008934 	.word	0x08008934
  ldr r2, =_sbss
 8000c60:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8000c64:	20001068 	.word	0x20001068

08000c68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c68:	e7fe      	b.n	8000c68 <ADC_IRQHandler>
	...

08000c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c70:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a0d      	ldr	r2, [pc, #52]	@ (8000cac <HAL_Init+0x40>)
 8000c76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a0a      	ldr	r2, [pc, #40]	@ (8000cac <HAL_Init+0x40>)
 8000c82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c88:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <HAL_Init+0x40>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a07      	ldr	r2, [pc, #28]	@ (8000cac <HAL_Init+0x40>)
 8000c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c94:	2003      	movs	r0, #3
 8000c96:	f000 f985 	bl	8000fa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c9a:	200f      	movs	r0, #15
 8000c9c:	f000 f83e 	bl	8000d1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ca0:	f7ff feb4 	bl	8000a0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40023c00 	.word	0x40023c00

08000cb0 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000cb6:	4a12      	ldr	r2, [pc, #72]	@ (8000d00 <HAL_DeInit+0x50>)
 8000cb8:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000cba:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000cc2:	4a10      	ldr	r2, [pc, #64]	@ (8000d04 <HAL_DeInit+0x54>)
 8000cc4:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000cce:	4a0e      	ldr	r2, [pc, #56]	@ (8000d08 <HAL_DeInit+0x58>)
 8000cd0:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000cd8:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000cda:	22c1      	movs	r2, #193	@ 0xc1
 8000cdc:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000cde:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000ce4:	4b05      	ldr	r3, [pc, #20]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000cea:	4b04      	ldr	r3, [pc, #16]	@ (8000cfc <HAL_DeInit+0x4c>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000cf0:	f000 f80c 	bl	8000d0c <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40023800 	.word	0x40023800
 8000d00:	f6fec9ff 	.word	0xf6fec9ff
 8000d04:	04777933 	.word	0x04777933
 8000d08:	226011ff 	.word	0x226011ff

08000d0c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
	...

08000d1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <HAL_InitTick+0x54>)
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	4b12      	ldr	r3, [pc, #72]	@ (8000d74 <HAL_InitTick+0x58>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 f967 	bl	800100e <HAL_SYSTICK_Config>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e00e      	b.n	8000d68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2b0f      	cmp	r3, #15
 8000d4e:	d80a      	bhi.n	8000d66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d50:	2200      	movs	r2, #0
 8000d52:	6879      	ldr	r1, [r7, #4]
 8000d54:	f04f 30ff 	mov.w	r0, #4294967295
 8000d58:	f000 f92f 	bl	8000fba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d5c:	4a06      	ldr	r2, [pc, #24]	@ (8000d78 <HAL_InitTick+0x5c>)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d62:	2300      	movs	r3, #0
 8000d64:	e000      	b.n	8000d68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000000 	.word	0x20000000
 8000d74:	20000008 	.word	0x20000008
 8000d78:	20000004 	.word	0x20000004

08000d7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d80:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <HAL_IncTick+0x20>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	461a      	mov	r2, r3
 8000d86:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <HAL_IncTick+0x24>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	4a04      	ldr	r2, [pc, #16]	@ (8000da0 <HAL_IncTick+0x24>)
 8000d8e:	6013      	str	r3, [r2, #0]
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	20000008 	.word	0x20000008
 8000da0:	20000180 	.word	0x20000180

08000da4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  return uwTick;
 8000da8:	4b03      	ldr	r3, [pc, #12]	@ (8000db8 <HAL_GetTick+0x14>)
 8000daa:	681b      	ldr	r3, [r3, #0]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	20000180 	.word	0x20000180

08000dbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dc4:	f7ff ffee 	bl	8000da4 <HAL_GetTick>
 8000dc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dd4:	d005      	beq.n	8000de2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e00 <HAL_Delay+0x44>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	461a      	mov	r2, r3
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4413      	add	r3, r2
 8000de0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000de2:	bf00      	nop
 8000de4:	f7ff ffde 	bl	8000da4 <HAL_GetTick>
 8000de8:	4602      	mov	r2, r0
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d8f7      	bhi.n	8000de4 <HAL_Delay+0x28>
  {
  }
}
 8000df4:	bf00      	nop
 8000df6:	bf00      	nop
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000008 	.word	0x20000008

08000e04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e14:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <__NVIC_SetPriorityGrouping+0x44>)
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e1a:	68ba      	ldr	r2, [r7, #8]
 8000e1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e20:	4013      	ands	r3, r2
 8000e22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e36:	4a04      	ldr	r2, [pc, #16]	@ (8000e48 <__NVIC_SetPriorityGrouping+0x44>)
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	60d3      	str	r3, [r2, #12]
}
 8000e3c:	bf00      	nop
 8000e3e:	3714      	adds	r7, #20
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e50:	4b04      	ldr	r3, [pc, #16]	@ (8000e64 <__NVIC_GetPriorityGrouping+0x18>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	0a1b      	lsrs	r3, r3, #8
 8000e56:	f003 0307 	and.w	r3, r3, #7
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	db0b      	blt.n	8000e92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	f003 021f 	and.w	r2, r3, #31
 8000e80:	4907      	ldr	r1, [pc, #28]	@ (8000ea0 <__NVIC_EnableIRQ+0x38>)
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	095b      	lsrs	r3, r3, #5
 8000e88:	2001      	movs	r0, #1
 8000e8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	e000e100 	.word	0xe000e100

08000ea4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	6039      	str	r1, [r7, #0]
 8000eae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	db0a      	blt.n	8000ece <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	490c      	ldr	r1, [pc, #48]	@ (8000ef0 <__NVIC_SetPriority+0x4c>)
 8000ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec2:	0112      	lsls	r2, r2, #4
 8000ec4:	b2d2      	uxtb	r2, r2
 8000ec6:	440b      	add	r3, r1
 8000ec8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ecc:	e00a      	b.n	8000ee4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4908      	ldr	r1, [pc, #32]	@ (8000ef4 <__NVIC_SetPriority+0x50>)
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	f003 030f 	and.w	r3, r3, #15
 8000eda:	3b04      	subs	r3, #4
 8000edc:	0112      	lsls	r2, r2, #4
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	440b      	add	r3, r1
 8000ee2:	761a      	strb	r2, [r3, #24]
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	e000e100 	.word	0xe000e100
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b089      	sub	sp, #36	@ 0x24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	f1c3 0307 	rsb	r3, r3, #7
 8000f12:	2b04      	cmp	r3, #4
 8000f14:	bf28      	it	cs
 8000f16:	2304      	movcs	r3, #4
 8000f18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	3304      	adds	r3, #4
 8000f1e:	2b06      	cmp	r3, #6
 8000f20:	d902      	bls.n	8000f28 <NVIC_EncodePriority+0x30>
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	3b03      	subs	r3, #3
 8000f26:	e000      	b.n	8000f2a <NVIC_EncodePriority+0x32>
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	43da      	mvns	r2, r3
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	401a      	ands	r2, r3
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f40:	f04f 31ff 	mov.w	r1, #4294967295
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4a:	43d9      	mvns	r1, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f50:	4313      	orrs	r3, r2
         );
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3724      	adds	r7, #36	@ 0x24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
	...

08000f60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f70:	d301      	bcc.n	8000f76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f72:	2301      	movs	r3, #1
 8000f74:	e00f      	b.n	8000f96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f76:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa0 <SysTick_Config+0x40>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f7e:	210f      	movs	r1, #15
 8000f80:	f04f 30ff 	mov.w	r0, #4294967295
 8000f84:	f7ff ff8e 	bl	8000ea4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f88:	4b05      	ldr	r3, [pc, #20]	@ (8000fa0 <SysTick_Config+0x40>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f8e:	4b04      	ldr	r3, [pc, #16]	@ (8000fa0 <SysTick_Config+0x40>)
 8000f90:	2207      	movs	r2, #7
 8000f92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	e000e010 	.word	0xe000e010

08000fa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff ff29 	bl	8000e04 <__NVIC_SetPriorityGrouping>
}
 8000fb2:	bf00      	nop
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b086      	sub	sp, #24
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	60b9      	str	r1, [r7, #8]
 8000fc4:	607a      	str	r2, [r7, #4]
 8000fc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fcc:	f7ff ff3e 	bl	8000e4c <__NVIC_GetPriorityGrouping>
 8000fd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	68b9      	ldr	r1, [r7, #8]
 8000fd6:	6978      	ldr	r0, [r7, #20]
 8000fd8:	f7ff ff8e 	bl	8000ef8 <NVIC_EncodePriority>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff ff5d 	bl	8000ea4 <__NVIC_SetPriority>
}
 8000fea:	bf00      	nop
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff ff31 	bl	8000e68 <__NVIC_EnableIRQ>
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff ffa2 	bl	8000f60 <SysTick_Config>
 800101c:	4603      	mov	r3, r0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001036:	4b23      	ldr	r3, [pc, #140]	@ (80010c4 <HAL_FLASH_Program+0x9c>)
 8001038:	7e1b      	ldrb	r3, [r3, #24]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d101      	bne.n	8001042 <HAL_FLASH_Program+0x1a>
 800103e:	2302      	movs	r3, #2
 8001040:	e03b      	b.n	80010ba <HAL_FLASH_Program+0x92>
 8001042:	4b20      	ldr	r3, [pc, #128]	@ (80010c4 <HAL_FLASH_Program+0x9c>)
 8001044:	2201      	movs	r2, #1
 8001046:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001048:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800104c:	f000 f870 	bl	8001130 <FLASH_WaitForLastOperation>
 8001050:	4603      	mov	r3, r0
 8001052:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001054:	7dfb      	ldrb	r3, [r7, #23]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d12b      	bne.n	80010b2 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d105      	bne.n	800106c <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001060:	783b      	ldrb	r3, [r7, #0]
 8001062:	4619      	mov	r1, r3
 8001064:	68b8      	ldr	r0, [r7, #8]
 8001066:	f000 f91b 	bl	80012a0 <FLASH_Program_Byte>
 800106a:	e016      	b.n	800109a <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d105      	bne.n	800107e <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001072:	883b      	ldrh	r3, [r7, #0]
 8001074:	4619      	mov	r1, r3
 8001076:	68b8      	ldr	r0, [r7, #8]
 8001078:	f000 f8ee 	bl	8001258 <FLASH_Program_HalfWord>
 800107c:	e00d      	b.n	800109a <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2b02      	cmp	r3, #2
 8001082:	d105      	bne.n	8001090 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	4619      	mov	r1, r3
 8001088:	68b8      	ldr	r0, [r7, #8]
 800108a:	f000 f8c3 	bl	8001214 <FLASH_Program_Word>
 800108e:	e004      	b.n	800109a <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001090:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001094:	68b8      	ldr	r0, [r7, #8]
 8001096:	f000 f88b 	bl	80011b0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800109a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800109e:	f000 f847 	bl	8001130 <FLASH_WaitForLastOperation>
 80010a2:	4603      	mov	r3, r0
 80010a4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80010a6:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <HAL_FLASH_Program+0xa0>)
 80010a8:	691b      	ldr	r3, [r3, #16]
 80010aa:	4a07      	ldr	r2, [pc, #28]	@ (80010c8 <HAL_FLASH_Program+0xa0>)
 80010ac:	f023 0301 	bic.w	r3, r3, #1
 80010b0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80010b2:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <HAL_FLASH_Program+0x9c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	761a      	strb	r2, [r3, #24]

  return status;
 80010b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	2000000c 	.word	0x2000000c
 80010c8:	40023c00 	.word	0x40023c00

080010cc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80010d2:	2300      	movs	r3, #0
 80010d4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80010d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <HAL_FLASH_Unlock+0x38>)
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	da0b      	bge.n	80010f6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80010de:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <HAL_FLASH_Unlock+0x38>)
 80010e0:	4a09      	ldr	r2, [pc, #36]	@ (8001108 <HAL_FLASH_Unlock+0x3c>)
 80010e2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80010e4:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <HAL_FLASH_Unlock+0x38>)
 80010e6:	4a09      	ldr	r2, [pc, #36]	@ (800110c <HAL_FLASH_Unlock+0x40>)
 80010e8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80010ea:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <HAL_FLASH_Unlock+0x38>)
 80010ec:	691b      	ldr	r3, [r3, #16]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	da01      	bge.n	80010f6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80010f6:	79fb      	ldrb	r3, [r7, #7]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	40023c00 	.word	0x40023c00
 8001108:	45670123 	.word	0x45670123
 800110c:	cdef89ab 	.word	0xcdef89ab

08001110 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001114:	4b05      	ldr	r3, [pc, #20]	@ (800112c <HAL_FLASH_Lock+0x1c>)
 8001116:	691b      	ldr	r3, [r3, #16]
 8001118:	4a04      	ldr	r2, [pc, #16]	@ (800112c <HAL_FLASH_Lock+0x1c>)
 800111a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800111e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	40023c00 	.word	0x40023c00

08001130 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800113c:	4b1a      	ldr	r3, [pc, #104]	@ (80011a8 <FLASH_WaitForLastOperation+0x78>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001142:	f7ff fe2f 	bl	8000da4 <HAL_GetTick>
 8001146:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001148:	e010      	b.n	800116c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001150:	d00c      	beq.n	800116c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d007      	beq.n	8001168 <FLASH_WaitForLastOperation+0x38>
 8001158:	f7ff fe24 	bl	8000da4 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	429a      	cmp	r2, r3
 8001166:	d201      	bcs.n	800116c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001168:	2303      	movs	r3, #3
 800116a:	e019      	b.n	80011a0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800116c:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <FLASH_WaitForLastOperation+0x7c>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1e8      	bne.n	800114a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001178:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <FLASH_WaitForLastOperation+0x7c>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	f003 0301 	and.w	r3, r3, #1
 8001180:	2b00      	cmp	r3, #0
 8001182:	d002      	beq.n	800118a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001184:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <FLASH_WaitForLastOperation+0x7c>)
 8001186:	2201      	movs	r2, #1
 8001188:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800118a:	4b08      	ldr	r3, [pc, #32]	@ (80011ac <FLASH_WaitForLastOperation+0x7c>)
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d003      	beq.n	800119e <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001196:	f000 f8a5 	bl	80012e4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e000      	b.n	80011a0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800119e:	2300      	movs	r3, #0

}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	2000000c 	.word	0x2000000c
 80011ac:	40023c00 	.word	0x40023c00

080011b0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80011bc:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <FLASH_Program_DoubleWord+0x60>)
 80011be:	691b      	ldr	r3, [r3, #16]
 80011c0:	4a13      	ldr	r2, [pc, #76]	@ (8001210 <FLASH_Program_DoubleWord+0x60>)
 80011c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80011c6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80011c8:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <FLASH_Program_DoubleWord+0x60>)
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	4a10      	ldr	r2, [pc, #64]	@ (8001210 <FLASH_Program_DoubleWord+0x60>)
 80011ce:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80011d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80011d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <FLASH_Program_DoubleWord+0x60>)
 80011d6:	691b      	ldr	r3, [r3, #16]
 80011d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001210 <FLASH_Program_DoubleWord+0x60>)
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80011e6:	f3bf 8f6f 	isb	sy
}
 80011ea:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80011ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011f0:	f04f 0200 	mov.w	r2, #0
 80011f4:	f04f 0300 	mov.w	r3, #0
 80011f8:	000a      	movs	r2, r1
 80011fa:	2300      	movs	r3, #0
 80011fc:	68f9      	ldr	r1, [r7, #12]
 80011fe:	3104      	adds	r1, #4
 8001200:	4613      	mov	r3, r2
 8001202:	600b      	str	r3, [r1, #0]
}
 8001204:	bf00      	nop
 8001206:	3714      	adds	r7, #20
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	40023c00 	.word	0x40023c00

08001214 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800121e:	4b0d      	ldr	r3, [pc, #52]	@ (8001254 <FLASH_Program_Word+0x40>)
 8001220:	691b      	ldr	r3, [r3, #16]
 8001222:	4a0c      	ldr	r2, [pc, #48]	@ (8001254 <FLASH_Program_Word+0x40>)
 8001224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001228:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800122a:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <FLASH_Program_Word+0x40>)
 800122c:	691b      	ldr	r3, [r3, #16]
 800122e:	4a09      	ldr	r2, [pc, #36]	@ (8001254 <FLASH_Program_Word+0x40>)
 8001230:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001234:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001236:	4b07      	ldr	r3, [pc, #28]	@ (8001254 <FLASH_Program_Word+0x40>)
 8001238:	691b      	ldr	r3, [r3, #16]
 800123a:	4a06      	ldr	r2, [pc, #24]	@ (8001254 <FLASH_Program_Word+0x40>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	601a      	str	r2, [r3, #0]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	40023c00 	.word	0x40023c00

08001258 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001264:	4b0d      	ldr	r3, [pc, #52]	@ (800129c <FLASH_Program_HalfWord+0x44>)
 8001266:	691b      	ldr	r3, [r3, #16]
 8001268:	4a0c      	ldr	r2, [pc, #48]	@ (800129c <FLASH_Program_HalfWord+0x44>)
 800126a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800126e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001270:	4b0a      	ldr	r3, [pc, #40]	@ (800129c <FLASH_Program_HalfWord+0x44>)
 8001272:	691b      	ldr	r3, [r3, #16]
 8001274:	4a09      	ldr	r2, [pc, #36]	@ (800129c <FLASH_Program_HalfWord+0x44>)
 8001276:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800127a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800127c:	4b07      	ldr	r3, [pc, #28]	@ (800129c <FLASH_Program_HalfWord+0x44>)
 800127e:	691b      	ldr	r3, [r3, #16]
 8001280:	4a06      	ldr	r2, [pc, #24]	@ (800129c <FLASH_Program_HalfWord+0x44>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	887a      	ldrh	r2, [r7, #2]
 800128c:	801a      	strh	r2, [r3, #0]
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40023c00 	.word	0x40023c00

080012a0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <FLASH_Program_Byte+0x40>)
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	4a0b      	ldr	r2, [pc, #44]	@ (80012e0 <FLASH_Program_Byte+0x40>)
 80012b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80012b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80012b8:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <FLASH_Program_Byte+0x40>)
 80012ba:	4a09      	ldr	r2, [pc, #36]	@ (80012e0 <FLASH_Program_Byte+0x40>)
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80012c0:	4b07      	ldr	r3, [pc, #28]	@ (80012e0 <FLASH_Program_Byte+0x40>)
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	4a06      	ldr	r2, [pc, #24]	@ (80012e0 <FLASH_Program_Byte+0x40>)
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	78fa      	ldrb	r2, [r7, #3]
 80012d0:	701a      	strb	r2, [r3, #0]
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	40023c00 	.word	0x40023c00

080012e4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80012e8:	4b27      	ldr	r3, [pc, #156]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	f003 0310 	and.w	r3, r3, #16
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d008      	beq.n	8001306 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80012f4:	4b25      	ldr	r3, [pc, #148]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 80012f6:	69db      	ldr	r3, [r3, #28]
 80012f8:	f043 0310 	orr.w	r3, r3, #16
 80012fc:	4a23      	ldr	r2, [pc, #140]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 80012fe:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001300:	4b21      	ldr	r3, [pc, #132]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 8001302:	2210      	movs	r2, #16
 8001304:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001306:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	f003 0320 	and.w	r3, r3, #32
 800130e:	2b00      	cmp	r3, #0
 8001310:	d008      	beq.n	8001324 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001312:	4b1e      	ldr	r3, [pc, #120]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	f043 0308 	orr.w	r3, r3, #8
 800131a:	4a1c      	ldr	r2, [pc, #112]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 800131c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800131e:	4b1a      	ldr	r3, [pc, #104]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 8001320:	2220      	movs	r2, #32
 8001322:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001324:	4b18      	ldr	r3, [pc, #96]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800132c:	2b00      	cmp	r3, #0
 800132e:	d008      	beq.n	8001342 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001330:	4b16      	ldr	r3, [pc, #88]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 8001332:	69db      	ldr	r3, [r3, #28]
 8001334:	f043 0304 	orr.w	r3, r3, #4
 8001338:	4a14      	ldr	r2, [pc, #80]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 800133a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800133c:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 800133e:	2240      	movs	r2, #64	@ 0x40
 8001340:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001342:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800134a:	2b00      	cmp	r3, #0
 800134c:	d008      	beq.n	8001360 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800134e:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	f043 0302 	orr.w	r3, r3, #2
 8001356:	4a0d      	ldr	r2, [pc, #52]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 8001358:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800135a:	4b0b      	ldr	r3, [pc, #44]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 800135c:	2280      	movs	r2, #128	@ 0x80
 800135e:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001360:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	2b00      	cmp	r3, #0
 800136a:	d008      	beq.n	800137e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800136c:	4b07      	ldr	r3, [pc, #28]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 800136e:	69db      	ldr	r3, [r3, #28]
 8001370:	f043 0320 	orr.w	r3, r3, #32
 8001374:	4a05      	ldr	r2, [pc, #20]	@ (800138c <FLASH_SetErrorCode+0xa8>)
 8001376:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001378:	4b03      	ldr	r3, [pc, #12]	@ (8001388 <FLASH_SetErrorCode+0xa4>)
 800137a:	2202      	movs	r2, #2
 800137c:	60da      	str	r2, [r3, #12]
  }
}
 800137e:	bf00      	nop
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	40023c00 	.word	0x40023c00
 800138c:	2000000c 	.word	0x2000000c

08001390 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800139e:	4b31      	ldr	r3, [pc, #196]	@ (8001464 <HAL_FLASHEx_Erase+0xd4>)
 80013a0:	7e1b      	ldrb	r3, [r3, #24]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d101      	bne.n	80013aa <HAL_FLASHEx_Erase+0x1a>
 80013a6:	2302      	movs	r3, #2
 80013a8:	e058      	b.n	800145c <HAL_FLASHEx_Erase+0xcc>
 80013aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001464 <HAL_FLASHEx_Erase+0xd4>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013b0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80013b4:	f7ff febc 	bl	8001130 <FLASH_WaitForLastOperation>
 80013b8:	4603      	mov	r3, r0
 80013ba:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d148      	bne.n	8001454 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	f04f 32ff 	mov.w	r2, #4294967295
 80013c8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d115      	bne.n	80013fe <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	4619      	mov	r1, r3
 80013de:	4610      	mov	r0, r2
 80013e0:	f000 f844 	bl	800146c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013e4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80013e8:	f7ff fea2 	bl	8001130 <FLASH_WaitForLastOperation>
 80013ec:	4603      	mov	r3, r0
 80013ee:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80013f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <HAL_FLASHEx_Erase+0xd8>)
 80013f2:	691b      	ldr	r3, [r3, #16]
 80013f4:	4a1c      	ldr	r2, [pc, #112]	@ (8001468 <HAL_FLASHEx_Erase+0xd8>)
 80013f6:	f023 0304 	bic.w	r3, r3, #4
 80013fa:	6113      	str	r3, [r2, #16]
 80013fc:	e028      	b.n	8001450 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	e01c      	b.n	8001440 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	691b      	ldr	r3, [r3, #16]
 800140a:	b2db      	uxtb	r3, r3
 800140c:	4619      	mov	r1, r3
 800140e:	68b8      	ldr	r0, [r7, #8]
 8001410:	f000 f850 	bl	80014b4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001414:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001418:	f7ff fe8a 	bl	8001130 <FLASH_WaitForLastOperation>
 800141c:	4603      	mov	r3, r0
 800141e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001420:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <HAL_FLASHEx_Erase+0xd8>)
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	4a10      	ldr	r2, [pc, #64]	@ (8001468 <HAL_FLASHEx_Erase+0xd8>)
 8001426:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 800142a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	601a      	str	r2, [r3, #0]
          break;
 8001438:	e00a      	b.n	8001450 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	3301      	adds	r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	68da      	ldr	r2, [r3, #12]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	4413      	add	r3, r2
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	429a      	cmp	r2, r3
 800144e:	d3da      	bcc.n	8001406 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001450:	f000 f878 	bl	8001544 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001454:	4b03      	ldr	r3, [pc, #12]	@ (8001464 <HAL_FLASHEx_Erase+0xd4>)
 8001456:	2200      	movs	r2, #0
 8001458:	761a      	strb	r2, [r3, #24]

  return status;
 800145a:	7bfb      	ldrb	r3, [r7, #15]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2000000c 	.word	0x2000000c
 8001468:	40023c00 	.word	0x40023c00

0800146c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001478:	4b0d      	ldr	r3, [pc, #52]	@ (80014b0 <FLASH_MassErase+0x44>)
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	4a0c      	ldr	r2, [pc, #48]	@ (80014b0 <FLASH_MassErase+0x44>)
 800147e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001482:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001484:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <FLASH_MassErase+0x44>)
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	4a09      	ldr	r2, [pc, #36]	@ (80014b0 <FLASH_MassErase+0x44>)
 800148a:	f043 0304 	orr.w	r3, r3, #4
 800148e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001490:	4b07      	ldr	r3, [pc, #28]	@ (80014b0 <FLASH_MassErase+0x44>)
 8001492:	691a      	ldr	r2, [r3, #16]
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	021b      	lsls	r3, r3, #8
 8001498:	4313      	orrs	r3, r2
 800149a:	4a05      	ldr	r2, [pc, #20]	@ (80014b0 <FLASH_MassErase+0x44>)
 800149c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014a0:	6113      	str	r3, [r2, #16]
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	40023c00 	.word	0x40023c00

080014b4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80014c0:	2300      	movs	r3, #0
 80014c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80014c4:	78fb      	ldrb	r3, [r7, #3]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d102      	bne.n	80014d0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	e010      	b.n	80014f2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80014d0:	78fb      	ldrb	r3, [r7, #3]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d103      	bne.n	80014de <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80014d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	e009      	b.n	80014f2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80014de:	78fb      	ldrb	r3, [r7, #3]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d103      	bne.n	80014ec <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80014e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	e002      	b.n	80014f2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80014ec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014f0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80014f2:	4b13      	ldr	r3, [pc, #76]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 80014f4:	691b      	ldr	r3, [r3, #16]
 80014f6:	4a12      	ldr	r2, [pc, #72]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 80014f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80014fc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80014fe:	4b10      	ldr	r3, [pc, #64]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 8001500:	691a      	ldr	r2, [r3, #16]
 8001502:	490f      	ldr	r1, [pc, #60]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	4313      	orrs	r3, r2
 8001508:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800150a:	4b0d      	ldr	r3, [pc, #52]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 800150c:	691b      	ldr	r3, [r3, #16]
 800150e:	4a0c      	ldr	r2, [pc, #48]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 8001510:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8001514:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001516:	4b0a      	ldr	r3, [pc, #40]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 8001518:	691a      	ldr	r2, [r3, #16]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	4313      	orrs	r3, r2
 8001520:	4a07      	ldr	r2, [pc, #28]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 8001522:	f043 0302 	orr.w	r3, r3, #2
 8001526:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001528:	4b05      	ldr	r3, [pc, #20]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	4a04      	ldr	r2, [pc, #16]	@ (8001540 <FLASH_Erase_Sector+0x8c>)
 800152e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001532:	6113      	str	r3, [r2, #16]
}
 8001534:	bf00      	nop
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	40023c00 	.word	0x40023c00

08001544 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001548:	4b20      	ldr	r3, [pc, #128]	@ (80015cc <FLASH_FlushCaches+0x88>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001550:	2b00      	cmp	r3, #0
 8001552:	d017      	beq.n	8001584 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001554:	4b1d      	ldr	r3, [pc, #116]	@ (80015cc <FLASH_FlushCaches+0x88>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a1c      	ldr	r2, [pc, #112]	@ (80015cc <FLASH_FlushCaches+0x88>)
 800155a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800155e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001560:	4b1a      	ldr	r3, [pc, #104]	@ (80015cc <FLASH_FlushCaches+0x88>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a19      	ldr	r2, [pc, #100]	@ (80015cc <FLASH_FlushCaches+0x88>)
 8001566:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <FLASH_FlushCaches+0x88>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a16      	ldr	r2, [pc, #88]	@ (80015cc <FLASH_FlushCaches+0x88>)
 8001572:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001576:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001578:	4b14      	ldr	r3, [pc, #80]	@ (80015cc <FLASH_FlushCaches+0x88>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a13      	ldr	r2, [pc, #76]	@ (80015cc <FLASH_FlushCaches+0x88>)
 800157e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001582:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001584:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <FLASH_FlushCaches+0x88>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800158c:	2b00      	cmp	r3, #0
 800158e:	d017      	beq.n	80015c0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001590:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <FLASH_FlushCaches+0x88>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0d      	ldr	r2, [pc, #52]	@ (80015cc <FLASH_FlushCaches+0x88>)
 8001596:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800159a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800159c:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <FLASH_FlushCaches+0x88>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0a      	ldr	r2, [pc, #40]	@ (80015cc <FLASH_FlushCaches+0x88>)
 80015a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <FLASH_FlushCaches+0x88>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a07      	ldr	r2, [pc, #28]	@ (80015cc <FLASH_FlushCaches+0x88>)
 80015ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80015b2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80015b4:	4b05      	ldr	r3, [pc, #20]	@ (80015cc <FLASH_FlushCaches+0x88>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a04      	ldr	r2, [pc, #16]	@ (80015cc <FLASH_FlushCaches+0x88>)
 80015ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015be:	6013      	str	r3, [r2, #0]
  }
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40023c00 	.word	0x40023c00

080015d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b089      	sub	sp, #36	@ 0x24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015de:	2300      	movs	r3, #0
 80015e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
 80015ea:	e16b      	b.n	80018c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015ec:	2201      	movs	r2, #1
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	4013      	ands	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	429a      	cmp	r2, r3
 8001606:	f040 815a 	bne.w	80018be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f003 0303 	and.w	r3, r3, #3
 8001612:	2b01      	cmp	r3, #1
 8001614:	d005      	beq.n	8001622 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800161e:	2b02      	cmp	r3, #2
 8001620:	d130      	bne.n	8001684 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	2203      	movs	r2, #3
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	68da      	ldr	r2, [r3, #12]
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4313      	orrs	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001658:	2201      	movs	r2, #1
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4013      	ands	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	091b      	lsrs	r3, r3, #4
 800166e:	f003 0201 	and.w	r2, r3, #1
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4313      	orrs	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 0303 	and.w	r3, r3, #3
 800168c:	2b03      	cmp	r3, #3
 800168e:	d017      	beq.n	80016c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	2203      	movs	r2, #3
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	43db      	mvns	r3, r3
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	4013      	ands	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	689a      	ldr	r2, [r3, #8]
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d123      	bne.n	8001714 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	08da      	lsrs	r2, r3, #3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3208      	adds	r2, #8
 80016d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	f003 0307 	and.w	r3, r3, #7
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	220f      	movs	r2, #15
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4013      	ands	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	691a      	ldr	r2, [r3, #16]
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4313      	orrs	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	08da      	lsrs	r2, r3, #3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3208      	adds	r2, #8
 800170e:	69b9      	ldr	r1, [r7, #24]
 8001710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	2203      	movs	r2, #3
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4013      	ands	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 0203 	and.w	r2, r3, #3
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 80b4 	beq.w	80018be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	4b60      	ldr	r3, [pc, #384]	@ (80018dc <HAL_GPIO_Init+0x30c>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	4a5f      	ldr	r2, [pc, #380]	@ (80018dc <HAL_GPIO_Init+0x30c>)
 8001760:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001764:	6453      	str	r3, [r2, #68]	@ 0x44
 8001766:	4b5d      	ldr	r3, [pc, #372]	@ (80018dc <HAL_GPIO_Init+0x30c>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001772:	4a5b      	ldr	r2, [pc, #364]	@ (80018e0 <HAL_GPIO_Init+0x310>)
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	089b      	lsrs	r3, r3, #2
 8001778:	3302      	adds	r3, #2
 800177a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	220f      	movs	r2, #15
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4013      	ands	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a52      	ldr	r2, [pc, #328]	@ (80018e4 <HAL_GPIO_Init+0x314>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d02b      	beq.n	80017f6 <HAL_GPIO_Init+0x226>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a51      	ldr	r2, [pc, #324]	@ (80018e8 <HAL_GPIO_Init+0x318>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d025      	beq.n	80017f2 <HAL_GPIO_Init+0x222>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a50      	ldr	r2, [pc, #320]	@ (80018ec <HAL_GPIO_Init+0x31c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d01f      	beq.n	80017ee <HAL_GPIO_Init+0x21e>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a4f      	ldr	r2, [pc, #316]	@ (80018f0 <HAL_GPIO_Init+0x320>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d019      	beq.n	80017ea <HAL_GPIO_Init+0x21a>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a4e      	ldr	r2, [pc, #312]	@ (80018f4 <HAL_GPIO_Init+0x324>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d013      	beq.n	80017e6 <HAL_GPIO_Init+0x216>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a4d      	ldr	r2, [pc, #308]	@ (80018f8 <HAL_GPIO_Init+0x328>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d00d      	beq.n	80017e2 <HAL_GPIO_Init+0x212>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a4c      	ldr	r2, [pc, #304]	@ (80018fc <HAL_GPIO_Init+0x32c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d007      	beq.n	80017de <HAL_GPIO_Init+0x20e>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a4b      	ldr	r2, [pc, #300]	@ (8001900 <HAL_GPIO_Init+0x330>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d101      	bne.n	80017da <HAL_GPIO_Init+0x20a>
 80017d6:	2307      	movs	r3, #7
 80017d8:	e00e      	b.n	80017f8 <HAL_GPIO_Init+0x228>
 80017da:	2308      	movs	r3, #8
 80017dc:	e00c      	b.n	80017f8 <HAL_GPIO_Init+0x228>
 80017de:	2306      	movs	r3, #6
 80017e0:	e00a      	b.n	80017f8 <HAL_GPIO_Init+0x228>
 80017e2:	2305      	movs	r3, #5
 80017e4:	e008      	b.n	80017f8 <HAL_GPIO_Init+0x228>
 80017e6:	2304      	movs	r3, #4
 80017e8:	e006      	b.n	80017f8 <HAL_GPIO_Init+0x228>
 80017ea:	2303      	movs	r3, #3
 80017ec:	e004      	b.n	80017f8 <HAL_GPIO_Init+0x228>
 80017ee:	2302      	movs	r3, #2
 80017f0:	e002      	b.n	80017f8 <HAL_GPIO_Init+0x228>
 80017f2:	2301      	movs	r3, #1
 80017f4:	e000      	b.n	80017f8 <HAL_GPIO_Init+0x228>
 80017f6:	2300      	movs	r3, #0
 80017f8:	69fa      	ldr	r2, [r7, #28]
 80017fa:	f002 0203 	and.w	r2, r2, #3
 80017fe:	0092      	lsls	r2, r2, #2
 8001800:	4093      	lsls	r3, r2
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	4313      	orrs	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001808:	4935      	ldr	r1, [pc, #212]	@ (80018e0 <HAL_GPIO_Init+0x310>)
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	089b      	lsrs	r3, r3, #2
 800180e:	3302      	adds	r3, #2
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001816:	4b3b      	ldr	r3, [pc, #236]	@ (8001904 <HAL_GPIO_Init+0x334>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	43db      	mvns	r3, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4013      	ands	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d003      	beq.n	800183a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4313      	orrs	r3, r2
 8001838:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800183a:	4a32      	ldr	r2, [pc, #200]	@ (8001904 <HAL_GPIO_Init+0x334>)
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001840:	4b30      	ldr	r3, [pc, #192]	@ (8001904 <HAL_GPIO_Init+0x334>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	43db      	mvns	r3, r3
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	4013      	ands	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d003      	beq.n	8001864 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	4313      	orrs	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001864:	4a27      	ldr	r2, [pc, #156]	@ (8001904 <HAL_GPIO_Init+0x334>)
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800186a:	4b26      	ldr	r3, [pc, #152]	@ (8001904 <HAL_GPIO_Init+0x334>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	43db      	mvns	r3, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4013      	ands	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	4313      	orrs	r3, r2
 800188c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800188e:	4a1d      	ldr	r2, [pc, #116]	@ (8001904 <HAL_GPIO_Init+0x334>)
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001894:	4b1b      	ldr	r3, [pc, #108]	@ (8001904 <HAL_GPIO_Init+0x334>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	43db      	mvns	r3, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4013      	ands	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018b8:	4a12      	ldr	r2, [pc, #72]	@ (8001904 <HAL_GPIO_Init+0x334>)
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3301      	adds	r3, #1
 80018c2:	61fb      	str	r3, [r7, #28]
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	2b0f      	cmp	r3, #15
 80018c8:	f67f ae90 	bls.w	80015ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	3724      	adds	r7, #36	@ 0x24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40013800 	.word	0x40013800
 80018e4:	40020000 	.word	0x40020000
 80018e8:	40020400 	.word	0x40020400
 80018ec:	40020800 	.word	0x40020800
 80018f0:	40020c00 	.word	0x40020c00
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40021400 	.word	0x40021400
 80018fc:	40021800 	.word	0x40021800
 8001900:	40021c00 	.word	0x40021c00
 8001904:	40013c00 	.word	0x40013c00

08001908 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800191a:	2300      	movs	r3, #0
 800191c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800191e:	2300      	movs	r3, #0
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	e0cd      	b.n	8001ac0 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001924:	2201      	movs	r2, #1
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	4013      	ands	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	429a      	cmp	r2, r3
 800193c:	f040 80bd 	bne.w	8001aba <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001940:	4a65      	ldr	r2, [pc, #404]	@ (8001ad8 <HAL_GPIO_DeInit+0x1d0>)
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	3302      	adds	r3, #2
 8001948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	f003 0303 	and.w	r3, r3, #3
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	220f      	movs	r2, #15
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	68ba      	ldr	r2, [r7, #8]
 800195e:	4013      	ands	r3, r2
 8001960:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a5d      	ldr	r2, [pc, #372]	@ (8001adc <HAL_GPIO_DeInit+0x1d4>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d02b      	beq.n	80019c2 <HAL_GPIO_DeInit+0xba>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a5c      	ldr	r2, [pc, #368]	@ (8001ae0 <HAL_GPIO_DeInit+0x1d8>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d025      	beq.n	80019be <HAL_GPIO_DeInit+0xb6>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a5b      	ldr	r2, [pc, #364]	@ (8001ae4 <HAL_GPIO_DeInit+0x1dc>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d01f      	beq.n	80019ba <HAL_GPIO_DeInit+0xb2>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a5a      	ldr	r2, [pc, #360]	@ (8001ae8 <HAL_GPIO_DeInit+0x1e0>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d019      	beq.n	80019b6 <HAL_GPIO_DeInit+0xae>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a59      	ldr	r2, [pc, #356]	@ (8001aec <HAL_GPIO_DeInit+0x1e4>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d013      	beq.n	80019b2 <HAL_GPIO_DeInit+0xaa>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a58      	ldr	r2, [pc, #352]	@ (8001af0 <HAL_GPIO_DeInit+0x1e8>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d00d      	beq.n	80019ae <HAL_GPIO_DeInit+0xa6>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a57      	ldr	r2, [pc, #348]	@ (8001af4 <HAL_GPIO_DeInit+0x1ec>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d007      	beq.n	80019aa <HAL_GPIO_DeInit+0xa2>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a56      	ldr	r2, [pc, #344]	@ (8001af8 <HAL_GPIO_DeInit+0x1f0>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d101      	bne.n	80019a6 <HAL_GPIO_DeInit+0x9e>
 80019a2:	2307      	movs	r3, #7
 80019a4:	e00e      	b.n	80019c4 <HAL_GPIO_DeInit+0xbc>
 80019a6:	2308      	movs	r3, #8
 80019a8:	e00c      	b.n	80019c4 <HAL_GPIO_DeInit+0xbc>
 80019aa:	2306      	movs	r3, #6
 80019ac:	e00a      	b.n	80019c4 <HAL_GPIO_DeInit+0xbc>
 80019ae:	2305      	movs	r3, #5
 80019b0:	e008      	b.n	80019c4 <HAL_GPIO_DeInit+0xbc>
 80019b2:	2304      	movs	r3, #4
 80019b4:	e006      	b.n	80019c4 <HAL_GPIO_DeInit+0xbc>
 80019b6:	2303      	movs	r3, #3
 80019b8:	e004      	b.n	80019c4 <HAL_GPIO_DeInit+0xbc>
 80019ba:	2302      	movs	r3, #2
 80019bc:	e002      	b.n	80019c4 <HAL_GPIO_DeInit+0xbc>
 80019be:	2301      	movs	r3, #1
 80019c0:	e000      	b.n	80019c4 <HAL_GPIO_DeInit+0xbc>
 80019c2:	2300      	movs	r3, #0
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	f002 0203 	and.w	r2, r2, #3
 80019ca:	0092      	lsls	r2, r2, #2
 80019cc:	4093      	lsls	r3, r2
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d132      	bne.n	8001a3a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80019d4:	4b49      	ldr	r3, [pc, #292]	@ (8001afc <HAL_GPIO_DeInit+0x1f4>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	43db      	mvns	r3, r3
 80019dc:	4947      	ldr	r1, [pc, #284]	@ (8001afc <HAL_GPIO_DeInit+0x1f4>)
 80019de:	4013      	ands	r3, r2
 80019e0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80019e2:	4b46      	ldr	r3, [pc, #280]	@ (8001afc <HAL_GPIO_DeInit+0x1f4>)
 80019e4:	685a      	ldr	r2, [r3, #4]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	4944      	ldr	r1, [pc, #272]	@ (8001afc <HAL_GPIO_DeInit+0x1f4>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80019f0:	4b42      	ldr	r3, [pc, #264]	@ (8001afc <HAL_GPIO_DeInit+0x1f4>)
 80019f2:	68da      	ldr	r2, [r3, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	43db      	mvns	r3, r3
 80019f8:	4940      	ldr	r1, [pc, #256]	@ (8001afc <HAL_GPIO_DeInit+0x1f4>)
 80019fa:	4013      	ands	r3, r2
 80019fc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80019fe:	4b3f      	ldr	r3, [pc, #252]	@ (8001afc <HAL_GPIO_DeInit+0x1f4>)
 8001a00:	689a      	ldr	r2, [r3, #8]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	493d      	ldr	r1, [pc, #244]	@ (8001afc <HAL_GPIO_DeInit+0x1f4>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	220f      	movs	r2, #15
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001a1c:	4a2e      	ldr	r2, [pc, #184]	@ (8001ad8 <HAL_GPIO_DeInit+0x1d0>)
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	089b      	lsrs	r3, r3, #2
 8001a22:	3302      	adds	r3, #2
 8001a24:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	43da      	mvns	r2, r3
 8001a2c:	482a      	ldr	r0, [pc, #168]	@ (8001ad8 <HAL_GPIO_DeInit+0x1d0>)
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	089b      	lsrs	r3, r3, #2
 8001a32:	400a      	ands	r2, r1
 8001a34:	3302      	adds	r3, #2
 8001a36:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	2103      	movs	r1, #3
 8001a44:	fa01 f303 	lsl.w	r3, r1, r3
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	401a      	ands	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	08da      	lsrs	r2, r3, #3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3208      	adds	r2, #8
 8001a58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	220f      	movs	r2, #15
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	08d2      	lsrs	r2, r2, #3
 8001a70:	4019      	ands	r1, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3208      	adds	r2, #8
 8001a76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	68da      	ldr	r2, [r3, #12]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	2103      	movs	r1, #3
 8001a84:	fa01 f303 	lsl.w	r3, r1, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685a      	ldr	r2, [r3, #4]
 8001a94:	2101      	movs	r1, #1
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	401a      	ands	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689a      	ldr	r2, [r3, #8]
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	2103      	movs	r1, #3
 8001aae:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	401a      	ands	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	3301      	adds	r3, #1
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	2b0f      	cmp	r3, #15
 8001ac4:	f67f af2e 	bls.w	8001924 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	371c      	adds	r7, #28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	40013800 	.word	0x40013800
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40020400 	.word	0x40020400
 8001ae4:	40020800 	.word	0x40020800
 8001ae8:	40020c00 	.word	0x40020c00
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40021400 	.word	0x40021400
 8001af4:	40021800 	.word	0x40021800
 8001af8:	40021c00 	.word	0x40021c00
 8001afc:	40013c00 	.word	0x40013c00

08001b00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	807b      	strh	r3, [r7, #2]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b10:	787b      	ldrb	r3, [r7, #1]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b16:	887a      	ldrh	r2, [r7, #2]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b1c:	e003      	b.n	8001b26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b1e:	887b      	ldrh	r3, [r7, #2]
 8001b20:	041a      	lsls	r2, r3, #16
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	619a      	str	r2, [r3, #24]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b085      	sub	sp, #20
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b44:	887a      	ldrh	r2, [r7, #2]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	041a      	lsls	r2, r3, #16
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	43d9      	mvns	r1, r3
 8001b50:	887b      	ldrh	r3, [r7, #2]
 8001b52:	400b      	ands	r3, r1
 8001b54:	431a      	orrs	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	619a      	str	r2, [r3, #24]
}
 8001b5a:	bf00      	nop
 8001b5c:	3714      	adds	r7, #20
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b086      	sub	sp, #24
 8001b6a:	af02      	add	r7, sp, #8
 8001b6c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d101      	bne.n	8001b78 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e101      	b.n	8001d7c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d106      	bne.n	8001b98 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f006 fb28 	bl	80081e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ba6:	d102      	bne.n	8001bae <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 fc8d 	bl	80044d2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6818      	ldr	r0, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	7c1a      	ldrb	r2, [r3, #16]
 8001bc0:	f88d 2000 	strb.w	r2, [sp]
 8001bc4:	3304      	adds	r3, #4
 8001bc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc8:	f002 fb6c 	bl	80042a4 <USB_CoreInit>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d005      	beq.n	8001bde <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e0ce      	b.n	8001d7c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2100      	movs	r1, #0
 8001be4:	4618      	mov	r0, r3
 8001be6:	f002 fc85 	bl	80044f4 <USB_SetCurrentMode>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d005      	beq.n	8001bfc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e0bf      	b.n	8001d7c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73fb      	strb	r3, [r7, #15]
 8001c00:	e04a      	b.n	8001c98 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001c02:	7bfa      	ldrb	r2, [r7, #15]
 8001c04:	6879      	ldr	r1, [r7, #4]
 8001c06:	4613      	mov	r3, r2
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	4413      	add	r3, r2
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	440b      	add	r3, r1
 8001c10:	3315      	adds	r3, #21
 8001c12:	2201      	movs	r2, #1
 8001c14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001c16:	7bfa      	ldrb	r2, [r7, #15]
 8001c18:	6879      	ldr	r1, [r7, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	4413      	add	r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	440b      	add	r3, r1
 8001c24:	3314      	adds	r3, #20
 8001c26:	7bfa      	ldrb	r2, [r7, #15]
 8001c28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001c2a:	7bfa      	ldrb	r2, [r7, #15]
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
 8001c2e:	b298      	uxth	r0, r3
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	4613      	mov	r3, r2
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	4413      	add	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	440b      	add	r3, r1
 8001c3c:	332e      	adds	r3, #46	@ 0x2e
 8001c3e:	4602      	mov	r2, r0
 8001c40:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c42:	7bfa      	ldrb	r2, [r7, #15]
 8001c44:	6879      	ldr	r1, [r7, #4]
 8001c46:	4613      	mov	r3, r2
 8001c48:	00db      	lsls	r3, r3, #3
 8001c4a:	4413      	add	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	440b      	add	r3, r1
 8001c50:	3318      	adds	r3, #24
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c56:	7bfa      	ldrb	r2, [r7, #15]
 8001c58:	6879      	ldr	r1, [r7, #4]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	4413      	add	r3, r2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	440b      	add	r3, r1
 8001c64:	331c      	adds	r3, #28
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c6a:	7bfa      	ldrb	r2, [r7, #15]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	4413      	add	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	440b      	add	r3, r1
 8001c78:	3320      	adds	r3, #32
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c7e:	7bfa      	ldrb	r2, [r7, #15]
 8001c80:	6879      	ldr	r1, [r7, #4]
 8001c82:	4613      	mov	r3, r2
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	4413      	add	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	3324      	adds	r3, #36	@ 0x24
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
 8001c94:	3301      	adds	r3, #1
 8001c96:	73fb      	strb	r3, [r7, #15]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	791b      	ldrb	r3, [r3, #4]
 8001c9c:	7bfa      	ldrb	r2, [r7, #15]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d3af      	bcc.n	8001c02 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	73fb      	strb	r3, [r7, #15]
 8001ca6:	e044      	b.n	8001d32 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001ca8:	7bfa      	ldrb	r2, [r7, #15]
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	4613      	mov	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	440b      	add	r3, r1
 8001cb6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001cbe:	7bfa      	ldrb	r2, [r7, #15]
 8001cc0:	6879      	ldr	r1, [r7, #4]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	4413      	add	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	440b      	add	r3, r1
 8001ccc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001cd0:	7bfa      	ldrb	r2, [r7, #15]
 8001cd2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001cd4:	7bfa      	ldrb	r2, [r7, #15]
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	4413      	add	r3, r2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001cea:	7bfa      	ldrb	r2, [r7, #15]
 8001cec:	6879      	ldr	r1, [r7, #4]
 8001cee:	4613      	mov	r3, r2
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	4413      	add	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	440b      	add	r3, r1
 8001cf8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d00:	7bfa      	ldrb	r2, [r7, #15]
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	4613      	mov	r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	4413      	add	r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	440b      	add	r3, r1
 8001d0e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d16:	7bfa      	ldrb	r2, [r7, #15]
 8001d18:	6879      	ldr	r1, [r7, #4]
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	4413      	add	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	440b      	add	r3, r1
 8001d24:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	73fb      	strb	r3, [r7, #15]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	791b      	ldrb	r3, [r3, #4]
 8001d36:	7bfa      	ldrb	r2, [r7, #15]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d3b5      	bcc.n	8001ca8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6818      	ldr	r0, [r3, #0]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	7c1a      	ldrb	r2, [r3, #16]
 8001d44:	f88d 2000 	strb.w	r2, [sp]
 8001d48:	3304      	adds	r3, #4
 8001d4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d4c:	f002 fc1e 	bl	800458c <USB_DevInit>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d005      	beq.n	8001d62 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2202      	movs	r2, #2
 8001d5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e00c      	b.n	8001d7c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f003 fb8c 	bl	8005492 <USB_DevDisconnect>

  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d101      	bne.n	8001da0 <HAL_PCD_Start+0x1c>
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	e022      	b.n	8001de6 <HAL_PCD_Start+0x62>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d009      	beq.n	8001dc8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d105      	bne.n	8001dc8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dc0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f002 fb6f 	bl	80044b0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f003 fb3a 	bl	8005450 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b084      	sub	sp, #16
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d101      	bne.n	8001e0a <HAL_PCD_Stop+0x1c>
 8001e06:	2302      	movs	r3, #2
 8001e08:	e028      	b.n	8001e5c <HAL_PCD_Stop+0x6e>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_DISABLE(hpcd);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f002 fb5b 	bl	80044d2 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f003 fb36 	bl	8005492 <USB_DevDisconnect>

  (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2110      	movs	r1, #16
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f002 fd11 	bl	8004854 <USB_FlushTxFifo>

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d009      	beq.n	8001e52 <HAL_PCD_Stop+0x64>
      (hpcd->Init.battery_charging_enable == 1U))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d105      	bne.n	8001e52 <HAL_PCD_Stop+0x64>
  {
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e4a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_UNLOCK(hpcd);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3710      	adds	r7, #16
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e64:	b590      	push	{r4, r7, lr}
 8001e66:	b08d      	sub	sp, #52	@ 0x34
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e72:	6a3b      	ldr	r3, [r7, #32]
 8001e74:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f003 fbbd 	bl	80055fa <USB_GetMode>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	f040 848c 	bne.w	80027a0 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f003 fb21 	bl	80054d4 <USB_ReadInterrupts>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 8482 	beq.w	800279e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	0a1b      	lsrs	r3, r3, #8
 8001ea4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f003 fb0e 	bl	80054d4 <USB_ReadInterrupts>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d107      	bne.n	8001ed2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	695a      	ldr	r2, [r3, #20]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f002 0202 	and.w	r2, r2, #2
 8001ed0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f003 fafc 	bl	80054d4 <USB_ReadInterrupts>
 8001edc:	4603      	mov	r3, r0
 8001ede:	f003 0310 	and.w	r3, r3, #16
 8001ee2:	2b10      	cmp	r3, #16
 8001ee4:	d161      	bne.n	8001faa <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	699a      	ldr	r2, [r3, #24]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 0210 	bic.w	r2, r2, #16
 8001ef4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
 8001efa:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	f003 020f 	and.w	r2, r3, #15
 8001f02:	4613      	mov	r3, r2
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	4413      	add	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	3304      	adds	r3, #4
 8001f14:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001f1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001f20:	d124      	bne.n	8001f6c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001f28:	4013      	ands	r3, r2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d035      	beq.n	8001f9a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	091b      	lsrs	r3, r3, #4
 8001f36:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001f38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	461a      	mov	r2, r3
 8001f40:	6a38      	ldr	r0, [r7, #32]
 8001f42:	f003 f933 	bl	80051ac <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	68da      	ldr	r2, [r3, #12]
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	091b      	lsrs	r3, r3, #4
 8001f4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f52:	441a      	add	r2, r3
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	695a      	ldr	r2, [r3, #20]
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	091b      	lsrs	r3, r3, #4
 8001f60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f64:	441a      	add	r2, r3
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	615a      	str	r2, [r3, #20]
 8001f6a:	e016      	b.n	8001f9a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001f72:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001f76:	d110      	bne.n	8001f9a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001f7e:	2208      	movs	r2, #8
 8001f80:	4619      	mov	r1, r3
 8001f82:	6a38      	ldr	r0, [r7, #32]
 8001f84:	f003 f912 	bl	80051ac <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	695a      	ldr	r2, [r3, #20]
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	091b      	lsrs	r3, r3, #4
 8001f90:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f94:	441a      	add	r2, r3
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	699a      	ldr	r2, [r3, #24]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f042 0210 	orr.w	r2, r2, #16
 8001fa8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f003 fa90 	bl	80054d4 <USB_ReadInterrupts>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fba:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001fbe:	f040 80a7 	bne.w	8002110 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f003 fa95 	bl	80054fa <USB_ReadDevAllOutEpInterrupt>
 8001fd0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001fd2:	e099      	b.n	8002108 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f000 808e 	beq.w	80020fc <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	4611      	mov	r1, r2
 8001fea:	4618      	mov	r0, r3
 8001fec:	f003 fab9 	bl	8005562 <USB_ReadDevOutEPInterrupt>
 8001ff0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d00c      	beq.n	8002016 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffe:	015a      	lsls	r2, r3, #5
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	4413      	add	r3, r2
 8002004:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002008:	461a      	mov	r2, r3
 800200a:	2301      	movs	r3, #1
 800200c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800200e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f000 fe41 	bl	8002c98 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	f003 0308 	and.w	r3, r3, #8
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00c      	beq.n	800203a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002022:	015a      	lsls	r2, r3, #5
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	4413      	add	r3, r2
 8002028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800202c:	461a      	mov	r2, r3
 800202e:	2308      	movs	r3, #8
 8002030:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002032:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 ff17 	bl	8002e68 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	f003 0310 	and.w	r3, r3, #16
 8002040:	2b00      	cmp	r3, #0
 8002042:	d008      	beq.n	8002056 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	015a      	lsls	r2, r3, #5
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	4413      	add	r3, r2
 800204c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002050:	461a      	mov	r2, r3
 8002052:	2310      	movs	r3, #16
 8002054:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d030      	beq.n	80020c2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002060:	6a3b      	ldr	r3, [r7, #32]
 8002062:	695b      	ldr	r3, [r3, #20]
 8002064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002068:	2b80      	cmp	r3, #128	@ 0x80
 800206a:	d109      	bne.n	8002080 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	69fa      	ldr	r2, [r7, #28]
 8002076:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800207a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800207e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002080:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002082:	4613      	mov	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	4413      	add	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	3304      	adds	r3, #4
 8002094:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	78db      	ldrb	r3, [r3, #3]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d108      	bne.n	80020b0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	2200      	movs	r2, #0
 80020a2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80020a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	4619      	mov	r1, r3
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f006 f9b0 	bl	8008410 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	015a      	lsls	r2, r3, #5
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	4413      	add	r3, r2
 80020b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020bc:	461a      	mov	r2, r3
 80020be:	2302      	movs	r3, #2
 80020c0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	f003 0320 	and.w	r3, r3, #32
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d008      	beq.n	80020de <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80020cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ce:	015a      	lsls	r2, r3, #5
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	4413      	add	r3, r2
 80020d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020d8:	461a      	mov	r2, r3
 80020da:	2320      	movs	r3, #32
 80020dc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d009      	beq.n	80020fc <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80020e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ea:	015a      	lsls	r2, r3, #5
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	4413      	add	r3, r2
 80020f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020f4:	461a      	mov	r2, r3
 80020f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020fa:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80020fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fe:	3301      	adds	r3, #1
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002104:	085b      	lsrs	r3, r3, #1
 8002106:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800210a:	2b00      	cmp	r3, #0
 800210c:	f47f af62 	bne.w	8001fd4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4618      	mov	r0, r3
 8002116:	f003 f9dd 	bl	80054d4 <USB_ReadInterrupts>
 800211a:	4603      	mov	r3, r0
 800211c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002120:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002124:	f040 80db 	bne.w	80022de <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f003 f9fe 	bl	800552e <USB_ReadDevAllInEpInterrupt>
 8002132:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002134:	2300      	movs	r3, #0
 8002136:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002138:	e0cd      	b.n	80022d6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800213a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 80c2 	beq.w	80022ca <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800214c:	b2d2      	uxtb	r2, r2
 800214e:	4611      	mov	r1, r2
 8002150:	4618      	mov	r0, r3
 8002152:	f003 fa24 	bl	800559e <USB_ReadDevInEPInterrupt>
 8002156:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b00      	cmp	r3, #0
 8002160:	d057      	beq.n	8002212 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	2201      	movs	r2, #1
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002176:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	43db      	mvns	r3, r3
 800217c:	69f9      	ldr	r1, [r7, #28]
 800217e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002182:	4013      	ands	r3, r2
 8002184:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002188:	015a      	lsls	r2, r3, #5
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	4413      	add	r3, r2
 800218e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002192:	461a      	mov	r2, r3
 8002194:	2301      	movs	r3, #1
 8002196:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	799b      	ldrb	r3, [r3, #6]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d132      	bne.n	8002206 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80021a0:	6879      	ldr	r1, [r7, #4]
 80021a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021a4:	4613      	mov	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	4413      	add	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	440b      	add	r3, r1
 80021ae:	3320      	adds	r3, #32
 80021b0:	6819      	ldr	r1, [r3, #0]
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021b6:	4613      	mov	r3, r2
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	4413      	add	r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4403      	add	r3, r0
 80021c0:	331c      	adds	r3, #28
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4419      	add	r1, r3
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021ca:	4613      	mov	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	4403      	add	r3, r0
 80021d4:	3320      	adds	r3, #32
 80021d6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80021d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d113      	bne.n	8002206 <HAL_PCD_IRQHandler+0x3a2>
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021e2:	4613      	mov	r3, r2
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	4413      	add	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	440b      	add	r3, r1
 80021ec:	3324      	adds	r3, #36	@ 0x24
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d108      	bne.n	8002206 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6818      	ldr	r0, [r3, #0]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80021fe:	461a      	mov	r2, r3
 8002200:	2101      	movs	r1, #1
 8002202:	f003 fa2b 	bl	800565c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002208:	b2db      	uxtb	r3, r3
 800220a:	4619      	mov	r1, r3
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f006 f87a 	bl	8008306 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	2b00      	cmp	r3, #0
 800221a:	d008      	beq.n	800222e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800221c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221e:	015a      	lsls	r2, r3, #5
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	4413      	add	r3, r2
 8002224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002228:	461a      	mov	r2, r3
 800222a:	2308      	movs	r3, #8
 800222c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	f003 0310 	and.w	r3, r3, #16
 8002234:	2b00      	cmp	r3, #0
 8002236:	d008      	beq.n	800224a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223a:	015a      	lsls	r2, r3, #5
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	4413      	add	r3, r2
 8002240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002244:	461a      	mov	r2, r3
 8002246:	2310      	movs	r3, #16
 8002248:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002250:	2b00      	cmp	r3, #0
 8002252:	d008      	beq.n	8002266 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002256:	015a      	lsls	r2, r3, #5
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	4413      	add	r3, r2
 800225c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002260:	461a      	mov	r2, r3
 8002262:	2340      	movs	r3, #64	@ 0x40
 8002264:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d023      	beq.n	80022b8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002270:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002272:	6a38      	ldr	r0, [r7, #32]
 8002274:	f002 faee 	bl	8004854 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800227a:	4613      	mov	r3, r2
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	4413      	add	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	3310      	adds	r3, #16
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	4413      	add	r3, r2
 8002288:	3304      	adds	r3, #4
 800228a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	78db      	ldrb	r3, [r3, #3]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d108      	bne.n	80022a6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	2200      	movs	r2, #0
 8002298:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800229a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229c:	b2db      	uxtb	r3, r3
 800229e:	4619      	mov	r1, r3
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f006 f8c7 	bl	8008434 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80022a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a8:	015a      	lsls	r2, r3, #5
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	4413      	add	r3, r2
 80022ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022b2:	461a      	mov	r2, r3
 80022b4:	2302      	movs	r3, #2
 80022b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80022c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 fc5b 	bl	8002b80 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80022ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022cc:	3301      	adds	r3, #1
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80022d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d2:	085b      	lsrs	r3, r3, #1
 80022d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80022d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d8:	2b00      	cmp	r3, #0
 80022da:	f47f af2e 	bne.w	800213a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f003 f8f6 	bl	80054d4 <USB_ReadInterrupts>
 80022e8:	4603      	mov	r3, r0
 80022ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80022ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80022f2:	d122      	bne.n	800233a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	69fa      	ldr	r2, [r7, #28]
 80022fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002302:	f023 0301 	bic.w	r3, r3, #1
 8002306:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800230e:	2b01      	cmp	r3, #1
 8002310:	d108      	bne.n	8002324 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800231a:	2100      	movs	r1, #0
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 fe41 	bl	8002fa4 <HAL_PCDEx_LPM_Callback>
 8002322:	e002      	b.n	800232a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f006 f865 	bl	80083f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	695a      	ldr	r2, [r3, #20]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002338:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f003 f8c8 	bl	80054d4 <USB_ReadInterrupts>
 8002344:	4603      	mov	r3, r0
 8002346:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800234a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800234e:	d112      	bne.n	8002376 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b01      	cmp	r3, #1
 800235e:	d102      	bne.n	8002366 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f006 f821 	bl	80083a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	695a      	ldr	r2, [r3, #20]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002374:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f003 f8aa 	bl	80054d4 <USB_ReadInterrupts>
 8002380:	4603      	mov	r3, r0
 8002382:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002386:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800238a:	f040 80b7 	bne.w	80024fc <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	69fa      	ldr	r2, [r7, #28]
 8002398:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800239c:	f023 0301 	bic.w	r3, r3, #1
 80023a0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2110      	movs	r1, #16
 80023a8:	4618      	mov	r0, r3
 80023aa:	f002 fa53 	bl	8004854 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023ae:	2300      	movs	r3, #0
 80023b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023b2:	e046      	b.n	8002442 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80023b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023b6:	015a      	lsls	r2, r3, #5
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	4413      	add	r3, r2
 80023bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023c0:	461a      	mov	r2, r3
 80023c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80023c6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80023c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ca:	015a      	lsls	r2, r3, #5
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	4413      	add	r3, r2
 80023d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023d8:	0151      	lsls	r1, r2, #5
 80023da:	69fa      	ldr	r2, [r7, #28]
 80023dc:	440a      	add	r2, r1
 80023de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80023e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80023e6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80023e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ea:	015a      	lsls	r2, r3, #5
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	4413      	add	r3, r2
 80023f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023f4:	461a      	mov	r2, r3
 80023f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80023fa:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80023fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023fe:	015a      	lsls	r2, r3, #5
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	4413      	add	r3, r2
 8002404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800240c:	0151      	lsls	r1, r2, #5
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	440a      	add	r2, r1
 8002412:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002416:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800241a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800241c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800241e:	015a      	lsls	r2, r3, #5
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	4413      	add	r3, r2
 8002424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800242c:	0151      	lsls	r1, r2, #5
 800242e:	69fa      	ldr	r2, [r7, #28]
 8002430:	440a      	add	r2, r1
 8002432:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002436:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800243a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800243c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800243e:	3301      	adds	r3, #1
 8002440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	791b      	ldrb	r3, [r3, #4]
 8002446:	461a      	mov	r2, r3
 8002448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800244a:	4293      	cmp	r3, r2
 800244c:	d3b2      	bcc.n	80023b4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	69fa      	ldr	r2, [r7, #28]
 8002458:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800245c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002460:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	7bdb      	ldrb	r3, [r3, #15]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d016      	beq.n	8002498 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002470:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002474:	69fa      	ldr	r2, [r7, #28]
 8002476:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800247a:	f043 030b 	orr.w	r3, r3, #11
 800247e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248a:	69fa      	ldr	r2, [r7, #28]
 800248c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002490:	f043 030b 	orr.w	r3, r3, #11
 8002494:	6453      	str	r3, [r2, #68]	@ 0x44
 8002496:	e015      	b.n	80024c4 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	69fa      	ldr	r2, [r7, #28]
 80024a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80024aa:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80024ae:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	69fa      	ldr	r2, [r7, #28]
 80024ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024be:	f043 030b 	orr.w	r3, r3, #11
 80024c2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	69fa      	ldr	r2, [r7, #28]
 80024ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024d2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80024d6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6818      	ldr	r0, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80024e6:	461a      	mov	r2, r3
 80024e8:	f003 f8b8 	bl	800565c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	695a      	ldr	r2, [r3, #20]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80024fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f002 ffe7 	bl	80054d4 <USB_ReadInterrupts>
 8002506:	4603      	mov	r3, r0
 8002508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800250c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002510:	d123      	bne.n	800255a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f003 f87d 	bl	8005616 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f002 fa10 	bl	8004946 <USB_GetDevSpeed>
 8002526:	4603      	mov	r3, r0
 8002528:	461a      	mov	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681c      	ldr	r4, [r3, #0]
 8002532:	f001 f9a7 	bl	8003884 <HAL_RCC_GetHCLKFreq>
 8002536:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800253c:	461a      	mov	r2, r3
 800253e:	4620      	mov	r0, r4
 8002540:	f001 ff14 	bl	800436c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f005 ff06 	bl	8008356 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	695a      	ldr	r2, [r3, #20]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002558:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f002 ffb8 	bl	80054d4 <USB_ReadInterrupts>
 8002564:	4603      	mov	r3, r0
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b08      	cmp	r3, #8
 800256c:	d10a      	bne.n	8002584 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f005 fee3 	bl	800833a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	695a      	ldr	r2, [r3, #20]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f002 0208 	and.w	r2, r2, #8
 8002582:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4618      	mov	r0, r3
 800258a:	f002 ffa3 	bl	80054d4 <USB_ReadInterrupts>
 800258e:	4603      	mov	r3, r0
 8002590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002594:	2b80      	cmp	r3, #128	@ 0x80
 8002596:	d123      	bne.n	80025e0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002598:	6a3b      	ldr	r3, [r7, #32]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025a4:	2301      	movs	r3, #1
 80025a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80025a8:	e014      	b.n	80025d4 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025ae:	4613      	mov	r3, r2
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	4413      	add	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	440b      	add	r3, r1
 80025b8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d105      	bne.n	80025ce <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	4619      	mov	r1, r3
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f000 faa8 	bl	8002b1e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	3301      	adds	r3, #1
 80025d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	791b      	ldrb	r3, [r3, #4]
 80025d8:	461a      	mov	r2, r3
 80025da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025dc:	4293      	cmp	r3, r2
 80025de:	d3e4      	bcc.n	80025aa <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f002 ff75 	bl	80054d4 <USB_ReadInterrupts>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025f4:	d13c      	bne.n	8002670 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025f6:	2301      	movs	r3, #1
 80025f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80025fa:	e02b      	b.n	8002654 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	015a      	lsls	r2, r3, #5
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	4413      	add	r3, r2
 8002604:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002610:	4613      	mov	r3, r2
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	4413      	add	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	440b      	add	r3, r1
 800261a:	3318      	adds	r3, #24
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d115      	bne.n	800264e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002622:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002624:	2b00      	cmp	r3, #0
 8002626:	da12      	bge.n	800264e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800262c:	4613      	mov	r3, r2
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	4413      	add	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	3317      	adds	r3, #23
 8002638:	2201      	movs	r2, #1
 800263a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800263c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263e:	b2db      	uxtb	r3, r3
 8002640:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002644:	b2db      	uxtb	r3, r3
 8002646:	4619      	mov	r1, r3
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 fa68 	bl	8002b1e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002650:	3301      	adds	r3, #1
 8002652:	627b      	str	r3, [r7, #36]	@ 0x24
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	791b      	ldrb	r3, [r3, #4]
 8002658:	461a      	mov	r2, r3
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	4293      	cmp	r3, r2
 800265e:	d3cd      	bcc.n	80025fc <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695a      	ldr	r2, [r3, #20]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800266e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f002 ff2d 	bl	80054d4 <USB_ReadInterrupts>
 800267a:	4603      	mov	r3, r0
 800267c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002680:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002684:	d156      	bne.n	8002734 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002686:	2301      	movs	r3, #1
 8002688:	627b      	str	r3, [r7, #36]	@ 0x24
 800268a:	e045      	b.n	8002718 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800268c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268e:	015a      	lsls	r2, r3, #5
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	4413      	add	r3, r2
 8002694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800269c:	6879      	ldr	r1, [r7, #4]
 800269e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026a0:	4613      	mov	r3, r2
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d12e      	bne.n	8002712 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80026b4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	da2b      	bge.n	8002712 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	0c1a      	lsrs	r2, r3, #16
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80026c4:	4053      	eors	r3, r2
 80026c6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d121      	bne.n	8002712 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026d2:	4613      	mov	r3, r2
 80026d4:	00db      	lsls	r3, r3, #3
 80026d6:	4413      	add	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	440b      	add	r3, r1
 80026dc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80026e0:	2201      	movs	r2, #1
 80026e2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80026e4:	6a3b      	ldr	r3, [r7, #32]
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80026ec:	6a3b      	ldr	r3, [r7, #32]
 80026ee:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	695b      	ldr	r3, [r3, #20]
 80026f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d10a      	bne.n	8002712 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800270a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800270e:	6053      	str	r3, [r2, #4]
            break;
 8002710:	e008      	b.n	8002724 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002714:	3301      	adds	r3, #1
 8002716:	627b      	str	r3, [r7, #36]	@ 0x24
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	791b      	ldrb	r3, [r3, #4]
 800271c:	461a      	mov	r2, r3
 800271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002720:	4293      	cmp	r3, r2
 8002722:	d3b3      	bcc.n	800268c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	695a      	ldr	r2, [r3, #20]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002732:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f002 fecb 	bl	80054d4 <USB_ReadInterrupts>
 800273e:	4603      	mov	r3, r0
 8002740:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002748:	d10a      	bne.n	8002760 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f005 fe84 	bl	8008458 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	695a      	ldr	r2, [r3, #20]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800275e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f002 feb5 	bl	80054d4 <USB_ReadInterrupts>
 800276a:	4603      	mov	r3, r0
 800276c:	f003 0304 	and.w	r3, r3, #4
 8002770:	2b04      	cmp	r3, #4
 8002772:	d115      	bne.n	80027a0 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b00      	cmp	r3, #0
 8002784:	d002      	beq.n	800278c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f005 fe74 	bl	8008474 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6859      	ldr	r1, [r3, #4]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	430a      	orrs	r2, r1
 800279a:	605a      	str	r2, [r3, #4]
 800279c:	e000      	b.n	80027a0 <HAL_PCD_IRQHandler+0x93c>
      return;
 800279e:	bf00      	nop
    }
  }
}
 80027a0:	3734      	adds	r7, #52	@ 0x34
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd90      	pop	{r4, r7, pc}

080027a6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	460b      	mov	r3, r1
 80027b0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d101      	bne.n	80027c0 <HAL_PCD_SetAddress+0x1a>
 80027bc:	2302      	movs	r3, #2
 80027be:	e012      	b.n	80027e6 <HAL_PCD_SetAddress+0x40>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	78fa      	ldrb	r2, [r7, #3]
 80027cc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	78fa      	ldrb	r2, [r7, #3]
 80027d4:	4611      	mov	r1, r2
 80027d6:	4618      	mov	r0, r3
 80027d8:	f002 fe14 	bl	8005404 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b084      	sub	sp, #16
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
 80027f6:	4608      	mov	r0, r1
 80027f8:	4611      	mov	r1, r2
 80027fa:	461a      	mov	r2, r3
 80027fc:	4603      	mov	r3, r0
 80027fe:	70fb      	strb	r3, [r7, #3]
 8002800:	460b      	mov	r3, r1
 8002802:	803b      	strh	r3, [r7, #0]
 8002804:	4613      	mov	r3, r2
 8002806:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002808:	2300      	movs	r3, #0
 800280a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800280c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002810:	2b00      	cmp	r3, #0
 8002812:	da0f      	bge.n	8002834 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002814:	78fb      	ldrb	r3, [r7, #3]
 8002816:	f003 020f 	and.w	r2, r3, #15
 800281a:	4613      	mov	r3, r2
 800281c:	00db      	lsls	r3, r3, #3
 800281e:	4413      	add	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	3310      	adds	r3, #16
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	4413      	add	r3, r2
 8002828:	3304      	adds	r3, #4
 800282a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2201      	movs	r2, #1
 8002830:	705a      	strb	r2, [r3, #1]
 8002832:	e00f      	b.n	8002854 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002834:	78fb      	ldrb	r3, [r7, #3]
 8002836:	f003 020f 	and.w	r2, r3, #15
 800283a:	4613      	mov	r3, r2
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	4413      	add	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	4413      	add	r3, r2
 800284a:	3304      	adds	r3, #4
 800284c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002854:	78fb      	ldrb	r3, [r7, #3]
 8002856:	f003 030f 	and.w	r3, r3, #15
 800285a:	b2da      	uxtb	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002860:	883b      	ldrh	r3, [r7, #0]
 8002862:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	78ba      	ldrb	r2, [r7, #2]
 800286e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	785b      	ldrb	r3, [r3, #1]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d004      	beq.n	8002882 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	461a      	mov	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002882:	78bb      	ldrb	r3, [r7, #2]
 8002884:	2b02      	cmp	r3, #2
 8002886:	d102      	bne.n	800288e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002894:	2b01      	cmp	r3, #1
 8002896:	d101      	bne.n	800289c <HAL_PCD_EP_Open+0xae>
 8002898:	2302      	movs	r3, #2
 800289a:	e00e      	b.n	80028ba <HAL_PCD_EP_Open+0xcc>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68f9      	ldr	r1, [r7, #12]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f002 f870 	bl	8004990 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80028b8:	7afb      	ldrb	r3, [r7, #11]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b086      	sub	sp, #24
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	60f8      	str	r0, [r7, #12]
 80028ca:	607a      	str	r2, [r7, #4]
 80028cc:	603b      	str	r3, [r7, #0]
 80028ce:	460b      	mov	r3, r1
 80028d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028d2:	7afb      	ldrb	r3, [r7, #11]
 80028d4:	f003 020f 	and.w	r2, r3, #15
 80028d8:	4613      	mov	r3, r2
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	4413      	add	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	4413      	add	r3, r2
 80028e8:	3304      	adds	r3, #4
 80028ea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	2200      	movs	r2, #0
 80028fc:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	2200      	movs	r2, #0
 8002902:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002904:	7afb      	ldrb	r3, [r7, #11]
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	b2da      	uxtb	r2, r3
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	799b      	ldrb	r3, [r3, #6]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d102      	bne.n	800291e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6818      	ldr	r0, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	799b      	ldrb	r3, [r3, #6]
 8002926:	461a      	mov	r2, r3
 8002928:	6979      	ldr	r1, [r7, #20]
 800292a:	f002 f8b9 	bl	8004aa0 <USB_EPStartXfer>

  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	607a      	str	r2, [r7, #4]
 8002942:	603b      	str	r3, [r7, #0]
 8002944:	460b      	mov	r3, r1
 8002946:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002948:	7afb      	ldrb	r3, [r7, #11]
 800294a:	f003 020f 	and.w	r2, r3, #15
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	3310      	adds	r3, #16
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	4413      	add	r3, r2
 800295c:	3304      	adds	r3, #4
 800295e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2200      	movs	r2, #0
 8002970:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	2201      	movs	r2, #1
 8002976:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002978:	7afb      	ldrb	r3, [r7, #11]
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	b2da      	uxtb	r2, r3
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	799b      	ldrb	r3, [r3, #6]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d102      	bne.n	8002992 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	799b      	ldrb	r3, [r3, #6]
 800299a:	461a      	mov	r2, r3
 800299c:	6979      	ldr	r1, [r7, #20]
 800299e:	f002 f87f 	bl	8004aa0 <USB_EPStartXfer>

  return HAL_OK;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	460b      	mov	r3, r1
 80029b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80029b8:	78fb      	ldrb	r3, [r7, #3]
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	7912      	ldrb	r2, [r2, #4]
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d901      	bls.n	80029ca <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e04f      	b.n	8002a6a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80029ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	da0f      	bge.n	80029f2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029d2:	78fb      	ldrb	r3, [r7, #3]
 80029d4:	f003 020f 	and.w	r2, r3, #15
 80029d8:	4613      	mov	r3, r2
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	4413      	add	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	3310      	adds	r3, #16
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	4413      	add	r3, r2
 80029e6:	3304      	adds	r3, #4
 80029e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2201      	movs	r2, #1
 80029ee:	705a      	strb	r2, [r3, #1]
 80029f0:	e00d      	b.n	8002a0e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80029f2:	78fa      	ldrb	r2, [r7, #3]
 80029f4:	4613      	mov	r3, r2
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	4413      	add	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	4413      	add	r3, r2
 8002a04:	3304      	adds	r3, #4
 8002a06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2201      	movs	r2, #1
 8002a12:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a14:	78fb      	ldrb	r3, [r7, #3]
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	b2da      	uxtb	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_PCD_EP_SetStall+0x82>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	e01d      	b.n	8002a6a <HAL_PCD_EP_SetStall+0xbe>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68f9      	ldr	r1, [r7, #12]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f002 fc0d 	bl	800525c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a42:	78fb      	ldrb	r3, [r7, #3]
 8002a44:	f003 030f 	and.w	r3, r3, #15
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d109      	bne.n	8002a60 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	7999      	ldrb	r1, [r3, #6]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	f002 fdfe 	bl	800565c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b084      	sub	sp, #16
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002a7e:	78fb      	ldrb	r3, [r7, #3]
 8002a80:	f003 030f 	and.w	r3, r3, #15
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	7912      	ldrb	r2, [r2, #4]
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d901      	bls.n	8002a90 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e042      	b.n	8002b16 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002a90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	da0f      	bge.n	8002ab8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a98:	78fb      	ldrb	r3, [r7, #3]
 8002a9a:	f003 020f 	and.w	r2, r3, #15
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	00db      	lsls	r3, r3, #3
 8002aa2:	4413      	add	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	3310      	adds	r3, #16
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	4413      	add	r3, r2
 8002aac:	3304      	adds	r3, #4
 8002aae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	705a      	strb	r2, [r3, #1]
 8002ab6:	e00f      	b.n	8002ad8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ab8:	78fb      	ldrb	r3, [r7, #3]
 8002aba:	f003 020f 	and.w	r2, r3, #15
 8002abe:	4613      	mov	r3, r2
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	4413      	add	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	4413      	add	r3, r2
 8002ace:	3304      	adds	r3, #4
 8002ad0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ade:	78fb      	ldrb	r3, [r7, #3]
 8002ae0:	f003 030f 	and.w	r3, r3, #15
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <HAL_PCD_EP_ClrStall+0x86>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e00e      	b.n	8002b16 <HAL_PCD_EP_ClrStall+0xa4>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68f9      	ldr	r1, [r7, #12]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f002 fc16 	bl	8005338 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b084      	sub	sp, #16
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
 8002b26:	460b      	mov	r3, r1
 8002b28:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002b2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	da0c      	bge.n	8002b4c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b32:	78fb      	ldrb	r3, [r7, #3]
 8002b34:	f003 020f 	and.w	r2, r3, #15
 8002b38:	4613      	mov	r3, r2
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	3310      	adds	r3, #16
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	4413      	add	r3, r2
 8002b46:	3304      	adds	r3, #4
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	e00c      	b.n	8002b66 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b4c:	78fb      	ldrb	r3, [r7, #3]
 8002b4e:	f003 020f 	and.w	r2, r3, #15
 8002b52:	4613      	mov	r3, r2
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	4413      	add	r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	3304      	adds	r3, #4
 8002b64:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68f9      	ldr	r1, [r7, #12]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f002 fa35 	bl	8004fdc <USB_EPStopXfer>
 8002b72:	4603      	mov	r3, r0
 8002b74:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002b76:	7afb      	ldrb	r3, [r7, #11]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08a      	sub	sp, #40	@ 0x28
 8002b84:	af02      	add	r7, sp, #8
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	4613      	mov	r3, r2
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	3310      	adds	r3, #16
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	695a      	ldr	r2, [r3, #20]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d901      	bls.n	8002bb8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e06b      	b.n	8002c90 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	691a      	ldr	r2, [r3, #16]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	695b      	ldr	r3, [r3, #20]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	69fa      	ldr	r2, [r7, #28]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d902      	bls.n	8002bd4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	3303      	adds	r3, #3
 8002bd8:	089b      	lsrs	r3, r3, #2
 8002bda:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002bdc:	e02a      	b.n	8002c34 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	691a      	ldr	r2, [r3, #16]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	69fa      	ldr	r2, [r7, #28]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d902      	bls.n	8002bfa <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	3303      	adds	r3, #3
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	68d9      	ldr	r1, [r3, #12]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	4603      	mov	r3, r0
 8002c16:	6978      	ldr	r0, [r7, #20]
 8002c18:	f002 fa8a 	bl	8005130 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	68da      	ldr	r2, [r3, #12]
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	441a      	add	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	695a      	ldr	r2, [r3, #20]
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	441a      	add	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	015a      	lsls	r2, r3, #5
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d809      	bhi.n	8002c5e <PCD_WriteEmptyTxFifo+0xde>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	695a      	ldr	r2, [r3, #20]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d203      	bcs.n	8002c5e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1bf      	bne.n	8002bde <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	691a      	ldr	r2, [r3, #16]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d811      	bhi.n	8002c8e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	f003 030f 	and.w	r3, r3, #15
 8002c70:	2201      	movs	r2, #1
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	43db      	mvns	r3, r3
 8002c84:	6939      	ldr	r1, [r7, #16]
 8002c86:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3720      	adds	r7, #32
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b088      	sub	sp, #32
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	333c      	adds	r3, #60	@ 0x3c
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	015a      	lsls	r2, r3, #5
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	799b      	ldrb	r3, [r3, #6]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d17b      	bne.n	8002dc6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d015      	beq.n	8002d04 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	4a61      	ldr	r2, [pc, #388]	@ (8002e60 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	f240 80b9 	bls.w	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 80b3 	beq.w	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	015a      	lsls	r2, r3, #5
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d00:	6093      	str	r3, [r2, #8]
 8002d02:	e0a7      	b.n	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	f003 0320 	and.w	r3, r3, #32
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d009      	beq.n	8002d22 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	015a      	lsls	r2, r3, #5
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	4413      	add	r3, r2
 8002d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	2320      	movs	r3, #32
 8002d1e:	6093      	str	r3, [r2, #8]
 8002d20:	e098      	b.n	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f040 8093 	bne.w	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	4a4b      	ldr	r2, [pc, #300]	@ (8002e60 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d90f      	bls.n	8002d56 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00a      	beq.n	8002d56 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	015a      	lsls	r2, r3, #5
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	4413      	add	r3, r2
 8002d48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d52:	6093      	str	r3, [r2, #8]
 8002d54:	e07e      	b.n	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	4413      	add	r3, r2
 8002d68:	3304      	adds	r3, #4
 8002d6a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6a1a      	ldr	r2, [r3, #32]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	0159      	lsls	r1, r3, #5
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	440b      	add	r3, r1
 8002d78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d82:	1ad2      	subs	r2, r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d114      	bne.n	8002db8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d109      	bne.n	8002daa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002da0:	461a      	mov	r2, r3
 8002da2:	2101      	movs	r1, #1
 8002da4:	f002 fc5a 	bl	800565c <USB_EP0_OutStart>
 8002da8:	e006      	b.n	8002db8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	441a      	add	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f005 fa86 	bl	80082d0 <HAL_PCD_DataOutStageCallback>
 8002dc4:	e046      	b.n	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	4a26      	ldr	r2, [pc, #152]	@ (8002e64 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d124      	bne.n	8002e18 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	015a      	lsls	r2, r3, #5
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	4413      	add	r3, r2
 8002de0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002de4:	461a      	mov	r2, r3
 8002de6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dea:	6093      	str	r3, [r2, #8]
 8002dec:	e032      	b.n	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	f003 0320 	and.w	r3, r3, #32
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	015a      	lsls	r2, r3, #5
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	4413      	add	r3, r2
 8002e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e04:	461a      	mov	r2, r3
 8002e06:	2320      	movs	r3, #32
 8002e08:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	4619      	mov	r1, r3
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f005 fa5d 	bl	80082d0 <HAL_PCD_DataOutStageCallback>
 8002e16:	e01d      	b.n	8002e54 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d114      	bne.n	8002e48 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	4613      	mov	r3, r2
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	4413      	add	r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	440b      	add	r3, r1
 8002e2c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d108      	bne.n	8002e48 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e40:	461a      	mov	r2, r3
 8002e42:	2100      	movs	r1, #0
 8002e44:	f002 fc0a 	bl	800565c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f005 fa3e 	bl	80082d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3720      	adds	r7, #32
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	4f54300a 	.word	0x4f54300a
 8002e64:	4f54310a 	.word	0x4f54310a

08002e68 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	333c      	adds	r3, #60	@ 0x3c
 8002e80:	3304      	adds	r3, #4
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	015a      	lsls	r2, r3, #5
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	4a15      	ldr	r2, [pc, #84]	@ (8002ef0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d90e      	bls.n	8002ebc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d009      	beq.n	8002ebc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	015a      	lsls	r2, r3, #5
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	4413      	add	r3, r2
 8002eb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002eba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f005 f9f5 	bl	80082ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d90c      	bls.n	8002ee4 <PCD_EP_OutSetupPacket_int+0x7c>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	799b      	ldrb	r3, [r3, #6]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d108      	bne.n	8002ee4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6818      	ldr	r0, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002edc:	461a      	mov	r2, r3
 8002ede:	2101      	movs	r1, #1
 8002ee0:	f002 fbbc 	bl	800565c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	4f54300a 	.word	0x4f54300a

08002ef4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	70fb      	strb	r3, [r7, #3]
 8002f00:	4613      	mov	r3, r2
 8002f02:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d107      	bne.n	8002f22 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002f12:	883b      	ldrh	r3, [r7, #0]
 8002f14:	0419      	lsls	r1, r3, #16
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68ba      	ldr	r2, [r7, #8]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f20:	e028      	b.n	8002f74 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f28:	0c1b      	lsrs	r3, r3, #16
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	73fb      	strb	r3, [r7, #15]
 8002f34:	e00d      	b.n	8002f52 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
 8002f3c:	3340      	adds	r3, #64	@ 0x40
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4413      	add	r3, r2
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	0c1b      	lsrs	r3, r3, #16
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	4413      	add	r3, r2
 8002f4a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	73fb      	strb	r3, [r7, #15]
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	78fb      	ldrb	r3, [r7, #3]
 8002f56:	3b01      	subs	r3, #1
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d3ec      	bcc.n	8002f36 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002f5c:	883b      	ldrh	r3, [r7, #0]
 8002f5e:	0418      	lsls	r0, r3, #16
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6819      	ldr	r1, [r3, #0]
 8002f64:	78fb      	ldrb	r3, [r7, #3]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	68ba      	ldr	r2, [r7, #8]
 8002f6a:	4302      	orrs	r2, r0
 8002f6c:	3340      	adds	r3, #64	@ 0x40
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	887a      	ldrh	r2, [r7, #2]
 8002f94:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	460b      	mov	r3, r1
 8002fae:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e267      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d075      	beq.n	80030c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fda:	4b88      	ldr	r3, [pc, #544]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 030c 	and.w	r3, r3, #12
 8002fe2:	2b04      	cmp	r3, #4
 8002fe4:	d00c      	beq.n	8003000 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fe6:	4b85      	ldr	r3, [pc, #532]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d112      	bne.n	8003018 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ff2:	4b82      	ldr	r3, [pc, #520]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ffa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ffe:	d10b      	bne.n	8003018 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003000:	4b7e      	ldr	r3, [pc, #504]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d05b      	beq.n	80030c4 <HAL_RCC_OscConfig+0x108>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d157      	bne.n	80030c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e242      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003020:	d106      	bne.n	8003030 <HAL_RCC_OscConfig+0x74>
 8003022:	4b76      	ldr	r3, [pc, #472]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a75      	ldr	r2, [pc, #468]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003028:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	e01d      	b.n	800306c <HAL_RCC_OscConfig+0xb0>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003038:	d10c      	bne.n	8003054 <HAL_RCC_OscConfig+0x98>
 800303a:	4b70      	ldr	r3, [pc, #448]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a6f      	ldr	r2, [pc, #444]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003040:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	4b6d      	ldr	r3, [pc, #436]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a6c      	ldr	r2, [pc, #432]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 800304c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	e00b      	b.n	800306c <HAL_RCC_OscConfig+0xb0>
 8003054:	4b69      	ldr	r3, [pc, #420]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a68      	ldr	r2, [pc, #416]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 800305a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800305e:	6013      	str	r3, [r2, #0]
 8003060:	4b66      	ldr	r3, [pc, #408]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a65      	ldr	r2, [pc, #404]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003066:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800306a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d013      	beq.n	800309c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003074:	f7fd fe96 	bl	8000da4 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800307c:	f7fd fe92 	bl	8000da4 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b64      	cmp	r3, #100	@ 0x64
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e207      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800308e:	4b5b      	ldr	r3, [pc, #364]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0f0      	beq.n	800307c <HAL_RCC_OscConfig+0xc0>
 800309a:	e014      	b.n	80030c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309c:	f7fd fe82 	bl	8000da4 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030a4:	f7fd fe7e 	bl	8000da4 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b64      	cmp	r3, #100	@ 0x64
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e1f3      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030b6:	4b51      	ldr	r3, [pc, #324]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f0      	bne.n	80030a4 <HAL_RCC_OscConfig+0xe8>
 80030c2:	e000      	b.n	80030c6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d063      	beq.n	800319a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030d2:	4b4a      	ldr	r3, [pc, #296]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 030c 	and.w	r3, r3, #12
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00b      	beq.n	80030f6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030de:	4b47      	ldr	r3, [pc, #284]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030e6:	2b08      	cmp	r3, #8
 80030e8:	d11c      	bne.n	8003124 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ea:	4b44      	ldr	r3, [pc, #272]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d116      	bne.n	8003124 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030f6:	4b41      	ldr	r3, [pc, #260]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d005      	beq.n	800310e <HAL_RCC_OscConfig+0x152>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d001      	beq.n	800310e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e1c7      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800310e:	4b3b      	ldr	r3, [pc, #236]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	4937      	ldr	r1, [pc, #220]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 800311e:	4313      	orrs	r3, r2
 8003120:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003122:	e03a      	b.n	800319a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d020      	beq.n	800316e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800312c:	4b34      	ldr	r3, [pc, #208]	@ (8003200 <HAL_RCC_OscConfig+0x244>)
 800312e:	2201      	movs	r2, #1
 8003130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003132:	f7fd fe37 	bl	8000da4 <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003138:	e008      	b.n	800314c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800313a:	f7fd fe33 	bl	8000da4 <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e1a8      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800314c:	4b2b      	ldr	r3, [pc, #172]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0f0      	beq.n	800313a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003158:	4b28      	ldr	r3, [pc, #160]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	00db      	lsls	r3, r3, #3
 8003166:	4925      	ldr	r1, [pc, #148]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003168:	4313      	orrs	r3, r2
 800316a:	600b      	str	r3, [r1, #0]
 800316c:	e015      	b.n	800319a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800316e:	4b24      	ldr	r3, [pc, #144]	@ (8003200 <HAL_RCC_OscConfig+0x244>)
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003174:	f7fd fe16 	bl	8000da4 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800317c:	f7fd fe12 	bl	8000da4 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e187      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800318e:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f0      	bne.n	800317c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0308 	and.w	r3, r3, #8
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d036      	beq.n	8003214 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d016      	beq.n	80031dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ae:	4b15      	ldr	r3, [pc, #84]	@ (8003204 <HAL_RCC_OscConfig+0x248>)
 80031b0:	2201      	movs	r2, #1
 80031b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b4:	f7fd fdf6 	bl	8000da4 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031bc:	f7fd fdf2 	bl	8000da4 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e167      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ce:	4b0b      	ldr	r3, [pc, #44]	@ (80031fc <HAL_RCC_OscConfig+0x240>)
 80031d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0f0      	beq.n	80031bc <HAL_RCC_OscConfig+0x200>
 80031da:	e01b      	b.n	8003214 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031dc:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <HAL_RCC_OscConfig+0x248>)
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e2:	f7fd fddf 	bl	8000da4 <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e8:	e00e      	b.n	8003208 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ea:	f7fd fddb 	bl	8000da4 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d907      	bls.n	8003208 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e150      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
 80031fc:	40023800 	.word	0x40023800
 8003200:	42470000 	.word	0x42470000
 8003204:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003208:	4b88      	ldr	r3, [pc, #544]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 800320a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1ea      	bne.n	80031ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 8097 	beq.w	8003350 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003222:	2300      	movs	r3, #0
 8003224:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003226:	4b81      	ldr	r3, [pc, #516]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 8003228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d10f      	bne.n	8003252 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	4b7d      	ldr	r3, [pc, #500]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	4a7c      	ldr	r2, [pc, #496]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 800323c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003240:	6413      	str	r3, [r2, #64]	@ 0x40
 8003242:	4b7a      	ldr	r3, [pc, #488]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800324a:	60bb      	str	r3, [r7, #8]
 800324c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800324e:	2301      	movs	r3, #1
 8003250:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003252:	4b77      	ldr	r3, [pc, #476]	@ (8003430 <HAL_RCC_OscConfig+0x474>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800325a:	2b00      	cmp	r3, #0
 800325c:	d118      	bne.n	8003290 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800325e:	4b74      	ldr	r3, [pc, #464]	@ (8003430 <HAL_RCC_OscConfig+0x474>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a73      	ldr	r2, [pc, #460]	@ (8003430 <HAL_RCC_OscConfig+0x474>)
 8003264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003268:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800326a:	f7fd fd9b 	bl	8000da4 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003272:	f7fd fd97 	bl	8000da4 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e10c      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003284:	4b6a      	ldr	r3, [pc, #424]	@ (8003430 <HAL_RCC_OscConfig+0x474>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0f0      	beq.n	8003272 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d106      	bne.n	80032a6 <HAL_RCC_OscConfig+0x2ea>
 8003298:	4b64      	ldr	r3, [pc, #400]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 800329a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329c:	4a63      	ldr	r2, [pc, #396]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 800329e:	f043 0301 	orr.w	r3, r3, #1
 80032a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a4:	e01c      	b.n	80032e0 <HAL_RCC_OscConfig+0x324>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	2b05      	cmp	r3, #5
 80032ac:	d10c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x30c>
 80032ae:	4b5f      	ldr	r3, [pc, #380]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80032b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b2:	4a5e      	ldr	r2, [pc, #376]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80032b4:	f043 0304 	orr.w	r3, r3, #4
 80032b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ba:	4b5c      	ldr	r3, [pc, #368]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80032bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032be:	4a5b      	ldr	r2, [pc, #364]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80032c0:	f043 0301 	orr.w	r3, r3, #1
 80032c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80032c6:	e00b      	b.n	80032e0 <HAL_RCC_OscConfig+0x324>
 80032c8:	4b58      	ldr	r3, [pc, #352]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80032ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032cc:	4a57      	ldr	r2, [pc, #348]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80032ce:	f023 0301 	bic.w	r3, r3, #1
 80032d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032d4:	4b55      	ldr	r3, [pc, #340]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80032d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d8:	4a54      	ldr	r2, [pc, #336]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80032da:	f023 0304 	bic.w	r3, r3, #4
 80032de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d015      	beq.n	8003314 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e8:	f7fd fd5c 	bl	8000da4 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ee:	e00a      	b.n	8003306 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f0:	f7fd fd58 	bl	8000da4 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032fe:	4293      	cmp	r3, r2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e0cb      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003306:	4b49      	ldr	r3, [pc, #292]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 8003308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0ee      	beq.n	80032f0 <HAL_RCC_OscConfig+0x334>
 8003312:	e014      	b.n	800333e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003314:	f7fd fd46 	bl	8000da4 <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800331a:	e00a      	b.n	8003332 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800331c:	f7fd fd42 	bl	8000da4 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800332a:	4293      	cmp	r3, r2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e0b5      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003332:	4b3e      	ldr	r3, [pc, #248]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 8003334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1ee      	bne.n	800331c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800333e:	7dfb      	ldrb	r3, [r7, #23]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d105      	bne.n	8003350 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003344:	4b39      	ldr	r3, [pc, #228]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 8003346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003348:	4a38      	ldr	r2, [pc, #224]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 800334a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800334e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 80a1 	beq.w	800349c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800335a:	4b34      	ldr	r3, [pc, #208]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 030c 	and.w	r3, r3, #12
 8003362:	2b08      	cmp	r3, #8
 8003364:	d05c      	beq.n	8003420 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	2b02      	cmp	r3, #2
 800336c:	d141      	bne.n	80033f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800336e:	4b31      	ldr	r3, [pc, #196]	@ (8003434 <HAL_RCC_OscConfig+0x478>)
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003374:	f7fd fd16 	bl	8000da4 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800337c:	f7fd fd12 	bl	8000da4 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e087      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800338e:	4b27      	ldr	r3, [pc, #156]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	69da      	ldr	r2, [r3, #28]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	019b      	lsls	r3, r3, #6
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b0:	085b      	lsrs	r3, r3, #1
 80033b2:	3b01      	subs	r3, #1
 80033b4:	041b      	lsls	r3, r3, #16
 80033b6:	431a      	orrs	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033bc:	061b      	lsls	r3, r3, #24
 80033be:	491b      	ldr	r1, [pc, #108]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003434 <HAL_RCC_OscConfig+0x478>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ca:	f7fd fceb 	bl	8000da4 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d2:	f7fd fce7 	bl	8000da4 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e05c      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033e4:	4b11      	ldr	r3, [pc, #68]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0f0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x416>
 80033f0:	e054      	b.n	800349c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f2:	4b10      	ldr	r3, [pc, #64]	@ (8003434 <HAL_RCC_OscConfig+0x478>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f8:	f7fd fcd4 	bl	8000da4 <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fe:	e008      	b.n	8003412 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003400:	f7fd fcd0 	bl	8000da4 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d901      	bls.n	8003412 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e045      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003412:	4b06      	ldr	r3, [pc, #24]	@ (800342c <HAL_RCC_OscConfig+0x470>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1f0      	bne.n	8003400 <HAL_RCC_OscConfig+0x444>
 800341e:	e03d      	b.n	800349c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d107      	bne.n	8003438 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e038      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
 800342c:	40023800 	.word	0x40023800
 8003430:	40007000 	.word	0x40007000
 8003434:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003438:	4b1b      	ldr	r3, [pc, #108]	@ (80034a8 <HAL_RCC_OscConfig+0x4ec>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d028      	beq.n	8003498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003450:	429a      	cmp	r2, r3
 8003452:	d121      	bne.n	8003498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800345e:	429a      	cmp	r2, r3
 8003460:	d11a      	bne.n	8003498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003468:	4013      	ands	r3, r2
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800346e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003470:	4293      	cmp	r3, r2
 8003472:	d111      	bne.n	8003498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347e:	085b      	lsrs	r3, r3, #1
 8003480:	3b01      	subs	r3, #1
 8003482:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003484:	429a      	cmp	r2, r3
 8003486:	d107      	bne.n	8003498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003492:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003494:	429a      	cmp	r2, r3
 8003496:	d001      	beq.n	800349c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e000      	b.n	800349e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3718      	adds	r7, #24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40023800 	.word	0x40023800

080034ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0cc      	b.n	800365a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034c0:	4b68      	ldr	r3, [pc, #416]	@ (8003664 <HAL_RCC_ClockConfig+0x1b8>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d90c      	bls.n	80034e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ce:	4b65      	ldr	r3, [pc, #404]	@ (8003664 <HAL_RCC_ClockConfig+0x1b8>)
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	b2d2      	uxtb	r2, r2
 80034d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d6:	4b63      	ldr	r3, [pc, #396]	@ (8003664 <HAL_RCC_ClockConfig+0x1b8>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	683a      	ldr	r2, [r7, #0]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d001      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e0b8      	b.n	800365a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d020      	beq.n	8003536 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003500:	4b59      	ldr	r3, [pc, #356]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	4a58      	ldr	r2, [pc, #352]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800350a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b00      	cmp	r3, #0
 8003516:	d005      	beq.n	8003524 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003518:	4b53      	ldr	r3, [pc, #332]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	4a52      	ldr	r2, [pc, #328]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800351e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003522:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003524:	4b50      	ldr	r3, [pc, #320]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	494d      	ldr	r1, [pc, #308]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 8003532:	4313      	orrs	r3, r2
 8003534:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d044      	beq.n	80035cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d107      	bne.n	800355a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800354a:	4b47      	ldr	r3, [pc, #284]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d119      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e07f      	b.n	800365a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d003      	beq.n	800356a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003566:	2b03      	cmp	r3, #3
 8003568:	d107      	bne.n	800357a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800356a:	4b3f      	ldr	r3, [pc, #252]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d109      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e06f      	b.n	800365a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800357a:	4b3b      	ldr	r3, [pc, #236]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e067      	b.n	800365a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800358a:	4b37      	ldr	r3, [pc, #220]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f023 0203 	bic.w	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	4934      	ldr	r1, [pc, #208]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 8003598:	4313      	orrs	r3, r2
 800359a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800359c:	f7fd fc02 	bl	8000da4 <HAL_GetTick>
 80035a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a2:	e00a      	b.n	80035ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a4:	f7fd fbfe 	bl	8000da4 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e04f      	b.n	800365a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 020c 	and.w	r2, r3, #12
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d1eb      	bne.n	80035a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035cc:	4b25      	ldr	r3, [pc, #148]	@ (8003664 <HAL_RCC_ClockConfig+0x1b8>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d20c      	bcs.n	80035f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035da:	4b22      	ldr	r3, [pc, #136]	@ (8003664 <HAL_RCC_ClockConfig+0x1b8>)
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	b2d2      	uxtb	r2, r2
 80035e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e2:	4b20      	ldr	r3, [pc, #128]	@ (8003664 <HAL_RCC_ClockConfig+0x1b8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d001      	beq.n	80035f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e032      	b.n	800365a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d008      	beq.n	8003612 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003600:	4b19      	ldr	r3, [pc, #100]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	4916      	ldr	r1, [pc, #88]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	4313      	orrs	r3, r2
 8003610:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0308 	and.w	r3, r3, #8
 800361a:	2b00      	cmp	r3, #0
 800361c:	d009      	beq.n	8003632 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800361e:	4b12      	ldr	r3, [pc, #72]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	00db      	lsls	r3, r3, #3
 800362c:	490e      	ldr	r1, [pc, #56]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	4313      	orrs	r3, r2
 8003630:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003632:	f000 f821 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8003636:	4602      	mov	r2, r0
 8003638:	4b0b      	ldr	r3, [pc, #44]	@ (8003668 <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	091b      	lsrs	r3, r3, #4
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	490a      	ldr	r1, [pc, #40]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 8003644:	5ccb      	ldrb	r3, [r1, r3]
 8003646:	fa22 f303 	lsr.w	r3, r2, r3
 800364a:	4a09      	ldr	r2, [pc, #36]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800364c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800364e:	4b09      	ldr	r3, [pc, #36]	@ (8003674 <HAL_RCC_ClockConfig+0x1c8>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f7fd fb62 	bl	8000d1c <HAL_InitTick>

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	40023c00 	.word	0x40023c00
 8003668:	40023800 	.word	0x40023800
 800366c:	0800890c 	.word	0x0800890c
 8003670:	20000000 	.word	0x20000000
 8003674:	20000004 	.word	0x20000004

08003678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003678:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800367c:	b094      	sub	sp, #80	@ 0x50
 800367e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003680:	2300      	movs	r3, #0
 8003682:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003684:	2300      	movs	r3, #0
 8003686:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003690:	4b79      	ldr	r3, [pc, #484]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x200>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f003 030c 	and.w	r3, r3, #12
 8003698:	2b08      	cmp	r3, #8
 800369a:	d00d      	beq.n	80036b8 <HAL_RCC_GetSysClockFreq+0x40>
 800369c:	2b08      	cmp	r3, #8
 800369e:	f200 80e1 	bhi.w	8003864 <HAL_RCC_GetSysClockFreq+0x1ec>
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d002      	beq.n	80036ac <HAL_RCC_GetSysClockFreq+0x34>
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d003      	beq.n	80036b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80036aa:	e0db      	b.n	8003864 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036ac:	4b73      	ldr	r3, [pc, #460]	@ (800387c <HAL_RCC_GetSysClockFreq+0x204>)
 80036ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036b0:	e0db      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036b2:	4b73      	ldr	r3, [pc, #460]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x208>)
 80036b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036b6:	e0d8      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x200>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x200>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d063      	beq.n	8003796 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x200>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	099b      	lsrs	r3, r3, #6
 80036d4:	2200      	movs	r2, #0
 80036d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80036da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80036e2:	2300      	movs	r3, #0
 80036e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80036e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036ea:	4622      	mov	r2, r4
 80036ec:	462b      	mov	r3, r5
 80036ee:	f04f 0000 	mov.w	r0, #0
 80036f2:	f04f 0100 	mov.w	r1, #0
 80036f6:	0159      	lsls	r1, r3, #5
 80036f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036fc:	0150      	lsls	r0, r2, #5
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	4621      	mov	r1, r4
 8003704:	1a51      	subs	r1, r2, r1
 8003706:	6139      	str	r1, [r7, #16]
 8003708:	4629      	mov	r1, r5
 800370a:	eb63 0301 	sbc.w	r3, r3, r1
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	f04f 0200 	mov.w	r2, #0
 8003714:	f04f 0300 	mov.w	r3, #0
 8003718:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800371c:	4659      	mov	r1, fp
 800371e:	018b      	lsls	r3, r1, #6
 8003720:	4651      	mov	r1, sl
 8003722:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003726:	4651      	mov	r1, sl
 8003728:	018a      	lsls	r2, r1, #6
 800372a:	4651      	mov	r1, sl
 800372c:	ebb2 0801 	subs.w	r8, r2, r1
 8003730:	4659      	mov	r1, fp
 8003732:	eb63 0901 	sbc.w	r9, r3, r1
 8003736:	f04f 0200 	mov.w	r2, #0
 800373a:	f04f 0300 	mov.w	r3, #0
 800373e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003742:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003746:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800374a:	4690      	mov	r8, r2
 800374c:	4699      	mov	r9, r3
 800374e:	4623      	mov	r3, r4
 8003750:	eb18 0303 	adds.w	r3, r8, r3
 8003754:	60bb      	str	r3, [r7, #8]
 8003756:	462b      	mov	r3, r5
 8003758:	eb49 0303 	adc.w	r3, r9, r3
 800375c:	60fb      	str	r3, [r7, #12]
 800375e:	f04f 0200 	mov.w	r2, #0
 8003762:	f04f 0300 	mov.w	r3, #0
 8003766:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800376a:	4629      	mov	r1, r5
 800376c:	024b      	lsls	r3, r1, #9
 800376e:	4621      	mov	r1, r4
 8003770:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003774:	4621      	mov	r1, r4
 8003776:	024a      	lsls	r2, r1, #9
 8003778:	4610      	mov	r0, r2
 800377a:	4619      	mov	r1, r3
 800377c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800377e:	2200      	movs	r2, #0
 8003780:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003782:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003784:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003788:	f7fc fd1e 	bl	80001c8 <__aeabi_uldivmod>
 800378c:	4602      	mov	r2, r0
 800378e:	460b      	mov	r3, r1
 8003790:	4613      	mov	r3, r2
 8003792:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003794:	e058      	b.n	8003848 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003796:	4b38      	ldr	r3, [pc, #224]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x200>)
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	099b      	lsrs	r3, r3, #6
 800379c:	2200      	movs	r2, #0
 800379e:	4618      	mov	r0, r3
 80037a0:	4611      	mov	r1, r2
 80037a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80037a6:	623b      	str	r3, [r7, #32]
 80037a8:	2300      	movs	r3, #0
 80037aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80037ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80037b0:	4642      	mov	r2, r8
 80037b2:	464b      	mov	r3, r9
 80037b4:	f04f 0000 	mov.w	r0, #0
 80037b8:	f04f 0100 	mov.w	r1, #0
 80037bc:	0159      	lsls	r1, r3, #5
 80037be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037c2:	0150      	lsls	r0, r2, #5
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	4641      	mov	r1, r8
 80037ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80037ce:	4649      	mov	r1, r9
 80037d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80037d4:	f04f 0200 	mov.w	r2, #0
 80037d8:	f04f 0300 	mov.w	r3, #0
 80037dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037e8:	ebb2 040a 	subs.w	r4, r2, sl
 80037ec:	eb63 050b 	sbc.w	r5, r3, fp
 80037f0:	f04f 0200 	mov.w	r2, #0
 80037f4:	f04f 0300 	mov.w	r3, #0
 80037f8:	00eb      	lsls	r3, r5, #3
 80037fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037fe:	00e2      	lsls	r2, r4, #3
 8003800:	4614      	mov	r4, r2
 8003802:	461d      	mov	r5, r3
 8003804:	4643      	mov	r3, r8
 8003806:	18e3      	adds	r3, r4, r3
 8003808:	603b      	str	r3, [r7, #0]
 800380a:	464b      	mov	r3, r9
 800380c:	eb45 0303 	adc.w	r3, r5, r3
 8003810:	607b      	str	r3, [r7, #4]
 8003812:	f04f 0200 	mov.w	r2, #0
 8003816:	f04f 0300 	mov.w	r3, #0
 800381a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800381e:	4629      	mov	r1, r5
 8003820:	028b      	lsls	r3, r1, #10
 8003822:	4621      	mov	r1, r4
 8003824:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003828:	4621      	mov	r1, r4
 800382a:	028a      	lsls	r2, r1, #10
 800382c:	4610      	mov	r0, r2
 800382e:	4619      	mov	r1, r3
 8003830:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003832:	2200      	movs	r2, #0
 8003834:	61bb      	str	r3, [r7, #24]
 8003836:	61fa      	str	r2, [r7, #28]
 8003838:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800383c:	f7fc fcc4 	bl	80001c8 <__aeabi_uldivmod>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4613      	mov	r3, r2
 8003846:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003848:	4b0b      	ldr	r3, [pc, #44]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x200>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	0c1b      	lsrs	r3, r3, #16
 800384e:	f003 0303 	and.w	r3, r3, #3
 8003852:	3301      	adds	r3, #1
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003858:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800385a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003862:	e002      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003864:	4b05      	ldr	r3, [pc, #20]	@ (800387c <HAL_RCC_GetSysClockFreq+0x204>)
 8003866:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003868:	bf00      	nop
    }
  }
  return sysclockfreq;
 800386a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800386c:	4618      	mov	r0, r3
 800386e:	3750      	adds	r7, #80	@ 0x50
 8003870:	46bd      	mov	sp, r7
 8003872:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003876:	bf00      	nop
 8003878:	40023800 	.word	0x40023800
 800387c:	00f42400 	.word	0x00f42400
 8003880:	007a1200 	.word	0x007a1200

08003884 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003888:	4b03      	ldr	r3, [pc, #12]	@ (8003898 <HAL_RCC_GetHCLKFreq+0x14>)
 800388a:	681b      	ldr	r3, [r3, #0]
}
 800388c:	4618      	mov	r0, r3
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	20000000 	.word	0x20000000

0800389c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038a0:	f7ff fff0 	bl	8003884 <HAL_RCC_GetHCLKFreq>
 80038a4:	4602      	mov	r2, r0
 80038a6:	4b05      	ldr	r3, [pc, #20]	@ (80038bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	0a9b      	lsrs	r3, r3, #10
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	4903      	ldr	r1, [pc, #12]	@ (80038c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038b2:	5ccb      	ldrb	r3, [r1, r3]
 80038b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40023800 	.word	0x40023800
 80038c0:	0800891c 	.word	0x0800891c

080038c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038c8:	f7ff ffdc 	bl	8003884 <HAL_RCC_GetHCLKFreq>
 80038cc:	4602      	mov	r2, r0
 80038ce:	4b05      	ldr	r3, [pc, #20]	@ (80038e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	0b5b      	lsrs	r3, r3, #13
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	4903      	ldr	r1, [pc, #12]	@ (80038e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038da:	5ccb      	ldrb	r3, [r1, r3]
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40023800 	.word	0x40023800
 80038e8:	0800891c 	.word	0x0800891c

080038ec <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038f4:	2300      	movs	r3, #0
 80038f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d105      	bne.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003910:	2b00      	cmp	r3, #0
 8003912:	d035      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003914:	4b62      	ldr	r3, [pc, #392]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003916:	2200      	movs	r2, #0
 8003918:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800391a:	f7fd fa43 	bl	8000da4 <HAL_GetTick>
 800391e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003920:	e008      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003922:	f7fd fa3f 	bl	8000da4 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d901      	bls.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e0b0      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003934:	4b5b      	ldr	r3, [pc, #364]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1f0      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	019a      	lsls	r2, r3, #6
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	071b      	lsls	r3, r3, #28
 800394c:	4955      	ldr	r1, [pc, #340]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800394e:	4313      	orrs	r3, r2
 8003950:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003954:	4b52      	ldr	r3, [pc, #328]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003956:	2201      	movs	r2, #1
 8003958:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800395a:	f7fd fa23 	bl	8000da4 <HAL_GetTick>
 800395e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003960:	e008      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003962:	f7fd fa1f 	bl	8000da4 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d901      	bls.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e090      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003974:	4b4b      	ldr	r3, [pc, #300]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d0f0      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b00      	cmp	r3, #0
 800398a:	f000 8083 	beq.w	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800398e:	2300      	movs	r3, #0
 8003990:	60fb      	str	r3, [r7, #12]
 8003992:	4b44      	ldr	r3, [pc, #272]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003996:	4a43      	ldr	r2, [pc, #268]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800399c:	6413      	str	r3, [r2, #64]	@ 0x40
 800399e:	4b41      	ldr	r3, [pc, #260]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	60fb      	str	r3, [r7, #12]
 80039a8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80039aa:	4b3f      	ldr	r3, [pc, #252]	@ (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a3e      	ldr	r2, [pc, #248]	@ (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039b4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80039b6:	f7fd f9f5 	bl	8000da4 <HAL_GetTick>
 80039ba:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80039bc:	e008      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039be:	f7fd f9f1 	bl	8000da4 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e062      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80039d0:	4b35      	ldr	r3, [pc, #212]	@ (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0f0      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039dc:	4b31      	ldr	r3, [pc, #196]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039e4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d02f      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d028      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039fa:	4b2a      	ldr	r3, [pc, #168]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a02:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a04:	4b29      	ldr	r3, [pc, #164]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003a06:	2201      	movs	r2, #1
 8003a08:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a0a:	4b28      	ldr	r3, [pc, #160]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003a10:	4a24      	ldr	r2, [pc, #144]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003a16:	4b23      	ldr	r3, [pc, #140]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d114      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003a22:	f7fd f9bf 	bl	8000da4 <HAL_GetTick>
 8003a26:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a28:	e00a      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a2a:	f7fd f9bb 	bl	8000da4 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e02a      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a40:	4b18      	ldr	r3, [pc, #96]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d0ee      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a58:	d10d      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003a5a:	4b12      	ldr	r3, [pc, #72]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003a6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a6e:	490d      	ldr	r1, [pc, #52]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	608b      	str	r3, [r1, #8]
 8003a74:	e005      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003a76:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a7c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003a80:	6093      	str	r3, [r2, #8]
 8003a82:	4b08      	ldr	r3, [pc, #32]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a84:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a8e:	4905      	ldr	r1, [pc, #20]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	42470068 	.word	0x42470068
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	40007000 	.word	0x40007000
 8003aac:	42470e40 	.word	0x42470e40

08003ab0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e073      	b.n	8003baa <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	7f5b      	ldrb	r3, [r3, #29]
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d105      	bne.n	8003ad8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f7fc ffc2 	bl	8000a5c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	f003 0310 	and.w	r3, r3, #16
 8003ae8:	2b10      	cmp	r3, #16
 8003aea:	d055      	beq.n	8003b98 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	22ca      	movs	r2, #202	@ 0xca
 8003af2:	625a      	str	r2, [r3, #36]	@ 0x24
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2253      	movs	r2, #83	@ 0x53
 8003afa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f87f 	bl	8003c00 <RTC_EnterInitMode>
 8003b02:	4603      	mov	r3, r0
 8003b04:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003b06:	7bfb      	ldrb	r3, [r7, #15]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d12c      	bne.n	8003b66 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	6812      	ldr	r2, [r2, #0]
 8003b16:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003b1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b1e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6899      	ldr	r1, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	431a      	orrs	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	68d2      	ldr	r2, [r2, #12]
 8003b46:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6919      	ldr	r1, [r3, #16]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	041a      	lsls	r2, r3, #16
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f886 	bl	8003c6e <RTC_ExitInitMode>
 8003b62:	4603      	mov	r3, r0
 8003b64:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003b66:	7bfb      	ldrb	r3, [r7, #15]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d110      	bne.n	8003b8e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b7a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699a      	ldr	r2, [r3, #24]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	22ff      	movs	r2, #255	@ 0xff
 8003b94:	625a      	str	r2, [r3, #36]	@ 0x24
 8003b96:	e001      	b.n	8003b9c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003b9c:	7bfb      	ldrb	r3, [r7, #15]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d102      	bne.n	8003ba8 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
	...

08003bb4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8003bfc <HAL_RTC_WaitForSynchro+0x48>)
 8003bc6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bc8:	f7fd f8ec 	bl	8000da4 <HAL_GetTick>
 8003bcc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003bce:	e009      	b.n	8003be4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003bd0:	f7fd f8e8 	bl	8000da4 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bde:	d901      	bls.n	8003be4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e007      	b.n	8003bf4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	f003 0320 	and.w	r3, r3, #32
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0ee      	beq.n	8003bd0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	00017f5f 	.word	0x00017f5f

08003c00 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d122      	bne.n	8003c64 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	68da      	ldr	r2, [r3, #12]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c2c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c2e:	f7fd f8b9 	bl	8000da4 <HAL_GetTick>
 8003c32:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003c34:	e00c      	b.n	8003c50 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c36:	f7fd f8b5 	bl	8000da4 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c44:	d904      	bls.n	8003c50 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2204      	movs	r2, #4
 8003c4a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d102      	bne.n	8003c64 <RTC_EnterInitMode+0x64>
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d1e8      	bne.n	8003c36 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b084      	sub	sp, #16
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c76:	2300      	movs	r3, #0
 8003c78:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68da      	ldr	r2, [r3, #12]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c88:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f003 0320 	and.w	r3, r3, #32
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10a      	bne.n	8003cae <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f7ff ff8b 	bl	8003bb4 <HAL_RTC_WaitForSynchro>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d004      	beq.n	8003cae <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2204      	movs	r2, #4
 8003ca8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b087      	sub	sp, #28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	3350      	adds	r3, #80	@ 0x50
 8003cce:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	601a      	str	r2, [r3, #0]
}
 8003ce0:	bf00      	nop
 8003ce2:	371c      	adds	r7, #28
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	3350      	adds	r3, #80	@ 0x50
 8003d00:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	4413      	add	r3, r2
 8003d0a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3714      	adds	r7, #20
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e042      	b.n	8003db4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d106      	bne.n	8003d48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7fc feb4 	bl	8000ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2224      	movs	r2, #36	@ 0x24
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f000 f82b 	bl	8003dbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	691a      	ldr	r2, [r3, #16]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	695a      	ldr	r2, [r3, #20]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3708      	adds	r7, #8
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc0:	b0c0      	sub	sp, #256	@ 0x100
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd8:	68d9      	ldr	r1, [r3, #12]
 8003dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	ea40 0301 	orr.w	r3, r0, r1
 8003de4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	431a      	orrs	r2, r3
 8003df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003e14:	f021 010c 	bic.w	r1, r1, #12
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003e22:	430b      	orrs	r3, r1
 8003e24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e36:	6999      	ldr	r1, [r3, #24]
 8003e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	ea40 0301 	orr.w	r3, r0, r1
 8003e42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	4b8f      	ldr	r3, [pc, #572]	@ (8004088 <UART_SetConfig+0x2cc>)
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d005      	beq.n	8003e5c <UART_SetConfig+0xa0>
 8003e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	4b8d      	ldr	r3, [pc, #564]	@ (800408c <UART_SetConfig+0x2d0>)
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d104      	bne.n	8003e66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e5c:	f7ff fd32 	bl	80038c4 <HAL_RCC_GetPCLK2Freq>
 8003e60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003e64:	e003      	b.n	8003e6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e66:	f7ff fd19 	bl	800389c <HAL_RCC_GetPCLK1Freq>
 8003e6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e78:	f040 810c 	bne.w	8004094 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e80:	2200      	movs	r2, #0
 8003e82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003e86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003e8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003e8e:	4622      	mov	r2, r4
 8003e90:	462b      	mov	r3, r5
 8003e92:	1891      	adds	r1, r2, r2
 8003e94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003e96:	415b      	adcs	r3, r3
 8003e98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003e9e:	4621      	mov	r1, r4
 8003ea0:	eb12 0801 	adds.w	r8, r2, r1
 8003ea4:	4629      	mov	r1, r5
 8003ea6:	eb43 0901 	adc.w	r9, r3, r1
 8003eaa:	f04f 0200 	mov.w	r2, #0
 8003eae:	f04f 0300 	mov.w	r3, #0
 8003eb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ebe:	4690      	mov	r8, r2
 8003ec0:	4699      	mov	r9, r3
 8003ec2:	4623      	mov	r3, r4
 8003ec4:	eb18 0303 	adds.w	r3, r8, r3
 8003ec8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ecc:	462b      	mov	r3, r5
 8003ece:	eb49 0303 	adc.w	r3, r9, r3
 8003ed2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ee2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003ee6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003eea:	460b      	mov	r3, r1
 8003eec:	18db      	adds	r3, r3, r3
 8003eee:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	eb42 0303 	adc.w	r3, r2, r3
 8003ef6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ef8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003efc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f00:	f7fc f962 	bl	80001c8 <__aeabi_uldivmod>
 8003f04:	4602      	mov	r2, r0
 8003f06:	460b      	mov	r3, r1
 8003f08:	4b61      	ldr	r3, [pc, #388]	@ (8004090 <UART_SetConfig+0x2d4>)
 8003f0a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f0e:	095b      	lsrs	r3, r3, #5
 8003f10:	011c      	lsls	r4, r3, #4
 8003f12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f16:	2200      	movs	r2, #0
 8003f18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003f20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003f24:	4642      	mov	r2, r8
 8003f26:	464b      	mov	r3, r9
 8003f28:	1891      	adds	r1, r2, r2
 8003f2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003f2c:	415b      	adcs	r3, r3
 8003f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f34:	4641      	mov	r1, r8
 8003f36:	eb12 0a01 	adds.w	sl, r2, r1
 8003f3a:	4649      	mov	r1, r9
 8003f3c:	eb43 0b01 	adc.w	fp, r3, r1
 8003f40:	f04f 0200 	mov.w	r2, #0
 8003f44:	f04f 0300 	mov.w	r3, #0
 8003f48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f54:	4692      	mov	sl, r2
 8003f56:	469b      	mov	fp, r3
 8003f58:	4643      	mov	r3, r8
 8003f5a:	eb1a 0303 	adds.w	r3, sl, r3
 8003f5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f62:	464b      	mov	r3, r9
 8003f64:	eb4b 0303 	adc.w	r3, fp, r3
 8003f68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003f7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003f80:	460b      	mov	r3, r1
 8003f82:	18db      	adds	r3, r3, r3
 8003f84:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f86:	4613      	mov	r3, r2
 8003f88:	eb42 0303 	adc.w	r3, r2, r3
 8003f8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003f92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003f96:	f7fc f917 	bl	80001c8 <__aeabi_uldivmod>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4611      	mov	r1, r2
 8003fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8004090 <UART_SetConfig+0x2d4>)
 8003fa2:	fba3 2301 	umull	r2, r3, r3, r1
 8003fa6:	095b      	lsrs	r3, r3, #5
 8003fa8:	2264      	movs	r2, #100	@ 0x64
 8003faa:	fb02 f303 	mul.w	r3, r2, r3
 8003fae:	1acb      	subs	r3, r1, r3
 8003fb0:	00db      	lsls	r3, r3, #3
 8003fb2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003fb6:	4b36      	ldr	r3, [pc, #216]	@ (8004090 <UART_SetConfig+0x2d4>)
 8003fb8:	fba3 2302 	umull	r2, r3, r3, r2
 8003fbc:	095b      	lsrs	r3, r3, #5
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003fc4:	441c      	add	r4, r3
 8003fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fd0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003fd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003fd8:	4642      	mov	r2, r8
 8003fda:	464b      	mov	r3, r9
 8003fdc:	1891      	adds	r1, r2, r2
 8003fde:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003fe0:	415b      	adcs	r3, r3
 8003fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fe4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003fe8:	4641      	mov	r1, r8
 8003fea:	1851      	adds	r1, r2, r1
 8003fec:	6339      	str	r1, [r7, #48]	@ 0x30
 8003fee:	4649      	mov	r1, r9
 8003ff0:	414b      	adcs	r3, r1
 8003ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ff4:	f04f 0200 	mov.w	r2, #0
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004000:	4659      	mov	r1, fp
 8004002:	00cb      	lsls	r3, r1, #3
 8004004:	4651      	mov	r1, sl
 8004006:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800400a:	4651      	mov	r1, sl
 800400c:	00ca      	lsls	r2, r1, #3
 800400e:	4610      	mov	r0, r2
 8004010:	4619      	mov	r1, r3
 8004012:	4603      	mov	r3, r0
 8004014:	4642      	mov	r2, r8
 8004016:	189b      	adds	r3, r3, r2
 8004018:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800401c:	464b      	mov	r3, r9
 800401e:	460a      	mov	r2, r1
 8004020:	eb42 0303 	adc.w	r3, r2, r3
 8004024:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004034:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004038:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800403c:	460b      	mov	r3, r1
 800403e:	18db      	adds	r3, r3, r3
 8004040:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004042:	4613      	mov	r3, r2
 8004044:	eb42 0303 	adc.w	r3, r2, r3
 8004048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800404a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800404e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004052:	f7fc f8b9 	bl	80001c8 <__aeabi_uldivmod>
 8004056:	4602      	mov	r2, r0
 8004058:	460b      	mov	r3, r1
 800405a:	4b0d      	ldr	r3, [pc, #52]	@ (8004090 <UART_SetConfig+0x2d4>)
 800405c:	fba3 1302 	umull	r1, r3, r3, r2
 8004060:	095b      	lsrs	r3, r3, #5
 8004062:	2164      	movs	r1, #100	@ 0x64
 8004064:	fb01 f303 	mul.w	r3, r1, r3
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	3332      	adds	r3, #50	@ 0x32
 800406e:	4a08      	ldr	r2, [pc, #32]	@ (8004090 <UART_SetConfig+0x2d4>)
 8004070:	fba2 2303 	umull	r2, r3, r2, r3
 8004074:	095b      	lsrs	r3, r3, #5
 8004076:	f003 0207 	and.w	r2, r3, #7
 800407a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4422      	add	r2, r4
 8004082:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004084:	e106      	b.n	8004294 <UART_SetConfig+0x4d8>
 8004086:	bf00      	nop
 8004088:	40011000 	.word	0x40011000
 800408c:	40011400 	.word	0x40011400
 8004090:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004098:	2200      	movs	r2, #0
 800409a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800409e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80040a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80040a6:	4642      	mov	r2, r8
 80040a8:	464b      	mov	r3, r9
 80040aa:	1891      	adds	r1, r2, r2
 80040ac:	6239      	str	r1, [r7, #32]
 80040ae:	415b      	adcs	r3, r3
 80040b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80040b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040b6:	4641      	mov	r1, r8
 80040b8:	1854      	adds	r4, r2, r1
 80040ba:	4649      	mov	r1, r9
 80040bc:	eb43 0501 	adc.w	r5, r3, r1
 80040c0:	f04f 0200 	mov.w	r2, #0
 80040c4:	f04f 0300 	mov.w	r3, #0
 80040c8:	00eb      	lsls	r3, r5, #3
 80040ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040ce:	00e2      	lsls	r2, r4, #3
 80040d0:	4614      	mov	r4, r2
 80040d2:	461d      	mov	r5, r3
 80040d4:	4643      	mov	r3, r8
 80040d6:	18e3      	adds	r3, r4, r3
 80040d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040dc:	464b      	mov	r3, r9
 80040de:	eb45 0303 	adc.w	r3, r5, r3
 80040e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80040e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040f6:	f04f 0200 	mov.w	r2, #0
 80040fa:	f04f 0300 	mov.w	r3, #0
 80040fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004102:	4629      	mov	r1, r5
 8004104:	008b      	lsls	r3, r1, #2
 8004106:	4621      	mov	r1, r4
 8004108:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800410c:	4621      	mov	r1, r4
 800410e:	008a      	lsls	r2, r1, #2
 8004110:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004114:	f7fc f858 	bl	80001c8 <__aeabi_uldivmod>
 8004118:	4602      	mov	r2, r0
 800411a:	460b      	mov	r3, r1
 800411c:	4b60      	ldr	r3, [pc, #384]	@ (80042a0 <UART_SetConfig+0x4e4>)
 800411e:	fba3 2302 	umull	r2, r3, r3, r2
 8004122:	095b      	lsrs	r3, r3, #5
 8004124:	011c      	lsls	r4, r3, #4
 8004126:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800412a:	2200      	movs	r2, #0
 800412c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004130:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004134:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004138:	4642      	mov	r2, r8
 800413a:	464b      	mov	r3, r9
 800413c:	1891      	adds	r1, r2, r2
 800413e:	61b9      	str	r1, [r7, #24]
 8004140:	415b      	adcs	r3, r3
 8004142:	61fb      	str	r3, [r7, #28]
 8004144:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004148:	4641      	mov	r1, r8
 800414a:	1851      	adds	r1, r2, r1
 800414c:	6139      	str	r1, [r7, #16]
 800414e:	4649      	mov	r1, r9
 8004150:	414b      	adcs	r3, r1
 8004152:	617b      	str	r3, [r7, #20]
 8004154:	f04f 0200 	mov.w	r2, #0
 8004158:	f04f 0300 	mov.w	r3, #0
 800415c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004160:	4659      	mov	r1, fp
 8004162:	00cb      	lsls	r3, r1, #3
 8004164:	4651      	mov	r1, sl
 8004166:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800416a:	4651      	mov	r1, sl
 800416c:	00ca      	lsls	r2, r1, #3
 800416e:	4610      	mov	r0, r2
 8004170:	4619      	mov	r1, r3
 8004172:	4603      	mov	r3, r0
 8004174:	4642      	mov	r2, r8
 8004176:	189b      	adds	r3, r3, r2
 8004178:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800417c:	464b      	mov	r3, r9
 800417e:	460a      	mov	r2, r1
 8004180:	eb42 0303 	adc.w	r3, r2, r3
 8004184:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004192:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004194:	f04f 0200 	mov.w	r2, #0
 8004198:	f04f 0300 	mov.w	r3, #0
 800419c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80041a0:	4649      	mov	r1, r9
 80041a2:	008b      	lsls	r3, r1, #2
 80041a4:	4641      	mov	r1, r8
 80041a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041aa:	4641      	mov	r1, r8
 80041ac:	008a      	lsls	r2, r1, #2
 80041ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80041b2:	f7fc f809 	bl	80001c8 <__aeabi_uldivmod>
 80041b6:	4602      	mov	r2, r0
 80041b8:	460b      	mov	r3, r1
 80041ba:	4611      	mov	r1, r2
 80041bc:	4b38      	ldr	r3, [pc, #224]	@ (80042a0 <UART_SetConfig+0x4e4>)
 80041be:	fba3 2301 	umull	r2, r3, r3, r1
 80041c2:	095b      	lsrs	r3, r3, #5
 80041c4:	2264      	movs	r2, #100	@ 0x64
 80041c6:	fb02 f303 	mul.w	r3, r2, r3
 80041ca:	1acb      	subs	r3, r1, r3
 80041cc:	011b      	lsls	r3, r3, #4
 80041ce:	3332      	adds	r3, #50	@ 0x32
 80041d0:	4a33      	ldr	r2, [pc, #204]	@ (80042a0 <UART_SetConfig+0x4e4>)
 80041d2:	fba2 2303 	umull	r2, r3, r2, r3
 80041d6:	095b      	lsrs	r3, r3, #5
 80041d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041dc:	441c      	add	r4, r3
 80041de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041e2:	2200      	movs	r2, #0
 80041e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80041e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80041e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80041ec:	4642      	mov	r2, r8
 80041ee:	464b      	mov	r3, r9
 80041f0:	1891      	adds	r1, r2, r2
 80041f2:	60b9      	str	r1, [r7, #8]
 80041f4:	415b      	adcs	r3, r3
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041fc:	4641      	mov	r1, r8
 80041fe:	1851      	adds	r1, r2, r1
 8004200:	6039      	str	r1, [r7, #0]
 8004202:	4649      	mov	r1, r9
 8004204:	414b      	adcs	r3, r1
 8004206:	607b      	str	r3, [r7, #4]
 8004208:	f04f 0200 	mov.w	r2, #0
 800420c:	f04f 0300 	mov.w	r3, #0
 8004210:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004214:	4659      	mov	r1, fp
 8004216:	00cb      	lsls	r3, r1, #3
 8004218:	4651      	mov	r1, sl
 800421a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800421e:	4651      	mov	r1, sl
 8004220:	00ca      	lsls	r2, r1, #3
 8004222:	4610      	mov	r0, r2
 8004224:	4619      	mov	r1, r3
 8004226:	4603      	mov	r3, r0
 8004228:	4642      	mov	r2, r8
 800422a:	189b      	adds	r3, r3, r2
 800422c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800422e:	464b      	mov	r3, r9
 8004230:	460a      	mov	r2, r1
 8004232:	eb42 0303 	adc.w	r3, r2, r3
 8004236:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	663b      	str	r3, [r7, #96]	@ 0x60
 8004242:	667a      	str	r2, [r7, #100]	@ 0x64
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	f04f 0300 	mov.w	r3, #0
 800424c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004250:	4649      	mov	r1, r9
 8004252:	008b      	lsls	r3, r1, #2
 8004254:	4641      	mov	r1, r8
 8004256:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800425a:	4641      	mov	r1, r8
 800425c:	008a      	lsls	r2, r1, #2
 800425e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004262:	f7fb ffb1 	bl	80001c8 <__aeabi_uldivmod>
 8004266:	4602      	mov	r2, r0
 8004268:	460b      	mov	r3, r1
 800426a:	4b0d      	ldr	r3, [pc, #52]	@ (80042a0 <UART_SetConfig+0x4e4>)
 800426c:	fba3 1302 	umull	r1, r3, r3, r2
 8004270:	095b      	lsrs	r3, r3, #5
 8004272:	2164      	movs	r1, #100	@ 0x64
 8004274:	fb01 f303 	mul.w	r3, r1, r3
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	3332      	adds	r3, #50	@ 0x32
 800427e:	4a08      	ldr	r2, [pc, #32]	@ (80042a0 <UART_SetConfig+0x4e4>)
 8004280:	fba2 2303 	umull	r2, r3, r2, r3
 8004284:	095b      	lsrs	r3, r3, #5
 8004286:	f003 020f 	and.w	r2, r3, #15
 800428a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4422      	add	r2, r4
 8004292:	609a      	str	r2, [r3, #8]
}
 8004294:	bf00      	nop
 8004296:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800429a:	46bd      	mov	sp, r7
 800429c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042a0:	51eb851f 	.word	0x51eb851f

080042a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80042a4:	b084      	sub	sp, #16
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b084      	sub	sp, #16
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	f107 001c 	add.w	r0, r7, #28
 80042b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80042b6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d123      	bne.n	8004306 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80042d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80042e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d105      	bne.n	80042fa <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f001 fa0c 	bl	8005718 <USB_CoreReset>
 8004300:	4603      	mov	r3, r0
 8004302:	73fb      	strb	r3, [r7, #15]
 8004304:	e01b      	b.n	800433e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f001 fa00 	bl	8005718 <USB_CoreReset>
 8004318:	4603      	mov	r3, r0
 800431a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800431c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004320:	2b00      	cmp	r3, #0
 8004322:	d106      	bne.n	8004332 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004328:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004330:	e005      	b.n	800433e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004336:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800433e:	7fbb      	ldrb	r3, [r7, #30]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d10b      	bne.n	800435c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f043 0206 	orr.w	r2, r3, #6
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f043 0220 	orr.w	r2, r3, #32
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800435c:	7bfb      	ldrb	r3, [r7, #15]
}
 800435e:	4618      	mov	r0, r3
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004368:	b004      	add	sp, #16
 800436a:	4770      	bx	lr

0800436c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800436c:	b480      	push	{r7}
 800436e:	b087      	sub	sp, #28
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	4613      	mov	r3, r2
 8004378:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	2b02      	cmp	r3, #2
 800437e:	d165      	bne.n	800444c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	4a41      	ldr	r2, [pc, #260]	@ (8004488 <USB_SetTurnaroundTime+0x11c>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d906      	bls.n	8004396 <USB_SetTurnaroundTime+0x2a>
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	4a40      	ldr	r2, [pc, #256]	@ (800448c <USB_SetTurnaroundTime+0x120>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d202      	bcs.n	8004396 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004390:	230f      	movs	r3, #15
 8004392:	617b      	str	r3, [r7, #20]
 8004394:	e062      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	4a3c      	ldr	r2, [pc, #240]	@ (800448c <USB_SetTurnaroundTime+0x120>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d306      	bcc.n	80043ac <USB_SetTurnaroundTime+0x40>
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	4a3b      	ldr	r2, [pc, #236]	@ (8004490 <USB_SetTurnaroundTime+0x124>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d202      	bcs.n	80043ac <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80043a6:	230e      	movs	r3, #14
 80043a8:	617b      	str	r3, [r7, #20]
 80043aa:	e057      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	4a38      	ldr	r2, [pc, #224]	@ (8004490 <USB_SetTurnaroundTime+0x124>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d306      	bcc.n	80043c2 <USB_SetTurnaroundTime+0x56>
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	4a37      	ldr	r2, [pc, #220]	@ (8004494 <USB_SetTurnaroundTime+0x128>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d202      	bcs.n	80043c2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80043bc:	230d      	movs	r3, #13
 80043be:	617b      	str	r3, [r7, #20]
 80043c0:	e04c      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	4a33      	ldr	r2, [pc, #204]	@ (8004494 <USB_SetTurnaroundTime+0x128>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d306      	bcc.n	80043d8 <USB_SetTurnaroundTime+0x6c>
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	4a32      	ldr	r2, [pc, #200]	@ (8004498 <USB_SetTurnaroundTime+0x12c>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d802      	bhi.n	80043d8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80043d2:	230c      	movs	r3, #12
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	e041      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	4a2f      	ldr	r2, [pc, #188]	@ (8004498 <USB_SetTurnaroundTime+0x12c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d906      	bls.n	80043ee <USB_SetTurnaroundTime+0x82>
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	4a2e      	ldr	r2, [pc, #184]	@ (800449c <USB_SetTurnaroundTime+0x130>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d802      	bhi.n	80043ee <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80043e8:	230b      	movs	r3, #11
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	e036      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	4a2a      	ldr	r2, [pc, #168]	@ (800449c <USB_SetTurnaroundTime+0x130>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d906      	bls.n	8004404 <USB_SetTurnaroundTime+0x98>
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	4a29      	ldr	r2, [pc, #164]	@ (80044a0 <USB_SetTurnaroundTime+0x134>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d802      	bhi.n	8004404 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80043fe:	230a      	movs	r3, #10
 8004400:	617b      	str	r3, [r7, #20]
 8004402:	e02b      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	4a26      	ldr	r2, [pc, #152]	@ (80044a0 <USB_SetTurnaroundTime+0x134>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d906      	bls.n	800441a <USB_SetTurnaroundTime+0xae>
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	4a25      	ldr	r2, [pc, #148]	@ (80044a4 <USB_SetTurnaroundTime+0x138>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d202      	bcs.n	800441a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004414:	2309      	movs	r3, #9
 8004416:	617b      	str	r3, [r7, #20]
 8004418:	e020      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	4a21      	ldr	r2, [pc, #132]	@ (80044a4 <USB_SetTurnaroundTime+0x138>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d306      	bcc.n	8004430 <USB_SetTurnaroundTime+0xc4>
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	4a20      	ldr	r2, [pc, #128]	@ (80044a8 <USB_SetTurnaroundTime+0x13c>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d802      	bhi.n	8004430 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800442a:	2308      	movs	r3, #8
 800442c:	617b      	str	r3, [r7, #20]
 800442e:	e015      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	4a1d      	ldr	r2, [pc, #116]	@ (80044a8 <USB_SetTurnaroundTime+0x13c>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d906      	bls.n	8004446 <USB_SetTurnaroundTime+0xda>
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	4a1c      	ldr	r2, [pc, #112]	@ (80044ac <USB_SetTurnaroundTime+0x140>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d202      	bcs.n	8004446 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004440:	2307      	movs	r3, #7
 8004442:	617b      	str	r3, [r7, #20]
 8004444:	e00a      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004446:	2306      	movs	r3, #6
 8004448:	617b      	str	r3, [r7, #20]
 800444a:	e007      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800444c:	79fb      	ldrb	r3, [r7, #7]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d102      	bne.n	8004458 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004452:	2309      	movs	r3, #9
 8004454:	617b      	str	r3, [r7, #20]
 8004456:	e001      	b.n	800445c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004458:	2309      	movs	r3, #9
 800445a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	029b      	lsls	r3, r3, #10
 8004470:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004474:	431a      	orrs	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	371c      	adds	r7, #28
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr
 8004488:	00d8acbf 	.word	0x00d8acbf
 800448c:	00e4e1c0 	.word	0x00e4e1c0
 8004490:	00f42400 	.word	0x00f42400
 8004494:	01067380 	.word	0x01067380
 8004498:	011a499f 	.word	0x011a499f
 800449c:	01312cff 	.word	0x01312cff
 80044a0:	014ca43f 	.word	0x014ca43f
 80044a4:	016e3600 	.word	0x016e3600
 80044a8:	01a6ab1f 	.word	0x01a6ab1f
 80044ac:	01e84800 	.word	0x01e84800

080044b0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f043 0201 	orr.w	r2, r3, #1
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80044d2:	b480      	push	{r7}
 80044d4:	b083      	sub	sp, #12
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f023 0201 	bic.w	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	460b      	mov	r3, r1
 80044fe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004510:	78fb      	ldrb	r3, [r7, #3]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d115      	bne.n	8004542 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004522:	200a      	movs	r0, #10
 8004524:	f7fc fc4a 	bl	8000dbc <HAL_Delay>
      ms += 10U;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	330a      	adds	r3, #10
 800452c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f001 f863 	bl	80055fa <USB_GetMode>
 8004534:	4603      	mov	r3, r0
 8004536:	2b01      	cmp	r3, #1
 8004538:	d01e      	beq.n	8004578 <USB_SetCurrentMode+0x84>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2bc7      	cmp	r3, #199	@ 0xc7
 800453e:	d9f0      	bls.n	8004522 <USB_SetCurrentMode+0x2e>
 8004540:	e01a      	b.n	8004578 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004542:	78fb      	ldrb	r3, [r7, #3]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d115      	bne.n	8004574 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004554:	200a      	movs	r0, #10
 8004556:	f7fc fc31 	bl	8000dbc <HAL_Delay>
      ms += 10U;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	330a      	adds	r3, #10
 800455e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f001 f84a 	bl	80055fa <USB_GetMode>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <USB_SetCurrentMode+0x84>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2bc7      	cmp	r3, #199	@ 0xc7
 8004570:	d9f0      	bls.n	8004554 <USB_SetCurrentMode+0x60>
 8004572:	e001      	b.n	8004578 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e005      	b.n	8004584 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2bc8      	cmp	r3, #200	@ 0xc8
 800457c:	d101      	bne.n	8004582 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e000      	b.n	8004584 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800458c:	b084      	sub	sp, #16
 800458e:	b580      	push	{r7, lr}
 8004590:	b086      	sub	sp, #24
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
 8004596:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800459a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800459e:	2300      	movs	r3, #0
 80045a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80045a6:	2300      	movs	r3, #0
 80045a8:	613b      	str	r3, [r7, #16]
 80045aa:	e009      	b.n	80045c0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	3340      	adds	r3, #64	@ 0x40
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	2200      	movs	r2, #0
 80045b8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	3301      	adds	r3, #1
 80045be:	613b      	str	r3, [r7, #16]
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	2b0e      	cmp	r3, #14
 80045c4:	d9f2      	bls.n	80045ac <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80045c6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d11c      	bne.n	8004608 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045dc:	f043 0302 	orr.w	r3, r3, #2
 80045e0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fe:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	639a      	str	r2, [r3, #56]	@ 0x38
 8004606:	e00b      	b.n	8004620 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800460c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004618:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004626:	461a      	mov	r2, r3
 8004628:	2300      	movs	r3, #0
 800462a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800462c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004630:	2b01      	cmp	r3, #1
 8004632:	d10d      	bne.n	8004650 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004638:	2b00      	cmp	r3, #0
 800463a:	d104      	bne.n	8004646 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800463c:	2100      	movs	r1, #0
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 f968 	bl	8004914 <USB_SetDevSpeed>
 8004644:	e008      	b.n	8004658 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004646:	2101      	movs	r1, #1
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f963 	bl	8004914 <USB_SetDevSpeed>
 800464e:	e003      	b.n	8004658 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004650:	2103      	movs	r1, #3
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 f95e 	bl	8004914 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004658:	2110      	movs	r1, #16
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f8fa 	bl	8004854 <USB_FlushTxFifo>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f924 	bl	80048b8 <USB_FlushRxFifo>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004680:	461a      	mov	r2, r3
 8004682:	2300      	movs	r3, #0
 8004684:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800468c:	461a      	mov	r2, r3
 800468e:	2300      	movs	r3, #0
 8004690:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004698:	461a      	mov	r2, r3
 800469a:	2300      	movs	r3, #0
 800469c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800469e:	2300      	movs	r3, #0
 80046a0:	613b      	str	r3, [r7, #16]
 80046a2:	e043      	b.n	800472c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	015a      	lsls	r2, r3, #5
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4413      	add	r3, r2
 80046ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046ba:	d118      	bne.n	80046ee <USB_DevInit+0x162>
    {
      if (i == 0U)
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10a      	bne.n	80046d8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ce:	461a      	mov	r2, r3
 80046d0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80046d4:	6013      	str	r3, [r2, #0]
 80046d6:	e013      	b.n	8004700 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	015a      	lsls	r2, r3, #5
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	4413      	add	r3, r2
 80046e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046e4:	461a      	mov	r2, r3
 80046e6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80046ea:	6013      	str	r3, [r2, #0]
 80046ec:	e008      	b.n	8004700 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	015a      	lsls	r2, r3, #5
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	4413      	add	r3, r2
 80046f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046fa:	461a      	mov	r2, r3
 80046fc:	2300      	movs	r3, #0
 80046fe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	015a      	lsls	r2, r3, #5
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4413      	add	r3, r2
 8004708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800470c:	461a      	mov	r2, r3
 800470e:	2300      	movs	r3, #0
 8004710:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	015a      	lsls	r2, r3, #5
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	4413      	add	r3, r2
 800471a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800471e:	461a      	mov	r2, r3
 8004720:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004724:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	3301      	adds	r3, #1
 800472a:	613b      	str	r3, [r7, #16]
 800472c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004730:	461a      	mov	r2, r3
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	4293      	cmp	r3, r2
 8004736:	d3b5      	bcc.n	80046a4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004738:	2300      	movs	r3, #0
 800473a:	613b      	str	r3, [r7, #16]
 800473c:	e043      	b.n	80047c6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	015a      	lsls	r2, r3, #5
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	4413      	add	r3, r2
 8004746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004750:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004754:	d118      	bne.n	8004788 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10a      	bne.n	8004772 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	015a      	lsls	r2, r3, #5
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4413      	add	r3, r2
 8004764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004768:	461a      	mov	r2, r3
 800476a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800476e:	6013      	str	r3, [r2, #0]
 8004770:	e013      	b.n	800479a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	015a      	lsls	r2, r3, #5
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4413      	add	r3, r2
 800477a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800477e:	461a      	mov	r2, r3
 8004780:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004784:	6013      	str	r3, [r2, #0]
 8004786:	e008      	b.n	800479a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	015a      	lsls	r2, r3, #5
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	4413      	add	r3, r2
 8004790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004794:	461a      	mov	r2, r3
 8004796:	2300      	movs	r3, #0
 8004798:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047a6:	461a      	mov	r2, r3
 80047a8:	2300      	movs	r3, #0
 80047aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	015a      	lsls	r2, r3, #5
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4413      	add	r3, r2
 80047b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047b8:	461a      	mov	r2, r3
 80047ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80047be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	3301      	adds	r3, #1
 80047c4:	613b      	str	r3, [r7, #16]
 80047c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80047ca:	461a      	mov	r2, r3
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d3b5      	bcc.n	800473e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047e4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80047f2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80047f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d105      	bne.n	8004808 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	f043 0210 	orr.w	r2, r3, #16
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	699a      	ldr	r2, [r3, #24]
 800480c:	4b10      	ldr	r3, [pc, #64]	@ (8004850 <USB_DevInit+0x2c4>)
 800480e:	4313      	orrs	r3, r2
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004814:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	f043 0208 	orr.w	r2, r3, #8
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004828:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800482c:	2b01      	cmp	r3, #1
 800482e:	d107      	bne.n	8004840 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004838:	f043 0304 	orr.w	r3, r3, #4
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004840:	7dfb      	ldrb	r3, [r7, #23]
}
 8004842:	4618      	mov	r0, r3
 8004844:	3718      	adds	r7, #24
 8004846:	46bd      	mov	sp, r7
 8004848:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800484c:	b004      	add	sp, #16
 800484e:	4770      	bx	lr
 8004850:	803c3800 	.word	0x803c3800

08004854 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800485e:	2300      	movs	r3, #0
 8004860:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	3301      	adds	r3, #1
 8004866:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800486e:	d901      	bls.n	8004874 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e01b      	b.n	80048ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	2b00      	cmp	r3, #0
 800487a:	daf2      	bge.n	8004862 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	019b      	lsls	r3, r3, #6
 8004884:	f043 0220 	orr.w	r2, r3, #32
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	3301      	adds	r3, #1
 8004890:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004898:	d901      	bls.n	800489e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e006      	b.n	80048ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	691b      	ldr	r3, [r3, #16]
 80048a2:	f003 0320 	and.w	r3, r3, #32
 80048a6:	2b20      	cmp	r3, #32
 80048a8:	d0f0      	beq.n	800488c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3714      	adds	r7, #20
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	3301      	adds	r3, #1
 80048c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048d0:	d901      	bls.n	80048d6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e018      	b.n	8004908 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	daf2      	bge.n	80048c4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80048de:	2300      	movs	r3, #0
 80048e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2210      	movs	r2, #16
 80048e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	3301      	adds	r3, #1
 80048ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048f4:	d901      	bls.n	80048fa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e006      	b.n	8004908 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	f003 0310 	and.w	r3, r3, #16
 8004902:	2b10      	cmp	r3, #16
 8004904:	d0f0      	beq.n	80048e8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	460b      	mov	r3, r1
 800491e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	78fb      	ldrb	r3, [r7, #3]
 800492e:	68f9      	ldr	r1, [r7, #12]
 8004930:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004934:	4313      	orrs	r3, r2
 8004936:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3714      	adds	r7, #20
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr

08004946 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004946:	b480      	push	{r7}
 8004948:	b087      	sub	sp, #28
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	f003 0306 	and.w	r3, r3, #6
 800495e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d102      	bne.n	800496c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004966:	2300      	movs	r3, #0
 8004968:	75fb      	strb	r3, [r7, #23]
 800496a:	e00a      	b.n	8004982 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2b02      	cmp	r3, #2
 8004970:	d002      	beq.n	8004978 <USB_GetDevSpeed+0x32>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2b06      	cmp	r3, #6
 8004976:	d102      	bne.n	800497e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004978:	2302      	movs	r3, #2
 800497a:	75fb      	strb	r3, [r7, #23]
 800497c:	e001      	b.n	8004982 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800497e:	230f      	movs	r3, #15
 8004980:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004982:	7dfb      	ldrb	r3, [r7, #23]
}
 8004984:	4618      	mov	r0, r3
 8004986:	371c      	adds	r7, #28
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	785b      	ldrb	r3, [r3, #1]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d13a      	bne.n	8004a22 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049b2:	69da      	ldr	r2, [r3, #28]
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	f003 030f 	and.w	r3, r3, #15
 80049bc:	2101      	movs	r1, #1
 80049be:	fa01 f303 	lsl.w	r3, r1, r3
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	68f9      	ldr	r1, [r7, #12]
 80049c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049ca:	4313      	orrs	r3, r2
 80049cc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	015a      	lsls	r2, r3, #5
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d155      	bne.n	8004a90 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	015a      	lsls	r2, r3, #5
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	4413      	add	r3, r2
 80049ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	791b      	ldrb	r3, [r3, #4]
 80049fe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004a00:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	059b      	lsls	r3, r3, #22
 8004a06:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	0151      	lsls	r1, r2, #5
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	440a      	add	r2, r1
 8004a12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a1e:	6013      	str	r3, [r2, #0]
 8004a20:	e036      	b.n	8004a90 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a28:	69da      	ldr	r2, [r3, #28]
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	f003 030f 	and.w	r3, r3, #15
 8004a32:	2101      	movs	r1, #1
 8004a34:	fa01 f303 	lsl.w	r3, r1, r3
 8004a38:	041b      	lsls	r3, r3, #16
 8004a3a:	68f9      	ldr	r1, [r7, #12]
 8004a3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a40:	4313      	orrs	r3, r2
 8004a42:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	015a      	lsls	r2, r3, #5
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d11a      	bne.n	8004a90 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	015a      	lsls	r2, r3, #5
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	4413      	add	r3, r2
 8004a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	791b      	ldrb	r3, [r3, #4]
 8004a74:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004a76:	430b      	orrs	r3, r1
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	68ba      	ldr	r2, [r7, #8]
 8004a7c:	0151      	lsls	r1, r2, #5
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	440a      	add	r2, r1
 8004a82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a8e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3714      	adds	r7, #20
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
	...

08004aa0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b08a      	sub	sp, #40	@ 0x28
 8004aa4:	af02      	add	r7, sp, #8
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	781b      	ldrb	r3, [r3, #0]
 8004ab6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	785b      	ldrb	r3, [r3, #1]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	f040 817f 	bne.w	8004dc0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d132      	bne.n	8004b30 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	015a      	lsls	r2, r3, #5
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	0151      	lsls	r1, r2, #5
 8004adc:	69fa      	ldr	r2, [r7, #28]
 8004ade:	440a      	add	r2, r1
 8004ae0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ae4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004ae8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004aec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	015a      	lsls	r2, r3, #5
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	4413      	add	r3, r2
 8004af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	0151      	lsls	r1, r2, #5
 8004b00:	69fa      	ldr	r2, [r7, #28]
 8004b02:	440a      	add	r2, r1
 8004b04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b08:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b0c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	015a      	lsls	r2, r3, #5
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	4413      	add	r3, r2
 8004b16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	0151      	lsls	r1, r2, #5
 8004b20:	69fa      	ldr	r2, [r7, #28]
 8004b22:	440a      	add	r2, r1
 8004b24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b28:	0cdb      	lsrs	r3, r3, #19
 8004b2a:	04db      	lsls	r3, r3, #19
 8004b2c:	6113      	str	r3, [r2, #16]
 8004b2e:	e097      	b.n	8004c60 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b30:	69bb      	ldr	r3, [r7, #24]
 8004b32:	015a      	lsls	r2, r3, #5
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	4413      	add	r3, r2
 8004b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	0151      	lsls	r1, r2, #5
 8004b42:	69fa      	ldr	r2, [r7, #28]
 8004b44:	440a      	add	r2, r1
 8004b46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b4a:	0cdb      	lsrs	r3, r3, #19
 8004b4c:	04db      	lsls	r3, r3, #19
 8004b4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	015a      	lsls	r2, r3, #5
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	69ba      	ldr	r2, [r7, #24]
 8004b60:	0151      	lsls	r1, r2, #5
 8004b62:	69fa      	ldr	r2, [r7, #28]
 8004b64:	440a      	add	r2, r1
 8004b66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b6a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004b6e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004b72:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d11a      	bne.n	8004bb0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d903      	bls.n	8004b8e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	689a      	ldr	r2, [r3, #8]
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	015a      	lsls	r2, r3, #5
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	4413      	add	r3, r2
 8004b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	0151      	lsls	r1, r2, #5
 8004ba0:	69fa      	ldr	r2, [r7, #28]
 8004ba2:	440a      	add	r2, r1
 8004ba4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ba8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004bac:	6113      	str	r3, [r2, #16]
 8004bae:	e044      	b.n	8004c3a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	4413      	add	r3, r2
 8004bba:	1e5a      	subs	r2, r3, #1
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	015a      	lsls	r2, r3, #5
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	4413      	add	r3, r2
 8004bce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bd2:	691a      	ldr	r2, [r3, #16]
 8004bd4:	8afb      	ldrh	r3, [r7, #22]
 8004bd6:	04d9      	lsls	r1, r3, #19
 8004bd8:	4ba4      	ldr	r3, [pc, #656]	@ (8004e6c <USB_EPStartXfer+0x3cc>)
 8004bda:	400b      	ands	r3, r1
 8004bdc:	69b9      	ldr	r1, [r7, #24]
 8004bde:	0148      	lsls	r0, r1, #5
 8004be0:	69f9      	ldr	r1, [r7, #28]
 8004be2:	4401      	add	r1, r0
 8004be4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004be8:	4313      	orrs	r3, r2
 8004bea:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	791b      	ldrb	r3, [r3, #4]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d122      	bne.n	8004c3a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	015a      	lsls	r2, r3, #5
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	69ba      	ldr	r2, [r7, #24]
 8004c04:	0151      	lsls	r1, r2, #5
 8004c06:	69fa      	ldr	r2, [r7, #28]
 8004c08:	440a      	add	r2, r1
 8004c0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c0e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004c12:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	015a      	lsls	r2, r3, #5
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c20:	691a      	ldr	r2, [r3, #16]
 8004c22:	8afb      	ldrh	r3, [r7, #22]
 8004c24:	075b      	lsls	r3, r3, #29
 8004c26:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004c2a:	69b9      	ldr	r1, [r7, #24]
 8004c2c:	0148      	lsls	r0, r1, #5
 8004c2e:	69f9      	ldr	r1, [r7, #28]
 8004c30:	4401      	add	r1, r0
 8004c32:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004c36:	4313      	orrs	r3, r2
 8004c38:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	015a      	lsls	r2, r3, #5
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	4413      	add	r3, r2
 8004c42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c46:	691a      	ldr	r2, [r3, #16]
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c50:	69b9      	ldr	r1, [r7, #24]
 8004c52:	0148      	lsls	r0, r1, #5
 8004c54:	69f9      	ldr	r1, [r7, #28]
 8004c56:	4401      	add	r1, r0
 8004c58:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004c60:	79fb      	ldrb	r3, [r7, #7]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d14b      	bne.n	8004cfe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d009      	beq.n	8004c82 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	015a      	lsls	r2, r3, #5
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	4413      	add	r3, r2
 8004c76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	69db      	ldr	r3, [r3, #28]
 8004c80:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	791b      	ldrb	r3, [r3, #4]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d128      	bne.n	8004cdc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d110      	bne.n	8004cbc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	015a      	lsls	r2, r3, #5
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	0151      	lsls	r1, r2, #5
 8004cac:	69fa      	ldr	r2, [r7, #28]
 8004cae:	440a      	add	r2, r1
 8004cb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004cb4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	e00f      	b.n	8004cdc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	015a      	lsls	r2, r3, #5
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	69ba      	ldr	r2, [r7, #24]
 8004ccc:	0151      	lsls	r1, r2, #5
 8004cce:	69fa      	ldr	r2, [r7, #28]
 8004cd0:	440a      	add	r2, r1
 8004cd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cda:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	015a      	lsls	r2, r3, #5
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	0151      	lsls	r1, r2, #5
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	440a      	add	r2, r1
 8004cf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004cf6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004cfa:	6013      	str	r3, [r2, #0]
 8004cfc:	e166      	b.n	8004fcc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	015a      	lsls	r2, r3, #5
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	4413      	add	r3, r2
 8004d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	69ba      	ldr	r2, [r7, #24]
 8004d0e:	0151      	lsls	r1, r2, #5
 8004d10:	69fa      	ldr	r2, [r7, #28]
 8004d12:	440a      	add	r2, r1
 8004d14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d18:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004d1c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	791b      	ldrb	r3, [r3, #4]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d015      	beq.n	8004d52 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 814e 	beq.w	8004fcc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	f003 030f 	and.w	r3, r3, #15
 8004d40:	2101      	movs	r1, #1
 8004d42:	fa01 f303 	lsl.w	r3, r1, r3
 8004d46:	69f9      	ldr	r1, [r7, #28]
 8004d48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	634b      	str	r3, [r1, #52]	@ 0x34
 8004d50:	e13c      	b.n	8004fcc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d110      	bne.n	8004d84 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	015a      	lsls	r2, r3, #5
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	69ba      	ldr	r2, [r7, #24]
 8004d72:	0151      	lsls	r1, r2, #5
 8004d74:	69fa      	ldr	r2, [r7, #28]
 8004d76:	440a      	add	r2, r1
 8004d78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004d80:	6013      	str	r3, [r2, #0]
 8004d82:	e00f      	b.n	8004da4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	015a      	lsls	r2, r3, #5
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	0151      	lsls	r1, r2, #5
 8004d96:	69fa      	ldr	r2, [r7, #28]
 8004d98:	440a      	add	r2, r1
 8004d9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004da2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	68d9      	ldr	r1, [r3, #12]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	781a      	ldrb	r2, [r3, #0]
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	b298      	uxth	r0, r3
 8004db2:	79fb      	ldrb	r3, [r7, #7]
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	4603      	mov	r3, r0
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 f9b9 	bl	8005130 <USB_WritePacket>
 8004dbe:	e105      	b.n	8004fcc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	69ba      	ldr	r2, [r7, #24]
 8004dd0:	0151      	lsls	r1, r2, #5
 8004dd2:	69fa      	ldr	r2, [r7, #28]
 8004dd4:	440a      	add	r2, r1
 8004dd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dda:	0cdb      	lsrs	r3, r3, #19
 8004ddc:	04db      	lsls	r3, r3, #19
 8004dde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	015a      	lsls	r2, r3, #5
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	4413      	add	r3, r2
 8004de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	69ba      	ldr	r2, [r7, #24]
 8004df0:	0151      	lsls	r1, r2, #5
 8004df2:	69fa      	ldr	r2, [r7, #28]
 8004df4:	440a      	add	r2, r1
 8004df6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dfa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004dfe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004e02:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d132      	bne.n	8004e70 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d003      	beq.n	8004e1a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	689a      	ldr	r2, [r3, #8]
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	689a      	ldr	r2, [r3, #8]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	015a      	lsls	r2, r3, #5
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	4413      	add	r3, r2
 8004e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e2e:	691a      	ldr	r2, [r3, #16]
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e38:	69b9      	ldr	r1, [r7, #24]
 8004e3a:	0148      	lsls	r0, r1, #5
 8004e3c:	69f9      	ldr	r1, [r7, #28]
 8004e3e:	4401      	add	r1, r0
 8004e40:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004e44:	4313      	orrs	r3, r2
 8004e46:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	015a      	lsls	r2, r3, #5
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	4413      	add	r3, r2
 8004e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	0151      	lsls	r1, r2, #5
 8004e5a:	69fa      	ldr	r2, [r7, #28]
 8004e5c:	440a      	add	r2, r1
 8004e5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e66:	6113      	str	r3, [r2, #16]
 8004e68:	e062      	b.n	8004f30 <USB_EPStartXfer+0x490>
 8004e6a:	bf00      	nop
 8004e6c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	691b      	ldr	r3, [r3, #16]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d123      	bne.n	8004ec0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	015a      	lsls	r2, r3, #5
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	4413      	add	r3, r2
 8004e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e84:	691a      	ldr	r2, [r3, #16]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e8e:	69b9      	ldr	r1, [r7, #24]
 8004e90:	0148      	lsls	r0, r1, #5
 8004e92:	69f9      	ldr	r1, [r7, #28]
 8004e94:	4401      	add	r1, r0
 8004e96:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	0151      	lsls	r1, r2, #5
 8004eb0:	69fa      	ldr	r2, [r7, #28]
 8004eb2:	440a      	add	r2, r1
 8004eb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004eb8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ebc:	6113      	str	r3, [r2, #16]
 8004ebe:	e037      	b.n	8004f30 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	691a      	ldr	r2, [r3, #16]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	4413      	add	r3, r2
 8004eca:	1e5a      	subs	r2, r3, #1
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	8afa      	ldrh	r2, [r7, #22]
 8004edc:	fb03 f202 	mul.w	r2, r3, r2
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ef0:	691a      	ldr	r2, [r3, #16]
 8004ef2:	8afb      	ldrh	r3, [r7, #22]
 8004ef4:	04d9      	lsls	r1, r3, #19
 8004ef6:	4b38      	ldr	r3, [pc, #224]	@ (8004fd8 <USB_EPStartXfer+0x538>)
 8004ef8:	400b      	ands	r3, r1
 8004efa:	69b9      	ldr	r1, [r7, #24]
 8004efc:	0148      	lsls	r0, r1, #5
 8004efe:	69f9      	ldr	r1, [r7, #28]
 8004f00:	4401      	add	r1, r0
 8004f02:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004f06:	4313      	orrs	r3, r2
 8004f08:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	015a      	lsls	r2, r3, #5
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f20:	69b9      	ldr	r1, [r7, #24]
 8004f22:	0148      	lsls	r0, r1, #5
 8004f24:	69f9      	ldr	r1, [r7, #28]
 8004f26:	4401      	add	r1, r0
 8004f28:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004f30:	79fb      	ldrb	r3, [r7, #7]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d10d      	bne.n	8004f52 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d009      	beq.n	8004f52 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	68d9      	ldr	r1, [r3, #12]
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f4e:	460a      	mov	r2, r1
 8004f50:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	791b      	ldrb	r3, [r3, #4]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d128      	bne.n	8004fac <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d110      	bne.n	8004f8c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	015a      	lsls	r2, r3, #5
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	4413      	add	r3, r2
 8004f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	0151      	lsls	r1, r2, #5
 8004f7c:	69fa      	ldr	r2, [r7, #28]
 8004f7e:	440a      	add	r2, r1
 8004f80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f84:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004f88:	6013      	str	r3, [r2, #0]
 8004f8a:	e00f      	b.n	8004fac <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69ba      	ldr	r2, [r7, #24]
 8004f9c:	0151      	lsls	r1, r2, #5
 8004f9e:	69fa      	ldr	r2, [r7, #28]
 8004fa0:	440a      	add	r2, r1
 8004fa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004faa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	015a      	lsls	r2, r3, #5
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	69ba      	ldr	r2, [r7, #24]
 8004fbc:	0151      	lsls	r1, r2, #5
 8004fbe:	69fa      	ldr	r2, [r7, #28]
 8004fc0:	440a      	add	r2, r1
 8004fc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fc6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004fca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3720      	adds	r7, #32
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	1ff80000 	.word	0x1ff80000

08004fdc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004fea:	2300      	movs	r3, #0
 8004fec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	785b      	ldrb	r3, [r3, #1]
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d14a      	bne.n	8005090 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	015a      	lsls	r2, r3, #5
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	4413      	add	r3, r2
 8005004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800500e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005012:	f040 8086 	bne.w	8005122 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	015a      	lsls	r2, r3, #5
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	4413      	add	r3, r2
 8005020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	683a      	ldr	r2, [r7, #0]
 8005028:	7812      	ldrb	r2, [r2, #0]
 800502a:	0151      	lsls	r1, r2, #5
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	440a      	add	r2, r1
 8005030:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005034:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005038:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	015a      	lsls	r2, r3, #5
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	4413      	add	r3, r2
 8005044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	7812      	ldrb	r2, [r2, #0]
 800504e:	0151      	lsls	r1, r2, #5
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	440a      	add	r2, r1
 8005054:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005058:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800505c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	3301      	adds	r3, #1
 8005062:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f242 7210 	movw	r2, #10000	@ 0x2710
 800506a:	4293      	cmp	r3, r2
 800506c:	d902      	bls.n	8005074 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	75fb      	strb	r3, [r7, #23]
          break;
 8005072:	e056      	b.n	8005122 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	015a      	lsls	r2, r3, #5
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	4413      	add	r3, r2
 800507e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005088:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800508c:	d0e7      	beq.n	800505e <USB_EPStopXfer+0x82>
 800508e:	e048      	b.n	8005122 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	015a      	lsls	r2, r3, #5
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	4413      	add	r3, r2
 800509a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050a8:	d13b      	bne.n	8005122 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	683a      	ldr	r2, [r7, #0]
 80050bc:	7812      	ldrb	r2, [r2, #0]
 80050be:	0151      	lsls	r1, r2, #5
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	440a      	add	r2, r1
 80050c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050c8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80050cc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	015a      	lsls	r2, r3, #5
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	4413      	add	r3, r2
 80050d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	7812      	ldrb	r2, [r2, #0]
 80050e2:	0151      	lsls	r1, r2, #5
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	440a      	add	r2, r1
 80050e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80050f0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	3301      	adds	r3, #1
 80050f6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80050fe:	4293      	cmp	r3, r2
 8005100:	d902      	bls.n	8005108 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	75fb      	strb	r3, [r7, #23]
          break;
 8005106:	e00c      	b.n	8005122 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	015a      	lsls	r2, r3, #5
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	4413      	add	r3, r2
 8005112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800511c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005120:	d0e7      	beq.n	80050f2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005122:	7dfb      	ldrb	r3, [r7, #23]
}
 8005124:	4618      	mov	r0, r3
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005130:	b480      	push	{r7}
 8005132:	b089      	sub	sp, #36	@ 0x24
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	4611      	mov	r1, r2
 800513c:	461a      	mov	r2, r3
 800513e:	460b      	mov	r3, r1
 8005140:	71fb      	strb	r3, [r7, #7]
 8005142:	4613      	mov	r3, r2
 8005144:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800514e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005152:	2b00      	cmp	r3, #0
 8005154:	d123      	bne.n	800519e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005156:	88bb      	ldrh	r3, [r7, #4]
 8005158:	3303      	adds	r3, #3
 800515a:	089b      	lsrs	r3, r3, #2
 800515c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800515e:	2300      	movs	r3, #0
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	e018      	b.n	8005196 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005164:	79fb      	ldrb	r3, [r7, #7]
 8005166:	031a      	lsls	r2, r3, #12
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	4413      	add	r3, r2
 800516c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005170:	461a      	mov	r2, r3
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	3301      	adds	r3, #1
 800517c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	3301      	adds	r3, #1
 8005182:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	3301      	adds	r3, #1
 8005188:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	3301      	adds	r3, #1
 800518e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	3301      	adds	r3, #1
 8005194:	61bb      	str	r3, [r7, #24]
 8005196:	69ba      	ldr	r2, [r7, #24]
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	429a      	cmp	r2, r3
 800519c:	d3e2      	bcc.n	8005164 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3724      	adds	r7, #36	@ 0x24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b08b      	sub	sp, #44	@ 0x2c
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	4613      	mov	r3, r2
 80051b8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80051c2:	88fb      	ldrh	r3, [r7, #6]
 80051c4:	089b      	lsrs	r3, r3, #2
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	f003 0303 	and.w	r3, r3, #3
 80051d0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80051d2:	2300      	movs	r3, #0
 80051d4:	623b      	str	r3, [r7, #32]
 80051d6:	e014      	b.n	8005202 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e2:	601a      	str	r2, [r3, #0]
    pDest++;
 80051e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e6:	3301      	adds	r3, #1
 80051e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	3301      	adds	r3, #1
 80051ee:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80051f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f2:	3301      	adds	r3, #1
 80051f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	3301      	adds	r3, #1
 80051fa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80051fc:	6a3b      	ldr	r3, [r7, #32]
 80051fe:	3301      	adds	r3, #1
 8005200:	623b      	str	r3, [r7, #32]
 8005202:	6a3a      	ldr	r2, [r7, #32]
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	429a      	cmp	r2, r3
 8005208:	d3e6      	bcc.n	80051d8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800520a:	8bfb      	ldrh	r3, [r7, #30]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d01e      	beq.n	800524e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800521a:	461a      	mov	r2, r3
 800521c:	f107 0310 	add.w	r3, r7, #16
 8005220:	6812      	ldr	r2, [r2, #0]
 8005222:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	b2db      	uxtb	r3, r3
 800522a:	00db      	lsls	r3, r3, #3
 800522c:	fa22 f303 	lsr.w	r3, r2, r3
 8005230:	b2da      	uxtb	r2, r3
 8005232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005234:	701a      	strb	r2, [r3, #0]
      i++;
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	3301      	adds	r3, #1
 800523a:	623b      	str	r3, [r7, #32]
      pDest++;
 800523c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523e:	3301      	adds	r3, #1
 8005240:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005242:	8bfb      	ldrh	r3, [r7, #30]
 8005244:	3b01      	subs	r3, #1
 8005246:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005248:	8bfb      	ldrh	r3, [r7, #30]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1ea      	bne.n	8005224 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800524e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005250:	4618      	mov	r0, r3
 8005252:	372c      	adds	r7, #44	@ 0x2c
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	785b      	ldrb	r3, [r3, #1]
 8005274:	2b01      	cmp	r3, #1
 8005276:	d12c      	bne.n	80052d2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	015a      	lsls	r2, r3, #5
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	4413      	add	r3, r2
 8005280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	db12      	blt.n	80052b0 <USB_EPSetStall+0x54>
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00f      	beq.n	80052b0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	4413      	add	r3, r2
 8005298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	0151      	lsls	r1, r2, #5
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	440a      	add	r2, r1
 80052a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80052ae:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	015a      	lsls	r2, r3, #5
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	4413      	add	r3, r2
 80052b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68ba      	ldr	r2, [r7, #8]
 80052c0:	0151      	lsls	r1, r2, #5
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	440a      	add	r2, r1
 80052c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80052ce:	6013      	str	r3, [r2, #0]
 80052d0:	e02b      	b.n	800532a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	015a      	lsls	r2, r3, #5
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	4413      	add	r3, r2
 80052da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	db12      	blt.n	800530a <USB_EPSetStall+0xae>
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00f      	beq.n	800530a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	015a      	lsls	r2, r3, #5
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	4413      	add	r3, r2
 80052f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	0151      	lsls	r1, r2, #5
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	440a      	add	r2, r1
 8005300:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005304:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005308:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	015a      	lsls	r2, r3, #5
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	4413      	add	r3, r2
 8005312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68ba      	ldr	r2, [r7, #8]
 800531a:	0151      	lsls	r1, r2, #5
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	440a      	add	r2, r1
 8005320:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005324:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005328:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3714      	adds	r7, #20
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	785b      	ldrb	r3, [r3, #1]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d128      	bne.n	80053a6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	015a      	lsls	r2, r3, #5
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	4413      	add	r3, r2
 800535c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68ba      	ldr	r2, [r7, #8]
 8005364:	0151      	lsls	r1, r2, #5
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	440a      	add	r2, r1
 800536a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800536e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005372:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	791b      	ldrb	r3, [r3, #4]
 8005378:	2b03      	cmp	r3, #3
 800537a:	d003      	beq.n	8005384 <USB_EPClearStall+0x4c>
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	791b      	ldrb	r3, [r3, #4]
 8005380:	2b02      	cmp	r3, #2
 8005382:	d138      	bne.n	80053f6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	015a      	lsls	r2, r3, #5
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	4413      	add	r3, r2
 800538c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	0151      	lsls	r1, r2, #5
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	440a      	add	r2, r1
 800539a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800539e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053a2:	6013      	str	r3, [r2, #0]
 80053a4:	e027      	b.n	80053f6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	015a      	lsls	r2, r3, #5
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	4413      	add	r3, r2
 80053ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	0151      	lsls	r1, r2, #5
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	440a      	add	r2, r1
 80053bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053c4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	791b      	ldrb	r3, [r3, #4]
 80053ca:	2b03      	cmp	r3, #3
 80053cc:	d003      	beq.n	80053d6 <USB_EPClearStall+0x9e>
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	791b      	ldrb	r3, [r3, #4]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d10f      	bne.n	80053f6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	015a      	lsls	r2, r3, #5
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	4413      	add	r3, r2
 80053de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	0151      	lsls	r1, r2, #5
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	440a      	add	r2, r1
 80053ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053f4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3714      	adds	r7, #20
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	460b      	mov	r3, r1
 800540e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005422:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005426:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	78fb      	ldrb	r3, [r7, #3]
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005438:	68f9      	ldr	r1, [r7, #12]
 800543a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800543e:	4313      	orrs	r3, r2
 8005440:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	3714      	adds	r7, #20
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800546a:	f023 0303 	bic.w	r3, r3, #3
 800546e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800547e:	f023 0302 	bic.w	r3, r3, #2
 8005482:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005492:	b480      	push	{r7}
 8005494:	b085      	sub	sp, #20
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80054ac:	f023 0303 	bic.w	r3, r3, #3
 80054b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054c0:	f043 0302 	orr.w	r3, r3, #2
 80054c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3714      	adds	r7, #20
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	4013      	ands	r3, r2
 80054ea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80054ec:	68fb      	ldr	r3, [r7, #12]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b085      	sub	sp, #20
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005516:	69db      	ldr	r3, [r3, #28]
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	4013      	ands	r3, r2
 800551c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	0c1b      	lsrs	r3, r3, #16
}
 8005522:	4618      	mov	r0, r3
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr

0800552e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800552e:	b480      	push	{r7}
 8005530:	b085      	sub	sp, #20
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800554a:	69db      	ldr	r3, [r3, #28]
 800554c:	68ba      	ldr	r2, [r7, #8]
 800554e:	4013      	ands	r3, r2
 8005550:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	b29b      	uxth	r3, r3
}
 8005556:	4618      	mov	r0, r3
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005562:	b480      	push	{r7}
 8005564:	b085      	sub	sp, #20
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
 800556a:	460b      	mov	r3, r1
 800556c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005572:	78fb      	ldrb	r3, [r7, #3]
 8005574:	015a      	lsls	r2, r3, #5
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	4413      	add	r3, r2
 800557a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	4013      	ands	r3, r2
 800558e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005590:	68bb      	ldr	r3, [r7, #8]
}
 8005592:	4618      	mov	r0, r3
 8005594:	3714      	adds	r7, #20
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800559e:	b480      	push	{r7}
 80055a0:	b087      	sub	sp, #28
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
 80055a6:	460b      	mov	r3, r1
 80055a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055c0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80055c2:	78fb      	ldrb	r3, [r7, #3]
 80055c4:	f003 030f 	and.w	r3, r3, #15
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	fa22 f303 	lsr.w	r3, r2, r3
 80055ce:	01db      	lsls	r3, r3, #7
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80055d8:	78fb      	ldrb	r3, [r7, #3]
 80055da:	015a      	lsls	r2, r3, #5
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	4413      	add	r3, r2
 80055e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4013      	ands	r3, r2
 80055ea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80055ec:	68bb      	ldr	r3, [r7, #8]
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	371c      	adds	r7, #28
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr

080055fa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80055fa:	b480      	push	{r7}
 80055fc:	b083      	sub	sp, #12
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	f003 0301 	and.w	r3, r3, #1
}
 800560a:	4618      	mov	r0, r3
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr

08005616 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005616:	b480      	push	{r7}
 8005618:	b085      	sub	sp, #20
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68fa      	ldr	r2, [r7, #12]
 800562c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005630:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005634:	f023 0307 	bic.w	r3, r3, #7
 8005638:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800564c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3714      	adds	r7, #20
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	460b      	mov	r3, r1
 8005666:	607a      	str	r2, [r7, #4]
 8005668:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	333c      	adds	r3, #60	@ 0x3c
 8005672:	3304      	adds	r3, #4
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	4a26      	ldr	r2, [pc, #152]	@ (8005714 <USB_EP0_OutStart+0xb8>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d90a      	bls.n	8005696 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800568c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005690:	d101      	bne.n	8005696 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	e037      	b.n	8005706 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800569c:	461a      	mov	r2, r3
 800569e:	2300      	movs	r3, #0
 80056a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80056b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056c4:	f043 0318 	orr.w	r3, r3, #24
 80056c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056d8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80056dc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80056de:	7afb      	ldrb	r3, [r7, #11]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d10f      	bne.n	8005704 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056ea:	461a      	mov	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056fe:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005702:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	371c      	adds	r7, #28
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	4f54300a 	.word	0x4f54300a

08005718 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005718:	b480      	push	{r7}
 800571a:	b085      	sub	sp, #20
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005720:	2300      	movs	r3, #0
 8005722:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	3301      	adds	r3, #1
 8005728:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005730:	d901      	bls.n	8005736 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e022      	b.n	800577c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	2b00      	cmp	r3, #0
 800573c:	daf2      	bge.n	8005724 <USB_CoreReset+0xc>

  count = 10U;
 800573e:	230a      	movs	r3, #10
 8005740:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005742:	e002      	b.n	800574a <USB_CoreReset+0x32>
  {
    count--;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	3b01      	subs	r3, #1
 8005748:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1f9      	bne.n	8005744 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	f043 0201 	orr.w	r2, r3, #1
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	3301      	adds	r3, #1
 8005760:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005768:	d901      	bls.n	800576e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e006      	b.n	800577c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b01      	cmp	r3, #1
 8005778:	d0f0      	beq.n	800575c <USB_CoreReset+0x44>

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <__NVIC_SystemReset>:
{
 8005788:	b480      	push	{r7}
 800578a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800578c:	f3bf 8f4f 	dsb	sy
}
 8005790:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005792:	4b06      	ldr	r3, [pc, #24]	@ (80057ac <__NVIC_SystemReset+0x24>)
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800579a:	4904      	ldr	r1, [pc, #16]	@ (80057ac <__NVIC_SystemReset+0x24>)
 800579c:	4b04      	ldr	r3, [pc, #16]	@ (80057b0 <__NVIC_SystemReset+0x28>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80057a2:	f3bf 8f4f 	dsb	sy
}
 80057a6:	bf00      	nop
    __NOP();
 80057a8:	bf00      	nop
 80057aa:	e7fd      	b.n	80057a8 <__NVIC_SystemReset+0x20>
 80057ac:	e000ed00 	.word	0xe000ed00
 80057b0:	05fa0004 	.word	0x05fa0004

080057b4 <USBD_DFU_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	460b      	mov	r3, r1
 80057be:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_DFU_HandleTypeDef *hdfu;

  /* Allocate Audio structure */
  hdfu = (USBD_DFU_HandleTypeDef *)USBD_malloc(sizeof(USBD_DFU_HandleTypeDef));
 80057c0:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 80057c4:	f002 ffd8 	bl	8008778 <USBD_static_malloc>
 80057c8:	60f8      	str	r0, [r7, #12]

  if (hdfu == NULL)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d109      	bne.n	80057e4 <USBD_DFU_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	32b0      	adds	r2, #176	@ 0xb0
 80057da:	2100      	movs	r1, #0
 80057dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80057e0:	2302      	movs	r3, #2
 80057e2:	e052      	b.n	800588a <USBD_DFU_Init+0xd6>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hdfu;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	32b0      	adds	r2, #176	@ 0xb0
 80057ee:	68f9      	ldr	r1, [r7, #12]
 80057f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	32b0      	adds	r2, #176	@ 0xb0
 80057fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  hdfu->alt_setting = 0U;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
  hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005816:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  hdfu->wblock_num = 0U;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2200      	movs	r2, #0
 8005826:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
  hdfu->dev_state = DFU_STATE_IDLE;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2202      	movs	r2, #2
 8005836:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

  hdfu->dev_status[0] = DFU_ERROR_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[1] = 0U;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
  hdfu->dev_status[2] = 0U;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
  hdfu->dev_status[3] = 0U;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2202      	movs	r2, #2
 800585e:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
  hdfu->dev_status[5] = 0U;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419

  /* Initialize Hardware layer */
  if (((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->Init() != USBD_OK)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	33b0      	adds	r3, #176	@ 0xb0
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4413      	add	r3, r2
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	4798      	blx	r3
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d001      	beq.n	8005888 <USBD_DFU_Init+0xd4>
  {
    return (uint8_t)USBD_FAIL;
 8005884:	2303      	movs	r3, #3
 8005886:	e000      	b.n	800588a <USBD_DFU_Init+0xd6>
  }

  return (uint8_t)USBD_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3710      	adds	r7, #16
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <USBD_DFU_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b084      	sub	sp, #16
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
 800589a:	460b      	mov	r3, r1
 800589c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_DFU_HandleTypeDef *hdfu;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	32b0      	adds	r2, #176	@ 0xb0
 80058a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d101      	bne.n	80058b4 <USBD_DFU_DeInit+0x22>
  {
    return (uint8_t)USBD_EMEM;
 80058b0:	2302      	movs	r3, #2
 80058b2:	e03c      	b.n	800592e <USBD_DFU_DeInit+0x9c>
  }

  hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	32b0      	adds	r2, #176	@ 0xb0
 80058be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058c2:	60fb      	str	r3, [r7, #12]
  hdfu->wblock_num = 0U;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->dev_state = DFU_STATE_IDLE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
  hdfu->dev_status[0] = DFU_ERROR_NONE;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2202      	movs	r2, #2
 80058e8:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

  /* DeInit  physical Interface components and Hardware Layer */
  ((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	33b0      	adds	r3, #176	@ 0xb0
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	4413      	add	r3, r2
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	4798      	blx	r3
  USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	32b0      	adds	r2, #176	@ 0xb0
 800590a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800590e:	4618      	mov	r0, r3
 8005910:	f002 ff40 	bl	8008794 <USBD_static_free>
  pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	32b0      	adds	r2, #176	@ 0xb0
 800591e:	2100      	movs	r1, #0
 8005920:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = NULL;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3710      	adds	r7, #16
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <USBD_DFU_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_DFU_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	32b0      	adds	r2, #176	@ 0xb0
 800594c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005950:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8005952:	2300      	movs	r3, #0
 8005954:	75fb      	strb	r3, [r7, #23]
  uint8_t *pbuf;
  uint16_t len;
  uint16_t status_info = 0U;
 8005956:	2300      	movs	r3, #0
 8005958:	813b      	strh	r3, [r7, #8]

  if (hdfu == NULL)
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d101      	bne.n	8005964 <USBD_DFU_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8005960:	2303      	movs	r3, #3
 8005962:	e0e8      	b.n	8005b36 <USBD_DFU_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800596c:	2b00      	cmp	r3, #0
 800596e:	d03e      	beq.n	80059ee <USBD_DFU_Setup+0xb6>
 8005970:	2b20      	cmp	r3, #32
 8005972:	f040 80d8 	bne.w	8005b26 <USBD_DFU_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	785b      	ldrb	r3, [r3, #1]
 800597a:	2b06      	cmp	r3, #6
 800597c:	d82f      	bhi.n	80059de <USBD_DFU_Setup+0xa6>
 800597e:	a201      	add	r2, pc, #4	@ (adr r2, 8005984 <USBD_DFU_Setup+0x4c>)
 8005980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005984:	080059d5 	.word	0x080059d5
 8005988:	080059a1 	.word	0x080059a1
 800598c:	080059ab 	.word	0x080059ab
 8005990:	080059b5 	.word	0x080059b5
 8005994:	080059bd 	.word	0x080059bd
 8005998:	080059c5 	.word	0x080059c5
 800599c:	080059cd 	.word	0x080059cd
      {
        case DFU_DNLOAD:
          DFU_Download(pdev, req);
 80059a0:	6839      	ldr	r1, [r7, #0]
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 fac2 	bl	8005f2c <DFU_Download>
          break;
 80059a8:	e020      	b.n	80059ec <USBD_DFU_Setup+0xb4>

        case DFU_UPLOAD:
          DFU_Upload(pdev, req);
 80059aa:	6839      	ldr	r1, [r7, #0]
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fb33 	bl	8006018 <DFU_Upload>
          break;
 80059b2:	e01b      	b.n	80059ec <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATUS:
          DFU_GetStatus(pdev);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 fc37 	bl	8006228 <DFU_GetStatus>
          break;
 80059ba:	e017      	b.n	80059ec <USBD_DFU_Setup+0xb4>

        case DFU_CLRSTATUS:
          DFU_ClearStatus(pdev);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 fcff 	bl	80063c0 <DFU_ClearStatus>
          break;
 80059c2:	e013      	b.n	80059ec <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATE:
          DFU_GetState(pdev);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 fd53 	bl	8006470 <DFU_GetState>
          break;
 80059ca:	e00f      	b.n	80059ec <USBD_DFU_Setup+0xb4>

        case DFU_ABORT:
          DFU_Abort(pdev);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 fd6b 	bl	80064a8 <DFU_Abort>
          break;
 80059d2:	e00b      	b.n	80059ec <USBD_DFU_Setup+0xb4>

        case DFU_DETACH:
          DFU_Detach(pdev, req);
 80059d4:	6839      	ldr	r1, [r7, #0]
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 fa38 	bl	8005e4c <DFU_Detach>
          break;
 80059dc:	e006      	b.n	80059ec <USBD_DFU_Setup+0xb4>

        default:
          USBD_CtlError(pdev, req);
 80059de:	6839      	ldr	r1, [r7, #0]
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f002 f86c 	bl	8007abe <USBD_CtlError>
          ret = USBD_FAIL;
 80059e6:	2303      	movs	r3, #3
 80059e8:	75fb      	strb	r3, [r7, #23]
          break;
 80059ea:	bf00      	nop
      }
      break;
 80059ec:	e0a2      	b.n	8005b34 <USBD_DFU_Setup+0x1fc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	785b      	ldrb	r3, [r3, #1]
 80059f2:	2b0b      	cmp	r3, #11
 80059f4:	f200 808c 	bhi.w	8005b10 <USBD_DFU_Setup+0x1d8>
 80059f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005a00 <USBD_DFU_Setup+0xc8>)
 80059fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059fe:	bf00      	nop
 8005a00:	08005a31 	.word	0x08005a31
 8005a04:	08005b1f 	.word	0x08005b1f
 8005a08:	08005b11 	.word	0x08005b11
 8005a0c:	08005b11 	.word	0x08005b11
 8005a10:	08005b11 	.word	0x08005b11
 8005a14:	08005b11 	.word	0x08005b11
 8005a18:	08005a5b 	.word	0x08005a5b
 8005a1c:	08005b11 	.word	0x08005b11
 8005a20:	08005b11 	.word	0x08005b11
 8005a24:	08005b11 	.word	0x08005b11
 8005a28:	08005aa3 	.word	0x08005aa3
 8005a2c:	08005acf 	.word	0x08005acf
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b03      	cmp	r3, #3
 8005a3a:	d107      	bne.n	8005a4c <USBD_DFU_Setup+0x114>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005a3c:	f107 0308 	add.w	r3, r7, #8
 8005a40:	2202      	movs	r2, #2
 8005a42:	4619      	mov	r1, r3
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f002 f8b7 	bl	8007bb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005a4a:	e06b      	b.n	8005b24 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005a4c:	6839      	ldr	r1, [r7, #0]
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f002 f835 	bl	8007abe <USBD_CtlError>
            ret = USBD_FAIL;
 8005a54:	2303      	movs	r3, #3
 8005a56:	75fb      	strb	r3, [r7, #23]
          break;
 8005a58:	e064      	b.n	8005b24 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	885b      	ldrh	r3, [r3, #2]
 8005a5e:	0a1b      	lsrs	r3, r3, #8
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	2b21      	cmp	r3, #33	@ 0x21
 8005a64:	d15d      	bne.n	8005b22 <USBD_DFU_Setup+0x1ea>
          {
            pbuf = (uint8_t *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f000 fdd5 	bl	800661c <USBD_DFU_GetDfuFuncDesc>
 8005a72:	60f8      	str	r0, [r7, #12]

            if (pbuf != NULL)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00c      	beq.n	8005a94 <USBD_DFU_Setup+0x15c>
            {
              len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	88db      	ldrh	r3, [r3, #6]
 8005a7e:	2b09      	cmp	r3, #9
 8005a80:	bf28      	it	cs
 8005a82:	2309      	movcs	r3, #9
 8005a84:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8005a86:	897b      	ldrh	r3, [r7, #10]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	68f9      	ldr	r1, [r7, #12]
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f002 f893 	bl	8007bb8 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8005a92:	e046      	b.n	8005b22 <USBD_DFU_Setup+0x1ea>
              USBD_CtlError(pdev, req);
 8005a94:	6839      	ldr	r1, [r7, #0]
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f002 f811 	bl	8007abe <USBD_CtlError>
              ret = USBD_FAIL;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	75fb      	strb	r3, [r7, #23]
          break;
 8005aa0:	e03f      	b.n	8005b22 <USBD_DFU_Setup+0x1ea>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b03      	cmp	r3, #3
 8005aac:	d108      	bne.n	8005ac0 <USBD_DFU_Setup+0x188>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hdfu->alt_setting, 1U);
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f002 f87d 	bl	8007bb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005abe:	e031      	b.n	8005b24 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005ac0:	6839      	ldr	r1, [r7, #0]
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f001 fffb 	bl	8007abe <USBD_CtlError>
            ret = USBD_FAIL;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	75fb      	strb	r3, [r7, #23]
          break;
 8005acc:	e02a      	b.n	8005b24 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	885b      	ldrh	r3, [r3, #2]
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d114      	bne.n	8005b02 <USBD_DFU_Setup+0x1ca>
          {
            if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	2b03      	cmp	r3, #3
 8005ae2:	d107      	bne.n	8005af4 <USBD_DFU_Setup+0x1bc>
            {
              hdfu->alt_setting = (uint8_t)(req->wValue);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	885b      	ldrh	r3, [r3, #2]
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	461a      	mov	r2, r3
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
          {
            /* Call the error management function (command will be NAKed */
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005af2:	e017      	b.n	8005b24 <USBD_DFU_Setup+0x1ec>
              USBD_CtlError(pdev, req);
 8005af4:	6839      	ldr	r1, [r7, #0]
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f001 ffe1 	bl	8007abe <USBD_CtlError>
              ret = USBD_FAIL;
 8005afc:	2303      	movs	r3, #3
 8005afe:	75fb      	strb	r3, [r7, #23]
          break;
 8005b00:	e010      	b.n	8005b24 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005b02:	6839      	ldr	r1, [r7, #0]
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f001 ffda 	bl	8007abe <USBD_CtlError>
            ret = USBD_FAIL;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	75fb      	strb	r3, [r7, #23]
          break;
 8005b0e:	e009      	b.n	8005b24 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005b10:	6839      	ldr	r1, [r7, #0]
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f001 ffd3 	bl	8007abe <USBD_CtlError>
          ret = USBD_FAIL;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	75fb      	strb	r3, [r7, #23]
          break;
 8005b1c:	e002      	b.n	8005b24 <USBD_DFU_Setup+0x1ec>
          break;
 8005b1e:	bf00      	nop
 8005b20:	e008      	b.n	8005b34 <USBD_DFU_Setup+0x1fc>
          break;
 8005b22:	bf00      	nop
      }
      break;
 8005b24:	e006      	b.n	8005b34 <USBD_DFU_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8005b26:	6839      	ldr	r1, [r7, #0]
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f001 ffc8 	bl	8007abe <USBD_CtlError>
      ret = USBD_FAIL;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	75fb      	strb	r3, [r7, #23]
      break;
 8005b32:	bf00      	nop
  }

  return (uint8_t)ret;
 8005b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3718      	adds	r7, #24
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop

08005b40 <USBD_DFU_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetCfgDesc(uint16_t *length)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_CfgDesc);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	221b      	movs	r2, #27
 8005b4c:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_CfgDesc;
 8005b4e:	4b03      	ldr	r3, [pc, #12]	@ (8005b5c <USBD_DFU_GetCfgDesc+0x1c>)
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	20000068 	.word	0x20000068

08005b60 <USBD_DFU_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	370c      	adds	r7, #12
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr

08005b76 <USBD_DFU_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_DFU_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b088      	sub	sp, #32
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
  USBD_SetupReqTypedef req;
  uint32_t app_addr_ptr;
  uint32_t addr;
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	32b0      	adds	r2, #176	@ 0xb0
 8005b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b8c:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	33b0      	adds	r3, #176	@ 0xb0
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	4413      	add	r3, r2
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	61bb      	str	r3, [r7, #24]
#if (USBD_DFU_VENDOR_CMD_ENABLED == 1U) || (USBD_DFU_VENDOR_CHECK_ENABLED == 1U)
  uint32_t VendorStatus = 0U;
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

  if (hdfu == NULL)
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d101      	bne.n	8005baa <USBD_DFU_EP0_TxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e0f1      	b.n	8005d8e <USBD_DFU_EP0_TxReady+0x218>
  }

  if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005bb0:	2b04      	cmp	r3, #4
 8005bb2:	f040 80e0 	bne.w	8005d76 <USBD_DFU_EP0_TxReady+0x200>
  {
    /* Decode the Special Command */
    if (hdfu->wblock_num == 0U)
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f040 8085 	bne.w	8005ccc <USBD_DFU_EP0_TxReady+0x156>
    {
      if (hdfu->wlength == 1U)
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	f000 80b5 	beq.w	8005d38 <USBD_DFU_EP0_TxReady+0x1c2>
            return (uint8_t)USBD_FAIL;
          }
        }
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */
      }
      else if (hdfu->wlength == 5U)
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8005bd4:	2b05      	cmp	r3, #5
 8005bd6:	d166      	bne.n	8005ca6 <USBD_DFU_EP0_TxReady+0x130>
      {
        if (hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER)
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	2b21      	cmp	r3, #33	@ 0x21
 8005bde:	d124      	bne.n	8005c2a <USBD_DFU_EP0_TxReady+0xb4>
            hdfu->dev_status[4] = hdfu->dev_state;
            return (uint8_t)USBD_FAIL;
          }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

          hdfu->data_ptr = hdfu->buffer.d8[1];
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	785b      	ldrb	r3, [r3, #1]
 8005be4:	461a      	mov	r2, r3
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	789b      	ldrb	r3, [r3, #2]
 8005bf6:	021b      	lsls	r3, r3, #8
 8005bf8:	441a      	add	r2, r3
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	78db      	ldrb	r3, [r3, #3]
 8005c0a:	041b      	lsls	r3, r3, #16
 8005c0c:	441a      	add	r2, r3
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	791b      	ldrb	r3, [r3, #4]
 8005c1e:	061b      	lsls	r3, r3, #24
 8005c20:	441a      	add	r2, r3
 8005c22:	69fb      	ldr	r3, [r7, #28]
 8005c24:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 8005c28:	e086      	b.n	8005d38 <USBD_DFU_EP0_TxReady+0x1c2>
        }
        else if (hdfu->buffer.d8[0] == DFU_CMD_ERASE)
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	2b41      	cmp	r3, #65	@ 0x41
 8005c30:	d137      	bne.n	8005ca2 <USBD_DFU_EP0_TxReady+0x12c>
            hdfu->dev_status[4] = hdfu->dev_state;
            return (uint8_t)USBD_FAIL;
          }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

          app_addr_ptr = hdfu->buffer.d8[1];
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	785b      	ldrb	r3, [r3, #1]
 8005c36:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	789b      	ldrb	r3, [r3, #2]
 8005c3c:	021b      	lsls	r3, r3, #8
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	4413      	add	r3, r2
 8005c42:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	78db      	ldrb	r3, [r3, #3]
 8005c48:	041b      	lsls	r3, r3, #16
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	791b      	ldrb	r3, [r3, #4]
 8005c54:	061b      	lsls	r3, r3, #24
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	4413      	add	r3, r2
 8005c5a:	613b      	str	r3, [r7, #16]

          if (DfuInterface->Erase(app_addr_ptr) != USBD_OK)
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	6938      	ldr	r0, [r7, #16]
 8005c62:	4798      	blx	r3
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d066      	beq.n	8005d38 <USBD_DFU_EP0_TxReady+0x1c2>
          {
            /* Update the state machine */
            hdfu->dev_state = DFU_STATE_ERROR;
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	220a      	movs	r2, #10
 8005c6e:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	220b      	movs	r2, #11
 8005c76:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
            hdfu->dev_status[1] = 0U;
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005c98:	69fb      	ldr	r3, [r7, #28]
 8005c9a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            return (uint8_t)USBD_FAIL;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e075      	b.n	8005d8e <USBD_DFU_EP0_TxReady+0x218>
          }
        }
#else
        else
        {
          return (uint8_t)USBD_FAIL;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e073      	b.n	8005d8e <USBD_DFU_EP0_TxReady+0x218>
          req.wLength = 1U;
          USBD_CtlError(pdev, &req);
        }
#else
        /* Reset the global length and block number */
        hdfu->wlength = 0U;
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
        hdfu->wblock_num = 0U;
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

        /* Call the error management function (command will be NAKed) */
        req.bmRequest = 0U;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	723b      	strb	r3, [r7, #8]
        req.wLength = 1U;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	81fb      	strh	r3, [r7, #14]
        USBD_CtlError(pdev, &req);
 8005cbe:	f107 0308 	add.w	r3, r7, #8
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f001 fefa 	bl	8007abe <USBD_CtlError>
 8005cca:	e035      	b.n	8005d38 <USBD_DFU_EP0_TxReady+0x1c2>
      }
    }
    /* Regular Download Command */
    else
    {
      if (hdfu->wblock_num > 1U)
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d930      	bls.n	8005d38 <USBD_DFU_EP0_TxReady+0x1c2>
          return (uint8_t)USBD_FAIL;
        }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

        /* Decode the required address */
        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005cdc:	3b02      	subs	r3, #2
 8005cde:	029a      	lsls	r2, r3, #10
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8005ce6:	4413      	add	r3, r2
 8005ce8:	617b      	str	r3, [r7, #20]

        /* Perform the write operation */
        if (DfuInterface->Write(hdfu->buffer.d8, (uint8_t *)addr, hdfu->wlength) != USBD_OK)
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	69f8      	ldr	r0, [r7, #28]
 8005cf0:	6979      	ldr	r1, [r7, #20]
 8005cf2:	69fa      	ldr	r2, [r7, #28]
 8005cf4:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 8005cf8:	4798      	blx	r3
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d01b      	beq.n	8005d38 <USBD_DFU_EP0_TxReady+0x1c2>
        {
          /* Update the state machine */
          hdfu->dev_state = DFU_STATE_ERROR;
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	220a      	movs	r2, #10
 8005d04:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
          hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	220b      	movs	r2, #11
 8005d0c:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
          hdfu->dev_status[1] = 0U;
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	2200      	movs	r2, #0
 8005d14:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
          return (uint8_t)USBD_FAIL;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e02a      	b.n	8005d8e <USBD_DFU_EP0_TxReady+0x218>
        }
      }
    }

    /* Reset the global length and block number */
    hdfu->wlength = 0U;
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
    hdfu->wblock_num = 0U;
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

    /* Update the state machine */
    hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	2203      	movs	r2, #3
 8005d4c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 8005d74:	e00a      	b.n	8005d8c <USBD_DFU_EP0_TxReady+0x216>
  }
  else if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005d7c:	2b07      	cmp	r3, #7
 8005d7e:	d103      	bne.n	8005d88 <USBD_DFU_EP0_TxReady+0x212>
  {
    /* Start leaving DFU mode */
    DFU_Leave(pdev);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 fbe6 	bl	8006552 <DFU_Leave>
 8005d86:	e001      	b.n	8005d8c <USBD_DFU_EP0_TxReady+0x216>
  }
  else
  {
    return (uint8_t)USBD_FAIL;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e000      	b.n	8005d8e <USBD_DFU_EP0_TxReady+0x218>
  }

  return (uint8_t)USBD_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3720      	adds	r7, #32
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}

08005d96 <USBD_DFU_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_SOF(USBD_HandleTypeDef *pdev)
{
 8005d96:	b480      	push	{r7}
 8005d98:	b083      	sub	sp, #12
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <USBD_DFU_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_DeviceQualifierDesc);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	220a      	movs	r2, #10
 8005db8:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_DeviceQualifierDesc;
 8005dba:	4b03      	ldr	r3, [pc, #12]	@ (8005dc8 <USBD_DFU_GetDeviceQualifierDesc+0x1c>)
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr
 8005dc8:	20000084 	.word	0x20000084

08005dcc <USBD_DFU_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_DFU_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	607a      	str	r2, [r7, #4]
 8005dd8:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[255];
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	33b0      	adds	r3, #176	@ 0xb0
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	4413      	add	r3, r2
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	617b      	str	r3, [r7, #20]

  /* Check if the requested string interface is supported */
  if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 8005dec:	7afb      	ldrb	r3, [r7, #11]
 8005dee:	2b06      	cmp	r3, #6
 8005df0:	d808      	bhi.n	8005e04 <USBD_DFU_GetUsrStringDesc+0x38>
  {
    USBD_GetString((uint8_t *)DfuInterface->pStrDesc, USBD_StrDesc, length);
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	4906      	ldr	r1, [pc, #24]	@ (8005e14 <USBD_DFU_GetUsrStringDesc+0x48>)
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f001 fe70 	bl	8007ae0 <USBD_GetString>
    return USBD_StrDesc;
 8005e00:	4b04      	ldr	r3, [pc, #16]	@ (8005e14 <USBD_DFU_GetUsrStringDesc+0x48>)
 8005e02:	e003      	b.n	8005e0c <USBD_DFU_GetUsrStringDesc+0x40>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    *length = 0U;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	801a      	strh	r2, [r3, #0]
    return NULL;
 8005e0a:	2300      	movs	r3, #0
  }
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3718      	adds	r7, #24
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	20000184 	.word	0x20000184

08005e18 <USBD_DFU_RegisterMedia>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_DFU_RegisterMedia(USBD_HandleTypeDef *pdev,
                               USBD_DFU_MediaTypeDef *fops)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <USBD_DFU_RegisterMedia+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e009      	b.n	8005e40 <USBD_DFU_RegisterMedia+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	33b0      	adds	r3, #176	@ 0xb0
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4413      	add	r3, r2
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <DFU_Detach>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure.
  * @retval None.
  */
static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	32b0      	adds	r2, #176	@ 0xb0
 8005e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e64:	60fb      	str	r3, [r7, #12]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f000 fbd5 	bl	800661c <USBD_DFU_GetDfuFuncDesc>
 8005e72:	60b8      	str	r0, [r7, #8]

  if ((hdfu == NULL) || (pDfuFunc == NULL))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d054      	beq.n	8005f24 <DFU_Detach+0xd8>
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d051      	beq.n	8005f24 <DFU_Detach+0xd8>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d013      	beq.n	8005eb2 <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8005e90:	2b03      	cmp	r3, #3
 8005e92:	d00e      	beq.n	8005eb2 <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8005e9a:	2b05      	cmp	r3, #5
 8005e9c:	d009      	beq.n	8005eb2 <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8005ea4:	2b06      	cmp	r3, #6
 8005ea6:	d004      	beq.n	8005eb2 <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8005eae:	2b09      	cmp	r3, #9
 8005eb0:	d125      	bne.n	8005efe <DFU_Detach+0xb2>
  {
    /* Update the state machine */
    hdfu->dev_state = DFU_STATE_IDLE;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /*iString*/
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
  }

  /* Check the detach capability in the DFU functional descriptor */
  if ((pDfuFunc->bmAttributes & DFU_DETACH_MASK) != 0U)
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	789b      	ldrb	r3, [r3, #2]
 8005f02:	f003 0308 	and.w	r3, r3, #8
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d006      	beq.n	8005f18 <DFU_Detach+0xcc>
  {
    /* Perform an Attach-Detach operation on USB bus */
    (void)USBD_Stop(pdev);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fc26 	bl	800675c <USBD_Stop>
    (void)USBD_Start(pdev);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 fc17 	bl	8006744 <USBD_Start>
 8005f16:	e006      	b.n	8005f26 <DFU_Detach+0xda>
  }
  else
  {
    /* Wait for the period of time specified in Detach request */
    USBD_Delay((uint32_t)req->wValue);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	885b      	ldrh	r3, [r3, #2]
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7fa ff4d 	bl	8000dbc <HAL_Delay>
 8005f22:	e000      	b.n	8005f26 <DFU_Detach+0xda>
    return;
 8005f24:	bf00      	nop
  }
}
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <DFU_Download>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure
  * @retval None
  */
static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	32b0      	adds	r2, #176	@ 0xb0
 8005f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f44:	60fb      	str	r3, [r7, #12]
#if (USBD_DFU_VENDOR_CHECK_ENABLED == 1U)
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
  uint32_t VendorStatus = 0U;
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

  if (hdfu == NULL)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d061      	beq.n	8006010 <DFU_Download+0xe4>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	88db      	ldrh	r3, [r3, #6]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d033      	beq.n	8005fbc <DFU_Download+0x90>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d004      	beq.n	8005f68 <DFU_Download+0x3c>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005f64:	2b05      	cmp	r3, #5
 8005f66:	d124      	bne.n	8005fb2 <DFU_Download+0x86>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	885b      	ldrh	r3, [r3, #2]
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	88db      	ldrh	r3, [r3, #6]
 8005f78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f7c:	bf28      	it	cs
 8005f7e:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	461a      	mov	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* Update the state machine */
      hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2203      	movs	r2, #3
 8005f90:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
      hdfu->dev_status[4] = hdfu->dev_state;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

      /* Prepare the reception of the buffer over EP0 */
      (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hdfu->buffer.d8, hdfu->wlength);
 8005fa0:	68f9      	ldr	r1, [r7, #12]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8005fa8:	461a      	mov	r2, r3
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f001 fe33 	bl	8007c16 <USBD_CtlPrepareRx>
 8005fb0:	e02f      	b.n	8006012 <DFU_Download+0xe6>
    }
    /* Unsupported state */
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 8005fb2:	6839      	ldr	r1, [r7, #0]
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f001 fd82 	bl	8007abe <USBD_CtlError>
 8005fba:	e02a      	b.n	8006012 <DFU_Download+0xe6>
  }
  /* 0 Data DNLOAD request */
  else
  {
    /* End of DNLOAD operation */
    if ((hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) || (hdfu->dev_state == DFU_STATE_IDLE))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005fc2:	2b05      	cmp	r3, #5
 8005fc4:	d004      	beq.n	8005fd0 <DFU_Download+0xa4>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d11a      	bne.n	8006006 <DFU_Download+0xda>
        hdfu->dev_status[4] = hdfu->dev_state;
      }
      else
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */
      {
        hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
        hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2206      	movs	r2, #6
 8005fdc:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 8006004:	e005      	b.n	8006012 <DFU_Download+0xe6>
      }
    }
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 8006006:	6839      	ldr	r1, [r7, #0]
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f001 fd58 	bl	8007abe <USBD_CtlError>
 800600e:	e000      	b.n	8006012 <DFU_Download+0xe6>
    return;
 8006010:	bf00      	nop
    }
  }
}
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <DFU_Upload>:
  * @param  pdev: instance
  * @param  req: pointer to the request structure
  * @retval status
  */
static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b088      	sub	sp, #32
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	32b0      	adds	r2, #176	@ 0xb0
 800602c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006030:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	33b0      	adds	r3, #176	@ 0xb0
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	4413      	add	r3, r2
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	61bb      	str	r3, [r7, #24]
  uint8_t VendorCmdLength = 0U;
  uint8_t VendorCmdBuffer[DFU_VENDOR_CMD_MAX];
  uint8_t idx;
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

  if (hdfu == NULL)
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 80ea 	beq.w	8006220 <DFU_Upload+0x208>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	88db      	ldrh	r3, [r3, #6]
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 80ce 	beq.w	80061f2 <DFU_Upload+0x1da>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 800605c:	2b02      	cmp	r3, #2
 800605e:	d005      	beq.n	800606c <DFU_Upload+0x54>
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8006066:	2b09      	cmp	r3, #9
 8006068:	f040 80b6 	bne.w	80061d8 <DFU_Upload+0x1c0>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	885b      	ldrh	r3, [r3, #2]
 8006070:	461a      	mov	r2, r3
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	88db      	ldrh	r3, [r3, #6]
 800607c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006080:	bf28      	it	cs
 8006082:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8006086:	b29b      	uxth	r3, r3
 8006088:	461a      	mov	r2, r3
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* DFU Get Command */
      if (hdfu->wblock_num == 0U)
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8006096:	2b00      	cmp	r3, #0
 8006098:	d12e      	bne.n	80060f8 <DFU_Upload+0xe0>
      {
        /* Update the state machine */
        hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80060a0:	2b03      	cmp	r3, #3
 80060a2:	d901      	bls.n	80060a8 <DFU_Upload+0x90>
 80060a4:	2202      	movs	r2, #2
 80060a6:	e000      	b.n	80060aa <DFU_Upload+0x92>
 80060a8:	2209      	movs	r2, #9
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        /* Store the values of all supported commands */
        hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	2200      	movs	r2, #0
 80060d8:	701a      	strb	r2, [r3, #0]
        hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	2221      	movs	r2, #33	@ 0x21
 80060de:	705a      	strb	r2, [r3, #1]
        hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	2241      	movs	r2, #65	@ 0x41
 80060e4:	709a      	strb	r2, [r3, #2]

        CmdLength = 3U;
 80060e6:	2303      	movs	r3, #3
 80060e8:	60fb      	str	r3, [r7, #12]
          CmdLength += MIN(VendorCmdLength, DFU_VENDOR_CMD_MAX);
        }
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

        /* Send the status data over EP0 */
        (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), CmdLength);
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	4619      	mov	r1, r3
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f001 fd61 	bl	8007bb8 <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 80060f6:	e094      	b.n	8006222 <DFU_Upload+0x20a>
      }
      else if (hdfu->wblock_num > 1U)
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d94f      	bls.n	80061a2 <DFU_Upload+0x18a>
      {
        hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	2209      	movs	r2, #9
 8006106:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        }

        if (VendorStatus == IS_DFU_PHY_ADDRESS)
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */
        {
          addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8006134:	3b02      	subs	r3, #2
 8006136:	029a      	lsls	r2, r3, #10
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800613e:	4413      	add	r3, r2
 8006140:	617b      	str	r3, [r7, #20]

          /* Return the physical address where data are stored */
          phaddr = DfuInterface->Read((uint8_t *)addr, hdfu->buffer.d8, hdfu->wlength);
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	6978      	ldr	r0, [r7, #20]
 8006148:	69f9      	ldr	r1, [r7, #28]
 800614a:	69fa      	ldr	r2, [r7, #28]
 800614c:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 8006150:	4798      	blx	r3
 8006152:	6138      	str	r0, [r7, #16]

          if (phaddr == NULL)
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d11a      	bne.n	8006190 <DFU_Upload+0x178>
          {
            hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	220f      	movs	r2, #15
 800615e:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

            hdfu->dev_status[1] = 0U;
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

            /* Call the error management function (command will be NAKed) */
            USBD_CtlError(pdev, req);
 8006186:	6839      	ldr	r1, [r7, #0]
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f001 fc98 	bl	8007abe <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 800618e:	e048      	b.n	8006222 <DFU_Upload+0x20a>
          }
          else
          {
            /* Send the status data over EP0 */
            (void)USBD_CtlSendData(pdev, phaddr, hdfu->wlength);
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006196:	461a      	mov	r2, r3
 8006198:	6939      	ldr	r1, [r7, #16]
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f001 fd0c 	bl	8007bb8 <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 80061a0:	e03f      	b.n	8006222 <DFU_Upload+0x20a>
          }
        }
      }
      else  /* unsupported hdfu->wblock_num */
      {
        hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	220f      	movs	r2, #15
 80061a6:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        /* Call the error management function (command will be NAKed) */
        USBD_CtlError(pdev, req);
 80061ce:	6839      	ldr	r1, [r7, #0]
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f001 fc74 	bl	8007abe <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 80061d6:	e024      	b.n	8006222 <DFU_Upload+0x20a>
      }
    }
    /* Unsupported state */
    else
    {
      hdfu->wlength = 0U;
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      hdfu->wblock_num = 0U;
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

      /* Call the error management function (command will be NAKed) */
      USBD_CtlError(pdev, req);
 80061e8:	6839      	ldr	r1, [r7, #0]
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f001 fc67 	bl	8007abe <USBD_CtlError>
 80061f0:	e017      	b.n	8006222 <DFU_Upload+0x20a>
    }
  }
  /* No Data setup request */
  else
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	2202      	movs	r2, #2
 80061f6:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 800621e:	e000      	b.n	8006222 <DFU_Upload+0x20a>
    return;
 8006220:	bf00      	nop
  }
}
 8006222:	3720      	adds	r7, #32
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <DFU_GetStatus>:
  *         Handles the DFU GETSTATUS request.
  * @param  pdev: instance
  * @retval status
  */
static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	32b0      	adds	r2, #176	@ 0xb0
 800623a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800623e:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	33b0      	adds	r3, #176	@ 0xb0
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	4413      	add	r3, r2
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	613b      	str	r3, [r7, #16]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8006258:	4618      	mov	r0, r3
 800625a:	f000 f9df 	bl	800661c <USBD_DFU_GetDfuFuncDesc>
 800625e:	60f8      	str	r0, [r7, #12]

  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	2b00      	cmp	r3, #0
 8006264:	f000 80a8 	beq.w	80063b8 <DFU_GetStatus+0x190>
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	2b00      	cmp	r3, #0
 800626c:	f000 80a4 	beq.w	80063b8 <DFU_GetStatus+0x190>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2b00      	cmp	r3, #0
 8006274:	f000 80a0 	beq.w	80063b8 <DFU_GetStatus+0x190>
  {
    return;
  }

  switch (hdfu->dev_state)
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 800627e:	2b03      	cmp	r3, #3
 8006280:	d002      	beq.n	8006288 <DFU_GetStatus+0x60>
 8006282:	2b06      	cmp	r3, #6
 8006284:	d051      	beq.n	800632a <DFU_GetStatus+0x102>
        }
      }
      break;

    default:
      break;
 8006286:	e08e      	b.n	80063a6 <DFU_GetStatus+0x17e>
      if (hdfu->wlength != 0U)
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800628e:	2b00      	cmp	r3, #0
 8006290:	d034      	beq.n	80062fc <DFU_GetStatus+0xd4>
        hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	2204      	movs	r2, #4
 8006296:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2200      	movs	r2, #0
 80062ae:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10e      	bne.n	80062e6 <DFU_GetStatus+0xbe>
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	2b41      	cmp	r3, #65	@ 0x41
 80062ce:	d10a      	bne.n	80062e6 <DFU_GetStatus+0xbe>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu->dev_status);
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	f202 4214 	addw	r2, r2, #1044	@ 0x414
 80062e0:	2100      	movs	r1, #0
 80062e2:	4798      	blx	r3
      break;
 80062e4:	e05f      	b.n	80063a6 <DFU_GetStatus+0x17e>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hdfu->dev_status);
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	699b      	ldr	r3, [r3, #24]
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	f202 4214 	addw	r2, r2, #1044	@ 0x414
 80062f6:	2101      	movs	r1, #1
 80062f8:	4798      	blx	r3
      break;
 80062fa:	e054      	b.n	80063a6 <DFU_GetStatus+0x17e>
        hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	2205      	movs	r2, #5
 8006300:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8006328:	e03d      	b.n	80063a6 <DFU_GetStatus+0x17e>
      if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8006330:	2b01      	cmp	r3, #1
 8006332:	d116      	bne.n	8006362 <DFU_GetStatus+0x13a>
        hdfu->dev_state = DFU_STATE_MANIFEST;
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	2207      	movs	r2, #7
 8006338:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 1U;             /* bwPollTimeout = 1ms */
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8006360:	e020      	b.n	80063a4 <DFU_GetStatus+0x17c>
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8006368:	2b00      	cmp	r3, #0
 800636a:	d11b      	bne.n	80063a4 <DFU_GetStatus+0x17c>
            ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	789b      	ldrb	r3, [r3, #2]
 8006370:	f003 0304 	and.w	r3, r3, #4
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 8006374:	2b00      	cmp	r3, #0
 8006376:	d015      	beq.n	80063a4 <DFU_GetStatus+0x17c>
          hdfu->dev_state = DFU_STATE_IDLE;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	2202      	movs	r2, #2
 800637c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
          hdfu->dev_status[1] = 0U;
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	2200      	movs	r2, #0
 8006384:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 80063a4:	bf00      	nop
  }

  /* Send the status data over EP0 */
  (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f203 4314 	addw	r3, r3, #1044	@ 0x414
 80063ac:	2206      	movs	r2, #6
 80063ae:	4619      	mov	r1, r3
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f001 fc01 	bl	8007bb8 <USBD_CtlSendData>
 80063b6:	e000      	b.n	80063ba <DFU_GetStatus+0x192>
    return;
 80063b8:	bf00      	nop
}
 80063ba:	3718      	adds	r7, #24
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <DFU_ClearStatus>:
  *         Handles the DFU CLRSTATUS request.
  * @param  pdev: device instance
  * @retval status
  */
static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	32b0      	adds	r2, #176	@ 0xb0
 80063d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063d6:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d042      	beq.n	8006464 <DFU_ClearStatus+0xa4>
  {
    return;
  }

  if (hdfu->dev_state == DFU_STATE_ERROR)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80063e4:	2b0a      	cmp	r3, #10
 80063e6:	d11e      	bne.n	8006426 <DFU_ClearStatus+0x66>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2202      	movs	r2, #2
 80063ec:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE; /* bStatus */
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 8006424:	e01f      	b.n	8006466 <DFU_ClearStatus+0xa6>
  }
  else
  {
    /* State Error */
    hdfu->dev_state = DFU_STATE_ERROR;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	220a      	movs	r2, #10
 800642a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_UNKNOWN; /* bStatus */
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	220e      	movs	r2, #14
 8006432:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 8006462:	e000      	b.n	8006466 <DFU_ClearStatus+0xa6>
    return;
 8006464:	bf00      	nop
  }
}
 8006466:	3714      	adds	r7, #20
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <DFU_GetState>:
  *         Handles the DFU GETSTATE request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_GetState(USBD_HandleTypeDef *pdev)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	32b0      	adds	r2, #176	@ 0xb0
 8006482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006486:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d008      	beq.n	80064a0 <DFU_GetState+0x30>
  {
    return;
  }

  /* Return the current state of the DFU interface */
  (void)USBD_CtlSendData(pdev, &hdfu->dev_state, 1U);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8006494:	2201      	movs	r2, #1
 8006496:	4619      	mov	r1, r3
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f001 fb8d 	bl	8007bb8 <USBD_CtlSendData>
 800649e:	e000      	b.n	80064a2 <DFU_GetState+0x32>
    return;
 80064a0:	bf00      	nop
}
 80064a2:	3710      	adds	r7, #16
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <DFU_Abort>:
  *         Handles the DFU ABORT request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Abort(USBD_HandleTypeDef *pdev)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	32b0      	adds	r2, #176	@ 0xb0
 80064ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064be:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d03f      	beq.n	8006546 <DFU_Abort+0x9e>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d013      	beq.n	80064f8 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 80064d6:	2b03      	cmp	r3, #3
 80064d8:	d00e      	beq.n	80064f8 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 80064e0:	2b05      	cmp	r3, #5
 80064e2:	d009      	beq.n	80064f8 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 80064ea:	2b06      	cmp	r3, #6
 80064ec:	d004      	beq.n	80064f8 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 80064f4:	2b09      	cmp	r3, #9
 80064f6:	d127      	bne.n	8006548 <DFU_Abort+0xa0>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2202      	movs	r2, #2
 80064fc:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
 8006544:	e000      	b.n	8006548 <DFU_Abort+0xa0>
    return;
 8006546:	bf00      	nop
  }
}
 8006548:	3714      	adds	r7, #20
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr

08006552 <DFU_Leave>:
  *         and resets device to jump to user loaded code).
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Leave(USBD_HandleTypeDef *pdev)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b086      	sub	sp, #24
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	32b0      	adds	r2, #176	@ 0xb0
 8006564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006568:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	33b0      	adds	r3, #176	@ 0xb0
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4413      	add	r3, r2
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	613b      	str	r3, [r7, #16]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8006582:	4618      	mov	r0, r3
 8006584:	f000 f84a 	bl	800661c <USBD_DFU_GetDfuFuncDesc>
 8006588:	60f8      	str	r0, [r7, #12]

  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d041      	beq.n	8006614 <DFU_Leave+0xc2>
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d03e      	beq.n	8006614 <DFU_Leave+0xc2>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d03b      	beq.n	8006614 <DFU_Leave+0xc2>
  {
    return;
  }

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	2200      	movs	r2, #0
 80065a0:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d

  if ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	789b      	ldrb	r3, [r3, #2]
 80065a8:	f003 0304 	and.w	r3, r3, #4
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d016      	beq.n	80065de <DFU_Leave+0x8c>
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	2206      	movs	r2, #6
 80065b4:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    return;
 80065dc:	e01b      	b.n	8006616 <DFU_Leave+0xc4>
  }
  else
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	2208      	movs	r2, #8
 80065e2:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	2200      	movs	r2, #0
 80065f2:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

    /* Disconnect the USB device */
    (void)USBD_Stop(pdev);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f8a6 	bl	800675c <USBD_Stop>
#if (USBD_DFU_VENDOR_EXIT_ENABLED == 1U)
    /* Jump should be ensured by user application */
    DfuInterface->LeaveDFU(hdfu->data_ptr);
#else
    /* Generate system reset to allow jumping to the user code */
    NVIC_SystemReset();
 8006610:	f7ff f8ba 	bl	8005788 <__NVIC_SystemReset>
    return;
 8006614:	bf00      	nop
#endif /* USBD_DFU_VENDOR_EXIT_ENABLED */

    /* The next instructions will not be reached (system reset) */
  }
}
 8006616:	3718      	adds	r7, #24
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <USBD_DFU_GetDfuFuncDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the DFU descriptor
  */
static void *USBD_DFU_GetDfuFuncDesc(uint8_t *pConfDesc)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	617b      	str	r3, [r7, #20]
  uint8_t *pDfuDesc = NULL;
 800662c:	2300      	movs	r3, #0
 800662e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	885b      	ldrh	r3, [r3, #2]
 8006634:	b29b      	uxth	r3, r3
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	7812      	ldrb	r2, [r2, #0]
 800663a:	4293      	cmp	r3, r2
 800663c:	d917      	bls.n	800666e <USBD_DFU_GetDfuFuncDesc+0x52>
  {
    ptr = desc->bLength;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006644:	e00d      	b.n	8006662 <USBD_DFU_GetDfuFuncDesc+0x46>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006646:	f107 030a 	add.w	r3, r7, #10
 800664a:	4619      	mov	r1, r3
 800664c:	6978      	ldr	r0, [r7, #20]
 800664e:	f000 fc10 	bl	8006e72 <USBD_GetNextDesc>
 8006652:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == DFU_DESCRIPTOR_TYPE)
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	785b      	ldrb	r3, [r3, #1]
 8006658:	2b21      	cmp	r3, #33	@ 0x21
 800665a:	d102      	bne.n	8006662 <USBD_DFU_GetDfuFuncDesc+0x46>
      {
        pDfuDesc = (uint8_t *)pdesc;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	613b      	str	r3, [r7, #16]
        break;
 8006660:	e005      	b.n	800666e <USBD_DFU_GetDfuFuncDesc+0x52>
    while (ptr < desc->wTotalLength)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	885b      	ldrh	r3, [r3, #2]
 8006666:	b29a      	uxth	r2, r3
 8006668:	897b      	ldrh	r3, [r7, #10]
 800666a:	429a      	cmp	r2, r3
 800666c:	d8eb      	bhi.n	8006646 <USBD_DFU_GetDfuFuncDesc+0x2a>
      }
    }
  }
  return pDfuDesc;
 800666e:	693b      	ldr	r3, [r7, #16]
}
 8006670:	4618      	mov	r0, r3
 8006672:	3718      	adds	r7, #24
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b086      	sub	sp, #24
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	4613      	mov	r3, r2
 8006684:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d101      	bne.n	8006690 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800668c:	2303      	movs	r3, #3
 800668e:	e01f      	b.n	80066d0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d003      	beq.n	80066b6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	79fa      	ldrb	r2, [r7, #7]
 80066c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f001 fee3 	bl	8008490 <USBD_LL_Init>
 80066ca:	4603      	mov	r3, r0
 80066cc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80066ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3718      	adds	r7, #24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80066e2:	2300      	movs	r3, #0
 80066e4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e025      	b.n	800673c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	683a      	ldr	r2, [r7, #0]
 80066f4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	32ae      	adds	r2, #174	@ 0xae
 8006702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00f      	beq.n	800672c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	32ae      	adds	r2, #174	@ 0xae
 8006716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800671a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671c:	f107 020e 	add.w	r2, r7, #14
 8006720:	4610      	mov	r0, r2
 8006722:	4798      	blx	r3
 8006724:	4602      	mov	r2, r0
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006732:	1c5a      	adds	r2, r3, #1
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800673a:	2300      	movs	r3, #0
}
 800673c:	4618      	mov	r0, r3
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f001 feeb 	bl	8008528 <USBD_LL_Start>
 8006752:	4603      	mov	r3, r0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3708      	adds	r7, #8
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f001 fefa 	bl	800855e <USBD_LL_Stop>
  }

  /* Reset the class ID */
  pdev->classId = 0U;
#else
  if (pdev->pClass[0] != NULL)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006770:	2b00      	cmp	r3, #0
 8006772:	d009      	beq.n	8006788 <USBD_Stop+0x2c>
  {
    (void)pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	6852      	ldr	r2, [r2, #4]
 8006780:	b2d2      	uxtb	r2, r2
 8006782:	4611      	mov	r1, r2
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return USBD_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006792:	b480      	push	{r7}
 8006794:	b083      	sub	sp, #12
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800679a:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800679c:	4618      	mov	r0, r3
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	460b      	mov	r3, r1
 80067b2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80067b4:	2300      	movs	r3, #0
 80067b6:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d009      	beq.n	80067d6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	78fa      	ldrb	r2, [r7, #3]
 80067cc:	4611      	mov	r1, r2
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	4798      	blx	r3
 80067d2:	4603      	mov	r3, r0
 80067d4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80067d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3710      	adds	r7, #16
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	460b      	mov	r3, r1
 80067ea:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80067ec:	2300      	movs	r3, #0
 80067ee:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	78fa      	ldrb	r2, [r7, #3]
 80067fa:	4611      	mov	r1, r2
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	4798      	blx	r3
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d001      	beq.n	800680a <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006806:	2303      	movs	r3, #3
 8006808:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800680a:	7bfb      	ldrb	r3, [r7, #15]
}
 800680c:	4618      	mov	r0, r3
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006824:	6839      	ldr	r1, [r7, #0]
 8006826:	4618      	mov	r0, r3
 8006828:	f001 f90f 	bl	8007a4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800683a:	461a      	mov	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006848:	f003 031f 	and.w	r3, r3, #31
 800684c:	2b02      	cmp	r3, #2
 800684e:	d01a      	beq.n	8006886 <USBD_LL_SetupStage+0x72>
 8006850:	2b02      	cmp	r3, #2
 8006852:	d822      	bhi.n	800689a <USBD_LL_SetupStage+0x86>
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <USBD_LL_SetupStage+0x4a>
 8006858:	2b01      	cmp	r3, #1
 800685a:	d00a      	beq.n	8006872 <USBD_LL_SetupStage+0x5e>
 800685c:	e01d      	b.n	800689a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006864:	4619      	mov	r1, r3
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 fb3e 	bl	8006ee8 <USBD_StdDevReq>
 800686c:	4603      	mov	r3, r0
 800686e:	73fb      	strb	r3, [r7, #15]
      break;
 8006870:	e020      	b.n	80068b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006878:	4619      	mov	r1, r3
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 fba6 	bl	8006fcc <USBD_StdItfReq>
 8006880:	4603      	mov	r3, r0
 8006882:	73fb      	strb	r3, [r7, #15]
      break;
 8006884:	e016      	b.n	80068b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800688c:	4619      	mov	r1, r3
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 fc08 	bl	80070a4 <USBD_StdEPReq>
 8006894:	4603      	mov	r3, r0
 8006896:	73fb      	strb	r3, [r7, #15]
      break;
 8006898:	e00c      	b.n	80068b4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80068a0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	4619      	mov	r1, r3
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f001 fe99 	bl	80085e0 <USBD_LL_StallEP>
 80068ae:	4603      	mov	r3, r0
 80068b0:	73fb      	strb	r3, [r7, #15]
      break;
 80068b2:	bf00      	nop
  }

  return ret;
 80068b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3710      	adds	r7, #16
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}

080068be <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80068be:	b580      	push	{r7, lr}
 80068c0:	b086      	sub	sp, #24
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	60f8      	str	r0, [r7, #12]
 80068c6:	460b      	mov	r3, r1
 80068c8:	607a      	str	r2, [r7, #4]
 80068ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80068cc:	2300      	movs	r3, #0
 80068ce:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80068d0:	7afb      	ldrb	r3, [r7, #11]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d177      	bne.n	80069c6 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80068dc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80068e4:	2b03      	cmp	r3, #3
 80068e6:	f040 80a1 	bne.w	8006a2c <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	693a      	ldr	r2, [r7, #16]
 80068f0:	8992      	ldrh	r2, [r2, #12]
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d91c      	bls.n	8006930 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	8992      	ldrh	r2, [r2, #12]
 80068fe:	1a9a      	subs	r2, r3, r2
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	8992      	ldrh	r2, [r2, #12]
 800690c:	441a      	add	r2, r3
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	6919      	ldr	r1, [r3, #16]
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	899b      	ldrh	r3, [r3, #12]
 800691a:	461a      	mov	r2, r3
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	4293      	cmp	r3, r2
 8006922:	bf38      	it	cc
 8006924:	4613      	movcc	r3, r2
 8006926:	461a      	mov	r2, r3
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f001 f995 	bl	8007c58 <USBD_CtlContinueRx>
 800692e:	e07d      	b.n	8006a2c <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006936:	f003 031f 	and.w	r3, r3, #31
 800693a:	2b02      	cmp	r3, #2
 800693c:	d014      	beq.n	8006968 <USBD_LL_DataOutStage+0xaa>
 800693e:	2b02      	cmp	r3, #2
 8006940:	d81d      	bhi.n	800697e <USBD_LL_DataOutStage+0xc0>
 8006942:	2b00      	cmp	r3, #0
 8006944:	d002      	beq.n	800694c <USBD_LL_DataOutStage+0x8e>
 8006946:	2b01      	cmp	r3, #1
 8006948:	d003      	beq.n	8006952 <USBD_LL_DataOutStage+0x94>
 800694a:	e018      	b.n	800697e <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	75bb      	strb	r3, [r7, #22]
            break;
 8006950:	e018      	b.n	8006984 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006958:	b2db      	uxtb	r3, r3
 800695a:	4619      	mov	r1, r3
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 fa6e 	bl	8006e3e <USBD_CoreFindIF>
 8006962:	4603      	mov	r3, r0
 8006964:	75bb      	strb	r3, [r7, #22]
            break;
 8006966:	e00d      	b.n	8006984 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800696e:	b2db      	uxtb	r3, r3
 8006970:	4619      	mov	r1, r3
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	f000 fa70 	bl	8006e58 <USBD_CoreFindEP>
 8006978:	4603      	mov	r3, r0
 800697a:	75bb      	strb	r3, [r7, #22]
            break;
 800697c:	e002      	b.n	8006984 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800697e:	2300      	movs	r3, #0
 8006980:	75bb      	strb	r3, [r7, #22]
            break;
 8006982:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006984:	7dbb      	ldrb	r3, [r7, #22]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d119      	bne.n	80069be <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b03      	cmp	r3, #3
 8006994:	d113      	bne.n	80069be <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006996:	7dba      	ldrb	r2, [r7, #22]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	32ae      	adds	r2, #174	@ 0xae
 800699c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00b      	beq.n	80069be <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80069a6:	7dba      	ldrb	r2, [r7, #22]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80069ae:	7dba      	ldrb	r2, [r7, #22]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	32ae      	adds	r2, #174	@ 0xae
 80069b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f001 f95b 	bl	8007c7a <USBD_CtlSendStatus>
 80069c4:	e032      	b.n	8006a2c <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80069c6:	7afb      	ldrb	r3, [r7, #11]
 80069c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	4619      	mov	r1, r3
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f000 fa41 	bl	8006e58 <USBD_CoreFindEP>
 80069d6:	4603      	mov	r3, r0
 80069d8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80069da:	7dbb      	ldrb	r3, [r7, #22]
 80069dc:	2bff      	cmp	r3, #255	@ 0xff
 80069de:	d025      	beq.n	8006a2c <USBD_LL_DataOutStage+0x16e>
 80069e0:	7dbb      	ldrb	r3, [r7, #22]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d122      	bne.n	8006a2c <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	2b03      	cmp	r3, #3
 80069f0:	d117      	bne.n	8006a22 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80069f2:	7dba      	ldrb	r2, [r7, #22]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	32ae      	adds	r2, #174	@ 0xae
 80069f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00f      	beq.n	8006a22 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8006a02:	7dba      	ldrb	r2, [r7, #22]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006a0a:	7dba      	ldrb	r2, [r7, #22]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	32ae      	adds	r2, #174	@ 0xae
 8006a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	7afa      	ldrb	r2, [r7, #11]
 8006a18:	4611      	mov	r1, r2
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	4798      	blx	r3
 8006a1e:	4603      	mov	r3, r0
 8006a20:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006a22:	7dfb      	ldrb	r3, [r7, #23]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d001      	beq.n	8006a2c <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8006a28:	7dfb      	ldrb	r3, [r7, #23]
 8006a2a:	e000      	b.n	8006a2e <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3718      	adds	r7, #24
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b086      	sub	sp, #24
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	60f8      	str	r0, [r7, #12]
 8006a3e:	460b      	mov	r3, r1
 8006a40:	607a      	str	r2, [r7, #4]
 8006a42:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006a44:	7afb      	ldrb	r3, [r7, #11]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d178      	bne.n	8006b3c <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	3314      	adds	r3, #20
 8006a4e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d163      	bne.n	8006b22 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	8992      	ldrh	r2, [r2, #12]
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d91c      	bls.n	8006aa0 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	8992      	ldrh	r2, [r2, #12]
 8006a6e:	1a9a      	subs	r2, r3, r2
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	8992      	ldrh	r2, [r2, #12]
 8006a7c:	441a      	add	r2, r3
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	6919      	ldr	r1, [r3, #16]
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	68f8      	ldr	r0, [r7, #12]
 8006a8e:	f001 f8b1 	bl	8007bf4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006a92:	2300      	movs	r3, #0
 8006a94:	2200      	movs	r2, #0
 8006a96:	2100      	movs	r1, #0
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f001 fe4b 	bl	8008734 <USBD_LL_PrepareReceive>
 8006a9e:	e040      	b.n	8006b22 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	899b      	ldrh	r3, [r3, #12]
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d11c      	bne.n	8006ae8 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	693a      	ldr	r2, [r7, #16]
 8006ab4:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d316      	bcc.n	8006ae8 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d20f      	bcs.n	8006ae8 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006ac8:	2200      	movs	r2, #0
 8006aca:	2100      	movs	r1, #0
 8006acc:	68f8      	ldr	r0, [r7, #12]
 8006ace:	f001 f891 	bl	8007bf4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006ada:	2300      	movs	r3, #0
 8006adc:	2200      	movs	r2, #0
 8006ade:	2100      	movs	r1, #0
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f001 fe27 	bl	8008734 <USBD_LL_PrepareReceive>
 8006ae6:	e01c      	b.n	8006b22 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	2b03      	cmp	r3, #3
 8006af2:	d10f      	bne.n	8006b14 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d009      	beq.n	8006b14 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006b14:	2180      	movs	r1, #128	@ 0x80
 8006b16:	68f8      	ldr	r0, [r7, #12]
 8006b18:	f001 fd62 	bl	80085e0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f001 f8bf 	bl	8007ca0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d03a      	beq.n	8006ba2 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	f7ff fe30 	bl	8006792 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006b3a:	e032      	b.n	8006ba2 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006b3c:	7afb      	ldrb	r3, [r7, #11]
 8006b3e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	4619      	mov	r1, r3
 8006b46:	68f8      	ldr	r0, [r7, #12]
 8006b48:	f000 f986 	bl	8006e58 <USBD_CoreFindEP>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b50:	7dfb      	ldrb	r3, [r7, #23]
 8006b52:	2bff      	cmp	r3, #255	@ 0xff
 8006b54:	d025      	beq.n	8006ba2 <USBD_LL_DataInStage+0x16c>
 8006b56:	7dfb      	ldrb	r3, [r7, #23]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d122      	bne.n	8006ba2 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b03      	cmp	r3, #3
 8006b66:	d11c      	bne.n	8006ba2 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006b68:	7dfa      	ldrb	r2, [r7, #23]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	32ae      	adds	r2, #174	@ 0xae
 8006b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d014      	beq.n	8006ba2 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8006b78:	7dfa      	ldrb	r2, [r7, #23]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006b80:	7dfa      	ldrb	r2, [r7, #23]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	32ae      	adds	r2, #174	@ 0xae
 8006b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b8a:	695b      	ldr	r3, [r3, #20]
 8006b8c:	7afa      	ldrb	r2, [r7, #11]
 8006b8e:	4611      	mov	r1, r2
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	4798      	blx	r3
 8006b94:	4603      	mov	r3, r0
 8006b96:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006b98:	7dbb      	ldrb	r3, [r7, #22]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d001      	beq.n	8006ba2 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8006b9e:	7dbb      	ldrb	r3, [r7, #22]
 8006ba0:	e000      	b.n	8006ba4 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3718      	adds	r7, #24
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d014      	beq.n	8006c12 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00e      	beq.n	8006c12 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	6852      	ldr	r2, [r2, #4]
 8006c00:	b2d2      	uxtb	r2, r2
 8006c02:	4611      	mov	r1, r2
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	4798      	blx	r3
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d001      	beq.n	8006c12 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006c0e:	2303      	movs	r3, #3
 8006c10:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006c12:	2340      	movs	r3, #64	@ 0x40
 8006c14:	2200      	movs	r2, #0
 8006c16:	2100      	movs	r1, #0
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f001 fcbb 	bl	8008594 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2240      	movs	r2, #64	@ 0x40
 8006c2a:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006c2e:	2340      	movs	r3, #64	@ 0x40
 8006c30:	2200      	movs	r2, #0
 8006c32:	2180      	movs	r1, #128	@ 0x80
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f001 fcad 	bl	8008594 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2240      	movs	r2, #64	@ 0x40
 8006c46:	841a      	strh	r2, [r3, #32]

  return ret;
 8006c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3710      	adds	r7, #16
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006c52:	b480      	push	{r7}
 8006c54:	b083      	sub	sp, #12
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
 8006c5a:	460b      	mov	r3, r1
 8006c5c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	78fa      	ldrb	r2, [r7, #3]
 8006c62:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	370c      	adds	r7, #12
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	d006      	beq.n	8006c94 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c8c:	b2da      	uxtb	r2, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2204      	movs	r2, #4
 8006c98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	370c      	adds	r7, #12
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b083      	sub	sp, #12
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	2b04      	cmp	r3, #4
 8006cbc:	d106      	bne.n	8006ccc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006cc4:	b2da      	uxtb	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	370c      	adds	r7, #12
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b082      	sub	sp, #8
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b03      	cmp	r3, #3
 8006cec:	d110      	bne.n	8006d10 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d00b      	beq.n	8006d10 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006cfe:	69db      	ldr	r3, [r3, #28]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d005      	beq.n	8006d10 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d0a:	69db      	ldr	r3, [r3, #28]
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b082      	sub	sp, #8
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
 8006d22:	460b      	mov	r3, r1
 8006d24:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	32ae      	adds	r2, #174	@ 0xae
 8006d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d101      	bne.n	8006d3c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e01c      	b.n	8006d76 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b03      	cmp	r3, #3
 8006d46:	d115      	bne.n	8006d74 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	32ae      	adds	r2, #174	@ 0xae
 8006d52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d00b      	beq.n	8006d74 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	32ae      	adds	r2, #174	@ 0xae
 8006d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d6a:	6a1b      	ldr	r3, [r3, #32]
 8006d6c:	78fa      	ldrb	r2, [r7, #3]
 8006d6e:	4611      	mov	r1, r2
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3708      	adds	r7, #8
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}

08006d7e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006d7e:	b580      	push	{r7, lr}
 8006d80:	b082      	sub	sp, #8
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	6078      	str	r0, [r7, #4]
 8006d86:	460b      	mov	r3, r1
 8006d88:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	32ae      	adds	r2, #174	@ 0xae
 8006d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d101      	bne.n	8006da0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	e01c      	b.n	8006dda <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	2b03      	cmp	r3, #3
 8006daa:	d115      	bne.n	8006dd8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	32ae      	adds	r2, #174	@ 0xae
 8006db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00b      	beq.n	8006dd8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	32ae      	adds	r2, #174	@ 0xae
 8006dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd0:	78fa      	ldrb	r2, [r7, #3]
 8006dd2:	4611      	mov	r1, r2
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006de2:	b480      	push	{r7}
 8006de4:	b083      	sub	sp, #12
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006dea:	2300      	movs	r3, #0
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006e00:	2300      	movs	r3, #0
 8006e02:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00e      	beq.n	8006e34 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	6852      	ldr	r2, [r2, #4]
 8006e22:	b2d2      	uxtb	r2, r2
 8006e24:	4611      	mov	r1, r2
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	4798      	blx	r3
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006e30:	2303      	movs	r3, #3
 8006e32:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3710      	adds	r7, #16
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}

08006e3e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b083      	sub	sp, #12
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
 8006e46:	460b      	mov	r3, r1
 8006e48:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006e4a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	370c      	adds	r7, #12
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr

08006e58 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b083      	sub	sp, #12
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	460b      	mov	r3, r1
 8006e62:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006e64:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	370c      	adds	r7, #12
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr

08006e72 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b085      	sub	sp, #20
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
 8006e7a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	881b      	ldrh	r3, [r3, #0]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	7812      	ldrb	r2, [r2, #0]
 8006e88:	4413      	add	r3, r2
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	461a      	mov	r2, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4413      	add	r3, r2
 8006e9a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr

08006eaa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006eaa:	b480      	push	{r7}
 8006eac:	b087      	sub	sp, #28
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006ec8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006ecc:	021b      	lsls	r3, r3, #8
 8006ece:	b21a      	sxth	r2, r3
 8006ed0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	b21b      	sxth	r3, r3
 8006ed8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006eda:	89fb      	ldrh	r3, [r7, #14]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	371c      	adds	r7, #28
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006efe:	2b40      	cmp	r3, #64	@ 0x40
 8006f00:	d005      	beq.n	8006f0e <USBD_StdDevReq+0x26>
 8006f02:	2b40      	cmp	r3, #64	@ 0x40
 8006f04:	d857      	bhi.n	8006fb6 <USBD_StdDevReq+0xce>
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00f      	beq.n	8006f2a <USBD_StdDevReq+0x42>
 8006f0a:	2b20      	cmp	r3, #32
 8006f0c:	d153      	bne.n	8006fb6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	32ae      	adds	r2, #174	@ 0xae
 8006f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	6839      	ldr	r1, [r7, #0]
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	4798      	blx	r3
 8006f24:	4603      	mov	r3, r0
 8006f26:	73fb      	strb	r3, [r7, #15]
      break;
 8006f28:	e04a      	b.n	8006fc0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	785b      	ldrb	r3, [r3, #1]
 8006f2e:	2b09      	cmp	r3, #9
 8006f30:	d83b      	bhi.n	8006faa <USBD_StdDevReq+0xc2>
 8006f32:	a201      	add	r2, pc, #4	@ (adr r2, 8006f38 <USBD_StdDevReq+0x50>)
 8006f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f38:	08006f8d 	.word	0x08006f8d
 8006f3c:	08006fa1 	.word	0x08006fa1
 8006f40:	08006fab 	.word	0x08006fab
 8006f44:	08006f97 	.word	0x08006f97
 8006f48:	08006fab 	.word	0x08006fab
 8006f4c:	08006f6b 	.word	0x08006f6b
 8006f50:	08006f61 	.word	0x08006f61
 8006f54:	08006fab 	.word	0x08006fab
 8006f58:	08006f83 	.word	0x08006f83
 8006f5c:	08006f75 	.word	0x08006f75
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006f60:	6839      	ldr	r1, [r7, #0]
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fa3e 	bl	80073e4 <USBD_GetDescriptor>
          break;
 8006f68:	e024      	b.n	8006fb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006f6a:	6839      	ldr	r1, [r7, #0]
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f000 fbc9 	bl	8007704 <USBD_SetAddress>
          break;
 8006f72:	e01f      	b.n	8006fb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006f74:	6839      	ldr	r1, [r7, #0]
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 fc08 	bl	800778c <USBD_SetConfig>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	73fb      	strb	r3, [r7, #15]
          break;
 8006f80:	e018      	b.n	8006fb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006f82:	6839      	ldr	r1, [r7, #0]
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 fcab 	bl	80078e0 <USBD_GetConfig>
          break;
 8006f8a:	e013      	b.n	8006fb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006f8c:	6839      	ldr	r1, [r7, #0]
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 fcdc 	bl	800794c <USBD_GetStatus>
          break;
 8006f94:	e00e      	b.n	8006fb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006f96:	6839      	ldr	r1, [r7, #0]
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fd0b 	bl	80079b4 <USBD_SetFeature>
          break;
 8006f9e:	e009      	b.n	8006fb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006fa0:	6839      	ldr	r1, [r7, #0]
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fd2f 	bl	8007a06 <USBD_ClrFeature>
          break;
 8006fa8:	e004      	b.n	8006fb4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006faa:	6839      	ldr	r1, [r7, #0]
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 fd86 	bl	8007abe <USBD_CtlError>
          break;
 8006fb2:	bf00      	nop
      }
      break;
 8006fb4:	e004      	b.n	8006fc0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006fb6:	6839      	ldr	r1, [r7, #0]
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 fd80 	bl	8007abe <USBD_CtlError>
      break;
 8006fbe:	bf00      	nop
  }

  return ret;
 8006fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop

08006fcc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006fe2:	2b40      	cmp	r3, #64	@ 0x40
 8006fe4:	d005      	beq.n	8006ff2 <USBD_StdItfReq+0x26>
 8006fe6:	2b40      	cmp	r3, #64	@ 0x40
 8006fe8:	d852      	bhi.n	8007090 <USBD_StdItfReq+0xc4>
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d001      	beq.n	8006ff2 <USBD_StdItfReq+0x26>
 8006fee:	2b20      	cmp	r3, #32
 8006ff0:	d14e      	bne.n	8007090 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	d840      	bhi.n	8007082 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	889b      	ldrh	r3, [r3, #4]
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b01      	cmp	r3, #1
 8007008:	d836      	bhi.n	8007078 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	889b      	ldrh	r3, [r3, #4]
 800700e:	b2db      	uxtb	r3, r3
 8007010:	4619      	mov	r1, r3
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7ff ff13 	bl	8006e3e <USBD_CoreFindIF>
 8007018:	4603      	mov	r3, r0
 800701a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800701c:	7bbb      	ldrb	r3, [r7, #14]
 800701e:	2bff      	cmp	r3, #255	@ 0xff
 8007020:	d01d      	beq.n	800705e <USBD_StdItfReq+0x92>
 8007022:	7bbb      	ldrb	r3, [r7, #14]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d11a      	bne.n	800705e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007028:	7bba      	ldrb	r2, [r7, #14]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	32ae      	adds	r2, #174	@ 0xae
 800702e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00f      	beq.n	8007058 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007038:	7bba      	ldrb	r2, [r7, #14]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007040:	7bba      	ldrb	r2, [r7, #14]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	32ae      	adds	r2, #174	@ 0xae
 8007046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	6839      	ldr	r1, [r7, #0]
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	4798      	blx	r3
 8007052:	4603      	mov	r3, r0
 8007054:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007056:	e004      	b.n	8007062 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007058:	2303      	movs	r3, #3
 800705a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800705c:	e001      	b.n	8007062 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800705e:	2303      	movs	r3, #3
 8007060:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	88db      	ldrh	r3, [r3, #6]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d110      	bne.n	800708c <USBD_StdItfReq+0xc0>
 800706a:	7bfb      	ldrb	r3, [r7, #15]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d10d      	bne.n	800708c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f000 fe02 	bl	8007c7a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007076:	e009      	b.n	800708c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007078:	6839      	ldr	r1, [r7, #0]
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 fd1f 	bl	8007abe <USBD_CtlError>
          break;
 8007080:	e004      	b.n	800708c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007082:	6839      	ldr	r1, [r7, #0]
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 fd1a 	bl	8007abe <USBD_CtlError>
          break;
 800708a:	e000      	b.n	800708e <USBD_StdItfReq+0xc2>
          break;
 800708c:	bf00      	nop
      }
      break;
 800708e:	e004      	b.n	800709a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007090:	6839      	ldr	r1, [r7, #0]
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 fd13 	bl	8007abe <USBD_CtlError>
      break;
 8007098:	bf00      	nop
  }

  return ret;
 800709a:	7bfb      	ldrb	r3, [r7, #15]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3710      	adds	r7, #16
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}

080070a4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	889b      	ldrh	r3, [r3, #4]
 80070b6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80070c0:	2b40      	cmp	r3, #64	@ 0x40
 80070c2:	d007      	beq.n	80070d4 <USBD_StdEPReq+0x30>
 80070c4:	2b40      	cmp	r3, #64	@ 0x40
 80070c6:	f200 8181 	bhi.w	80073cc <USBD_StdEPReq+0x328>
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d02a      	beq.n	8007124 <USBD_StdEPReq+0x80>
 80070ce:	2b20      	cmp	r3, #32
 80070d0:	f040 817c 	bne.w	80073cc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80070d4:	7bbb      	ldrb	r3, [r7, #14]
 80070d6:	4619      	mov	r1, r3
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7ff febd 	bl	8006e58 <USBD_CoreFindEP>
 80070de:	4603      	mov	r3, r0
 80070e0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80070e2:	7b7b      	ldrb	r3, [r7, #13]
 80070e4:	2bff      	cmp	r3, #255	@ 0xff
 80070e6:	f000 8176 	beq.w	80073d6 <USBD_StdEPReq+0x332>
 80070ea:	7b7b      	ldrb	r3, [r7, #13]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f040 8172 	bne.w	80073d6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80070f2:	7b7a      	ldrb	r2, [r7, #13]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80070fa:	7b7a      	ldrb	r2, [r7, #13]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	32ae      	adds	r2, #174	@ 0xae
 8007100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	2b00      	cmp	r3, #0
 8007108:	f000 8165 	beq.w	80073d6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800710c:	7b7a      	ldrb	r2, [r7, #13]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	32ae      	adds	r2, #174	@ 0xae
 8007112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	6839      	ldr	r1, [r7, #0]
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	4798      	blx	r3
 800711e:	4603      	mov	r3, r0
 8007120:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007122:	e158      	b.n	80073d6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	785b      	ldrb	r3, [r3, #1]
 8007128:	2b03      	cmp	r3, #3
 800712a:	d008      	beq.n	800713e <USBD_StdEPReq+0x9a>
 800712c:	2b03      	cmp	r3, #3
 800712e:	f300 8147 	bgt.w	80073c0 <USBD_StdEPReq+0x31c>
 8007132:	2b00      	cmp	r3, #0
 8007134:	f000 809b 	beq.w	800726e <USBD_StdEPReq+0x1ca>
 8007138:	2b01      	cmp	r3, #1
 800713a:	d03c      	beq.n	80071b6 <USBD_StdEPReq+0x112>
 800713c:	e140      	b.n	80073c0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b02      	cmp	r3, #2
 8007148:	d002      	beq.n	8007150 <USBD_StdEPReq+0xac>
 800714a:	2b03      	cmp	r3, #3
 800714c:	d016      	beq.n	800717c <USBD_StdEPReq+0xd8>
 800714e:	e02c      	b.n	80071aa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007150:	7bbb      	ldrb	r3, [r7, #14]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00d      	beq.n	8007172 <USBD_StdEPReq+0xce>
 8007156:	7bbb      	ldrb	r3, [r7, #14]
 8007158:	2b80      	cmp	r3, #128	@ 0x80
 800715a:	d00a      	beq.n	8007172 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800715c:	7bbb      	ldrb	r3, [r7, #14]
 800715e:	4619      	mov	r1, r3
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f001 fa3d 	bl	80085e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007166:	2180      	movs	r1, #128	@ 0x80
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f001 fa39 	bl	80085e0 <USBD_LL_StallEP>
 800716e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007170:	e020      	b.n	80071b4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007172:	6839      	ldr	r1, [r7, #0]
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 fca2 	bl	8007abe <USBD_CtlError>
              break;
 800717a:	e01b      	b.n	80071b4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	885b      	ldrh	r3, [r3, #2]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d10e      	bne.n	80071a2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007184:	7bbb      	ldrb	r3, [r7, #14]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00b      	beq.n	80071a2 <USBD_StdEPReq+0xfe>
 800718a:	7bbb      	ldrb	r3, [r7, #14]
 800718c:	2b80      	cmp	r3, #128	@ 0x80
 800718e:	d008      	beq.n	80071a2 <USBD_StdEPReq+0xfe>
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	88db      	ldrh	r3, [r3, #6]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d104      	bne.n	80071a2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007198:	7bbb      	ldrb	r3, [r7, #14]
 800719a:	4619      	mov	r1, r3
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f001 fa1f 	bl	80085e0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 fd69 	bl	8007c7a <USBD_CtlSendStatus>

              break;
 80071a8:	e004      	b.n	80071b4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80071aa:	6839      	ldr	r1, [r7, #0]
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 fc86 	bl	8007abe <USBD_CtlError>
              break;
 80071b2:	bf00      	nop
          }
          break;
 80071b4:	e109      	b.n	80073ca <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	2b02      	cmp	r3, #2
 80071c0:	d002      	beq.n	80071c8 <USBD_StdEPReq+0x124>
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d016      	beq.n	80071f4 <USBD_StdEPReq+0x150>
 80071c6:	e04b      	b.n	8007260 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80071c8:	7bbb      	ldrb	r3, [r7, #14]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00d      	beq.n	80071ea <USBD_StdEPReq+0x146>
 80071ce:	7bbb      	ldrb	r3, [r7, #14]
 80071d0:	2b80      	cmp	r3, #128	@ 0x80
 80071d2:	d00a      	beq.n	80071ea <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80071d4:	7bbb      	ldrb	r3, [r7, #14]
 80071d6:	4619      	mov	r1, r3
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f001 fa01 	bl	80085e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80071de:	2180      	movs	r1, #128	@ 0x80
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f001 f9fd 	bl	80085e0 <USBD_LL_StallEP>
 80071e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80071e8:	e040      	b.n	800726c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80071ea:	6839      	ldr	r1, [r7, #0]
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 fc66 	bl	8007abe <USBD_CtlError>
              break;
 80071f2:	e03b      	b.n	800726c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	885b      	ldrh	r3, [r3, #2]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d136      	bne.n	800726a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80071fc:	7bbb      	ldrb	r3, [r7, #14]
 80071fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007202:	2b00      	cmp	r3, #0
 8007204:	d004      	beq.n	8007210 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007206:	7bbb      	ldrb	r3, [r7, #14]
 8007208:	4619      	mov	r1, r3
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f001 fa07 	bl	800861e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 fd32 	bl	8007c7a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007216:	7bbb      	ldrb	r3, [r7, #14]
 8007218:	4619      	mov	r1, r3
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f7ff fe1c 	bl	8006e58 <USBD_CoreFindEP>
 8007220:	4603      	mov	r3, r0
 8007222:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007224:	7b7b      	ldrb	r3, [r7, #13]
 8007226:	2bff      	cmp	r3, #255	@ 0xff
 8007228:	d01f      	beq.n	800726a <USBD_StdEPReq+0x1c6>
 800722a:	7b7b      	ldrb	r3, [r7, #13]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d11c      	bne.n	800726a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007230:	7b7a      	ldrb	r2, [r7, #13]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007238:	7b7a      	ldrb	r2, [r7, #13]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	32ae      	adds	r2, #174	@ 0xae
 800723e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d010      	beq.n	800726a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007248:	7b7a      	ldrb	r2, [r7, #13]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	32ae      	adds	r2, #174	@ 0xae
 800724e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	6839      	ldr	r1, [r7, #0]
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	4798      	blx	r3
 800725a:	4603      	mov	r3, r0
 800725c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800725e:	e004      	b.n	800726a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007260:	6839      	ldr	r1, [r7, #0]
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fc2b 	bl	8007abe <USBD_CtlError>
              break;
 8007268:	e000      	b.n	800726c <USBD_StdEPReq+0x1c8>
              break;
 800726a:	bf00      	nop
          }
          break;
 800726c:	e0ad      	b.n	80073ca <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007274:	b2db      	uxtb	r3, r3
 8007276:	2b02      	cmp	r3, #2
 8007278:	d002      	beq.n	8007280 <USBD_StdEPReq+0x1dc>
 800727a:	2b03      	cmp	r3, #3
 800727c:	d033      	beq.n	80072e6 <USBD_StdEPReq+0x242>
 800727e:	e099      	b.n	80073b4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007280:	7bbb      	ldrb	r3, [r7, #14]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d007      	beq.n	8007296 <USBD_StdEPReq+0x1f2>
 8007286:	7bbb      	ldrb	r3, [r7, #14]
 8007288:	2b80      	cmp	r3, #128	@ 0x80
 800728a:	d004      	beq.n	8007296 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800728c:	6839      	ldr	r1, [r7, #0]
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fc15 	bl	8007abe <USBD_CtlError>
                break;
 8007294:	e093      	b.n	80073be <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007296:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800729a:	2b00      	cmp	r3, #0
 800729c:	da0b      	bge.n	80072b6 <USBD_StdEPReq+0x212>
 800729e:	7bbb      	ldrb	r3, [r7, #14]
 80072a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80072a4:	4613      	mov	r3, r2
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4413      	add	r3, r2
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	3310      	adds	r3, #16
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	4413      	add	r3, r2
 80072b2:	3304      	adds	r3, #4
 80072b4:	e00b      	b.n	80072ce <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80072b6:	7bbb      	ldrb	r3, [r7, #14]
 80072b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80072bc:	4613      	mov	r3, r2
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	4413      	add	r3, r2
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	4413      	add	r3, r2
 80072cc:	3304      	adds	r3, #4
 80072ce:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	2200      	movs	r2, #0
 80072d4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	330e      	adds	r3, #14
 80072da:	2202      	movs	r2, #2
 80072dc:	4619      	mov	r1, r3
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fc6a 	bl	8007bb8 <USBD_CtlSendData>
              break;
 80072e4:	e06b      	b.n	80073be <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80072e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	da11      	bge.n	8007312 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80072ee:	7bbb      	ldrb	r3, [r7, #14]
 80072f0:	f003 020f 	and.w	r2, r3, #15
 80072f4:	6879      	ldr	r1, [r7, #4]
 80072f6:	4613      	mov	r3, r2
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	4413      	add	r3, r2
 80072fc:	009b      	lsls	r3, r3, #2
 80072fe:	440b      	add	r3, r1
 8007300:	3323      	adds	r3, #35	@ 0x23
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d117      	bne.n	8007338 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007308:	6839      	ldr	r1, [r7, #0]
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 fbd7 	bl	8007abe <USBD_CtlError>
                  break;
 8007310:	e055      	b.n	80073be <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007312:	7bbb      	ldrb	r3, [r7, #14]
 8007314:	f003 020f 	and.w	r2, r3, #15
 8007318:	6879      	ldr	r1, [r7, #4]
 800731a:	4613      	mov	r3, r2
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	4413      	add	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	440b      	add	r3, r1
 8007324:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d104      	bne.n	8007338 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800732e:	6839      	ldr	r1, [r7, #0]
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 fbc4 	bl	8007abe <USBD_CtlError>
                  break;
 8007336:	e042      	b.n	80073be <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007338:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800733c:	2b00      	cmp	r3, #0
 800733e:	da0b      	bge.n	8007358 <USBD_StdEPReq+0x2b4>
 8007340:	7bbb      	ldrb	r3, [r7, #14]
 8007342:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007346:	4613      	mov	r3, r2
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	4413      	add	r3, r2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	3310      	adds	r3, #16
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	4413      	add	r3, r2
 8007354:	3304      	adds	r3, #4
 8007356:	e00b      	b.n	8007370 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007358:	7bbb      	ldrb	r3, [r7, #14]
 800735a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800735e:	4613      	mov	r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	4413      	add	r3, r2
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	4413      	add	r3, r2
 800736e:	3304      	adds	r3, #4
 8007370:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007372:	7bbb      	ldrb	r3, [r7, #14]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <USBD_StdEPReq+0x2da>
 8007378:	7bbb      	ldrb	r3, [r7, #14]
 800737a:	2b80      	cmp	r3, #128	@ 0x80
 800737c:	d103      	bne.n	8007386 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	2200      	movs	r2, #0
 8007382:	739a      	strb	r2, [r3, #14]
 8007384:	e00e      	b.n	80073a4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007386:	7bbb      	ldrb	r3, [r7, #14]
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f001 f966 	bl	800865c <USBD_LL_IsStallEP>
 8007390:	4603      	mov	r3, r0
 8007392:	2b00      	cmp	r3, #0
 8007394:	d003      	beq.n	800739e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	2201      	movs	r2, #1
 800739a:	739a      	strb	r2, [r3, #14]
 800739c:	e002      	b.n	80073a4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	2200      	movs	r2, #0
 80073a2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	330e      	adds	r3, #14
 80073a8:	2202      	movs	r2, #2
 80073aa:	4619      	mov	r1, r3
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 fc03 	bl	8007bb8 <USBD_CtlSendData>
              break;
 80073b2:	e004      	b.n	80073be <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80073b4:	6839      	ldr	r1, [r7, #0]
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fb81 	bl	8007abe <USBD_CtlError>
              break;
 80073bc:	bf00      	nop
          }
          break;
 80073be:	e004      	b.n	80073ca <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80073c0:	6839      	ldr	r1, [r7, #0]
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 fb7b 	bl	8007abe <USBD_CtlError>
          break;
 80073c8:	bf00      	nop
      }
      break;
 80073ca:	e005      	b.n	80073d8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80073cc:	6839      	ldr	r1, [r7, #0]
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fb75 	bl	8007abe <USBD_CtlError>
      break;
 80073d4:	e000      	b.n	80073d8 <USBD_StdEPReq+0x334>
      break;
 80073d6:	bf00      	nop
  }

  return ret;
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3710      	adds	r7, #16
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
	...

080073e4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80073ee:	2300      	movs	r3, #0
 80073f0:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
 80073f2:	2300      	movs	r3, #0
 80073f4:	617b      	str	r3, [r7, #20]
  uint8_t err = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	74fb      	strb	r3, [r7, #19]

  switch (req->wValue >> 8)
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	885b      	ldrh	r3, [r3, #2]
 80073fe:	0a1b      	lsrs	r3, r3, #8
 8007400:	b29b      	uxth	r3, r3
 8007402:	3b01      	subs	r3, #1
 8007404:	2b06      	cmp	r3, #6
 8007406:	f200 814f 	bhi.w	80076a8 <USBD_GetDescriptor+0x2c4>
 800740a:	a201      	add	r2, pc, #4	@ (adr r2, 8007410 <USBD_GetDescriptor+0x2c>)
 800740c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007410:	0800742d 	.word	0x0800742d
 8007414:	08007445 	.word	0x08007445
 8007418:	08007485 	.word	0x08007485
 800741c:	080076a9 	.word	0x080076a9
 8007420:	080076a9 	.word	0x080076a9
 8007424:	08007649 	.word	0x08007649
 8007428:	08007675 	.word	0x08007675
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	7c12      	ldrb	r2, [r2, #16]
 8007438:	f107 010a 	add.w	r1, r7, #10
 800743c:	4610      	mov	r0, r2
 800743e:	4798      	blx	r3
 8007440:	6178      	str	r0, [r7, #20]
      break;
 8007442:	e139      	b.n	80076b8 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	7c1b      	ldrb	r3, [r3, #16]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10d      	bne.n	8007468 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007454:	f107 020a 	add.w	r2, r7, #10
 8007458:	4610      	mov	r0, r2
 800745a:	4798      	blx	r3
 800745c:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	3301      	adds	r3, #1
 8007462:	2202      	movs	r2, #2
 8007464:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007466:	e127      	b.n	80076b8 <USBD_GetDescriptor+0x2d4>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800746e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007470:	f107 020a 	add.w	r2, r7, #10
 8007474:	4610      	mov	r0, r2
 8007476:	4798      	blx	r3
 8007478:	6178      	str	r0, [r7, #20]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	3301      	adds	r3, #1
 800747e:	2202      	movs	r2, #2
 8007480:	701a      	strb	r2, [r3, #0]
      break;
 8007482:	e119      	b.n	80076b8 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	885b      	ldrh	r3, [r3, #2]
 8007488:	b2db      	uxtb	r3, r3
 800748a:	2b05      	cmp	r3, #5
 800748c:	f200 80ac 	bhi.w	80075e8 <USBD_GetDescriptor+0x204>
 8007490:	a201      	add	r2, pc, #4	@ (adr r2, 8007498 <USBD_GetDescriptor+0xb4>)
 8007492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007496:	bf00      	nop
 8007498:	080074b1 	.word	0x080074b1
 800749c:	080074e5 	.word	0x080074e5
 80074a0:	08007519 	.word	0x08007519
 80074a4:	0800754d 	.word	0x0800754d
 80074a8:	08007581 	.word	0x08007581
 80074ac:	080075b5 	.word	0x080075b5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d00b      	beq.n	80074d4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	7c12      	ldrb	r2, [r2, #16]
 80074c8:	f107 010a 	add.w	r1, r7, #10
 80074cc:	4610      	mov	r0, r2
 80074ce:	4798      	blx	r3
 80074d0:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074d2:	e0b8      	b.n	8007646 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80074d4:	6839      	ldr	r1, [r7, #0]
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 faf1 	bl	8007abe <USBD_CtlError>
            err++;
 80074dc:	7cfb      	ldrb	r3, [r7, #19]
 80074de:	3301      	adds	r3, #1
 80074e0:	74fb      	strb	r3, [r7, #19]
          break;
 80074e2:	e0b0      	b.n	8007646 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00b      	beq.n	8007508 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	7c12      	ldrb	r2, [r2, #16]
 80074fc:	f107 010a 	add.w	r1, r7, #10
 8007500:	4610      	mov	r0, r2
 8007502:	4798      	blx	r3
 8007504:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007506:	e09e      	b.n	8007646 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8007508:	6839      	ldr	r1, [r7, #0]
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f000 fad7 	bl	8007abe <USBD_CtlError>
            err++;
 8007510:	7cfb      	ldrb	r3, [r7, #19]
 8007512:	3301      	adds	r3, #1
 8007514:	74fb      	strb	r3, [r7, #19]
          break;
 8007516:	e096      	b.n	8007646 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00b      	beq.n	800753c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	7c12      	ldrb	r2, [r2, #16]
 8007530:	f107 010a 	add.w	r1, r7, #10
 8007534:	4610      	mov	r0, r2
 8007536:	4798      	blx	r3
 8007538:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800753a:	e084      	b.n	8007646 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800753c:	6839      	ldr	r1, [r7, #0]
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 fabd 	bl	8007abe <USBD_CtlError>
            err++;
 8007544:	7cfb      	ldrb	r3, [r7, #19]
 8007546:	3301      	adds	r3, #1
 8007548:	74fb      	strb	r3, [r7, #19]
          break;
 800754a:	e07c      	b.n	8007646 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d00b      	beq.n	8007570 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	7c12      	ldrb	r2, [r2, #16]
 8007564:	f107 010a 	add.w	r1, r7, #10
 8007568:	4610      	mov	r0, r2
 800756a:	4798      	blx	r3
 800756c:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800756e:	e06a      	b.n	8007646 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8007570:	6839      	ldr	r1, [r7, #0]
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 faa3 	bl	8007abe <USBD_CtlError>
            err++;
 8007578:	7cfb      	ldrb	r3, [r7, #19]
 800757a:	3301      	adds	r3, #1
 800757c:	74fb      	strb	r3, [r7, #19]
          break;
 800757e:	e062      	b.n	8007646 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00b      	beq.n	80075a4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	7c12      	ldrb	r2, [r2, #16]
 8007598:	f107 010a 	add.w	r1, r7, #10
 800759c:	4610      	mov	r0, r2
 800759e:	4798      	blx	r3
 80075a0:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80075a2:	e050      	b.n	8007646 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80075a4:	6839      	ldr	r1, [r7, #0]
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 fa89 	bl	8007abe <USBD_CtlError>
            err++;
 80075ac:	7cfb      	ldrb	r3, [r7, #19]
 80075ae:	3301      	adds	r3, #1
 80075b0:	74fb      	strb	r3, [r7, #19]
          break;
 80075b2:	e048      	b.n	8007646 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d00b      	beq.n	80075d8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	7c12      	ldrb	r2, [r2, #16]
 80075cc:	f107 010a 	add.w	r1, r7, #10
 80075d0:	4610      	mov	r0, r2
 80075d2:	4798      	blx	r3
 80075d4:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80075d6:	e036      	b.n	8007646 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80075d8:	6839      	ldr	r1, [r7, #0]
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 fa6f 	bl	8007abe <USBD_CtlError>
            err++;
 80075e0:	7cfb      	ldrb	r3, [r7, #19]
 80075e2:	3301      	adds	r3, #1
 80075e4:	74fb      	strb	r3, [r7, #19]
          break;
 80075e6:	e02e      	b.n	8007646 <USBD_GetDescriptor+0x262>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          pbuf = NULL;
 80075e8:	2300      	movs	r3, #0
 80075ea:	617b      	str	r3, [r7, #20]

          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 80075ec:	2300      	movs	r3, #0
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	e020      	b.n	8007634 <USBD_GetDescriptor+0x250>
          {
            if (pdev->pClass[idx]->GetUsrStrDescriptor != NULL)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	32ae      	adds	r2, #174	@ 0xae
 80075f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d015      	beq.n	800762e <USBD_GetDescriptor+0x24a>
            {
              pdev->classId = idx;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	68fa      	ldr	r2, [r7, #12]
 8007606:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pbuf = pdev->pClass[idx]->GetUsrStrDescriptor(pdev, LOBYTE(req->wValue), &len);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	32ae      	adds	r2, #174	@ 0xae
 8007610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	8852      	ldrh	r2, [r2, #2]
 800761a:	b2d1      	uxtb	r1, r2
 800761c:	f107 020a 	add.w	r2, r7, #10
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	4798      	blx	r3
 8007624:	6178      	str	r0, [r7, #20]

              if (pbuf == NULL) /* This means that no class recognized the string index */
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d10a      	bne.n	8007642 <USBD_GetDescriptor+0x25e>
              {
                continue;
 800762c:	bf00      	nop
          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	3301      	adds	r3, #1
 8007632:	60fb      	str	r3, [r7, #12]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	429a      	cmp	r2, r3
 800763e:	d3d8      	bcc.n	80075f2 <USBD_GetDescriptor+0x20e>

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007640:	e000      	b.n	8007644 <USBD_GetDescriptor+0x260>
                break;
 8007642:	bf00      	nop
          break;
 8007644:	bf00      	nop
      }
      break;
 8007646:	e037      	b.n	80076b8 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	7c1b      	ldrb	r3, [r3, #16]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d109      	bne.n	8007664 <USBD_GetDescriptor+0x280>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007658:	f107 020a 	add.w	r2, r7, #10
 800765c:	4610      	mov	r0, r2
 800765e:	4798      	blx	r3
 8007660:	6178      	str	r0, [r7, #20]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007662:	e029      	b.n	80076b8 <USBD_GetDescriptor+0x2d4>
        USBD_CtlError(pdev, req);
 8007664:	6839      	ldr	r1, [r7, #0]
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 fa29 	bl	8007abe <USBD_CtlError>
        err++;
 800766c:	7cfb      	ldrb	r3, [r7, #19]
 800766e:	3301      	adds	r3, #1
 8007670:	74fb      	strb	r3, [r7, #19]
      break;
 8007672:	e021      	b.n	80076b8 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	7c1b      	ldrb	r3, [r3, #16]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10d      	bne.n	8007698 <USBD_GetDescriptor+0x2b4>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007684:	f107 020a 	add.w	r2, r7, #10
 8007688:	4610      	mov	r0, r2
 800768a:	4798      	blx	r3
 800768c:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	3301      	adds	r3, #1
 8007692:	2207      	movs	r2, #7
 8007694:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007696:	e00f      	b.n	80076b8 <USBD_GetDescriptor+0x2d4>
        USBD_CtlError(pdev, req);
 8007698:	6839      	ldr	r1, [r7, #0]
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 fa0f 	bl	8007abe <USBD_CtlError>
        err++;
 80076a0:	7cfb      	ldrb	r3, [r7, #19]
 80076a2:	3301      	adds	r3, #1
 80076a4:	74fb      	strb	r3, [r7, #19]
      break;
 80076a6:	e007      	b.n	80076b8 <USBD_GetDescriptor+0x2d4>

    default:
      USBD_CtlError(pdev, req);
 80076a8:	6839      	ldr	r1, [r7, #0]
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 fa07 	bl	8007abe <USBD_CtlError>
      err++;
 80076b0:	7cfb      	ldrb	r3, [r7, #19]
 80076b2:	3301      	adds	r3, #1
 80076b4:	74fb      	strb	r3, [r7, #19]
      break;
 80076b6:	bf00      	nop
  }

  if (err != 0U)
 80076b8:	7cfb      	ldrb	r3, [r7, #19]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d11e      	bne.n	80076fc <USBD_GetDescriptor+0x318>
  {
    return;
  }

  if (req->wLength != 0U)
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	88db      	ldrh	r3, [r3, #6]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d016      	beq.n	80076f4 <USBD_GetDescriptor+0x310>
  {
    if (len != 0U)
 80076c6:	897b      	ldrh	r3, [r7, #10]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d00e      	beq.n	80076ea <USBD_GetDescriptor+0x306>
    {
      len = MIN(len, req->wLength);
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	88da      	ldrh	r2, [r3, #6]
 80076d0:	897b      	ldrh	r3, [r7, #10]
 80076d2:	4293      	cmp	r3, r2
 80076d4:	bf28      	it	cs
 80076d6:	4613      	movcs	r3, r2
 80076d8:	b29b      	uxth	r3, r3
 80076da:	817b      	strh	r3, [r7, #10]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80076dc:	897b      	ldrh	r3, [r7, #10]
 80076de:	461a      	mov	r2, r3
 80076e0:	6979      	ldr	r1, [r7, #20]
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 fa68 	bl	8007bb8 <USBD_CtlSendData>
 80076e8:	e009      	b.n	80076fe <USBD_GetDescriptor+0x31a>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80076ea:	6839      	ldr	r1, [r7, #0]
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f000 f9e6 	bl	8007abe <USBD_CtlError>
 80076f2:	e004      	b.n	80076fe <USBD_GetDescriptor+0x31a>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 fac0 	bl	8007c7a <USBD_CtlSendStatus>
 80076fa:	e000      	b.n	80076fe <USBD_GetDescriptor+0x31a>
    return;
 80076fc:	bf00      	nop
  }
}
 80076fe:	3718      	adds	r7, #24
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	889b      	ldrh	r3, [r3, #4]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d131      	bne.n	800777a <USBD_SetAddress+0x76>
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	88db      	ldrh	r3, [r3, #6]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d12d      	bne.n	800777a <USBD_SetAddress+0x76>
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	885b      	ldrh	r3, [r3, #2]
 8007722:	2b7f      	cmp	r3, #127	@ 0x7f
 8007724:	d829      	bhi.n	800777a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	885b      	ldrh	r3, [r3, #2]
 800772a:	b2db      	uxtb	r3, r3
 800772c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007730:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007738:	b2db      	uxtb	r3, r3
 800773a:	2b03      	cmp	r3, #3
 800773c:	d104      	bne.n	8007748 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800773e:	6839      	ldr	r1, [r7, #0]
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 f9bc 	bl	8007abe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007746:	e01d      	b.n	8007784 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	7bfa      	ldrb	r2, [r7, #15]
 800774c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007750:	7bfb      	ldrb	r3, [r7, #15]
 8007752:	4619      	mov	r1, r3
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f000 ffad 	bl	80086b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 fa8d 	bl	8007c7a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007760:	7bfb      	ldrb	r3, [r7, #15]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d004      	beq.n	8007770 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2202      	movs	r2, #2
 800776a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800776e:	e009      	b.n	8007784 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007778:	e004      	b.n	8007784 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800777a:	6839      	ldr	r1, [r7, #0]
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 f99e 	bl	8007abe <USBD_CtlError>
  }
}
 8007782:	bf00      	nop
 8007784:	bf00      	nop
 8007786:	3710      	adds	r7, #16
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	885b      	ldrh	r3, [r3, #2]
 800779e:	b2da      	uxtb	r2, r3
 80077a0:	4b4e      	ldr	r3, [pc, #312]	@ (80078dc <USBD_SetConfig+0x150>)
 80077a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80077a4:	4b4d      	ldr	r3, [pc, #308]	@ (80078dc <USBD_SetConfig+0x150>)
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d905      	bls.n	80077b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80077ac:	6839      	ldr	r1, [r7, #0]
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f000 f985 	bl	8007abe <USBD_CtlError>
    return USBD_FAIL;
 80077b4:	2303      	movs	r3, #3
 80077b6:	e08c      	b.n	80078d2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b02      	cmp	r3, #2
 80077c2:	d002      	beq.n	80077ca <USBD_SetConfig+0x3e>
 80077c4:	2b03      	cmp	r3, #3
 80077c6:	d029      	beq.n	800781c <USBD_SetConfig+0x90>
 80077c8:	e075      	b.n	80078b6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80077ca:	4b44      	ldr	r3, [pc, #272]	@ (80078dc <USBD_SetConfig+0x150>)
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d020      	beq.n	8007814 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80077d2:	4b42      	ldr	r3, [pc, #264]	@ (80078dc <USBD_SetConfig+0x150>)
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	461a      	mov	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80077dc:	4b3f      	ldr	r3, [pc, #252]	@ (80078dc <USBD_SetConfig+0x150>)
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	4619      	mov	r1, r3
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f7fe ffe0 	bl	80067a8 <USBD_SetClassConfig>
 80077e8:	4603      	mov	r3, r0
 80077ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80077ec:	7bfb      	ldrb	r3, [r7, #15]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d008      	beq.n	8007804 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80077f2:	6839      	ldr	r1, [r7, #0]
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 f962 	bl	8007abe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2202      	movs	r2, #2
 80077fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007802:	e065      	b.n	80078d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 fa38 	bl	8007c7a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2203      	movs	r2, #3
 800780e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007812:	e05d      	b.n	80078d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f000 fa30 	bl	8007c7a <USBD_CtlSendStatus>
      break;
 800781a:	e059      	b.n	80078d0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800781c:	4b2f      	ldr	r3, [pc, #188]	@ (80078dc <USBD_SetConfig+0x150>)
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d112      	bne.n	800784a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2202      	movs	r2, #2
 8007828:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800782c:	4b2b      	ldr	r3, [pc, #172]	@ (80078dc <USBD_SetConfig+0x150>)
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	461a      	mov	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007836:	4b29      	ldr	r3, [pc, #164]	@ (80078dc <USBD_SetConfig+0x150>)
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	4619      	mov	r1, r3
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f7fe ffcf 	bl	80067e0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 fa19 	bl	8007c7a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007848:	e042      	b.n	80078d0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800784a:	4b24      	ldr	r3, [pc, #144]	@ (80078dc <USBD_SetConfig+0x150>)
 800784c:	781b      	ldrb	r3, [r3, #0]
 800784e:	461a      	mov	r2, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	429a      	cmp	r2, r3
 8007856:	d02a      	beq.n	80078ae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	b2db      	uxtb	r3, r3
 800785e:	4619      	mov	r1, r3
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f7fe ffbd 	bl	80067e0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007866:	4b1d      	ldr	r3, [pc, #116]	@ (80078dc <USBD_SetConfig+0x150>)
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	461a      	mov	r2, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007870:	4b1a      	ldr	r3, [pc, #104]	@ (80078dc <USBD_SetConfig+0x150>)
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	4619      	mov	r1, r3
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f7fe ff96 	bl	80067a8 <USBD_SetClassConfig>
 800787c:	4603      	mov	r3, r0
 800787e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d00f      	beq.n	80078a6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007886:	6839      	ldr	r1, [r7, #0]
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 f918 	bl	8007abe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	b2db      	uxtb	r3, r3
 8007894:	4619      	mov	r1, r3
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f7fe ffa2 	bl	80067e0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2202      	movs	r2, #2
 80078a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80078a4:	e014      	b.n	80078d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 f9e7 	bl	8007c7a <USBD_CtlSendStatus>
      break;
 80078ac:	e010      	b.n	80078d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 f9e3 	bl	8007c7a <USBD_CtlSendStatus>
      break;
 80078b4:	e00c      	b.n	80078d0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80078b6:	6839      	ldr	r1, [r7, #0]
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 f900 	bl	8007abe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80078be:	4b07      	ldr	r3, [pc, #28]	@ (80078dc <USBD_SetConfig+0x150>)
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	4619      	mov	r1, r3
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f7fe ff8b 	bl	80067e0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80078ca:	2303      	movs	r3, #3
 80078cc:	73fb      	strb	r3, [r7, #15]
      break;
 80078ce:	bf00      	nop
  }

  return ret;
 80078d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3710      	adds	r7, #16
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	20000283 	.word	0x20000283

080078e0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	88db      	ldrh	r3, [r3, #6]
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d004      	beq.n	80078fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80078f2:	6839      	ldr	r1, [r7, #0]
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f8e2 	bl	8007abe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80078fa:	e023      	b.n	8007944 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007902:	b2db      	uxtb	r3, r3
 8007904:	2b02      	cmp	r3, #2
 8007906:	dc02      	bgt.n	800790e <USBD_GetConfig+0x2e>
 8007908:	2b00      	cmp	r3, #0
 800790a:	dc03      	bgt.n	8007914 <USBD_GetConfig+0x34>
 800790c:	e015      	b.n	800793a <USBD_GetConfig+0x5a>
 800790e:	2b03      	cmp	r3, #3
 8007910:	d00b      	beq.n	800792a <USBD_GetConfig+0x4a>
 8007912:	e012      	b.n	800793a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	3308      	adds	r3, #8
 800791e:	2201      	movs	r2, #1
 8007920:	4619      	mov	r1, r3
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 f948 	bl	8007bb8 <USBD_CtlSendData>
        break;
 8007928:	e00c      	b.n	8007944 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	3304      	adds	r3, #4
 800792e:	2201      	movs	r2, #1
 8007930:	4619      	mov	r1, r3
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f940 	bl	8007bb8 <USBD_CtlSendData>
        break;
 8007938:	e004      	b.n	8007944 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800793a:	6839      	ldr	r1, [r7, #0]
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f000 f8be 	bl	8007abe <USBD_CtlError>
        break;
 8007942:	bf00      	nop
}
 8007944:	bf00      	nop
 8007946:	3708      	adds	r7, #8
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800795c:	b2db      	uxtb	r3, r3
 800795e:	3b01      	subs	r3, #1
 8007960:	2b02      	cmp	r3, #2
 8007962:	d81e      	bhi.n	80079a2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	88db      	ldrh	r3, [r3, #6]
 8007968:	2b02      	cmp	r3, #2
 800796a:	d004      	beq.n	8007976 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800796c:	6839      	ldr	r1, [r7, #0]
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 f8a5 	bl	8007abe <USBD_CtlError>
        break;
 8007974:	e01a      	b.n	80079ac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007982:	2b00      	cmp	r3, #0
 8007984:	d005      	beq.n	8007992 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	f043 0202 	orr.w	r2, r3, #2
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	330c      	adds	r3, #12
 8007996:	2202      	movs	r2, #2
 8007998:	4619      	mov	r1, r3
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f000 f90c 	bl	8007bb8 <USBD_CtlSendData>
      break;
 80079a0:	e004      	b.n	80079ac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80079a2:	6839      	ldr	r1, [r7, #0]
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 f88a 	bl	8007abe <USBD_CtlError>
      break;
 80079aa:	bf00      	nop
  }
}
 80079ac:	bf00      	nop
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b082      	sub	sp, #8
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	885b      	ldrh	r3, [r3, #2]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d107      	bne.n	80079d6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 f953 	bl	8007c7a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80079d4:	e013      	b.n	80079fe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	885b      	ldrh	r3, [r3, #2]
 80079da:	2b02      	cmp	r3, #2
 80079dc:	d10b      	bne.n	80079f6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	889b      	ldrh	r3, [r3, #4]
 80079e2:	0a1b      	lsrs	r3, r3, #8
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	b2da      	uxtb	r2, r3
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 f943 	bl	8007c7a <USBD_CtlSendStatus>
}
 80079f4:	e003      	b.n	80079fe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80079f6:	6839      	ldr	r1, [r7, #0]
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 f860 	bl	8007abe <USBD_CtlError>
}
 80079fe:	bf00      	nop
 8007a00:	3708      	adds	r7, #8
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b082      	sub	sp, #8
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
 8007a0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d80b      	bhi.n	8007a36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	885b      	ldrh	r3, [r3, #2]
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d10c      	bne.n	8007a40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 f923 	bl	8007c7a <USBD_CtlSendStatus>
      }
      break;
 8007a34:	e004      	b.n	8007a40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007a36:	6839      	ldr	r1, [r7, #0]
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 f840 	bl	8007abe <USBD_CtlError>
      break;
 8007a3e:	e000      	b.n	8007a42 <USBD_ClrFeature+0x3c>
      break;
 8007a40:	bf00      	nop
  }
}
 8007a42:	bf00      	nop
 8007a44:	3708      	adds	r7, #8
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}

08007a4a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007a4a:	b580      	push	{r7, lr}
 8007a4c:	b084      	sub	sp, #16
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
 8007a52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	781a      	ldrb	r2, [r3, #0]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	3301      	adds	r3, #1
 8007a64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	781a      	ldrb	r2, [r3, #0]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	3301      	adds	r3, #1
 8007a72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f7ff fa18 	bl	8006eaa <SWAPBYTE>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	3301      	adds	r3, #1
 8007a86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	f7ff fa0b 	bl	8006eaa <SWAPBYTE>
 8007a94:	4603      	mov	r3, r0
 8007a96:	461a      	mov	r2, r3
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	3301      	adds	r3, #1
 8007aa6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007aa8:	68f8      	ldr	r0, [r7, #12]
 8007aaa:	f7ff f9fe 	bl	8006eaa <SWAPBYTE>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	80da      	strh	r2, [r3, #6]
}
 8007ab6:	bf00      	nop
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b082      	sub	sp, #8
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
 8007ac6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ac8:	2180      	movs	r1, #128	@ 0x80
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 fd88 	bl	80085e0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007ad0:	2100      	movs	r1, #0
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 fd84 	bl	80085e0 <USBD_LL_StallEP>
}
 8007ad8:	bf00      	nop
 8007ada:	3708      	adds	r7, #8
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007aec:	2300      	movs	r3, #0
 8007aee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d042      	beq.n	8007b7c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007afa:	6938      	ldr	r0, [r7, #16]
 8007afc:	f000 f842 	bl	8007b84 <USBD_GetLen>
 8007b00:	4603      	mov	r3, r0
 8007b02:	3301      	adds	r3, #1
 8007b04:	005b      	lsls	r3, r3, #1
 8007b06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b0a:	d808      	bhi.n	8007b1e <USBD_GetString+0x3e>
 8007b0c:	6938      	ldr	r0, [r7, #16]
 8007b0e:	f000 f839 	bl	8007b84 <USBD_GetLen>
 8007b12:	4603      	mov	r3, r0
 8007b14:	3301      	adds	r3, #1
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	b29a      	uxth	r2, r3
 8007b1c:	e001      	b.n	8007b22 <USBD_GetString+0x42>
 8007b1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007b26:	7dfb      	ldrb	r3, [r7, #23]
 8007b28:	68ba      	ldr	r2, [r7, #8]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	7812      	ldrb	r2, [r2, #0]
 8007b30:	701a      	strb	r2, [r3, #0]
  idx++;
 8007b32:	7dfb      	ldrb	r3, [r7, #23]
 8007b34:	3301      	adds	r3, #1
 8007b36:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007b38:	7dfb      	ldrb	r3, [r7, #23]
 8007b3a:	68ba      	ldr	r2, [r7, #8]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	2203      	movs	r2, #3
 8007b40:	701a      	strb	r2, [r3, #0]
  idx++;
 8007b42:	7dfb      	ldrb	r3, [r7, #23]
 8007b44:	3301      	adds	r3, #1
 8007b46:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007b48:	e013      	b.n	8007b72 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007b4a:	7dfb      	ldrb	r3, [r7, #23]
 8007b4c:	68ba      	ldr	r2, [r7, #8]
 8007b4e:	4413      	add	r3, r2
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	7812      	ldrb	r2, [r2, #0]
 8007b54:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	3301      	adds	r3, #1
 8007b5a:	613b      	str	r3, [r7, #16]
    idx++;
 8007b5c:	7dfb      	ldrb	r3, [r7, #23]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007b62:	7dfb      	ldrb	r3, [r7, #23]
 8007b64:	68ba      	ldr	r2, [r7, #8]
 8007b66:	4413      	add	r3, r2
 8007b68:	2200      	movs	r2, #0
 8007b6a:	701a      	strb	r2, [r3, #0]
    idx++;
 8007b6c:	7dfb      	ldrb	r3, [r7, #23]
 8007b6e:	3301      	adds	r3, #1
 8007b70:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d1e7      	bne.n	8007b4a <USBD_GetString+0x6a>
 8007b7a:	e000      	b.n	8007b7e <USBD_GetString+0x9e>
    return;
 8007b7c:	bf00      	nop
  }
}
 8007b7e:	3718      	adds	r7, #24
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007b94:	e005      	b.n	8007ba2 <USBD_GetLen+0x1e>
  {
    len++;
 8007b96:	7bfb      	ldrb	r3, [r7, #15]
 8007b98:	3301      	adds	r3, #1
 8007b9a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d1f5      	bne.n	8007b96 <USBD_GetLen+0x12>
  }

  return len;
 8007baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3714      	adds	r7, #20
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	68ba      	ldr	r2, [r7, #8]
 8007be2:	2100      	movs	r1, #0
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f000 fd84 	bl	80086f2 <USBD_LL_Transmit>

  return USBD_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	68ba      	ldr	r2, [r7, #8]
 8007c04:	2100      	movs	r1, #0
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f000 fd73 	bl	80086f2 <USBD_LL_Transmit>

  return USBD_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3710      	adds	r7, #16
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007c16:	b580      	push	{r7, lr}
 8007c18:	b084      	sub	sp, #16
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	60f8      	str	r0, [r7, #12]
 8007c1e:	60b9      	str	r1, [r7, #8]
 8007c20:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2203      	movs	r2, #3
 8007c26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	68ba      	ldr	r2, [r7, #8]
 8007c36:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	68ba      	ldr	r2, [r7, #8]
 8007c46:	2100      	movs	r1, #0
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f000 fd73 	bl	8008734 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3710      	adds	r7, #16
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	68ba      	ldr	r2, [r7, #8]
 8007c68:	2100      	movs	r1, #0
 8007c6a:	68f8      	ldr	r0, [r7, #12]
 8007c6c:	f000 fd62 	bl	8008734 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007c70:	2300      	movs	r3, #0
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3710      	adds	r7, #16
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b082      	sub	sp, #8
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2204      	movs	r2, #4
 8007c86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	2100      	movs	r1, #0
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 fd2e 	bl	80086f2 <USBD_LL_Transmit>

  return USBD_OK;
 8007c96:	2300      	movs	r3, #0
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3708      	adds	r7, #8
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2205      	movs	r2, #5
 8007cac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	2100      	movs	r1, #0
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 fd3c 	bl	8008734 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
	...

08007cc8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007ccc:	2200      	movs	r2, #0
 8007cce:	4912      	ldr	r1, [pc, #72]	@ (8007d18 <MX_USB_DEVICE_Init+0x50>)
 8007cd0:	4812      	ldr	r0, [pc, #72]	@ (8007d1c <MX_USB_DEVICE_Init+0x54>)
 8007cd2:	f7fe fcd1 	bl	8006678 <USBD_Init>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d001      	beq.n	8007ce0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007cdc:	f7f8 fe90 	bl	8000a00 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_DFU) != USBD_OK)
 8007ce0:	490f      	ldr	r1, [pc, #60]	@ (8007d20 <MX_USB_DEVICE_Init+0x58>)
 8007ce2:	480e      	ldr	r0, [pc, #56]	@ (8007d1c <MX_USB_DEVICE_Init+0x54>)
 8007ce4:	f7fe fcf8 	bl	80066d8 <USBD_RegisterClass>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d001      	beq.n	8007cf2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007cee:	f7f8 fe87 	bl	8000a00 <Error_Handler>
  }
  if (USBD_DFU_RegisterMedia(&hUsbDeviceFS, &USBD_DFU_fops_FS) != USBD_OK)
 8007cf2:	490c      	ldr	r1, [pc, #48]	@ (8007d24 <MX_USB_DEVICE_Init+0x5c>)
 8007cf4:	4809      	ldr	r0, [pc, #36]	@ (8007d1c <MX_USB_DEVICE_Init+0x54>)
 8007cf6:	f7fe f88f 	bl	8005e18 <USBD_DFU_RegisterMedia>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007d00:	f7f8 fe7e 	bl	8000a00 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007d04:	4805      	ldr	r0, [pc, #20]	@ (8007d1c <MX_USB_DEVICE_Init+0x54>)
 8007d06:	f7fe fd1d 	bl	8006744 <USBD_Start>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d001      	beq.n	8007d14 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007d10:	f7f8 fe76 	bl	8000a00 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007d14:	bf00      	nop
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	20000090 	.word	0x20000090
 8007d1c:	20000284 	.word	0x20000284
 8007d20:	2000002c 	.word	0x2000002c
 8007d24:	200000e0 	.word	0x200000e0

08007d28 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	4603      	mov	r3, r0
 8007d30:	6039      	str	r1, [r7, #0]
 8007d32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	2212      	movs	r2, #18
 8007d38:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007d3a:	4b03      	ldr	r3, [pc, #12]	@ (8007d48 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	200000ac 	.word	0x200000ac

08007d4c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	4603      	mov	r3, r0
 8007d54:	6039      	str	r1, [r7, #0]
 8007d56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	2204      	movs	r2, #4
 8007d5c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007d5e:	4b03      	ldr	r3, [pc, #12]	@ (8007d6c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr
 8007d6c:	200000c0 	.word	0x200000c0

08007d70 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	4603      	mov	r3, r0
 8007d78:	6039      	str	r1, [r7, #0]
 8007d7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007d7c:	79fb      	ldrb	r3, [r7, #7]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d105      	bne.n	8007d8e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d82:	683a      	ldr	r2, [r7, #0]
 8007d84:	4907      	ldr	r1, [pc, #28]	@ (8007da4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007d86:	4808      	ldr	r0, [pc, #32]	@ (8007da8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d88:	f7ff feaa 	bl	8007ae0 <USBD_GetString>
 8007d8c:	e004      	b.n	8007d98 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d8e:	683a      	ldr	r2, [r7, #0]
 8007d90:	4904      	ldr	r1, [pc, #16]	@ (8007da4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007d92:	4805      	ldr	r0, [pc, #20]	@ (8007da8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d94:	f7ff fea4 	bl	8007ae0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007d98:	4b02      	ldr	r3, [pc, #8]	@ (8007da4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3708      	adds	r7, #8
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}
 8007da2:	bf00      	nop
 8007da4:	20000560 	.word	0x20000560
 8007da8:	08008870 	.word	0x08008870

08007dac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b082      	sub	sp, #8
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	4603      	mov	r3, r0
 8007db4:	6039      	str	r1, [r7, #0]
 8007db6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007db8:	683a      	ldr	r2, [r7, #0]
 8007dba:	4904      	ldr	r1, [pc, #16]	@ (8007dcc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007dbc:	4804      	ldr	r0, [pc, #16]	@ (8007dd0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007dbe:	f7ff fe8f 	bl	8007ae0 <USBD_GetString>
  return USBD_StrDesc;
 8007dc2:	4b02      	ldr	r3, [pc, #8]	@ (8007dcc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3708      	adds	r7, #8
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}
 8007dcc:	20000560 	.word	0x20000560
 8007dd0:	08008890 	.word	0x08008890

08007dd4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	4603      	mov	r3, r0
 8007ddc:	6039      	str	r1, [r7, #0]
 8007dde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	221a      	movs	r2, #26
 8007de4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007de6:	f000 f843 	bl	8007e70 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007dea:	4b02      	ldr	r3, [pc, #8]	@ (8007df4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3708      	adds	r7, #8
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	200000c4 	.word	0x200000c4

08007df8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b082      	sub	sp, #8
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	4603      	mov	r3, r0
 8007e00:	6039      	str	r1, [r7, #0]
 8007e02:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007e04:	79fb      	ldrb	r3, [r7, #7]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d105      	bne.n	8007e16 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e0a:	683a      	ldr	r2, [r7, #0]
 8007e0c:	4907      	ldr	r1, [pc, #28]	@ (8007e2c <USBD_FS_ConfigStrDescriptor+0x34>)
 8007e0e:	4808      	ldr	r0, [pc, #32]	@ (8007e30 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007e10:	f7ff fe66 	bl	8007ae0 <USBD_GetString>
 8007e14:	e004      	b.n	8007e20 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e16:	683a      	ldr	r2, [r7, #0]
 8007e18:	4904      	ldr	r1, [pc, #16]	@ (8007e2c <USBD_FS_ConfigStrDescriptor+0x34>)
 8007e1a:	4805      	ldr	r0, [pc, #20]	@ (8007e30 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007e1c:	f7ff fe60 	bl	8007ae0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e20:	4b02      	ldr	r3, [pc, #8]	@ (8007e2c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3708      	adds	r7, #8
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	20000560 	.word	0x20000560
 8007e30:	080088a4 	.word	0x080088a4

08007e34 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	6039      	str	r1, [r7, #0]
 8007e3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007e40:	79fb      	ldrb	r3, [r7, #7]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d105      	bne.n	8007e52 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e46:	683a      	ldr	r2, [r7, #0]
 8007e48:	4907      	ldr	r1, [pc, #28]	@ (8007e68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e4a:	4808      	ldr	r0, [pc, #32]	@ (8007e6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e4c:	f7ff fe48 	bl	8007ae0 <USBD_GetString>
 8007e50:	e004      	b.n	8007e5c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e52:	683a      	ldr	r2, [r7, #0]
 8007e54:	4904      	ldr	r1, [pc, #16]	@ (8007e68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e56:	4805      	ldr	r0, [pc, #20]	@ (8007e6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e58:	f7ff fe42 	bl	8007ae0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e5c:	4b02      	ldr	r3, [pc, #8]	@ (8007e68 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	20000560 	.word	0x20000560
 8007e6c:	080088b0 	.word	0x080088b0

08007e70 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007e76:	4b0f      	ldr	r3, [pc, #60]	@ (8007eb4 <Get_SerialNum+0x44>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8007eb8 <Get_SerialNum+0x48>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007e82:	4b0e      	ldr	r3, [pc, #56]	@ (8007ebc <Get_SerialNum+0x4c>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d009      	beq.n	8007eaa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007e96:	2208      	movs	r2, #8
 8007e98:	4909      	ldr	r1, [pc, #36]	@ (8007ec0 <Get_SerialNum+0x50>)
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f000 f814 	bl	8007ec8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007ea0:	2204      	movs	r2, #4
 8007ea2:	4908      	ldr	r1, [pc, #32]	@ (8007ec4 <Get_SerialNum+0x54>)
 8007ea4:	68b8      	ldr	r0, [r7, #8]
 8007ea6:	f000 f80f 	bl	8007ec8 <IntToUnicode>
  }
}
 8007eaa:	bf00      	nop
 8007eac:	3710      	adds	r7, #16
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	1fff7a10 	.word	0x1fff7a10
 8007eb8:	1fff7a14 	.word	0x1fff7a14
 8007ebc:	1fff7a18 	.word	0x1fff7a18
 8007ec0:	200000c6 	.word	0x200000c6
 8007ec4:	200000d6 	.word	0x200000d6

08007ec8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007eda:	2300      	movs	r3, #0
 8007edc:	75fb      	strb	r3, [r7, #23]
 8007ede:	e027      	b.n	8007f30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	0f1b      	lsrs	r3, r3, #28
 8007ee4:	2b09      	cmp	r3, #9
 8007ee6:	d80b      	bhi.n	8007f00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	0f1b      	lsrs	r3, r3, #28
 8007eec:	b2da      	uxtb	r2, r3
 8007eee:	7dfb      	ldrb	r3, [r7, #23]
 8007ef0:	005b      	lsls	r3, r3, #1
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	440b      	add	r3, r1
 8007ef8:	3230      	adds	r2, #48	@ 0x30
 8007efa:	b2d2      	uxtb	r2, r2
 8007efc:	701a      	strb	r2, [r3, #0]
 8007efe:	e00a      	b.n	8007f16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	0f1b      	lsrs	r3, r3, #28
 8007f04:	b2da      	uxtb	r2, r3
 8007f06:	7dfb      	ldrb	r3, [r7, #23]
 8007f08:	005b      	lsls	r3, r3, #1
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	440b      	add	r3, r1
 8007f10:	3237      	adds	r2, #55	@ 0x37
 8007f12:	b2d2      	uxtb	r2, r2
 8007f14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	011b      	lsls	r3, r3, #4
 8007f1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007f1c:	7dfb      	ldrb	r3, [r7, #23]
 8007f1e:	005b      	lsls	r3, r3, #1
 8007f20:	3301      	adds	r3, #1
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	4413      	add	r3, r2
 8007f26:	2200      	movs	r2, #0
 8007f28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007f2a:	7dfb      	ldrb	r3, [r7, #23]
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	75fb      	strb	r3, [r7, #23]
 8007f30:	7dfa      	ldrb	r2, [r7, #23]
 8007f32:	79fb      	ldrb	r3, [r7, #7]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d3d3      	bcc.n	8007ee0 <IntToUnicode+0x18>
  }
}
 8007f38:	bf00      	nop
 8007f3a:	bf00      	nop
 8007f3c:	371c      	adds	r7, #28
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <MEM_If_Init_FS>:
/**
  * @brief  Memory initialization routine.
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Init_FS(void)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 0 */
	HAL_FLASH_Unlock();
 8007f4a:	f7f9 f8bf 	bl	80010cc <HAL_FLASH_Unlock>
  return (USBD_OK);
 8007f4e:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <MEM_If_DeInit_FS>:
/**
  * @brief  De-Initializes Memory
  * @retval USBD_OK if operation is successful, MAL_FAIL else
  */
uint16_t MEM_If_DeInit_FS(void)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 HAL_FLASH_Lock();
 8007f58:	f7f9 f8da 	bl	8001110 <HAL_FLASH_Lock>
  return (USBD_OK);
 8007f5c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	bd80      	pop	{r7, pc}
	...

08007f64 <MEM_If_Erase_FS>:
  * @brief  Erase sector.
  * @param  Add: Address of sector to be erased.
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Erase_FS(uint32_t Add)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b08a      	sub	sp, #40	@ 0x28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 2 */
    // Protect bootloader area
    if (Add < (FLASH_BASE_ADDR + BOOTLOADER_SIZE)) {
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	4a18      	ldr	r2, [pc, #96]	@ (8007fd0 <MEM_If_Erase_FS+0x6c>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d801      	bhi.n	8007f78 <MEM_If_Erase_FS+0x14>
        return 1;  // Reject operations in bootloader area
 8007f74:	2301      	movs	r3, #1
 8007f76:	e026      	b.n	8007fc6 <MEM_If_Erase_FS+0x62>
    }

    uint32_t startsector = 0, sectorerror = 0;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	61fb      	str	r3, [r7, #28]
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef eraseinitstruct;

    startsector = GetSector(Add);
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 f8b7 	bl	80080f4 <GetSector>
 8007f86:	6278      	str	r0, [r7, #36]	@ 0x24
    eraseinitstruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	60bb      	str	r3, [r7, #8]
    eraseinitstruct.Banks = GetBank(Add);
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 f91b 	bl	80081c8 <GetBank>
 8007f92:	4603      	mov	r3, r0
 8007f94:	60fb      	str	r3, [r7, #12]
    eraseinitstruct.Sector = startsector;
 8007f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f98:	613b      	str	r3, [r7, #16]
    eraseinitstruct.NbSectors = 1;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	617b      	str	r3, [r7, #20]
    eraseinitstruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8007f9e:	2302      	movs	r3, #2
 8007fa0:	61bb      	str	r3, [r7, #24]
    status = HAL_FLASHEx_Erase(&eraseinitstruct, &sectorerror);
 8007fa2:	f107 021c 	add.w	r2, r7, #28
 8007fa6:	f107 0308 	add.w	r3, r7, #8
 8007faa:	4611      	mov	r1, r2
 8007fac:	4618      	mov	r0, r3
 8007fae:	f7f9 f9ef 	bl	8001390 <HAL_FLASHEx_Erase>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (status != HAL_OK) {
 8007fb8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d001      	beq.n	8007fc4 <MEM_If_Erase_FS+0x60>
        return 1;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e000      	b.n	8007fc6 <MEM_If_Erase_FS+0x62>
    }

  return (USBD_OK);
 8007fc4:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3728      	adds	r7, #40	@ 0x28
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	0800ffff 	.word	0x0800ffff

08007fd4 <MEM_If_Write_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be written (in bytes).
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Write_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 8007fd4:	b5b0      	push	{r4, r5, r7, lr}
 8007fd6:	b086      	sub	sp, #24
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 3 */
    // Protect bootloader area
    if ((uint32_t)dest < (FLASH_BASE_ADDR + BOOTLOADER_SIZE)) {
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	4a1b      	ldr	r2, [pc, #108]	@ (8008050 <MEM_If_Write_FS+0x7c>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d801      	bhi.n	8007fec <MEM_If_Write_FS+0x18>
        return 1;  // Reject operations in bootloader area
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e02d      	b.n	8008048 <MEM_If_Write_FS+0x74>
    }

    uint32_t i = 0;
 8007fec:	2300      	movs	r3, #0
 8007fee:	617b      	str	r3, [r7, #20]

    for (i = 0; i < Len; i += 4) {
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	617b      	str	r3, [r7, #20]
 8007ff4:	e023      	b.n	800803e <MEM_If_Write_FS+0x6a>
        /* Device voltage range supposed to be [2.7V to 3.6V], the operation will
         * be done by byte */
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (uint32_t) (dest + i), *(uint32_t*) (src + i)) == HAL_OK) {
 8007ff6:	68ba      	ldr	r2, [r7, #8]
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	68fa      	ldr	r2, [r7, #12]
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	4413      	add	r3, r2
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2200      	movs	r2, #0
 8008008:	461c      	mov	r4, r3
 800800a:	4615      	mov	r5, r2
 800800c:	4622      	mov	r2, r4
 800800e:	462b      	mov	r3, r5
 8008010:	2002      	movs	r0, #2
 8008012:	f7f9 f809 	bl	8001028 <HAL_FLASH_Program>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10b      	bne.n	8008034 <MEM_If_Write_FS+0x60>
            /* Check the written value */
            if (*(uint32_t*) (src + i) != *(uint32_t*) (dest + i)) {
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	4413      	add	r3, r2
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	68b9      	ldr	r1, [r7, #8]
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	440b      	add	r3, r1
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	429a      	cmp	r2, r3
 800802e:	d003      	beq.n	8008038 <MEM_If_Write_FS+0x64>
                /* Flash content doesn't match SRAM content */
                return 2;
 8008030:	2302      	movs	r3, #2
 8008032:	e009      	b.n	8008048 <MEM_If_Write_FS+0x74>
            }
        } else {
            /* Error occurred while writing data in Flash memory */
            return 1;
 8008034:	2301      	movs	r3, #1
 8008036:	e007      	b.n	8008048 <MEM_If_Write_FS+0x74>
    for (i = 0; i < Len; i += 4) {
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	3304      	adds	r3, #4
 800803c:	617b      	str	r3, [r7, #20]
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	429a      	cmp	r2, r3
 8008044:	d3d7      	bcc.n	8007ff6 <MEM_If_Write_FS+0x22>
        }
    }

  return (USBD_OK);
 8008046:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008048:	4618      	mov	r0, r3
 800804a:	3718      	adds	r7, #24
 800804c:	46bd      	mov	sp, r7
 800804e:	bdb0      	pop	{r4, r5, r7, pc}
 8008050:	0800ffff 	.word	0x0800ffff

08008054 <MEM_If_Read_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be read (in bytes).
  * @retval Pointer to the physical address where data should be read.
  */
uint8_t *MEM_If_Read_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 8008054:	b480      	push	{r7}
 8008056:	b087      	sub	sp, #28
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
  /* Return a valid address to avoid HardFault */
  /* USER CODE BEGIN 4 */
    uint32_t i = 0;
 8008060:	2300      	movs	r3, #0
 8008062:	617b      	str	r3, [r7, #20]
    uint8_t *psrc = src;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	613b      	str	r3, [r7, #16]

    for (i = 0; i < Len; i++) {
 8008068:	2300      	movs	r3, #0
 800806a:	617b      	str	r3, [r7, #20]
 800806c:	e00a      	b.n	8008084 <MEM_If_Read_FS+0x30>
        dest[i] = *psrc++;
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	1c5a      	adds	r2, r3, #1
 8008072:	613a      	str	r2, [r7, #16]
 8008074:	68b9      	ldr	r1, [r7, #8]
 8008076:	697a      	ldr	r2, [r7, #20]
 8008078:	440a      	add	r2, r1
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	7013      	strb	r3, [r2, #0]
    for (i = 0; i < Len; i++) {
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	3301      	adds	r3, #1
 8008082:	617b      	str	r3, [r7, #20]
 8008084:	697a      	ldr	r2, [r7, #20]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	429a      	cmp	r2, r3
 800808a:	d3f0      	bcc.n	800806e <MEM_If_Read_FS+0x1a>
    }
    /* Return a valid address to avoid HardFault */
    return (uint8_t*) (dest);
 800808c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE END 4 */
}
 800808e:	4618      	mov	r0, r3
 8008090:	371c      	adds	r7, #28
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr

0800809a <MEM_If_GetStatus_FS>:
  * @param  Cmd: Number of data to be read (in bytes)
  * @param  buffer: used for returning the time necessary for a program or an erase operation
  * @retval USBD_OK if operation is successful
  */
uint16_t MEM_If_GetStatus_FS(uint32_t Add, uint8_t Cmd, uint8_t *buffer)
{
 800809a:	b480      	push	{r7}
 800809c:	b085      	sub	sp, #20
 800809e:	af00      	add	r7, sp, #0
 80080a0:	60f8      	str	r0, [r7, #12]
 80080a2:	460b      	mov	r3, r1
 80080a4:	607a      	str	r2, [r7, #4]
 80080a6:	72fb      	strb	r3, [r7, #11]
  /* USER CODE BEGIN 5 */
  UNUSED(Add);
  UNUSED(buffer);

  switch (Cmd)
 80080a8:	7afb      	ldrb	r3, [r7, #11]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00e      	beq.n	80080cc <MEM_If_GetStatus_FS+0x32>
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d119      	bne.n	80080e6 <MEM_If_GetStatus_FS+0x4c>
  {
  case DFU_MEDIA_PROGRAM:
      buffer[1] = (uint8_t) FLASH_PROGRAM_TIME;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	3301      	adds	r3, #1
 80080b6:	2232      	movs	r2, #50	@ 0x32
 80080b8:	701a      	strb	r2, [r3, #0]
      buffer[2] = (uint8_t) (FLASH_PROGRAM_TIME << 8);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	3302      	adds	r3, #2
 80080be:	2200      	movs	r2, #0
 80080c0:	701a      	strb	r2, [r3, #0]
      buffer[3] = 0;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	3303      	adds	r3, #3
 80080c6:	2200      	movs	r2, #0
 80080c8:	701a      	strb	r2, [r3, #0]
      break;
 80080ca:	e00c      	b.n	80080e6 <MEM_If_GetStatus_FS+0x4c>

  case DFU_MEDIA_ERASE:
      buffer[1] = (uint8_t) FLASH_ERASE_TIME;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	3301      	adds	r3, #1
 80080d0:	2232      	movs	r2, #50	@ 0x32
 80080d2:	701a      	strb	r2, [r3, #0]
      buffer[2] = (uint8_t) (FLASH_ERASE_TIME << 8);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	3302      	adds	r3, #2
 80080d8:	2200      	movs	r2, #0
 80080da:	701a      	strb	r2, [r3, #0]
      buffer[3] = 0;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	3303      	adds	r3, #3
 80080e0:	2200      	movs	r2, #0
 80080e2:	701a      	strb	r2, [r3, #0]
      break;
 80080e4:	bf00      	nop
//    default:
//
//    break;
  }
  return (USBD_OK);
 80080e6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3714      	adds	r7, #20
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <GetSector>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

static uint32_t GetSector(uint32_t Address) {
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
    uint32_t sector = 0;
 80080fc:	2300      	movs	r3, #0
 80080fe:	60fb      	str	r3, [r7, #12]

    if ((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0)) {
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a2a      	ldr	r2, [pc, #168]	@ (80081ac <GetSector+0xb8>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d206      	bcs.n	8008116 <GetSector+0x22>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800810e:	d302      	bcc.n	8008116 <GetSector+0x22>
        sector = FLASH_SECTOR_0;
 8008110:	2300      	movs	r3, #0
 8008112:	60fb      	str	r3, [r7, #12]
 8008114:	e043      	b.n	800819e <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1)) {
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	4a25      	ldr	r2, [pc, #148]	@ (80081b0 <GetSector+0xbc>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d206      	bcs.n	800812c <GetSector+0x38>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	4a22      	ldr	r2, [pc, #136]	@ (80081ac <GetSector+0xb8>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d302      	bcc.n	800812c <GetSector+0x38>
        sector = FLASH_SECTOR_1;
 8008126:	2301      	movs	r3, #1
 8008128:	60fb      	str	r3, [r7, #12]
 800812a:	e038      	b.n	800819e <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2)) {
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4a21      	ldr	r2, [pc, #132]	@ (80081b4 <GetSector+0xc0>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d206      	bcs.n	8008142 <GetSector+0x4e>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	4a1e      	ldr	r2, [pc, #120]	@ (80081b0 <GetSector+0xbc>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d302      	bcc.n	8008142 <GetSector+0x4e>
        sector = FLASH_SECTOR_2;
 800813c:	2302      	movs	r3, #2
 800813e:	60fb      	str	r3, [r7, #12]
 8008140:	e02d      	b.n	800819e <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3)) {
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a1c      	ldr	r2, [pc, #112]	@ (80081b8 <GetSector+0xc4>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d806      	bhi.n	8008158 <GetSector+0x64>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	4a19      	ldr	r2, [pc, #100]	@ (80081b4 <GetSector+0xc0>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d302      	bcc.n	8008158 <GetSector+0x64>
        sector = FLASH_SECTOR_3;
 8008152:	2303      	movs	r3, #3
 8008154:	60fb      	str	r3, [r7, #12]
 8008156:	e022      	b.n	800819e <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4)) {
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	4a18      	ldr	r2, [pc, #96]	@ (80081bc <GetSector+0xc8>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d806      	bhi.n	800816e <GetSector+0x7a>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	4a15      	ldr	r2, [pc, #84]	@ (80081b8 <GetSector+0xc4>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d902      	bls.n	800816e <GetSector+0x7a>
        sector = FLASH_SECTOR_4;
 8008168:	2304      	movs	r3, #4
 800816a:	60fb      	str	r3, [r7, #12]
 800816c:	e017      	b.n	800819e <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5)) {
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a13      	ldr	r2, [pc, #76]	@ (80081c0 <GetSector+0xcc>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d806      	bhi.n	8008184 <GetSector+0x90>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a10      	ldr	r2, [pc, #64]	@ (80081bc <GetSector+0xc8>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d902      	bls.n	8008184 <GetSector+0x90>
        sector = FLASH_SECTOR_5;
 800817e:	2305      	movs	r3, #5
 8008180:	60fb      	str	r3, [r7, #12]
 8008182:	e00c      	b.n	800819e <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6)) {
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	4a0f      	ldr	r2, [pc, #60]	@ (80081c4 <GetSector+0xd0>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d806      	bhi.n	800819a <GetSector+0xa6>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a0c      	ldr	r2, [pc, #48]	@ (80081c0 <GetSector+0xcc>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d902      	bls.n	800819a <GetSector+0xa6>
        sector = FLASH_SECTOR_6;
 8008194:	2306      	movs	r3, #6
 8008196:	60fb      	str	r3, [r7, #12]
 8008198:	e001      	b.n	800819e <GetSector+0xaa>
    } else {
        sector = FLASH_SECTOR_7;
 800819a:	2307      	movs	r3, #7
 800819c:	60fb      	str	r3, [r7, #12]
    }
    return sector;
 800819e:	68fb      	ldr	r3, [r7, #12]
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3714      	adds	r7, #20
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr
 80081ac:	08004000 	.word	0x08004000
 80081b0:	08008000 	.word	0x08008000
 80081b4:	0800c000 	.word	0x0800c000
 80081b8:	0800ffff 	.word	0x0800ffff
 80081bc:	0801ffff 	.word	0x0801ffff
 80081c0:	0803ffff 	.word	0x0803ffff
 80081c4:	0805ffff 	.word	0x0805ffff

080081c8 <GetBank>:

static uint32_t GetBank(uint32_t Addr) {
 80081c8:	b480      	push	{r7}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
    uint32_t bank = 0;
 80081d0:	2300      	movs	r3, #0
 80081d2:	60fb      	str	r3, [r7, #12]

    /* Sector in bank 1 */
    bank = FLASH_BANK_1;
 80081d4:	2301      	movs	r3, #1
 80081d6:	60fb      	str	r3, [r7, #12]
    return bank;
 80081d8:	68fb      	ldr	r3, [r7, #12]
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3714      	adds	r7, #20
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr
	...

080081e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b08a      	sub	sp, #40	@ 0x28
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081f0:	f107 0314 	add.w	r3, r7, #20
 80081f4:	2200      	movs	r2, #0
 80081f6:	601a      	str	r2, [r3, #0]
 80081f8:	605a      	str	r2, [r3, #4]
 80081fa:	609a      	str	r2, [r3, #8]
 80081fc:	60da      	str	r2, [r3, #12]
 80081fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008208:	d147      	bne.n	800829a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800820a:	2300      	movs	r3, #0
 800820c:	613b      	str	r3, [r7, #16]
 800820e:	4b25      	ldr	r3, [pc, #148]	@ (80082a4 <HAL_PCD_MspInit+0xbc>)
 8008210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008212:	4a24      	ldr	r2, [pc, #144]	@ (80082a4 <HAL_PCD_MspInit+0xbc>)
 8008214:	f043 0301 	orr.w	r3, r3, #1
 8008218:	6313      	str	r3, [r2, #48]	@ 0x30
 800821a:	4b22      	ldr	r3, [pc, #136]	@ (80082a4 <HAL_PCD_MspInit+0xbc>)
 800821c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	613b      	str	r3, [r7, #16]
 8008224:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8008226:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800822a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800822c:	2300      	movs	r3, #0
 800822e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008230:	2300      	movs	r3, #0
 8008232:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008234:	f107 0314 	add.w	r3, r7, #20
 8008238:	4619      	mov	r1, r3
 800823a:	481b      	ldr	r0, [pc, #108]	@ (80082a8 <HAL_PCD_MspInit+0xc0>)
 800823c:	f7f9 f9c8 	bl	80015d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008240:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008246:	2302      	movs	r3, #2
 8008248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800824a:	2300      	movs	r3, #0
 800824c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800824e:	2303      	movs	r3, #3
 8008250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008252:	230a      	movs	r3, #10
 8008254:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008256:	f107 0314 	add.w	r3, r7, #20
 800825a:	4619      	mov	r1, r3
 800825c:	4812      	ldr	r0, [pc, #72]	@ (80082a8 <HAL_PCD_MspInit+0xc0>)
 800825e:	f7f9 f9b7 	bl	80015d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008262:	4b10      	ldr	r3, [pc, #64]	@ (80082a4 <HAL_PCD_MspInit+0xbc>)
 8008264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008266:	4a0f      	ldr	r2, [pc, #60]	@ (80082a4 <HAL_PCD_MspInit+0xbc>)
 8008268:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800826c:	6353      	str	r3, [r2, #52]	@ 0x34
 800826e:	2300      	movs	r3, #0
 8008270:	60fb      	str	r3, [r7, #12]
 8008272:	4b0c      	ldr	r3, [pc, #48]	@ (80082a4 <HAL_PCD_MspInit+0xbc>)
 8008274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008276:	4a0b      	ldr	r2, [pc, #44]	@ (80082a4 <HAL_PCD_MspInit+0xbc>)
 8008278:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800827c:	6453      	str	r3, [r2, #68]	@ 0x44
 800827e:	4b09      	ldr	r3, [pc, #36]	@ (80082a4 <HAL_PCD_MspInit+0xbc>)
 8008280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008286:	60fb      	str	r3, [r7, #12]
 8008288:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800828a:	2200      	movs	r2, #0
 800828c:	2100      	movs	r1, #0
 800828e:	2043      	movs	r0, #67	@ 0x43
 8008290:	f7f8 fe93 	bl	8000fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008294:	2043      	movs	r0, #67	@ 0x43
 8008296:	f7f8 feac 	bl	8000ff2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800829a:	bf00      	nop
 800829c:	3728      	adds	r7, #40	@ 0x28
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	40023800 	.word	0x40023800
 80082a8:	40020000 	.word	0x40020000

080082ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b082      	sub	sp, #8
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80082c0:	4619      	mov	r1, r3
 80082c2:	4610      	mov	r0, r2
 80082c4:	f7fe faa6 	bl	8006814 <USBD_LL_SetupStage>
}
 80082c8:	bf00      	nop
 80082ca:	3708      	adds	r7, #8
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	460b      	mov	r3, r1
 80082da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80082e2:	78fa      	ldrb	r2, [r7, #3]
 80082e4:	6879      	ldr	r1, [r7, #4]
 80082e6:	4613      	mov	r3, r2
 80082e8:	00db      	lsls	r3, r3, #3
 80082ea:	4413      	add	r3, r2
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	440b      	add	r3, r1
 80082f0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	78fb      	ldrb	r3, [r7, #3]
 80082f8:	4619      	mov	r1, r3
 80082fa:	f7fe fae0 	bl	80068be <USBD_LL_DataOutStage>
}
 80082fe:	bf00      	nop
 8008300:	3708      	adds	r7, #8
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b082      	sub	sp, #8
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
 800830e:	460b      	mov	r3, r1
 8008310:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008318:	78fa      	ldrb	r2, [r7, #3]
 800831a:	6879      	ldr	r1, [r7, #4]
 800831c:	4613      	mov	r3, r2
 800831e:	00db      	lsls	r3, r3, #3
 8008320:	4413      	add	r3, r2
 8008322:	009b      	lsls	r3, r3, #2
 8008324:	440b      	add	r3, r1
 8008326:	3320      	adds	r3, #32
 8008328:	681a      	ldr	r2, [r3, #0]
 800832a:	78fb      	ldrb	r3, [r7, #3]
 800832c:	4619      	mov	r1, r3
 800832e:	f7fe fb82 	bl	8006a36 <USBD_LL_DataInStage>
}
 8008332:	bf00      	nop
 8008334:	3708      	adds	r7, #8
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b082      	sub	sp, #8
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008348:	4618      	mov	r0, r3
 800834a:	f7fe fcc6 	bl	8006cda <USBD_LL_SOF>
}
 800834e:	bf00      	nop
 8008350:	3708      	adds	r7, #8
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b084      	sub	sp, #16
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800835e:	2301      	movs	r3, #1
 8008360:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	79db      	ldrb	r3, [r3, #7]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d102      	bne.n	8008370 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800836a:	2300      	movs	r3, #0
 800836c:	73fb      	strb	r3, [r7, #15]
 800836e:	e008      	b.n	8008382 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	79db      	ldrb	r3, [r3, #7]
 8008374:	2b02      	cmp	r3, #2
 8008376:	d102      	bne.n	800837e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008378:	2301      	movs	r3, #1
 800837a:	73fb      	strb	r3, [r7, #15]
 800837c:	e001      	b.n	8008382 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800837e:	f7f8 fb3f 	bl	8000a00 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008388:	7bfa      	ldrb	r2, [r7, #15]
 800838a:	4611      	mov	r1, r2
 800838c:	4618      	mov	r0, r3
 800838e:	f7fe fc60 	bl	8006c52 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008398:	4618      	mov	r0, r3
 800839a:	f7fe fc07 	bl	8006bac <USBD_LL_Reset>
}
 800839e:	bf00      	nop
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
	...

080083a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80083b6:	4618      	mov	r0, r3
 80083b8:	f7fe fc5b 	bl	8006c72 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	687a      	ldr	r2, [r7, #4]
 80083c8:	6812      	ldr	r2, [r2, #0]
 80083ca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80083ce:	f043 0301 	orr.w	r3, r3, #1
 80083d2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	7adb      	ldrb	r3, [r3, #11]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d005      	beq.n	80083e8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80083dc:	4b04      	ldr	r3, [pc, #16]	@ (80083f0 <HAL_PCD_SuspendCallback+0x48>)
 80083de:	691b      	ldr	r3, [r3, #16]
 80083e0:	4a03      	ldr	r2, [pc, #12]	@ (80083f0 <HAL_PCD_SuspendCallback+0x48>)
 80083e2:	f043 0306 	orr.w	r3, r3, #6
 80083e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80083e8:	bf00      	nop
 80083ea:	3708      	adds	r7, #8
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	e000ed00 	.word	0xe000ed00

080083f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008402:	4618      	mov	r0, r3
 8008404:	f7fe fc51 	bl	8006caa <USBD_LL_Resume>
}
 8008408:	bf00      	nop
 800840a:	3708      	adds	r7, #8
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	460b      	mov	r3, r1
 800841a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008422:	78fa      	ldrb	r2, [r7, #3]
 8008424:	4611      	mov	r1, r2
 8008426:	4618      	mov	r0, r3
 8008428:	f7fe fca9 	bl	8006d7e <USBD_LL_IsoOUTIncomplete>
}
 800842c:	bf00      	nop
 800842e:	3708      	adds	r7, #8
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	460b      	mov	r3, r1
 800843e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008446:	78fa      	ldrb	r2, [r7, #3]
 8008448:	4611      	mov	r1, r2
 800844a:	4618      	mov	r0, r3
 800844c:	f7fe fc65 	bl	8006d1a <USBD_LL_IsoINIncomplete>
}
 8008450:	bf00      	nop
 8008452:	3708      	adds	r7, #8
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008466:	4618      	mov	r0, r3
 8008468:	f7fe fcbb 	bl	8006de2 <USBD_LL_DevConnected>
}
 800846c:	bf00      	nop
 800846e:	3708      	adds	r7, #8
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008482:	4618      	mov	r0, r3
 8008484:	f7fe fcb8 	bl	8006df8 <USBD_LL_DevDisconnected>
}
 8008488:	bf00      	nop
 800848a:	3708      	adds	r7, #8
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}

08008490 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b082      	sub	sp, #8
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d13c      	bne.n	800851a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80084a0:	4a20      	ldr	r2, [pc, #128]	@ (8008524 <USBD_LL_Init+0x94>)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a1e      	ldr	r2, [pc, #120]	@ (8008524 <USBD_LL_Init+0x94>)
 80084ac:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80084b0:	4b1c      	ldr	r3, [pc, #112]	@ (8008524 <USBD_LL_Init+0x94>)
 80084b2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80084b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80084b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008524 <USBD_LL_Init+0x94>)
 80084ba:	2204      	movs	r2, #4
 80084bc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80084be:	4b19      	ldr	r3, [pc, #100]	@ (8008524 <USBD_LL_Init+0x94>)
 80084c0:	2202      	movs	r2, #2
 80084c2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80084c4:	4b17      	ldr	r3, [pc, #92]	@ (8008524 <USBD_LL_Init+0x94>)
 80084c6:	2200      	movs	r2, #0
 80084c8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80084ca:	4b16      	ldr	r3, [pc, #88]	@ (8008524 <USBD_LL_Init+0x94>)
 80084cc:	2202      	movs	r2, #2
 80084ce:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80084d0:	4b14      	ldr	r3, [pc, #80]	@ (8008524 <USBD_LL_Init+0x94>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80084d6:	4b13      	ldr	r3, [pc, #76]	@ (8008524 <USBD_LL_Init+0x94>)
 80084d8:	2200      	movs	r2, #0
 80084da:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80084dc:	4b11      	ldr	r3, [pc, #68]	@ (8008524 <USBD_LL_Init+0x94>)
 80084de:	2200      	movs	r2, #0
 80084e0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80084e2:	4b10      	ldr	r3, [pc, #64]	@ (8008524 <USBD_LL_Init+0x94>)
 80084e4:	2201      	movs	r2, #1
 80084e6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80084e8:	4b0e      	ldr	r3, [pc, #56]	@ (8008524 <USBD_LL_Init+0x94>)
 80084ea:	2200      	movs	r2, #0
 80084ec:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80084ee:	480d      	ldr	r0, [pc, #52]	@ (8008524 <USBD_LL_Init+0x94>)
 80084f0:	f7f9 fb39 	bl	8001b66 <HAL_PCD_Init>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d001      	beq.n	80084fe <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80084fa:	f7f8 fa81 	bl	8000a00 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80084fe:	2180      	movs	r1, #128	@ 0x80
 8008500:	4808      	ldr	r0, [pc, #32]	@ (8008524 <USBD_LL_Init+0x94>)
 8008502:	f7fa fd3e 	bl	8002f82 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008506:	2240      	movs	r2, #64	@ 0x40
 8008508:	2100      	movs	r1, #0
 800850a:	4806      	ldr	r0, [pc, #24]	@ (8008524 <USBD_LL_Init+0x94>)
 800850c:	f7fa fcf2 	bl	8002ef4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008510:	2280      	movs	r2, #128	@ 0x80
 8008512:	2101      	movs	r1, #1
 8008514:	4803      	ldr	r0, [pc, #12]	@ (8008524 <USBD_LL_Init+0x94>)
 8008516:	f7fa fced 	bl	8002ef4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3708      	adds	r7, #8
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}
 8008524:	20000760 	.word	0x20000760

08008528 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008530:	2300      	movs	r3, #0
 8008532:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008534:	2300      	movs	r3, #0
 8008536:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800853e:	4618      	mov	r0, r3
 8008540:	f7f9 fc20 	bl	8001d84 <HAL_PCD_Start>
 8008544:	4603      	mov	r3, r0
 8008546:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008548:	7bfb      	ldrb	r3, [r7, #15]
 800854a:	4618      	mov	r0, r3
 800854c:	f000 f92c 	bl	80087a8 <USBD_Get_USB_Status>
 8008550:	4603      	mov	r3, r0
 8008552:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008554:	7bbb      	ldrb	r3, [r7, #14]
}
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}

0800855e <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 800855e:	b580      	push	{r7, lr}
 8008560:	b084      	sub	sp, #16
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008566:	2300      	movs	r3, #0
 8008568:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800856a:	2300      	movs	r3, #0
 800856c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008574:	4618      	mov	r0, r3
 8008576:	f7f9 fc3a 	bl	8001dee <HAL_PCD_Stop>
 800857a:	4603      	mov	r3, r0
 800857c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800857e:	7bfb      	ldrb	r3, [r7, #15]
 8008580:	4618      	mov	r0, r3
 8008582:	f000 f911 	bl	80087a8 <USBD_Get_USB_Status>
 8008586:	4603      	mov	r3, r0
 8008588:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800858a:	7bbb      	ldrb	r3, [r7, #14]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3710      	adds	r7, #16
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	4608      	mov	r0, r1
 800859e:	4611      	mov	r1, r2
 80085a0:	461a      	mov	r2, r3
 80085a2:	4603      	mov	r3, r0
 80085a4:	70fb      	strb	r3, [r7, #3]
 80085a6:	460b      	mov	r3, r1
 80085a8:	70bb      	strb	r3, [r7, #2]
 80085aa:	4613      	mov	r3, r2
 80085ac:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085ae:	2300      	movs	r3, #0
 80085b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80085bc:	78bb      	ldrb	r3, [r7, #2]
 80085be:	883a      	ldrh	r2, [r7, #0]
 80085c0:	78f9      	ldrb	r1, [r7, #3]
 80085c2:	f7fa f914 	bl	80027ee <HAL_PCD_EP_Open>
 80085c6:	4603      	mov	r3, r0
 80085c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80085ca:	7bfb      	ldrb	r3, [r7, #15]
 80085cc:	4618      	mov	r0, r3
 80085ce:	f000 f8eb 	bl	80087a8 <USBD_Get_USB_Status>
 80085d2:	4603      	mov	r3, r0
 80085d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3710      	adds	r7, #16
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	460b      	mov	r3, r1
 80085ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085ec:	2300      	movs	r3, #0
 80085ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085f0:	2300      	movs	r3, #0
 80085f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80085fa:	78fa      	ldrb	r2, [r7, #3]
 80085fc:	4611      	mov	r1, r2
 80085fe:	4618      	mov	r0, r3
 8008600:	f7fa f9d4 	bl	80029ac <HAL_PCD_EP_SetStall>
 8008604:	4603      	mov	r3, r0
 8008606:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008608:	7bfb      	ldrb	r3, [r7, #15]
 800860a:	4618      	mov	r0, r3
 800860c:	f000 f8cc 	bl	80087a8 <USBD_Get_USB_Status>
 8008610:	4603      	mov	r3, r0
 8008612:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008614:	7bbb      	ldrb	r3, [r7, #14]
}
 8008616:	4618      	mov	r0, r3
 8008618:	3710      	adds	r7, #16
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b084      	sub	sp, #16
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
 8008626:	460b      	mov	r3, r1
 8008628:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800862e:	2300      	movs	r3, #0
 8008630:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008638:	78fa      	ldrb	r2, [r7, #3]
 800863a:	4611      	mov	r1, r2
 800863c:	4618      	mov	r0, r3
 800863e:	f7fa fa18 	bl	8002a72 <HAL_PCD_EP_ClrStall>
 8008642:	4603      	mov	r3, r0
 8008644:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008646:	7bfb      	ldrb	r3, [r7, #15]
 8008648:	4618      	mov	r0, r3
 800864a:	f000 f8ad 	bl	80087a8 <USBD_Get_USB_Status>
 800864e:	4603      	mov	r3, r0
 8008650:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008652:	7bbb      	ldrb	r3, [r7, #14]
}
 8008654:	4618      	mov	r0, r3
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	460b      	mov	r3, r1
 8008666:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800866e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008670:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008674:	2b00      	cmp	r3, #0
 8008676:	da0b      	bge.n	8008690 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008678:	78fb      	ldrb	r3, [r7, #3]
 800867a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800867e:	68f9      	ldr	r1, [r7, #12]
 8008680:	4613      	mov	r3, r2
 8008682:	00db      	lsls	r3, r3, #3
 8008684:	4413      	add	r3, r2
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	440b      	add	r3, r1
 800868a:	3316      	adds	r3, #22
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	e00b      	b.n	80086a8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008690:	78fb      	ldrb	r3, [r7, #3]
 8008692:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008696:	68f9      	ldr	r1, [r7, #12]
 8008698:	4613      	mov	r3, r2
 800869a:	00db      	lsls	r3, r3, #3
 800869c:	4413      	add	r3, r2
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	440b      	add	r3, r1
 80086a2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80086a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3714      	adds	r7, #20
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	460b      	mov	r3, r1
 80086be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80086c0:	2300      	movs	r3, #0
 80086c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80086c4:	2300      	movs	r3, #0
 80086c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80086ce:	78fa      	ldrb	r2, [r7, #3]
 80086d0:	4611      	mov	r1, r2
 80086d2:	4618      	mov	r0, r3
 80086d4:	f7fa f867 	bl	80027a6 <HAL_PCD_SetAddress>
 80086d8:	4603      	mov	r3, r0
 80086da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80086dc:	7bfb      	ldrb	r3, [r7, #15]
 80086de:	4618      	mov	r0, r3
 80086e0:	f000 f862 	bl	80087a8 <USBD_Get_USB_Status>
 80086e4:	4603      	mov	r3, r0
 80086e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b086      	sub	sp, #24
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	60f8      	str	r0, [r7, #12]
 80086fa:	607a      	str	r2, [r7, #4]
 80086fc:	603b      	str	r3, [r7, #0]
 80086fe:	460b      	mov	r3, r1
 8008700:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008702:	2300      	movs	r3, #0
 8008704:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008706:	2300      	movs	r3, #0
 8008708:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008710:	7af9      	ldrb	r1, [r7, #11]
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	687a      	ldr	r2, [r7, #4]
 8008716:	f7fa f90f 	bl	8002938 <HAL_PCD_EP_Transmit>
 800871a:	4603      	mov	r3, r0
 800871c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800871e:	7dfb      	ldrb	r3, [r7, #23]
 8008720:	4618      	mov	r0, r3
 8008722:	f000 f841 	bl	80087a8 <USBD_Get_USB_Status>
 8008726:	4603      	mov	r3, r0
 8008728:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800872a:	7dbb      	ldrb	r3, [r7, #22]
}
 800872c:	4618      	mov	r0, r3
 800872e:	3718      	adds	r7, #24
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b086      	sub	sp, #24
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	607a      	str	r2, [r7, #4]
 800873e:	603b      	str	r3, [r7, #0]
 8008740:	460b      	mov	r3, r1
 8008742:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008744:	2300      	movs	r3, #0
 8008746:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008748:	2300      	movs	r3, #0
 800874a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008752:	7af9      	ldrb	r1, [r7, #11]
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	f7fa f8b3 	bl	80028c2 <HAL_PCD_EP_Receive>
 800875c:	4603      	mov	r3, r0
 800875e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008760:	7dfb      	ldrb	r3, [r7, #23]
 8008762:	4618      	mov	r0, r3
 8008764:	f000 f820 	bl	80087a8 <USBD_Get_USB_Status>
 8008768:	4603      	mov	r3, r0
 800876a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800876c:	7dbb      	ldrb	r3, [r7, #22]
}
 800876e:	4618      	mov	r0, r3
 8008770:	3718      	adds	r7, #24
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}
	...

08008778 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008778:	b480      	push	{r7}
 800877a:	b083      	sub	sp, #12
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_DFU_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008780:	4b03      	ldr	r3, [pc, #12]	@ (8008790 <USBD_static_malloc+0x18>)
}
 8008782:	4618      	mov	r0, r3
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	20000c44 	.word	0x20000c44

08008794 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]

}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	4603      	mov	r3, r0
 80087b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80087b2:	2300      	movs	r3, #0
 80087b4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80087b6:	79fb      	ldrb	r3, [r7, #7]
 80087b8:	2b03      	cmp	r3, #3
 80087ba:	d817      	bhi.n	80087ec <USBD_Get_USB_Status+0x44>
 80087bc:	a201      	add	r2, pc, #4	@ (adr r2, 80087c4 <USBD_Get_USB_Status+0x1c>)
 80087be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c2:	bf00      	nop
 80087c4:	080087d5 	.word	0x080087d5
 80087c8:	080087db 	.word	0x080087db
 80087cc:	080087e1 	.word	0x080087e1
 80087d0:	080087e7 	.word	0x080087e7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80087d4:	2300      	movs	r3, #0
 80087d6:	73fb      	strb	r3, [r7, #15]
    break;
 80087d8:	e00b      	b.n	80087f2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80087da:	2303      	movs	r3, #3
 80087dc:	73fb      	strb	r3, [r7, #15]
    break;
 80087de:	e008      	b.n	80087f2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80087e0:	2301      	movs	r3, #1
 80087e2:	73fb      	strb	r3, [r7, #15]
    break;
 80087e4:	e005      	b.n	80087f2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80087e6:	2303      	movs	r3, #3
 80087e8:	73fb      	strb	r3, [r7, #15]
    break;
 80087ea:	e002      	b.n	80087f2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80087ec:	2303      	movs	r3, #3
 80087ee:	73fb      	strb	r3, [r7, #15]
    break;
 80087f0:	bf00      	nop
  }
  return usb_status;
 80087f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3714      	adds	r7, #20
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <memset>:
 8008800:	4402      	add	r2, r0
 8008802:	4603      	mov	r3, r0
 8008804:	4293      	cmp	r3, r2
 8008806:	d100      	bne.n	800880a <memset+0xa>
 8008808:	4770      	bx	lr
 800880a:	f803 1b01 	strb.w	r1, [r3], #1
 800880e:	e7f9      	b.n	8008804 <memset+0x4>

08008810 <__libc_init_array>:
 8008810:	b570      	push	{r4, r5, r6, lr}
 8008812:	4d0d      	ldr	r5, [pc, #52]	@ (8008848 <__libc_init_array+0x38>)
 8008814:	4c0d      	ldr	r4, [pc, #52]	@ (800884c <__libc_init_array+0x3c>)
 8008816:	1b64      	subs	r4, r4, r5
 8008818:	10a4      	asrs	r4, r4, #2
 800881a:	2600      	movs	r6, #0
 800881c:	42a6      	cmp	r6, r4
 800881e:	d109      	bne.n	8008834 <__libc_init_array+0x24>
 8008820:	4d0b      	ldr	r5, [pc, #44]	@ (8008850 <__libc_init_array+0x40>)
 8008822:	4c0c      	ldr	r4, [pc, #48]	@ (8008854 <__libc_init_array+0x44>)
 8008824:	f000 f818 	bl	8008858 <_init>
 8008828:	1b64      	subs	r4, r4, r5
 800882a:	10a4      	asrs	r4, r4, #2
 800882c:	2600      	movs	r6, #0
 800882e:	42a6      	cmp	r6, r4
 8008830:	d105      	bne.n	800883e <__libc_init_array+0x2e>
 8008832:	bd70      	pop	{r4, r5, r6, pc}
 8008834:	f855 3b04 	ldr.w	r3, [r5], #4
 8008838:	4798      	blx	r3
 800883a:	3601      	adds	r6, #1
 800883c:	e7ee      	b.n	800881c <__libc_init_array+0xc>
 800883e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008842:	4798      	blx	r3
 8008844:	3601      	adds	r6, #1
 8008846:	e7f2      	b.n	800882e <__libc_init_array+0x1e>
 8008848:	0800892c 	.word	0x0800892c
 800884c:	0800892c 	.word	0x0800892c
 8008850:	0800892c 	.word	0x0800892c
 8008854:	08008930 	.word	0x08008930

08008858 <_init>:
 8008858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885a:	bf00      	nop
 800885c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800885e:	bc08      	pop	{r3}
 8008860:	469e      	mov	lr, r3
 8008862:	4770      	bx	lr

08008864 <_fini>:
 8008864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008866:	bf00      	nop
 8008868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886a:	bc08      	pop	{r3}
 800886c:	469e      	mov	lr, r3
 800886e:	4770      	bx	lr
