\hypertarget{hal__uart_8h}{}\doxysection{C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+HAL\+\_\+\+Lib/\+Inc/hal\+\_\+uart.h 文件参考}
\label{hal__uart_8h}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/HAL\_Lib/Inc/hal\_uart.h@{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/HAL\_Lib/Inc/hal\_uart.h}}


THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE UART FIRMWARE LIBRARY.  


{\ttfamily \#include \char`\"{}reg\+\_\+uart.\+h\char`\"{}}\newline
\doxysubsection*{类}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UART Init Structure definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___variables_ga3de33738fd3c7e77bffbcfaefc3e7645}{GLOBAL}}~extern
\end{DoxyCompactItemize}
\doxysubsection*{枚举}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_ga2680013e3731f208fc48bbdfff25ca8d}{UART\+\_\+\+Word\+Length\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___u_a_r_t___exported___types_gga2680013e3731f208fc48bbdfff25ca8da4196e3fe5769da982194dee91d00d03c}{UART\+\_\+\+Word\+Length\+\_\+5b}} = 0U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga2680013e3731f208fc48bbdfff25ca8da625b8bc2cef59e1ec43375bb08dd170a}{UART\+\_\+\+Word\+Length\+\_\+6b}} = 1U \texorpdfstring{$<$}{<}\texorpdfstring{$<$}{<} UART\+\_\+\+CCR\+\_\+\+CHAR\+\_\+\+Pos
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga2680013e3731f208fc48bbdfff25ca8da97e36de5555a5d75b61cc214ca0c52c1}{UART\+\_\+\+Word\+Length\+\_\+7b}} = 2U \texorpdfstring{$<$}{<}\texorpdfstring{$<$}{<} UART\+\_\+\+CCR\+\_\+\+CHAR\+\_\+\+Pos
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga2680013e3731f208fc48bbdfff25ca8da5ae673a003725f9fc07e6abfcd6f7213}{UART\+\_\+\+Word\+Length\+\_\+8b}} = 3U \texorpdfstring{$<$}{<}\texorpdfstring{$<$}{<} UART\+\_\+\+CCR\+\_\+\+CHAR\+\_\+\+Pos
 \}
\begin{DoxyCompactList}\small\item\em UART Word Length Enumerate definition \label{group___u_a_r_t___exported___constants_UART_Word_Length}%
\Hypertarget{group___u_a_r_t___exported___constants_UART_Word_Length}%
\end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_ga6321b7a7eb58130cd69a001d3fccc861}{UART\+\_\+\+Stop\+\_\+\+Bits\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___u_a_r_t___exported___types_gga6321b7a7eb58130cd69a001d3fccc861aaedac7fd9efece6190fa462208163bc1}{UART\+\_\+\+Stop\+Bits\+\_\+1}} = 0U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga6321b7a7eb58130cd69a001d3fccc861a36fcdab28dabe4a95c0b024a3c0e217e}{UART\+\_\+\+Stop\+Bits\+\_\+2}} = UART\+\_\+\+CCR\+\_\+\+SPB
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga6321b7a7eb58130cd69a001d3fccc861ab759349aac5b8cb791c491a94f7e1694}{UART\+\_\+\+Stop\+Bits\+\_\+0\+\_\+5}} = UART\+\_\+\+CCR\+\_\+\+SPB1
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga6321b7a7eb58130cd69a001d3fccc861a8c53c8142f577ddbc540c01d4b8fd560}{UART\+\_\+\+Stop\+Bits\+\_\+1\+\_\+5}} = UART\+\_\+\+CCR\+\_\+\+SPB1 $\vert$ UART\+\_\+\+CCR\+\_\+\+SPB0
 \}
\begin{DoxyCompactList}\small\item\em UART Stop Bits Enumerate definition \label{group___u_a_r_t___exported___types_UART_Stop_Bits}%
\Hypertarget{group___u_a_r_t___exported___types_UART_Stop_Bits}%
\end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_gac58d0be24a1a8be355be3e5e6c8ba83f}{UART\+\_\+\+Parity\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___u_a_r_t___exported___types_ggac58d0be24a1a8be355be3e5e6c8ba83fa4b920b61656be3e299a7ced871b74a49}{UART\+\_\+\+Parity\+\_\+\+No}} = 0U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_ggac58d0be24a1a8be355be3e5e6c8ba83fae5b480b7e3c6dc3a36400292c1825672}{UART\+\_\+\+Parity\+\_\+\+Even}} = UART\+\_\+\+CCR\+\_\+\+PEN $\vert$ UART\+\_\+\+CCR\+\_\+\+PSEL
, \mbox{\hyperlink{group___u_a_r_t___exported___types_ggac58d0be24a1a8be355be3e5e6c8ba83fae6fecd93cf0c3a2a11d678151ebe43c6}{UART\+\_\+\+Parity\+\_\+\+Odd}} = UART\+\_\+\+CCR\+\_\+\+PEN
 \}
\begin{DoxyCompactList}\small\item\em UART Parity Enumerate definition \label{group___u_a_r_t___exported___types_UART_Parity}%
\Hypertarget{group___u_a_r_t___exported___types_UART_Parity}%
\end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_ga5ade294c2e8895699b615a299e0b91be}{UART\+\_\+\+HW\+\_\+\+FLOWCONTROL\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___u_a_r_t___exported___types_gga5ade294c2e8895699b615a299e0b91bea05be5d5c6287eb3663d43e3f3be59bd5}{UART\+\_\+\+HWFlow\+Control\+\_\+\+None}} = 0U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga5ade294c2e8895699b615a299e0b91beae1d23855f06e337da0579c57b5899679}{UART\+\_\+\+HWFlow\+Control\+\_\+\+RTS\+\_\+\+CTS}} = UART\+\_\+\+GCR\+\_\+\+AUTOFLOW
 \}
\begin{DoxyCompactList}\small\item\em UART Hardware Flow Control Enumerate definition \label{group___u_a_r_t___exported___types_UART_Hardware_Flow_Control}%
\Hypertarget{group___u_a_r_t___exported___types_UART_Hardware_Flow_Control}%
\end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_gadc53a6d028cb756bd4c94708911faf39}{UART\+\_\+\+Wake\+Up\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___u_a_r_t___exported___types_ggadc53a6d028cb756bd4c94708911faf39af3475746107086b17175aa8b5f0be140}{UART\+\_\+\+Wake\+Up\+\_\+\+Idle\+Line}} = 0U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_ggadc53a6d028cb756bd4c94708911faf39a0204676801445334f50502a7dbf7891c}{UART\+\_\+\+Wake\+Up\+\_\+\+Address\+Mark}} = UART\+\_\+\+CCR\+\_\+\+WAKE
 \}
\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_gad16ebe443cfd456f739f786b9bc4bd3b}{UART\+\_\+9bit\+\_\+\+Polarity\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___u_a_r_t___exported___types_ggad16ebe443cfd456f739f786b9bc4bd3ba2fb439e94fc4a7580a08822883aa15fc}{UART\+\_\+9bit\+\_\+\+Polarity\+\_\+\+Low}} = 0U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_ggad16ebe443cfd456f739f786b9bc4bd3ba0623a62d44804283338b929244210b04}{UART\+\_\+9bit\+\_\+\+Polarity\+\_\+\+High}} = UART\+\_\+\+CCR\+\_\+\+B8\+POL
 \}
\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_ga30702578d1089661f4c1716c0821bdab}{UART\+\_\+\+Auto\+Baud\+\_\+\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba79228be6c2bedf746d37ef8f48c9339d}{Data\+\_\+\+F8}} = 0
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba6fd6bebf6bf550a77dca841a96f46626}{Data\+\_\+\+FE}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdabaa0ebf5871f31a2791cb7da0c76ff170d}{ABRMODE\+\_\+\+FALLING\+\_\+\+TO\+\_\+\+RISINGEDGE1\+BIT}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba81f6370ef0a5cc3dabac62dc8158e83c}{ABRMODE\+\_\+\+FALLING\+\_\+\+TO\+\_\+\+RISINGEDGE2\+BIT}}
, \newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba2101757142d0ae6ff1959ab62e8c02dd}{ABRMODE\+\_\+\+FALLING\+\_\+\+TO\+\_\+\+RISINGEDGE4\+BIT}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdabaf2d8f6fb3a8ea367116322fe598c1a3a}{ABRMODE\+\_\+\+FALLING\+\_\+\+TO\+\_\+\+RISINGEDGE8\+BIT}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdabaf81db95cdd447e794b786f5af615873e}{ABRMODE\+\_\+\+FALLING\+\_\+\+TO\+\_\+\+FALLINGEDGE2\+BIT}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba1a8cc3212308d5312809bd23b487b8fd}{ABRMODE\+\_\+\+FALLING\+\_\+\+TO\+\_\+\+FALLINGEDGE4\+BIT}}
, \newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba2cbcca4a27360323e9aa9c27b7068660}{ABRMODE\+\_\+\+FALLING\+\_\+\+TO\+\_\+\+FALLINGEDGE8\+BIT}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba2f08c57411bc9221d085dc87af7e2020}{ABRMODE\+\_\+\+STARTBIT}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba01a931d1a7e01bb40534cc04e7e54694}{ABRMODE\+\_\+\+VALUE0\+X55}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdabac9619689e37db695d9334b9eb096856c}{ABRMODE\+\_\+\+VALUE0x7F}}
, \newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdabab49064378e408152b7aa438d599c7d8b}{ABRMODE\+\_\+\+VALUE0\+X80}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba7162efdf0a594a9f49bdcd32c4b11d51}{ABRMODE\+\_\+\+VALUE0\+XF7}}
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba9414b92e90bd8e166d657a2408eca47f}{ABRMODE\+\_\+\+VALUE0\+XF8}} = Data\+\_\+\+F8
, \mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba62294079538c0344b1e28671e68a96e4}{ABRMODE\+\_\+\+VALUE0\+XFE}} = Data\+\_\+\+FE
, \newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_gga30702578d1089661f4c1716c0821bdaba0db92c1dc67fc85b941c9fafa105402c}{ABRMODE\+\_\+\+VALUE0\+XFF}}
 \}
\begin{DoxyCompactList}\small\item\em UART Auto Baud\+Rate definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_gabd0091319cba7308839845fd479d948e}{UART\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em Deinitializes the uart peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga6b2db32291cabde6a9a1cfa991804f52}{UART\+\_\+\+Init}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the uart peripheral according to the specified parameters in the UART\+\_\+\+Init\+Struct . \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_gab37258c2f568a1260aa09257ca7b76e9}{UART\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Fills each UART\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga8a7e77293367f7c5b2d049b0139c0ebd}{UART\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified UART peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga97abf74f27616fe14a62b4b0c2ff882f}{UART\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} it, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified UART interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga5bb3cd4d5216c89d5682ffd0c4d66882}{UART\+\_\+\+DMACmd}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} dma\+\_\+request, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the UART DMA interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga636b581ff45f9197c867276c865627a4}{UART\+\_\+\+Send\+Data}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} value)
\begin{DoxyCompactList}\small\item\em Transmits single data through the uart peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga78e48fa7608091a0754f0fe5afcd7596}{UART\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} it)
\begin{DoxyCompactList}\small\item\em Clears the uart interrupt pending bits. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} \mbox{\hyperlink{group___u_a_r_t___exported___functions_gaa213b8560893a96771f2e5c28949cb87}{UART\+\_\+\+Receive\+Data}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the uart peripheral. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___u_a_r_t___exported___functions_gaf2b095a600895d23753a142a44533130}{UART\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} flag)
\begin{DoxyCompactList}\small\item\em Checks whether the specified UART flag is set or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga9a8901cbb6d2311efe87343dc176c178}{UART\+\_\+\+Get\+ITStatus}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} it)
\begin{DoxyCompactList}\small\item\em Checks whether the specified UART interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga46ce01569ed441cab4e0ad0500873faf}{UART\+\_\+\+Wake\+Up\+Config}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{group___u_a_r_t___exported___types_gadc53a6d028cb756bd4c94708911faf39}{UART\+\_\+\+Wake\+Up\+\_\+\+Type\+Def}} mode)
\begin{DoxyCompactList}\small\item\em Selects the UART Wake\+Up method. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga258c7149437f05fd62cd8454090a844e}{UART\+\_\+\+Receiver\+Wake\+Up\+Cmd}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Determines if the UART is in mute mode or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga2b414da66f49a140483d130d6c75e340}{UART\+\_\+\+Set\+RXAddress}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} address)
\begin{DoxyCompactList}\small\item\em Sets the address of the UART Rx Address. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga97457da48b7cbde746d54af1daa8aa1a}{UART\+\_\+\+Set\+RXMASK}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} address)
\begin{DoxyCompactList}\small\item\em Sets the address of the UART Rx MASK. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga09a3458a4fbeb5747ed237fadb37587f}{UART\+\_\+\+Enable9bit}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em ENBALE or DISABLE the UART\textquotesingle{}s 9bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga3d97c70831de5ba496e71a6efe51eef6}{UART\+\_\+\+Set9bit\+Level}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Set the UART\textquotesingle{}s 9bit Level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga30f43c16127cd75416df74d3d2f8b73f}{UART\+\_\+\+Set9bit\+Polarity}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{group___u_a_r_t___exported___types_gad16ebe443cfd456f739f786b9bc4bd3b}{UART\+\_\+9bit\+\_\+\+Polarity\+\_\+\+Type\+Def}} polarity)
\begin{DoxyCompactList}\small\item\em Set the UART\textquotesingle{}s 9bit Polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga19ccbe60cc9f2032dd9c851fe38b439d}{UART\+\_\+\+Set9bit\+Automatic\+Toggle}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Set the UART\textquotesingle{}s 9bit Automatic Toggle. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga8348bdaa9e9531c0b5436e5b0da9d796}{UART\+\_\+\+Half\+Duplex\+Cmd}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the UART Half Duplex communication. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_gacc2213517e8100e2be3bd8e60890a8fd}{UART\+\_\+\+Set\+Guard\+Time}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} guard\+\_\+time)
\begin{DoxyCompactList}\small\item\em Sets the specified UART guard time. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga9c8d94c85cdd53467707ace33967710e}{UART\+\_\+\+Smart\+Card\+Cmd}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the UART\textquotesingle{}s Smart Card mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga480fd550c12b443c5cc81c957479b9e7}{UART\+\_\+\+Smart\+Card\+NACKCmd}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables NACK transmission. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_ga65a5bcac0de3f09a6c356cd0943ce887}{UART\+\_\+\+Send\+Break}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart)
\begin{DoxyCompactList}\small\item\em Transmits break characters. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_gabc4cdac783b72de46c5c1f1c4bcc148c}{UART\+\_\+\+Auto\+Baud\+Rate\+Cmd}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enable or Disable Auto Baud-\/\+Rate Detection \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___u_a_r_t___exported___functions_gab38b73727cde28991b11858c99fadbbd}{UART\+\_\+\+Auto\+Baud\+Rate\+Set}} (\mbox{\hyperlink{struct_u_a_r_t___type_def}{UART\+\_\+\+Type\+Def}} $\ast$uart, \mbox{\hyperlink{group___u_a_r_t___exported___types_ga30702578d1089661f4c1716c0821bdab}{UART\+\_\+\+Auto\+Baud\+\_\+\+Type\+Def}} value, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Auto\+Baud\+Rate. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE UART FIRMWARE LIBRARY. 

\begin{DoxyAuthor}{作者}
AE TEAM 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/\+OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.

\doxysubsubsection*{\begin{center} COPYRIGHT MINDMOTION \end{center} }

在文件 \mbox{\hyperlink{hal__uart_8h_source}{hal\+\_\+uart.\+h}} 中定义.

