
014.ADC_DMA_Sequencer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004008  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080041a8  080041a8  000051a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004214  08004214  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004214  08004214  00005214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800421c  0800421c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800421c  0800421c  0000521c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004220  08004220  00005220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004224  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000068  0800428c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  0800428c  000062d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098e4  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b02  00000000  00000000  0000f97c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  00011480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000689  00000000  00000000  00011d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001767f  00000000  00000000  000123a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a947  00000000  00000000  00029a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092aa9  00000000  00000000  00034367  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c6e10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029c8  00000000  00000000  000c6e54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000c981c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004190 	.word	0x08004190

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004190 	.word	0x08004190

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	if(ch == '\n')
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2b0a      	cmp	r3, #10
 80005b8:	d106      	bne.n	80005c8 <__io_putchar+0x1c>
	{
		HAL_UART_Transmit(&huart2, (uint8_t*)"\r", 1, 0xFFFF);
 80005ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005be:	2201      	movs	r2, #1
 80005c0:	4907      	ldr	r1, [pc, #28]	@ (80005e0 <__io_putchar+0x34>)
 80005c2:	4808      	ldr	r0, [pc, #32]	@ (80005e4 <__io_putchar+0x38>)
 80005c4:	f002 fafa 	bl	8002bbc <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 80005c8:	1d39      	adds	r1, r7, #4
 80005ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005ce:	2201      	movs	r2, #1
 80005d0:	4804      	ldr	r0, [pc, #16]	@ (80005e4 <__io_putchar+0x38>)
 80005d2:	f002 faf3 	bl	8002bbc <HAL_UART_Transmit>
	return ch;
 80005d6:	687b      	ldr	r3, [r7, #4]
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	080041a8 	.word	0x080041a8
 80005e4:	2000012c 	.word	0x2000012c

080005e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ec:	f000 fbac 	bl	8000d48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f0:	f000 f82c 	bl	800064c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f4:	f000 f94e 	bl	8000894 <MX_GPIO_Init>
  MX_DMA_Init();
 80005f8:	f000 f92c 	bl	8000854 <MX_DMA_Init>
  MX_ADC1_Init();
 80005fc:	f000 f890 	bl	8000720 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000600:	f000 f8fe 	bl	8000800 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&uwADCxConvertedValue, 3) != HAL_OK)
 8000604:	2203      	movs	r2, #3
 8000606:	490e      	ldr	r1, [pc, #56]	@ (8000640 <main+0x58>)
 8000608:	480e      	ldr	r0, [pc, #56]	@ (8000644 <main+0x5c>)
 800060a:	f000 fc77 	bl	8000efc <HAL_ADC_Start_DMA>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <main+0x30>
  {
	  Error_Handler();
 8000614:	f000 f974 	bl	8000900 <Error_Handler>
  }
//  printf("\n");
  while (1)
  {

	  printf("X=%4d\tY=%4d\tZ=%4d\n",uwADCxConvertedValue[0],uwADCxConvertedValue[1],uwADCxConvertedValue[2]);
 8000618:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <main+0x58>)
 800061a:	881b      	ldrh	r3, [r3, #0]
 800061c:	b29b      	uxth	r3, r3
 800061e:	4619      	mov	r1, r3
 8000620:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <main+0x58>)
 8000622:	885b      	ldrh	r3, [r3, #2]
 8000624:	b29b      	uxth	r3, r3
 8000626:	461a      	mov	r2, r3
 8000628:	4b05      	ldr	r3, [pc, #20]	@ (8000640 <main+0x58>)
 800062a:	889b      	ldrh	r3, [r3, #4]
 800062c:	b29b      	uxth	r3, r3
 800062e:	4806      	ldr	r0, [pc, #24]	@ (8000648 <main+0x60>)
 8000630:	f002 ff42 	bl	80034b8 <iprintf>
//	  printf("X=%4d\t",uwADCxConvertedValue[0]);
//	  printf("Y=%4d\t",uwADCxConvertedValue[1]);
//	  printf("Z=%4d\n",uwADCxConvertedValue[2]);
	  HAL_Delay(1000);
 8000634:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000638:	f000 fbf8 	bl	8000e2c <HAL_Delay>
	  printf("X=%4d\tY=%4d\tZ=%4d\n",uwADCxConvertedValue[0],uwADCxConvertedValue[1],uwADCxConvertedValue[2]);
 800063c:	bf00      	nop
 800063e:	e7eb      	b.n	8000618 <main+0x30>
 8000640:	20000174 	.word	0x20000174
 8000644:	20000084 	.word	0x20000084
 8000648:	080041ac 	.word	0x080041ac

0800064c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b094      	sub	sp, #80	@ 0x50
 8000650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000652:	f107 0320 	add.w	r3, r7, #32
 8000656:	2230      	movs	r2, #48	@ 0x30
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f002 ff81 	bl	8003562 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000660:	f107 030c 	add.w	r3, r7, #12
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000670:	2300      	movs	r3, #0
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	4b28      	ldr	r3, [pc, #160]	@ (8000718 <SystemClock_Config+0xcc>)
 8000676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000678:	4a27      	ldr	r2, [pc, #156]	@ (8000718 <SystemClock_Config+0xcc>)
 800067a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800067e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000680:	4b25      	ldr	r3, [pc, #148]	@ (8000718 <SystemClock_Config+0xcc>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000684:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800068c:	2300      	movs	r3, #0
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	4b22      	ldr	r3, [pc, #136]	@ (800071c <SystemClock_Config+0xd0>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000698:	4a20      	ldr	r2, [pc, #128]	@ (800071c <SystemClock_Config+0xd0>)
 800069a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	4b1e      	ldr	r3, [pc, #120]	@ (800071c <SystemClock_Config+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ac:	2302      	movs	r3, #2
 80006ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b0:	2301      	movs	r3, #1
 80006b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b4:	2310      	movs	r3, #16
 80006b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b8:	2302      	movs	r3, #2
 80006ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006c0:	2308      	movs	r3, #8
 80006c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 80006c4:	2340      	movs	r3, #64	@ 0x40
 80006c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006cc:	2304      	movs	r3, #4
 80006ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4618      	mov	r0, r3
 80006d6:	f001 fdc9 	bl	800226c <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006e0:	f000 f90e 	bl	8000900 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006fa:	f107 030c 	add.w	r3, r7, #12
 80006fe:	2102      	movs	r1, #2
 8000700:	4618      	mov	r0, r3
 8000702:	f002 f82b 	bl	800275c <HAL_RCC_ClockConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800070c:	f000 f8f8 	bl	8000900 <Error_Handler>
  }
}
 8000710:	bf00      	nop
 8000712:	3750      	adds	r7, #80	@ 0x50
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40007000 	.word	0x40007000

08000720 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000726:	463b      	mov	r3, r7
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000732:	4b30      	ldr	r3, [pc, #192]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 8000734:	4a30      	ldr	r2, [pc, #192]	@ (80007f8 <MX_ADC1_Init+0xd8>)
 8000736:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000738:	4b2e      	ldr	r3, [pc, #184]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 800073a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800073e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000740:	4b2c      	ldr	r3, [pc, #176]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000746:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 8000748:	2201      	movs	r2, #1
 800074a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800074c:	4b29      	ldr	r3, [pc, #164]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 800074e:	2201      	movs	r2, #1
 8000750:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000752:	4b28      	ldr	r3, [pc, #160]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 8000754:	2200      	movs	r2, #0
 8000756:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800075a:	4b26      	ldr	r3, [pc, #152]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 800075c:	2200      	movs	r2, #0
 800075e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000760:	4b24      	ldr	r3, [pc, #144]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 8000762:	4a26      	ldr	r2, [pc, #152]	@ (80007fc <MX_ADC1_Init+0xdc>)
 8000764:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000766:	4b23      	ldr	r3, [pc, #140]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 8000768:	2200      	movs	r2, #0
 800076a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800076c:	4b21      	ldr	r3, [pc, #132]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 800076e:	2203      	movs	r2, #3
 8000770:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000772:	4b20      	ldr	r3, [pc, #128]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 8000774:	2201      	movs	r2, #1
 8000776:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800077a:	4b1e      	ldr	r3, [pc, #120]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 800077c:	2201      	movs	r2, #1
 800077e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000780:	481c      	ldr	r0, [pc, #112]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 8000782:	f000 fb77 	bl	8000e74 <HAL_ADC_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800078c:	f000 f8b8 	bl	8000900 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000790:	2308      	movs	r3, #8
 8000792:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000794:	2301      	movs	r3, #1
 8000796:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000798:	2301      	movs	r3, #1
 800079a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800079c:	463b      	mov	r3, r7
 800079e:	4619      	mov	r1, r3
 80007a0:	4814      	ldr	r0, [pc, #80]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 80007a2:	f000 fcbd 	bl	8001120 <HAL_ADC_ConfigChannel>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80007ac:	f000 f8a8 	bl	8000900 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80007b0:	230b      	movs	r3, #11
 80007b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80007b4:	2302      	movs	r3, #2
 80007b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b8:	463b      	mov	r3, r7
 80007ba:	4619      	mov	r1, r3
 80007bc:	480d      	ldr	r0, [pc, #52]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 80007be:	f000 fcaf 	bl	8001120 <HAL_ADC_ConfigChannel>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007c8:	f000 f89a 	bl	8000900 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80007cc:	230a      	movs	r3, #10
 80007ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80007d0:	2303      	movs	r3, #3
 80007d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d8:	463b      	mov	r3, r7
 80007da:	4619      	mov	r1, r3
 80007dc:	4805      	ldr	r0, [pc, #20]	@ (80007f4 <MX_ADC1_Init+0xd4>)
 80007de:	f000 fc9f 	bl	8001120 <HAL_ADC_ConfigChannel>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80007e8:	f000 f88a 	bl	8000900 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007ec:	bf00      	nop
 80007ee:	3710      	adds	r7, #16
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000084 	.word	0x20000084
 80007f8:	40012000 	.word	0x40012000
 80007fc:	0f000001 	.word	0x0f000001

08000800 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000804:	4b11      	ldr	r3, [pc, #68]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 8000806:	4a12      	ldr	r2, [pc, #72]	@ (8000850 <MX_USART2_UART_Init+0x50>)
 8000808:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800080a:	4b10      	ldr	r3, [pc, #64]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 800080c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000810:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000818:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 800081a:	2200      	movs	r2, #0
 800081c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800081e:	4b0b      	ldr	r3, [pc, #44]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 8000820:	2200      	movs	r2, #0
 8000822:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000824:	4b09      	ldr	r3, [pc, #36]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 8000826:	220c      	movs	r2, #12
 8000828:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082a:	4b08      	ldr	r3, [pc, #32]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000830:	4b06      	ldr	r3, [pc, #24]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000836:	4805      	ldr	r0, [pc, #20]	@ (800084c <MX_USART2_UART_Init+0x4c>)
 8000838:	f002 f970 	bl	8002b1c <HAL_UART_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000842:	f000 f85d 	bl	8000900 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	2000012c 	.word	0x2000012c
 8000850:	40004400 	.word	0x40004400

08000854 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	607b      	str	r3, [r7, #4]
 800085e:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <MX_DMA_Init+0x3c>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a0b      	ldr	r2, [pc, #44]	@ (8000890 <MX_DMA_Init+0x3c>)
 8000864:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <MX_DMA_Init+0x3c>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	2100      	movs	r1, #0
 800087a:	2038      	movs	r0, #56	@ 0x38
 800087c:	f000 ffcb 	bl	8001816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000880:	2038      	movs	r0, #56	@ 0x38
 8000882:	f000 ffe4 	bl	800184e <HAL_NVIC_EnableIRQ>

}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	4b17      	ldr	r3, [pc, #92]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	4a16      	ldr	r2, [pc, #88]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008a4:	f043 0304 	orr.w	r3, r3, #4
 80008a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008aa:	4b14      	ldr	r3, [pc, #80]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	f003 0304 	and.w	r3, r3, #4
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	4b10      	ldr	r3, [pc, #64]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	4a0f      	ldr	r2, [pc, #60]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c6:	4b0d      	ldr	r3, [pc, #52]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	4a08      	ldr	r2, [pc, #32]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e2:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <MX_GPIO_Init+0x68>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800

08000900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000904:	b672      	cpsid	i
}
 8000906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <Error_Handler+0x8>

0800090c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	4b10      	ldr	r3, [pc, #64]	@ (8000958 <HAL_MspInit+0x4c>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091a:	4a0f      	ldr	r2, [pc, #60]	@ (8000958 <HAL_MspInit+0x4c>)
 800091c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000920:	6453      	str	r3, [r2, #68]	@ 0x44
 8000922:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <HAL_MspInit+0x4c>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	603b      	str	r3, [r7, #0]
 8000932:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <HAL_MspInit+0x4c>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000936:	4a08      	ldr	r2, [pc, #32]	@ (8000958 <HAL_MspInit+0x4c>)
 8000938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800093c:	6413      	str	r3, [r2, #64]	@ 0x40
 800093e:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <HAL_MspInit+0x4c>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800

0800095c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	@ 0x28
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a3c      	ldr	r2, [pc, #240]	@ (8000a6c <HAL_ADC_MspInit+0x110>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d171      	bne.n	8000a62 <HAL_ADC_MspInit+0x106>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	4b3b      	ldr	r3, [pc, #236]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 8000984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000986:	4a3a      	ldr	r2, [pc, #232]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 8000988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800098c:	6453      	str	r3, [r2, #68]	@ 0x44
 800098e:	4b38      	ldr	r3, [pc, #224]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	4b34      	ldr	r3, [pc, #208]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a33      	ldr	r2, [pc, #204]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 80009a4:	f043 0304 	orr.w	r3, r3, #4
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b31      	ldr	r3, [pc, #196]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0304 	and.w	r3, r3, #4
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	4a2c      	ldr	r2, [pc, #176]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 80009c0:	f043 0302 	orr.w	r3, r3, #2
 80009c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a70 <HAL_ADC_MspInit+0x114>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	60bb      	str	r3, [r7, #8]
 80009d0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80009d2:	2303      	movs	r3, #3
 80009d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d6:	2303      	movs	r3, #3
 80009d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	4619      	mov	r1, r3
 80009e4:	4823      	ldr	r0, [pc, #140]	@ (8000a74 <HAL_ADC_MspInit+0x118>)
 80009e6:	f001 fabd 	bl	8001f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009ea:	2301      	movs	r3, #1
 80009ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ee:	2303      	movs	r3, #3
 80009f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	4619      	mov	r1, r3
 80009fc:	481e      	ldr	r0, [pc, #120]	@ (8000a78 <HAL_ADC_MspInit+0x11c>)
 80009fe:	f001 fab1 	bl	8001f64 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000a02:	4b1e      	ldr	r3, [pc, #120]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a04:	4a1e      	ldr	r2, [pc, #120]	@ (8000a80 <HAL_ADC_MspInit+0x124>)
 8000a06:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000a08:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a14:	4b19      	ldr	r3, [pc, #100]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a1a:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a20:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a22:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a28:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a2a:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a30:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a32:	4b12      	ldr	r3, [pc, #72]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a38:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a3a:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a40:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a46:	480d      	ldr	r0, [pc, #52]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a48:	f000 ff1c 	bl	8001884 <HAL_DMA_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000a52:	f7ff ff55 	bl	8000900 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a08      	ldr	r2, [pc, #32]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a5a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000a5c:	4a07      	ldr	r2, [pc, #28]	@ (8000a7c <HAL_ADC_MspInit+0x120>)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a62:	bf00      	nop
 8000a64:	3728      	adds	r7, #40	@ 0x28
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40012000 	.word	0x40012000
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40020800 	.word	0x40020800
 8000a78:	40020400 	.word	0x40020400
 8000a7c:	200000cc 	.word	0x200000cc
 8000a80:	40026410 	.word	0x40026410

08000a84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08a      	sub	sp, #40	@ 0x28
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a19      	ldr	r2, [pc, #100]	@ (8000b08 <HAL_UART_MspInit+0x84>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d12b      	bne.n	8000afe <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	613b      	str	r3, [r7, #16]
 8000aaa:	4b18      	ldr	r3, [pc, #96]	@ (8000b0c <HAL_UART_MspInit+0x88>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aae:	4a17      	ldr	r2, [pc, #92]	@ (8000b0c <HAL_UART_MspInit+0x88>)
 8000ab0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab6:	4b15      	ldr	r3, [pc, #84]	@ (8000b0c <HAL_UART_MspInit+0x88>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000abe:	613b      	str	r3, [r7, #16]
 8000ac0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	4b11      	ldr	r3, [pc, #68]	@ (8000b0c <HAL_UART_MspInit+0x88>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a10      	ldr	r2, [pc, #64]	@ (8000b0c <HAL_UART_MspInit+0x88>)
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <HAL_UART_MspInit+0x88>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ade:	230c      	movs	r3, #12
 8000ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aea:	2303      	movs	r3, #3
 8000aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aee:	2307      	movs	r3, #7
 8000af0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	4805      	ldr	r0, [pc, #20]	@ (8000b10 <HAL_UART_MspInit+0x8c>)
 8000afa:	f001 fa33 	bl	8001f64 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000afe:	bf00      	nop
 8000b00:	3728      	adds	r7, #40	@ 0x28
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40004400 	.word	0x40004400
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	40020000 	.word	0x40020000

08000b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <NMI_Handler+0x4>

08000b1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b20:	bf00      	nop
 8000b22:	e7fd      	b.n	8000b20 <HardFault_Handler+0x4>

08000b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b28:	bf00      	nop
 8000b2a:	e7fd      	b.n	8000b28 <MemManage_Handler+0x4>

08000b2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <BusFault_Handler+0x4>

08000b34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <UsageFault_Handler+0x4>

08000b3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b66:	b580      	push	{r7, lr}
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b6a:	f000 f93f 	bl	8000dec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
	...

08000b74 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000b78:	4802      	ldr	r0, [pc, #8]	@ (8000b84 <DMA2_Stream0_IRQHandler+0x10>)
 8000b7a:	f000 ff89 	bl	8001a90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200000cc 	.word	0x200000cc

08000b88 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
 8000b98:	e00a      	b.n	8000bb0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b9a:	f3af 8000 	nop.w
 8000b9e:	4601      	mov	r1, r0
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	1c5a      	adds	r2, r3, #1
 8000ba4:	60ba      	str	r2, [r7, #8]
 8000ba6:	b2ca      	uxtb	r2, r1
 8000ba8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	3301      	adds	r3, #1
 8000bae:	617b      	str	r3, [r7, #20]
 8000bb0:	697a      	ldr	r2, [r7, #20]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	dbf0      	blt.n	8000b9a <_read+0x12>
  }

  return len;
 8000bb8:	687b      	ldr	r3, [r7, #4]
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3718      	adds	r7, #24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b086      	sub	sp, #24
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	60f8      	str	r0, [r7, #12]
 8000bca:	60b9      	str	r1, [r7, #8]
 8000bcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	e009      	b.n	8000be8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	1c5a      	adds	r2, r3, #1
 8000bd8:	60ba      	str	r2, [r7, #8]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fce5 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3301      	adds	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dbf1      	blt.n	8000bd4 <_write+0x12>
  }
  return len;
 8000bf0:	687b      	ldr	r3, [r7, #4]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <_close>:

int _close(int file)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	b083      	sub	sp, #12
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c12:	b480      	push	{r7}
 8000c14:	b083      	sub	sp, #12
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
 8000c1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c22:	605a      	str	r2, [r3, #4]
  return 0;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <_isatty>:

int _isatty(int file)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c3a:	2301      	movs	r3, #1
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c54:	2300      	movs	r3, #0
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3714      	adds	r7, #20
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
	...

08000c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c6c:	4a14      	ldr	r2, [pc, #80]	@ (8000cc0 <_sbrk+0x5c>)
 8000c6e:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <_sbrk+0x60>)
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c78:	4b13      	ldr	r3, [pc, #76]	@ (8000cc8 <_sbrk+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d102      	bne.n	8000c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c80:	4b11      	ldr	r3, [pc, #68]	@ (8000cc8 <_sbrk+0x64>)
 8000c82:	4a12      	ldr	r2, [pc, #72]	@ (8000ccc <_sbrk+0x68>)
 8000c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c86:	4b10      	ldr	r3, [pc, #64]	@ (8000cc8 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d207      	bcs.n	8000ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c94:	f002 fcb4 	bl	8003600 <__errno>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	220c      	movs	r2, #12
 8000c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca2:	e009      	b.n	8000cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca4:	4b08      	ldr	r3, [pc, #32]	@ (8000cc8 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000caa:	4b07      	ldr	r3, [pc, #28]	@ (8000cc8 <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	4a05      	ldr	r2, [pc, #20]	@ (8000cc8 <_sbrk+0x64>)
 8000cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20018000 	.word	0x20018000
 8000cc4:	00000400 	.word	0x00000400
 8000cc8:	2000017c 	.word	0x2000017c
 8000ccc:	200002d0 	.word	0x200002d0

08000cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cd4:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <SystemInit+0x20>)
 8000cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cda:	4a05      	ldr	r2, [pc, #20]	@ (8000cf0 <SystemInit+0x20>)
 8000cdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ce0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cf4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d2c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cf8:	f7ff ffea 	bl	8000cd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cfc:	480c      	ldr	r0, [pc, #48]	@ (8000d30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cfe:	490d      	ldr	r1, [pc, #52]	@ (8000d34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d00:	4a0d      	ldr	r2, [pc, #52]	@ (8000d38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d04:	e002      	b.n	8000d0c <LoopCopyDataInit>

08000d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0a:	3304      	adds	r3, #4

08000d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d10:	d3f9      	bcc.n	8000d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d12:	4a0a      	ldr	r2, [pc, #40]	@ (8000d3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d14:	4c0a      	ldr	r4, [pc, #40]	@ (8000d40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d18:	e001      	b.n	8000d1e <LoopFillZerobss>

08000d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d1c:	3204      	adds	r2, #4

08000d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d20:	d3fb      	bcc.n	8000d1a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000d22:	f002 fc73 	bl	800360c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d26:	f7ff fc5f 	bl	80005e8 <main>
  bx  lr    
 8000d2a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d2c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d34:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d38:	08004224 	.word	0x08004224
  ldr r2, =_sbss
 8000d3c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d40:	200002d0 	.word	0x200002d0

08000d44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d44:	e7fe      	b.n	8000d44 <ADC_IRQHandler>
	...

08000d48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <HAL_Init+0x40>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0d      	ldr	r2, [pc, #52]	@ (8000d88 <HAL_Init+0x40>)
 8000d52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d58:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <HAL_Init+0x40>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d88 <HAL_Init+0x40>)
 8000d5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d64:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <HAL_Init+0x40>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a07      	ldr	r2, [pc, #28]	@ (8000d88 <HAL_Init+0x40>)
 8000d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d70:	2003      	movs	r0, #3
 8000d72:	f000 fd45 	bl	8001800 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d76:	200f      	movs	r0, #15
 8000d78:	f000 f808 	bl	8000d8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d7c:	f7ff fdc6 	bl	800090c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023c00 	.word	0x40023c00

08000d8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d94:	4b12      	ldr	r3, [pc, #72]	@ (8000de0 <HAL_InitTick+0x54>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b12      	ldr	r3, [pc, #72]	@ (8000de4 <HAL_InitTick+0x58>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000da2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000daa:	4618      	mov	r0, r3
 8000dac:	f000 fd5d 	bl	800186a <HAL_SYSTICK_Config>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e00e      	b.n	8000dd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b0f      	cmp	r3, #15
 8000dbe:	d80a      	bhi.n	8000dd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	6879      	ldr	r1, [r7, #4]
 8000dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc8:	f000 fd25 	bl	8001816 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dcc:	4a06      	ldr	r2, [pc, #24]	@ (8000de8 <HAL_InitTick+0x5c>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e000      	b.n	8000dd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000008 	.word	0x20000008
 8000de8:	20000004 	.word	0x20000004

08000dec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df0:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <HAL_IncTick+0x20>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <HAL_IncTick+0x24>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	4a04      	ldr	r2, [pc, #16]	@ (8000e10 <HAL_IncTick+0x24>)
 8000dfe:	6013      	str	r3, [r2, #0]
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000180 	.word	0x20000180

08000e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b03      	ldr	r3, [pc, #12]	@ (8000e28 <HAL_GetTick+0x14>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	20000180 	.word	0x20000180

08000e2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e34:	f7ff ffee 	bl	8000e14 <HAL_GetTick>
 8000e38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e44:	d005      	beq.n	8000e52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e46:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <HAL_Delay+0x44>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4413      	add	r3, r2
 8000e50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e52:	bf00      	nop
 8000e54:	f7ff ffde 	bl	8000e14 <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	68fa      	ldr	r2, [r7, #12]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d8f7      	bhi.n	8000e54 <HAL_Delay+0x28>
  {
  }
}
 8000e64:	bf00      	nop
 8000e66:	bf00      	nop
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000008 	.word	0x20000008

08000e74 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d101      	bne.n	8000e8a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e033      	b.n	8000ef2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d109      	bne.n	8000ea6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f7ff fd62 	bl	800095c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eaa:	f003 0310 	and.w	r3, r3, #16
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d118      	bne.n	8000ee4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000eba:	f023 0302 	bic.w	r3, r3, #2
 8000ebe:	f043 0202 	orr.w	r2, r3, #2
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f000 fa4c 	bl	8001364 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed6:	f023 0303 	bic.w	r3, r3, #3
 8000eda:	f043 0201 	orr.w	r2, r3, #1
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ee2:	e001      	b.n	8000ee8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2200      	movs	r2, #0
 8000eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3710      	adds	r7, #16
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d101      	bne.n	8000f1e <HAL_ADC_Start_DMA+0x22>
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	e0d0      	b.n	80010c0 <HAL_ADC_Start_DMA+0x1c4>
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2201      	movs	r2, #1
 8000f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	f003 0301 	and.w	r3, r3, #1
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d018      	beq.n	8000f66 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	689a      	ldr	r2, [r3, #8]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f042 0201 	orr.w	r2, r2, #1
 8000f42:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f44:	4b60      	ldr	r3, [pc, #384]	@ (80010c8 <HAL_ADC_Start_DMA+0x1cc>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a60      	ldr	r2, [pc, #384]	@ (80010cc <HAL_ADC_Start_DMA+0x1d0>)
 8000f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f4e:	0c9a      	lsrs	r2, r3, #18
 8000f50:	4613      	mov	r3, r2
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	4413      	add	r3, r2
 8000f56:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8000f58:	e002      	b.n	8000f60 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1f9      	bne.n	8000f5a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000f74:	d107      	bne.n	8000f86 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000f84:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	f003 0301 	and.w	r3, r3, #1
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	f040 8088 	bne.w	80010a6 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000f9e:	f023 0301 	bic.w	r3, r3, #1
 8000fa2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d007      	beq.n	8000fc8 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000fc0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000fd4:	d106      	bne.n	8000fe4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fda:	f023 0206 	bic.w	r2, r3, #6
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	645a      	str	r2, [r3, #68]	@ 0x44
 8000fe2:	e002      	b.n	8000fea <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2200      	movs	r2, #0
 8000fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ff2:	4b37      	ldr	r3, [pc, #220]	@ (80010d0 <HAL_ADC_Start_DMA+0x1d4>)
 8000ff4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ffa:	4a36      	ldr	r2, [pc, #216]	@ (80010d4 <HAL_ADC_Start_DMA+0x1d8>)
 8000ffc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001002:	4a35      	ldr	r2, [pc, #212]	@ (80010d8 <HAL_ADC_Start_DMA+0x1dc>)
 8001004:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800100a:	4a34      	ldr	r2, [pc, #208]	@ (80010dc <HAL_ADC_Start_DMA+0x1e0>)
 800100c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001016:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001026:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	689a      	ldr	r2, [r3, #8]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001036:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	334c      	adds	r3, #76	@ 0x4c
 8001042:	4619      	mov	r1, r3
 8001044:	68ba      	ldr	r2, [r7, #8]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f000 fcca 	bl	80019e0 <HAL_DMA_Start_IT>
 800104c:	4603      	mov	r3, r0
 800104e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 031f 	and.w	r3, r3, #31
 8001058:	2b00      	cmp	r3, #0
 800105a:	d10f      	bne.n	800107c <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d129      	bne.n	80010be <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	689a      	ldr	r2, [r3, #8]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	e020      	b.n	80010be <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a17      	ldr	r2, [pc, #92]	@ (80010e0 <HAL_ADC_Start_DMA+0x1e4>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d11b      	bne.n	80010be <HAL_ADC_Start_DMA+0x1c2>
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d114      	bne.n	80010be <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	689a      	ldr	r2, [r3, #8]
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	e00b      	b.n	80010be <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010aa:	f043 0210 	orr.w	r2, r3, #16
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b6:	f043 0201 	orr.w	r2, r3, #1
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80010be:	7ffb      	ldrb	r3, [r7, #31]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3720      	adds	r7, #32
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000000 	.word	0x20000000
 80010cc:	431bde83 	.word	0x431bde83
 80010d0:	40012300 	.word	0x40012300
 80010d4:	0800155d 	.word	0x0800155d
 80010d8:	08001617 	.word	0x08001617
 80010dc:	08001633 	.word	0x08001633
 80010e0:	40012000 	.word	0x40012000

080010e4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001114:	bf00      	nop
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001134:	2b01      	cmp	r3, #1
 8001136:	d101      	bne.n	800113c <HAL_ADC_ConfigChannel+0x1c>
 8001138:	2302      	movs	r3, #2
 800113a:	e105      	b.n	8001348 <HAL_ADC_ConfigChannel+0x228>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2201      	movs	r2, #1
 8001140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b09      	cmp	r3, #9
 800114a:	d925      	bls.n	8001198 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	68d9      	ldr	r1, [r3, #12]
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	b29b      	uxth	r3, r3
 8001158:	461a      	mov	r2, r3
 800115a:	4613      	mov	r3, r2
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	4413      	add	r3, r2
 8001160:	3b1e      	subs	r3, #30
 8001162:	2207      	movs	r2, #7
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43da      	mvns	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	400a      	ands	r2, r1
 8001170:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	68d9      	ldr	r1, [r3, #12]
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	b29b      	uxth	r3, r3
 8001182:	4618      	mov	r0, r3
 8001184:	4603      	mov	r3, r0
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	4403      	add	r3, r0
 800118a:	3b1e      	subs	r3, #30
 800118c:	409a      	lsls	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	430a      	orrs	r2, r1
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	e022      	b.n	80011de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6919      	ldr	r1, [r3, #16]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	461a      	mov	r2, r3
 80011a6:	4613      	mov	r3, r2
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	4413      	add	r3, r2
 80011ac:	2207      	movs	r2, #7
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43da      	mvns	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	400a      	ands	r2, r1
 80011ba:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	6919      	ldr	r1, [r3, #16]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	689a      	ldr	r2, [r3, #8]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	4618      	mov	r0, r3
 80011ce:	4603      	mov	r3, r0
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	4403      	add	r3, r0
 80011d4:	409a      	lsls	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	430a      	orrs	r2, r1
 80011dc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	d824      	bhi.n	8001230 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	4613      	mov	r3, r2
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	4413      	add	r3, r2
 80011f6:	3b05      	subs	r3, #5
 80011f8:	221f      	movs	r2, #31
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43da      	mvns	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	400a      	ands	r2, r1
 8001206:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	b29b      	uxth	r3, r3
 8001214:	4618      	mov	r0, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685a      	ldr	r2, [r3, #4]
 800121a:	4613      	mov	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4413      	add	r3, r2
 8001220:	3b05      	subs	r3, #5
 8001222:	fa00 f203 	lsl.w	r2, r0, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	430a      	orrs	r2, r1
 800122c:	635a      	str	r2, [r3, #52]	@ 0x34
 800122e:	e04c      	b.n	80012ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b0c      	cmp	r3, #12
 8001236:	d824      	bhi.n	8001282 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685a      	ldr	r2, [r3, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	3b23      	subs	r3, #35	@ 0x23
 800124a:	221f      	movs	r2, #31
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43da      	mvns	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	400a      	ands	r2, r1
 8001258:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	b29b      	uxth	r3, r3
 8001266:	4618      	mov	r0, r3
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	685a      	ldr	r2, [r3, #4]
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	3b23      	subs	r3, #35	@ 0x23
 8001274:	fa00 f203 	lsl.w	r2, r0, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	430a      	orrs	r2, r1
 800127e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001280:	e023      	b.n	80012ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	4613      	mov	r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	4413      	add	r3, r2
 8001292:	3b41      	subs	r3, #65	@ 0x41
 8001294:	221f      	movs	r2, #31
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	43da      	mvns	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	400a      	ands	r2, r1
 80012a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	4618      	mov	r0, r3
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	4613      	mov	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4413      	add	r3, r2
 80012bc:	3b41      	subs	r3, #65	@ 0x41
 80012be:	fa00 f203 	lsl.w	r2, r0, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	430a      	orrs	r2, r1
 80012c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012ca:	4b22      	ldr	r3, [pc, #136]	@ (8001354 <HAL_ADC_ConfigChannel+0x234>)
 80012cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a21      	ldr	r2, [pc, #132]	@ (8001358 <HAL_ADC_ConfigChannel+0x238>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d109      	bne.n	80012ec <HAL_ADC_ConfigChannel+0x1cc>
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b12      	cmp	r3, #18
 80012de:	d105      	bne.n	80012ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a19      	ldr	r2, [pc, #100]	@ (8001358 <HAL_ADC_ConfigChannel+0x238>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d123      	bne.n	800133e <HAL_ADC_ConfigChannel+0x21e>
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2b10      	cmp	r3, #16
 80012fc:	d003      	beq.n	8001306 <HAL_ADC_ConfigChannel+0x1e6>
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2b11      	cmp	r3, #17
 8001304:	d11b      	bne.n	800133e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b10      	cmp	r3, #16
 8001318:	d111      	bne.n	800133e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800131a:	4b10      	ldr	r3, [pc, #64]	@ (800135c <HAL_ADC_ConfigChannel+0x23c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a10      	ldr	r2, [pc, #64]	@ (8001360 <HAL_ADC_ConfigChannel+0x240>)
 8001320:	fba2 2303 	umull	r2, r3, r2, r3
 8001324:	0c9a      	lsrs	r2, r3, #18
 8001326:	4613      	mov	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	4413      	add	r3, r2
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001330:	e002      	b.n	8001338 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	3b01      	subs	r3, #1
 8001336:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1f9      	bne.n	8001332 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001346:	2300      	movs	r3, #0
}
 8001348:	4618      	mov	r0, r3
 800134a:	3714      	adds	r7, #20
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr
 8001354:	40012300 	.word	0x40012300
 8001358:	40012000 	.word	0x40012000
 800135c:	20000000 	.word	0x20000000
 8001360:	431bde83 	.word	0x431bde83

08001364 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800136c:	4b79      	ldr	r3, [pc, #484]	@ (8001554 <ADC_Init+0x1f0>)
 800136e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	685a      	ldr	r2, [r3, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	431a      	orrs	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6859      	ldr	r1, [r3, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	691b      	ldr	r3, [r3, #16]
 80013a4:	021a      	lsls	r2, r3, #8
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	430a      	orrs	r2, r1
 80013ac:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80013bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6859      	ldr	r1, [r3, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	430a      	orrs	r2, r1
 80013ce:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80013de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6899      	ldr	r1, [r3, #8]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68da      	ldr	r2, [r3, #12]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	430a      	orrs	r2, r1
 80013f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013f6:	4a58      	ldr	r2, [pc, #352]	@ (8001558 <ADC_Init+0x1f4>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d022      	beq.n	8001442 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	689a      	ldr	r2, [r3, #8]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800140a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	6899      	ldr	r1, [r3, #8]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	430a      	orrs	r2, r1
 800141c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689a      	ldr	r2, [r3, #8]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800142c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	6899      	ldr	r1, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	430a      	orrs	r2, r1
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	e00f      	b.n	8001462 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001450:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	689a      	ldr	r2, [r3, #8]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001460:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f022 0202 	bic.w	r2, r2, #2
 8001470:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6899      	ldr	r1, [r3, #8]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7e1b      	ldrb	r3, [r3, #24]
 800147c:	005a      	lsls	r2, r3, #1
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	430a      	orrs	r2, r1
 8001484:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f893 3020 	ldrb.w	r3, [r3, #32]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d01b      	beq.n	80014c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800149e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	685a      	ldr	r2, [r3, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80014ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6859      	ldr	r1, [r3, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ba:	3b01      	subs	r3, #1
 80014bc:	035a      	lsls	r2, r3, #13
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	e007      	b.n	80014d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80014d6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80014e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	3b01      	subs	r3, #1
 80014f4:	051a      	lsls	r2, r3, #20
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	430a      	orrs	r2, r1
 80014fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800150c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6899      	ldr	r1, [r3, #8]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800151a:	025a      	lsls	r2, r3, #9
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	430a      	orrs	r2, r1
 8001522:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689a      	ldr	r2, [r3, #8]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001532:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	6899      	ldr	r1, [r3, #8]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	029a      	lsls	r2, r3, #10
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	430a      	orrs	r2, r1
 8001546:	609a      	str	r2, [r3, #8]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	40012300 	.word	0x40012300
 8001558:	0f000001 	.word	0x0f000001

0800155c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001568:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001572:	2b00      	cmp	r3, #0
 8001574:	d13c      	bne.n	80015f0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d12b      	bne.n	80015e8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001594:	2b00      	cmp	r3, #0
 8001596:	d127      	bne.n	80015e8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800159e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d006      	beq.n	80015b4 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d119      	bne.n	80015e8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	685a      	ldr	r2, [r3, #4]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f022 0220 	bic.w	r2, r2, #32
 80015c2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d105      	bne.n	80015e8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e0:	f043 0201 	orr.w	r2, r3, #1
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	f7ff fd7b 	bl	80010e4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80015ee:	e00e      	b.n	800160e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f4:	f003 0310 	and.w	r3, r3, #16
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d003      	beq.n	8001604 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80015fc:	68f8      	ldr	r0, [r7, #12]
 80015fe:	f7ff fd85 	bl	800110c <HAL_ADC_ErrorCallback>
}
 8001602:	e004      	b.n	800160e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	4798      	blx	r3
}
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b084      	sub	sp, #16
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001622:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001624:	68f8      	ldr	r0, [r7, #12]
 8001626:	f7ff fd67 	bl	80010f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800162a:	bf00      	nop
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b084      	sub	sp, #16
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800163e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2240      	movs	r2, #64	@ 0x40
 8001644:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800164a:	f043 0204 	orr.w	r2, r3, #4
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f7ff fd5a 	bl	800110c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001658:	bf00      	nop
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001670:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800167c:	4013      	ands	r3, r2
 800167e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001688:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800168c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001692:	4a04      	ldr	r2, [pc, #16]	@ (80016a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	60d3      	str	r3, [r2, #12]
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016ac:	4b04      	ldr	r3, [pc, #16]	@ (80016c0 <__NVIC_GetPriorityGrouping+0x18>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	0a1b      	lsrs	r3, r3, #8
 80016b2:	f003 0307 	and.w	r3, r3, #7
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	db0b      	blt.n	80016ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	f003 021f 	and.w	r2, r3, #31
 80016dc:	4907      	ldr	r1, [pc, #28]	@ (80016fc <__NVIC_EnableIRQ+0x38>)
 80016de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e2:	095b      	lsrs	r3, r3, #5
 80016e4:	2001      	movs	r0, #1
 80016e6:	fa00 f202 	lsl.w	r2, r0, r2
 80016ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	e000e100 	.word	0xe000e100

08001700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	6039      	str	r1, [r7, #0]
 800170a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800170c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001710:	2b00      	cmp	r3, #0
 8001712:	db0a      	blt.n	800172a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	b2da      	uxtb	r2, r3
 8001718:	490c      	ldr	r1, [pc, #48]	@ (800174c <__NVIC_SetPriority+0x4c>)
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	0112      	lsls	r2, r2, #4
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	440b      	add	r3, r1
 8001724:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001728:	e00a      	b.n	8001740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	b2da      	uxtb	r2, r3
 800172e:	4908      	ldr	r1, [pc, #32]	@ (8001750 <__NVIC_SetPriority+0x50>)
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	f003 030f 	and.w	r3, r3, #15
 8001736:	3b04      	subs	r3, #4
 8001738:	0112      	lsls	r2, r2, #4
 800173a:	b2d2      	uxtb	r2, r2
 800173c:	440b      	add	r3, r1
 800173e:	761a      	strb	r2, [r3, #24]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	e000e100 	.word	0xe000e100
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001754:	b480      	push	{r7}
 8001756:	b089      	sub	sp, #36	@ 0x24
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f1c3 0307 	rsb	r3, r3, #7
 800176e:	2b04      	cmp	r3, #4
 8001770:	bf28      	it	cs
 8001772:	2304      	movcs	r3, #4
 8001774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	3304      	adds	r3, #4
 800177a:	2b06      	cmp	r3, #6
 800177c:	d902      	bls.n	8001784 <NVIC_EncodePriority+0x30>
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	3b03      	subs	r3, #3
 8001782:	e000      	b.n	8001786 <NVIC_EncodePriority+0x32>
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001788:	f04f 32ff 	mov.w	r2, #4294967295
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	43da      	mvns	r2, r3
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	401a      	ands	r2, r3
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800179c:	f04f 31ff 	mov.w	r1, #4294967295
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	fa01 f303 	lsl.w	r3, r1, r3
 80017a6:	43d9      	mvns	r1, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ac:	4313      	orrs	r3, r2
         );
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3724      	adds	r7, #36	@ 0x24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
	...

080017bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017cc:	d301      	bcc.n	80017d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ce:	2301      	movs	r3, #1
 80017d0:	e00f      	b.n	80017f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017d2:	4a0a      	ldr	r2, [pc, #40]	@ (80017fc <SysTick_Config+0x40>)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3b01      	subs	r3, #1
 80017d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017da:	210f      	movs	r1, #15
 80017dc:	f04f 30ff 	mov.w	r0, #4294967295
 80017e0:	f7ff ff8e 	bl	8001700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017e4:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <SysTick_Config+0x40>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ea:	4b04      	ldr	r3, [pc, #16]	@ (80017fc <SysTick_Config+0x40>)
 80017ec:	2207      	movs	r2, #7
 80017ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	e000e010 	.word	0xe000e010

08001800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7ff ff29 	bl	8001660 <__NVIC_SetPriorityGrouping>
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001816:	b580      	push	{r7, lr}
 8001818:	b086      	sub	sp, #24
 800181a:	af00      	add	r7, sp, #0
 800181c:	4603      	mov	r3, r0
 800181e:	60b9      	str	r1, [r7, #8]
 8001820:	607a      	str	r2, [r7, #4]
 8001822:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001828:	f7ff ff3e 	bl	80016a8 <__NVIC_GetPriorityGrouping>
 800182c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	68b9      	ldr	r1, [r7, #8]
 8001832:	6978      	ldr	r0, [r7, #20]
 8001834:	f7ff ff8e 	bl	8001754 <NVIC_EncodePriority>
 8001838:	4602      	mov	r2, r0
 800183a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff5d 	bl	8001700 <__NVIC_SetPriority>
}
 8001846:	bf00      	nop
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	4603      	mov	r3, r0
 8001856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff ff31 	bl	80016c4 <__NVIC_EnableIRQ>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b082      	sub	sp, #8
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff ffa2 	bl	80017bc <SysTick_Config>
 8001878:	4603      	mov	r3, r0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001890:	f7ff fac0 	bl	8000e14 <HAL_GetTick>
 8001894:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e099      	b.n	80019d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2202      	movs	r2, #2
 80018a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 0201 	bic.w	r2, r2, #1
 80018be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018c0:	e00f      	b.n	80018e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018c2:	f7ff faa7 	bl	8000e14 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b05      	cmp	r3, #5
 80018ce:	d908      	bls.n	80018e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2220      	movs	r2, #32
 80018d4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2203      	movs	r2, #3
 80018da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e078      	b.n	80019d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1e8      	bne.n	80018c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	4b38      	ldr	r3, [pc, #224]	@ (80019dc <HAL_DMA_Init+0x158>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800190e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	691b      	ldr	r3, [r3, #16]
 8001914:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800191a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001926:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	4313      	orrs	r3, r2
 8001932:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001938:	2b04      	cmp	r3, #4
 800193a:	d107      	bne.n	800194c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001944:	4313      	orrs	r3, r2
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	4313      	orrs	r3, r2
 800194a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	697a      	ldr	r2, [r7, #20]
 8001952:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	f023 0307 	bic.w	r3, r3, #7
 8001962:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001968:	697a      	ldr	r2, [r7, #20]
 800196a:	4313      	orrs	r3, r2
 800196c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001972:	2b04      	cmp	r3, #4
 8001974:	d117      	bne.n	80019a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	4313      	orrs	r3, r2
 800197e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001984:	2b00      	cmp	r3, #0
 8001986:	d00e      	beq.n	80019a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f000 fa6f 	bl	8001e6c <DMA_CheckFifoParam>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d008      	beq.n	80019a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2240      	movs	r2, #64	@ 0x40
 8001998:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2201      	movs	r2, #1
 800199e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80019a2:	2301      	movs	r3, #1
 80019a4:	e016      	b.n	80019d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 fa26 	bl	8001e00 <DMA_CalcBaseAndBitshift>
 80019b4:	4603      	mov	r3, r0
 80019b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019bc:	223f      	movs	r2, #63	@ 0x3f
 80019be:	409a      	lsls	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2200      	movs	r2, #0
 80019c8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2201      	movs	r2, #1
 80019ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3718      	adds	r7, #24
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	f010803f 	.word	0xf010803f

080019e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
 80019ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019ee:	2300      	movs	r3, #0
 80019f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d101      	bne.n	8001a06 <HAL_DMA_Start_IT+0x26>
 8001a02:	2302      	movs	r3, #2
 8001a04:	e040      	b.n	8001a88 <HAL_DMA_Start_IT+0xa8>
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d12f      	bne.n	8001a7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2202      	movs	r2, #2
 8001a1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2200      	movs	r2, #0
 8001a26:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	68b9      	ldr	r1, [r7, #8]
 8001a2e:	68f8      	ldr	r0, [r7, #12]
 8001a30:	f000 f9b8 	bl	8001da4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a38:	223f      	movs	r2, #63	@ 0x3f
 8001a3a:	409a      	lsls	r2, r3
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f042 0216 	orr.w	r2, r2, #22
 8001a4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d007      	beq.n	8001a68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f042 0208 	orr.w	r2, r2, #8
 8001a66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f042 0201 	orr.w	r2, r2, #1
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	e005      	b.n	8001a86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001a82:	2302      	movs	r3, #2
 8001a84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001a86:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a9c:	4b8e      	ldr	r3, [pc, #568]	@ (8001cd8 <HAL_DMA_IRQHandler+0x248>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a8e      	ldr	r2, [pc, #568]	@ (8001cdc <HAL_DMA_IRQHandler+0x24c>)
 8001aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa6:	0a9b      	lsrs	r3, r3, #10
 8001aa8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aba:	2208      	movs	r2, #8
 8001abc:	409a      	lsls	r2, r3
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d01a      	beq.n	8001afc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d013      	beq.n	8001afc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f022 0204 	bic.w	r2, r2, #4
 8001ae2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ae8:	2208      	movs	r2, #8
 8001aea:	409a      	lsls	r2, r3
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001af4:	f043 0201 	orr.w	r2, r3, #1
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b00:	2201      	movs	r2, #1
 8001b02:	409a      	lsls	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4013      	ands	r3, r2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d012      	beq.n	8001b32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d00b      	beq.n	8001b32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b1e:	2201      	movs	r2, #1
 8001b20:	409a      	lsls	r2, r3
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b2a:	f043 0202 	orr.w	r2, r3, #2
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b36:	2204      	movs	r2, #4
 8001b38:	409a      	lsls	r2, r3
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d012      	beq.n	8001b68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d00b      	beq.n	8001b68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b54:	2204      	movs	r2, #4
 8001b56:	409a      	lsls	r2, r3
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b60:	f043 0204 	orr.w	r2, r3, #4
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b6c:	2210      	movs	r2, #16
 8001b6e:	409a      	lsls	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4013      	ands	r3, r2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d043      	beq.n	8001c00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d03c      	beq.n	8001c00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b8a:	2210      	movs	r2, #16
 8001b8c:	409a      	lsls	r2, r3
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d018      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d108      	bne.n	8001bc0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d024      	beq.n	8001c00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	4798      	blx	r3
 8001bbe:	e01f      	b.n	8001c00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d01b      	beq.n	8001c00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	4798      	blx	r3
 8001bd0:	e016      	b.n	8001c00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d107      	bne.n	8001bf0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 0208 	bic.w	r2, r2, #8
 8001bee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c04:	2220      	movs	r2, #32
 8001c06:	409a      	lsls	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 808f 	beq.w	8001d30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0310 	and.w	r3, r3, #16
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 8087 	beq.w	8001d30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c26:	2220      	movs	r2, #32
 8001c28:	409a      	lsls	r2, r3
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b05      	cmp	r3, #5
 8001c38:	d136      	bne.n	8001ca8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 0216 	bic.w	r2, r2, #22
 8001c48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	695a      	ldr	r2, [r3, #20]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d103      	bne.n	8001c6a <HAL_DMA_IRQHandler+0x1da>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d007      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0208 	bic.w	r2, r2, #8
 8001c78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c7e:	223f      	movs	r2, #63	@ 0x3f
 8001c80:	409a      	lsls	r2, r3
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d07e      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	4798      	blx	r3
        }
        return;
 8001ca6:	e079      	b.n	8001d9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d01d      	beq.n	8001cf2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d10d      	bne.n	8001ce0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d031      	beq.n	8001d30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	4798      	blx	r3
 8001cd4:	e02c      	b.n	8001d30 <HAL_DMA_IRQHandler+0x2a0>
 8001cd6:	bf00      	nop
 8001cd8:	20000000 	.word	0x20000000
 8001cdc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d023      	beq.n	8001d30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	4798      	blx	r3
 8001cf0:	e01e      	b.n	8001d30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d10f      	bne.n	8001d20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 0210 	bic.w	r2, r2, #16
 8001d0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d003      	beq.n	8001d30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d032      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d022      	beq.n	8001d8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2205      	movs	r2, #5
 8001d48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 0201 	bic.w	r2, r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	60bb      	str	r3, [r7, #8]
 8001d62:	697a      	ldr	r2, [r7, #20]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d307      	bcc.n	8001d78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f2      	bne.n	8001d5c <HAL_DMA_IRQHandler+0x2cc>
 8001d76:	e000      	b.n	8001d7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001d78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d005      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	4798      	blx	r3
 8001d9a:	e000      	b.n	8001d9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001d9c:	bf00      	nop
    }
  }
}
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
 8001db0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001dc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	2b40      	cmp	r3, #64	@ 0x40
 8001dd0:	d108      	bne.n	8001de4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68ba      	ldr	r2, [r7, #8]
 8001de0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001de2:	e007      	b.n	8001df4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	68ba      	ldr	r2, [r7, #8]
 8001dea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	60da      	str	r2, [r3, #12]
}
 8001df4:	bf00      	nop
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	3b10      	subs	r3, #16
 8001e10:	4a14      	ldr	r2, [pc, #80]	@ (8001e64 <DMA_CalcBaseAndBitshift+0x64>)
 8001e12:	fba2 2303 	umull	r2, r3, r2, r3
 8001e16:	091b      	lsrs	r3, r3, #4
 8001e18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e1a:	4a13      	ldr	r2, [pc, #76]	@ (8001e68 <DMA_CalcBaseAndBitshift+0x68>)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4413      	add	r3, r2
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	d909      	bls.n	8001e42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e36:	f023 0303 	bic.w	r3, r3, #3
 8001e3a:	1d1a      	adds	r2, r3, #4
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e40:	e007      	b.n	8001e52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e4a:	f023 0303 	bic.w	r3, r3, #3
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	aaaaaaab 	.word	0xaaaaaaab
 8001e68:	080041d8 	.word	0x080041d8

08001e6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d11f      	bne.n	8001ec6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	d856      	bhi.n	8001f3a <DMA_CheckFifoParam+0xce>
 8001e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e94 <DMA_CheckFifoParam+0x28>)
 8001e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e92:	bf00      	nop
 8001e94:	08001ea5 	.word	0x08001ea5
 8001e98:	08001eb7 	.word	0x08001eb7
 8001e9c:	08001ea5 	.word	0x08001ea5
 8001ea0:	08001f3b 	.word	0x08001f3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d046      	beq.n	8001f3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001eb4:	e043      	b.n	8001f3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ebe:	d140      	bne.n	8001f42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ec4:	e03d      	b.n	8001f42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ece:	d121      	bne.n	8001f14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	d837      	bhi.n	8001f46 <DMA_CheckFifoParam+0xda>
 8001ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8001edc <DMA_CheckFifoParam+0x70>)
 8001ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001edc:	08001eed 	.word	0x08001eed
 8001ee0:	08001ef3 	.word	0x08001ef3
 8001ee4:	08001eed 	.word	0x08001eed
 8001ee8:	08001f05 	.word	0x08001f05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	73fb      	strb	r3, [r7, #15]
      break;
 8001ef0:	e030      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d025      	beq.n	8001f4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f02:	e022      	b.n	8001f4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f08:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f0c:	d11f      	bne.n	8001f4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001f12:	e01c      	b.n	8001f4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d903      	bls.n	8001f22 <DMA_CheckFifoParam+0xb6>
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	2b03      	cmp	r3, #3
 8001f1e:	d003      	beq.n	8001f28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001f20:	e018      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	73fb      	strb	r3, [r7, #15]
      break;
 8001f26:	e015      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00e      	beq.n	8001f52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	73fb      	strb	r3, [r7, #15]
      break;
 8001f38:	e00b      	b.n	8001f52 <DMA_CheckFifoParam+0xe6>
      break;
 8001f3a:	bf00      	nop
 8001f3c:	e00a      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
      break;
 8001f3e:	bf00      	nop
 8001f40:	e008      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
      break;
 8001f42:	bf00      	nop
 8001f44:	e006      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
      break;
 8001f46:	bf00      	nop
 8001f48:	e004      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
      break;
 8001f4a:	bf00      	nop
 8001f4c:	e002      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
      break;   
 8001f4e:	bf00      	nop
 8001f50:	e000      	b.n	8001f54 <DMA_CheckFifoParam+0xe8>
      break;
 8001f52:	bf00      	nop
    }
  } 
  
  return status; 
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop

08001f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b089      	sub	sp, #36	@ 0x24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]
 8001f7e:	e159      	b.n	8002234 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f80:	2201      	movs	r2, #1
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	4013      	ands	r3, r2
 8001f92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	f040 8148 	bne.w	800222e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d005      	beq.n	8001fb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d130      	bne.n	8002018 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	2203      	movs	r2, #3
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	68da      	ldr	r2, [r3, #12]
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fec:	2201      	movs	r2, #1
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	091b      	lsrs	r3, r3, #4
 8002002:	f003 0201 	and.w	r2, r3, #1
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	4313      	orrs	r3, r2
 8002010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f003 0303 	and.w	r3, r3, #3
 8002020:	2b03      	cmp	r3, #3
 8002022:	d017      	beq.n	8002054 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	2203      	movs	r2, #3
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	43db      	mvns	r3, r3
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4013      	ands	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4313      	orrs	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f003 0303 	and.w	r3, r3, #3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d123      	bne.n	80020a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	08da      	lsrs	r2, r3, #3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3208      	adds	r2, #8
 8002068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800206c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	f003 0307 	and.w	r3, r3, #7
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	220f      	movs	r2, #15
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	4013      	ands	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	691a      	ldr	r2, [r3, #16]
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	4313      	orrs	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	08da      	lsrs	r2, r3, #3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	3208      	adds	r2, #8
 80020a2:	69b9      	ldr	r1, [r7, #24]
 80020a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	2203      	movs	r2, #3
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	43db      	mvns	r3, r3
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	4013      	ands	r3, r2
 80020be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f003 0203 	and.w	r2, r3, #3
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f000 80a2 	beq.w	800222e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	60fb      	str	r3, [r7, #12]
 80020ee:	4b57      	ldr	r3, [pc, #348]	@ (800224c <HAL_GPIO_Init+0x2e8>)
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	4a56      	ldr	r2, [pc, #344]	@ (800224c <HAL_GPIO_Init+0x2e8>)
 80020f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020fa:	4b54      	ldr	r3, [pc, #336]	@ (800224c <HAL_GPIO_Init+0x2e8>)
 80020fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002106:	4a52      	ldr	r2, [pc, #328]	@ (8002250 <HAL_GPIO_Init+0x2ec>)
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	089b      	lsrs	r3, r3, #2
 800210c:	3302      	adds	r3, #2
 800210e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f003 0303 	and.w	r3, r3, #3
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	220f      	movs	r2, #15
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	43db      	mvns	r3, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4013      	ands	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a49      	ldr	r2, [pc, #292]	@ (8002254 <HAL_GPIO_Init+0x2f0>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d019      	beq.n	8002166 <HAL_GPIO_Init+0x202>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a48      	ldr	r2, [pc, #288]	@ (8002258 <HAL_GPIO_Init+0x2f4>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d013      	beq.n	8002162 <HAL_GPIO_Init+0x1fe>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a47      	ldr	r2, [pc, #284]	@ (800225c <HAL_GPIO_Init+0x2f8>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d00d      	beq.n	800215e <HAL_GPIO_Init+0x1fa>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a46      	ldr	r2, [pc, #280]	@ (8002260 <HAL_GPIO_Init+0x2fc>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d007      	beq.n	800215a <HAL_GPIO_Init+0x1f6>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a45      	ldr	r2, [pc, #276]	@ (8002264 <HAL_GPIO_Init+0x300>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d101      	bne.n	8002156 <HAL_GPIO_Init+0x1f2>
 8002152:	2304      	movs	r3, #4
 8002154:	e008      	b.n	8002168 <HAL_GPIO_Init+0x204>
 8002156:	2307      	movs	r3, #7
 8002158:	e006      	b.n	8002168 <HAL_GPIO_Init+0x204>
 800215a:	2303      	movs	r3, #3
 800215c:	e004      	b.n	8002168 <HAL_GPIO_Init+0x204>
 800215e:	2302      	movs	r3, #2
 8002160:	e002      	b.n	8002168 <HAL_GPIO_Init+0x204>
 8002162:	2301      	movs	r3, #1
 8002164:	e000      	b.n	8002168 <HAL_GPIO_Init+0x204>
 8002166:	2300      	movs	r3, #0
 8002168:	69fa      	ldr	r2, [r7, #28]
 800216a:	f002 0203 	and.w	r2, r2, #3
 800216e:	0092      	lsls	r2, r2, #2
 8002170:	4093      	lsls	r3, r2
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4313      	orrs	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002178:	4935      	ldr	r1, [pc, #212]	@ (8002250 <HAL_GPIO_Init+0x2ec>)
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	089b      	lsrs	r3, r3, #2
 800217e:	3302      	adds	r3, #2
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002186:	4b38      	ldr	r3, [pc, #224]	@ (8002268 <HAL_GPIO_Init+0x304>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	43db      	mvns	r3, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4013      	ands	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002268 <HAL_GPIO_Init+0x304>)
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002268 <HAL_GPIO_Init+0x304>)
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d003      	beq.n	80021d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021d4:	4a24      	ldr	r2, [pc, #144]	@ (8002268 <HAL_GPIO_Init+0x304>)
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021da:	4b23      	ldr	r3, [pc, #140]	@ (8002268 <HAL_GPIO_Init+0x304>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	43db      	mvns	r3, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021fe:	4a1a      	ldr	r2, [pc, #104]	@ (8002268 <HAL_GPIO_Init+0x304>)
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002204:	4b18      	ldr	r3, [pc, #96]	@ (8002268 <HAL_GPIO_Init+0x304>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	43db      	mvns	r3, r3
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002228:	4a0f      	ldr	r2, [pc, #60]	@ (8002268 <HAL_GPIO_Init+0x304>)
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	3301      	adds	r3, #1
 8002232:	61fb      	str	r3, [r7, #28]
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	2b0f      	cmp	r3, #15
 8002238:	f67f aea2 	bls.w	8001f80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800223c:	bf00      	nop
 800223e:	bf00      	nop
 8002240:	3724      	adds	r7, #36	@ 0x24
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	40023800 	.word	0x40023800
 8002250:	40013800 	.word	0x40013800
 8002254:	40020000 	.word	0x40020000
 8002258:	40020400 	.word	0x40020400
 800225c:	40020800 	.word	0x40020800
 8002260:	40020c00 	.word	0x40020c00
 8002264:	40021000 	.word	0x40021000
 8002268:	40013c00 	.word	0x40013c00

0800226c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e267      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d075      	beq.n	8002376 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800228a:	4b88      	ldr	r3, [pc, #544]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 030c 	and.w	r3, r3, #12
 8002292:	2b04      	cmp	r3, #4
 8002294:	d00c      	beq.n	80022b0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002296:	4b85      	ldr	r3, [pc, #532]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800229e:	2b08      	cmp	r3, #8
 80022a0:	d112      	bne.n	80022c8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022a2:	4b82      	ldr	r3, [pc, #520]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022ae:	d10b      	bne.n	80022c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b0:	4b7e      	ldr	r3, [pc, #504]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d05b      	beq.n	8002374 <HAL_RCC_OscConfig+0x108>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d157      	bne.n	8002374 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e242      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022d0:	d106      	bne.n	80022e0 <HAL_RCC_OscConfig+0x74>
 80022d2:	4b76      	ldr	r3, [pc, #472]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a75      	ldr	r2, [pc, #468]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80022d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	e01d      	b.n	800231c <HAL_RCC_OscConfig+0xb0>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022e8:	d10c      	bne.n	8002304 <HAL_RCC_OscConfig+0x98>
 80022ea:	4b70      	ldr	r3, [pc, #448]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a6f      	ldr	r2, [pc, #444]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80022f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	4b6d      	ldr	r3, [pc, #436]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a6c      	ldr	r2, [pc, #432]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80022fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	e00b      	b.n	800231c <HAL_RCC_OscConfig+0xb0>
 8002304:	4b69      	ldr	r3, [pc, #420]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a68      	ldr	r2, [pc, #416]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 800230a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800230e:	6013      	str	r3, [r2, #0]
 8002310:	4b66      	ldr	r3, [pc, #408]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a65      	ldr	r2, [pc, #404]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002316:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800231a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d013      	beq.n	800234c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002324:	f7fe fd76 	bl	8000e14 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800232c:	f7fe fd72 	bl	8000e14 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b64      	cmp	r3, #100	@ 0x64
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e207      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800233e:	4b5b      	ldr	r3, [pc, #364]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0f0      	beq.n	800232c <HAL_RCC_OscConfig+0xc0>
 800234a:	e014      	b.n	8002376 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7fe fd62 	bl	8000e14 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002354:	f7fe fd5e 	bl	8000e14 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b64      	cmp	r3, #100	@ 0x64
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e1f3      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002366:	4b51      	ldr	r3, [pc, #324]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0xe8>
 8002372:	e000      	b.n	8002376 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d063      	beq.n	800244a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002382:	4b4a      	ldr	r3, [pc, #296]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 030c 	and.w	r3, r3, #12
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00b      	beq.n	80023a6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800238e:	4b47      	ldr	r3, [pc, #284]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002396:	2b08      	cmp	r3, #8
 8002398:	d11c      	bne.n	80023d4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800239a:	4b44      	ldr	r3, [pc, #272]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d116      	bne.n	80023d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a6:	4b41      	ldr	r3, [pc, #260]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <HAL_RCC_OscConfig+0x152>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d001      	beq.n	80023be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e1c7      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023be:	4b3b      	ldr	r3, [pc, #236]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	4937      	ldr	r1, [pc, #220]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d2:	e03a      	b.n	800244a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d020      	beq.n	800241e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023dc:	4b34      	ldr	r3, [pc, #208]	@ (80024b0 <HAL_RCC_OscConfig+0x244>)
 80023de:	2201      	movs	r2, #1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e2:	f7fe fd17 	bl	8000e14 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ea:	f7fe fd13 	bl	8000e14 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e1a8      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023fc:	4b2b      	ldr	r3, [pc, #172]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002408:	4b28      	ldr	r3, [pc, #160]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	4925      	ldr	r1, [pc, #148]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002418:	4313      	orrs	r3, r2
 800241a:	600b      	str	r3, [r1, #0]
 800241c:	e015      	b.n	800244a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800241e:	4b24      	ldr	r3, [pc, #144]	@ (80024b0 <HAL_RCC_OscConfig+0x244>)
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002424:	f7fe fcf6 	bl	8000e14 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242c:	f7fe fcf2 	bl	8000e14 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e187      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800243e:	4b1b      	ldr	r3, [pc, #108]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1f0      	bne.n	800242c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d036      	beq.n	80024c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d016      	beq.n	800248c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800245e:	4b15      	ldr	r3, [pc, #84]	@ (80024b4 <HAL_RCC_OscConfig+0x248>)
 8002460:	2201      	movs	r2, #1
 8002462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002464:	f7fe fcd6 	bl	8000e14 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800246c:	f7fe fcd2 	bl	8000e14 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e167      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800247e:	4b0b      	ldr	r3, [pc, #44]	@ (80024ac <HAL_RCC_OscConfig+0x240>)
 8002480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d0f0      	beq.n	800246c <HAL_RCC_OscConfig+0x200>
 800248a:	e01b      	b.n	80024c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800248c:	4b09      	ldr	r3, [pc, #36]	@ (80024b4 <HAL_RCC_OscConfig+0x248>)
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002492:	f7fe fcbf 	bl	8000e14 <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002498:	e00e      	b.n	80024b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800249a:	f7fe fcbb 	bl	8000e14 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d907      	bls.n	80024b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e150      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
 80024ac:	40023800 	.word	0x40023800
 80024b0:	42470000 	.word	0x42470000
 80024b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b8:	4b88      	ldr	r3, [pc, #544]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80024ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d1ea      	bne.n	800249a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f000 8097 	beq.w	8002600 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024d2:	2300      	movs	r3, #0
 80024d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024d6:	4b81      	ldr	r3, [pc, #516]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10f      	bne.n	8002502 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	60bb      	str	r3, [r7, #8]
 80024e6:	4b7d      	ldr	r3, [pc, #500]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ea:	4a7c      	ldr	r2, [pc, #496]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80024ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024f2:	4b7a      	ldr	r3, [pc, #488]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024fe:	2301      	movs	r3, #1
 8002500:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002502:	4b77      	ldr	r3, [pc, #476]	@ (80026e0 <HAL_RCC_OscConfig+0x474>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250a:	2b00      	cmp	r3, #0
 800250c:	d118      	bne.n	8002540 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800250e:	4b74      	ldr	r3, [pc, #464]	@ (80026e0 <HAL_RCC_OscConfig+0x474>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a73      	ldr	r2, [pc, #460]	@ (80026e0 <HAL_RCC_OscConfig+0x474>)
 8002514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002518:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800251a:	f7fe fc7b 	bl	8000e14 <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002520:	e008      	b.n	8002534 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002522:	f7fe fc77 	bl	8000e14 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b02      	cmp	r3, #2
 800252e:	d901      	bls.n	8002534 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e10c      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002534:	4b6a      	ldr	r3, [pc, #424]	@ (80026e0 <HAL_RCC_OscConfig+0x474>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253c:	2b00      	cmp	r3, #0
 800253e:	d0f0      	beq.n	8002522 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d106      	bne.n	8002556 <HAL_RCC_OscConfig+0x2ea>
 8002548:	4b64      	ldr	r3, [pc, #400]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 800254a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800254c:	4a63      	ldr	r2, [pc, #396]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 800254e:	f043 0301 	orr.w	r3, r3, #1
 8002552:	6713      	str	r3, [r2, #112]	@ 0x70
 8002554:	e01c      	b.n	8002590 <HAL_RCC_OscConfig+0x324>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	2b05      	cmp	r3, #5
 800255c:	d10c      	bne.n	8002578 <HAL_RCC_OscConfig+0x30c>
 800255e:	4b5f      	ldr	r3, [pc, #380]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 8002560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002562:	4a5e      	ldr	r2, [pc, #376]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 8002564:	f043 0304 	orr.w	r3, r3, #4
 8002568:	6713      	str	r3, [r2, #112]	@ 0x70
 800256a:	4b5c      	ldr	r3, [pc, #368]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 800256c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256e:	4a5b      	ldr	r2, [pc, #364]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 8002570:	f043 0301 	orr.w	r3, r3, #1
 8002574:	6713      	str	r3, [r2, #112]	@ 0x70
 8002576:	e00b      	b.n	8002590 <HAL_RCC_OscConfig+0x324>
 8002578:	4b58      	ldr	r3, [pc, #352]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 800257a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800257c:	4a57      	ldr	r2, [pc, #348]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 800257e:	f023 0301 	bic.w	r3, r3, #1
 8002582:	6713      	str	r3, [r2, #112]	@ 0x70
 8002584:	4b55      	ldr	r3, [pc, #340]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 8002586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002588:	4a54      	ldr	r2, [pc, #336]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 800258a:	f023 0304 	bic.w	r3, r3, #4
 800258e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d015      	beq.n	80025c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002598:	f7fe fc3c 	bl	8000e14 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800259e:	e00a      	b.n	80025b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a0:	f7fe fc38 	bl	8000e14 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e0cb      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b6:	4b49      	ldr	r3, [pc, #292]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80025b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0ee      	beq.n	80025a0 <HAL_RCC_OscConfig+0x334>
 80025c2:	e014      	b.n	80025ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c4:	f7fe fc26 	bl	8000e14 <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ca:	e00a      	b.n	80025e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025cc:	f7fe fc22 	bl	8000e14 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025da:	4293      	cmp	r3, r2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e0b5      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e2:	4b3e      	ldr	r3, [pc, #248]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80025e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1ee      	bne.n	80025cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025ee:	7dfb      	ldrb	r3, [r7, #23]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d105      	bne.n	8002600 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025f4:	4b39      	ldr	r3, [pc, #228]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80025f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f8:	4a38      	ldr	r2, [pc, #224]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80025fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	2b00      	cmp	r3, #0
 8002606:	f000 80a1 	beq.w	800274c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800260a:	4b34      	ldr	r3, [pc, #208]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 030c 	and.w	r3, r3, #12
 8002612:	2b08      	cmp	r3, #8
 8002614:	d05c      	beq.n	80026d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	2b02      	cmp	r3, #2
 800261c:	d141      	bne.n	80026a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800261e:	4b31      	ldr	r3, [pc, #196]	@ (80026e4 <HAL_RCC_OscConfig+0x478>)
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002624:	f7fe fbf6 	bl	8000e14 <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800262c:	f7fe fbf2 	bl	8000e14 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e087      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800263e:	4b27      	ldr	r3, [pc, #156]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f0      	bne.n	800262c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69da      	ldr	r2, [r3, #28]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	431a      	orrs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002658:	019b      	lsls	r3, r3, #6
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	085b      	lsrs	r3, r3, #1
 8002662:	3b01      	subs	r3, #1
 8002664:	041b      	lsls	r3, r3, #16
 8002666:	431a      	orrs	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266c:	061b      	lsls	r3, r3, #24
 800266e:	491b      	ldr	r1, [pc, #108]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 8002670:	4313      	orrs	r3, r2
 8002672:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002674:	4b1b      	ldr	r3, [pc, #108]	@ (80026e4 <HAL_RCC_OscConfig+0x478>)
 8002676:	2201      	movs	r2, #1
 8002678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267a:	f7fe fbcb 	bl	8000e14 <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002680:	e008      	b.n	8002694 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002682:	f7fe fbc7 	bl	8000e14 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e05c      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002694:	4b11      	ldr	r3, [pc, #68]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d0f0      	beq.n	8002682 <HAL_RCC_OscConfig+0x416>
 80026a0:	e054      	b.n	800274c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a2:	4b10      	ldr	r3, [pc, #64]	@ (80026e4 <HAL_RCC_OscConfig+0x478>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a8:	f7fe fbb4 	bl	8000e14 <HAL_GetTick>
 80026ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ae:	e008      	b.n	80026c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b0:	f7fe fbb0 	bl	8000e14 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d901      	bls.n	80026c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e045      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026c2:	4b06      	ldr	r3, [pc, #24]	@ (80026dc <HAL_RCC_OscConfig+0x470>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f0      	bne.n	80026b0 <HAL_RCC_OscConfig+0x444>
 80026ce:	e03d      	b.n	800274c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d107      	bne.n	80026e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e038      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
 80026dc:	40023800 	.word	0x40023800
 80026e0:	40007000 	.word	0x40007000
 80026e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002758 <HAL_RCC_OscConfig+0x4ec>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d028      	beq.n	8002748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002700:	429a      	cmp	r2, r3
 8002702:	d121      	bne.n	8002748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270e:	429a      	cmp	r2, r3
 8002710:	d11a      	bne.n	8002748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002718:	4013      	ands	r3, r2
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800271e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002720:	4293      	cmp	r3, r2
 8002722:	d111      	bne.n	8002748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800272e:	085b      	lsrs	r3, r3, #1
 8002730:	3b01      	subs	r3, #1
 8002732:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002734:	429a      	cmp	r2, r3
 8002736:	d107      	bne.n	8002748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002742:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002744:	429a      	cmp	r2, r3
 8002746:	d001      	beq.n	800274c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40023800 	.word	0x40023800

0800275c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e0cc      	b.n	800290a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002770:	4b68      	ldr	r3, [pc, #416]	@ (8002914 <HAL_RCC_ClockConfig+0x1b8>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d90c      	bls.n	8002798 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277e:	4b65      	ldr	r3, [pc, #404]	@ (8002914 <HAL_RCC_ClockConfig+0x1b8>)
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	b2d2      	uxtb	r2, r2
 8002784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002786:	4b63      	ldr	r3, [pc, #396]	@ (8002914 <HAL_RCC_ClockConfig+0x1b8>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	d001      	beq.n	8002798 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0b8      	b.n	800290a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d020      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027b0:	4b59      	ldr	r3, [pc, #356]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	4a58      	ldr	r2, [pc, #352]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80027b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0308 	and.w	r3, r3, #8
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d005      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027c8:	4b53      	ldr	r3, [pc, #332]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	4a52      	ldr	r2, [pc, #328]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80027ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027d4:	4b50      	ldr	r3, [pc, #320]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	494d      	ldr	r1, [pc, #308]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d044      	beq.n	800287c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d107      	bne.n	800280a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027fa:	4b47      	ldr	r3, [pc, #284]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d119      	bne.n	800283a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e07f      	b.n	800290a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b02      	cmp	r3, #2
 8002810:	d003      	beq.n	800281a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002816:	2b03      	cmp	r3, #3
 8002818:	d107      	bne.n	800282a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800281a:	4b3f      	ldr	r3, [pc, #252]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d109      	bne.n	800283a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e06f      	b.n	800290a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282a:	4b3b      	ldr	r3, [pc, #236]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e067      	b.n	800290a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800283a:	4b37      	ldr	r3, [pc, #220]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f023 0203 	bic.w	r2, r3, #3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	4934      	ldr	r1, [pc, #208]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 8002848:	4313      	orrs	r3, r2
 800284a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800284c:	f7fe fae2 	bl	8000e14 <HAL_GetTick>
 8002850:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002852:	e00a      	b.n	800286a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002854:	f7fe fade 	bl	8000e14 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002862:	4293      	cmp	r3, r2
 8002864:	d901      	bls.n	800286a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e04f      	b.n	800290a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286a:	4b2b      	ldr	r3, [pc, #172]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 020c 	and.w	r2, r3, #12
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	429a      	cmp	r2, r3
 800287a:	d1eb      	bne.n	8002854 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800287c:	4b25      	ldr	r3, [pc, #148]	@ (8002914 <HAL_RCC_ClockConfig+0x1b8>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0307 	and.w	r3, r3, #7
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	429a      	cmp	r2, r3
 8002888:	d20c      	bcs.n	80028a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800288a:	4b22      	ldr	r3, [pc, #136]	@ (8002914 <HAL_RCC_ClockConfig+0x1b8>)
 800288c:	683a      	ldr	r2, [r7, #0]
 800288e:	b2d2      	uxtb	r2, r2
 8002890:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002892:	4b20      	ldr	r3, [pc, #128]	@ (8002914 <HAL_RCC_ClockConfig+0x1b8>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	429a      	cmp	r2, r3
 800289e:	d001      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e032      	b.n	800290a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d008      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028b0:	4b19      	ldr	r3, [pc, #100]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	4916      	ldr	r1, [pc, #88]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0308 	and.w	r3, r3, #8
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d009      	beq.n	80028e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028ce:	4b12      	ldr	r3, [pc, #72]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	490e      	ldr	r1, [pc, #56]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028e2:	f000 f821 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 80028e6:	4602      	mov	r2, r0
 80028e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	091b      	lsrs	r3, r3, #4
 80028ee:	f003 030f 	and.w	r3, r3, #15
 80028f2:	490a      	ldr	r1, [pc, #40]	@ (800291c <HAL_RCC_ClockConfig+0x1c0>)
 80028f4:	5ccb      	ldrb	r3, [r1, r3]
 80028f6:	fa22 f303 	lsr.w	r3, r2, r3
 80028fa:	4a09      	ldr	r2, [pc, #36]	@ (8002920 <HAL_RCC_ClockConfig+0x1c4>)
 80028fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80028fe:	4b09      	ldr	r3, [pc, #36]	@ (8002924 <HAL_RCC_ClockConfig+0x1c8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe fa42 	bl	8000d8c <HAL_InitTick>

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40023c00 	.word	0x40023c00
 8002918:	40023800 	.word	0x40023800
 800291c:	080041c0 	.word	0x080041c0
 8002920:	20000000 	.word	0x20000000
 8002924:	20000004 	.word	0x20000004

08002928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800292c:	b090      	sub	sp, #64	@ 0x40
 800292e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002938:	2300      	movs	r3, #0
 800293a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800293c:	2300      	movs	r3, #0
 800293e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002940:	4b59      	ldr	r3, [pc, #356]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 030c 	and.w	r3, r3, #12
 8002948:	2b08      	cmp	r3, #8
 800294a:	d00d      	beq.n	8002968 <HAL_RCC_GetSysClockFreq+0x40>
 800294c:	2b08      	cmp	r3, #8
 800294e:	f200 80a1 	bhi.w	8002a94 <HAL_RCC_GetSysClockFreq+0x16c>
 8002952:	2b00      	cmp	r3, #0
 8002954:	d002      	beq.n	800295c <HAL_RCC_GetSysClockFreq+0x34>
 8002956:	2b04      	cmp	r3, #4
 8002958:	d003      	beq.n	8002962 <HAL_RCC_GetSysClockFreq+0x3a>
 800295a:	e09b      	b.n	8002a94 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800295c:	4b53      	ldr	r3, [pc, #332]	@ (8002aac <HAL_RCC_GetSysClockFreq+0x184>)
 800295e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002960:	e09b      	b.n	8002a9a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002962:	4b53      	ldr	r3, [pc, #332]	@ (8002ab0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002964:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002966:	e098      	b.n	8002a9a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002968:	4b4f      	ldr	r3, [pc, #316]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x180>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002970:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002972:	4b4d      	ldr	r3, [pc, #308]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d028      	beq.n	80029d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800297e:	4b4a      	ldr	r3, [pc, #296]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	099b      	lsrs	r3, r3, #6
 8002984:	2200      	movs	r2, #0
 8002986:	623b      	str	r3, [r7, #32]
 8002988:	627a      	str	r2, [r7, #36]	@ 0x24
 800298a:	6a3b      	ldr	r3, [r7, #32]
 800298c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002990:	2100      	movs	r1, #0
 8002992:	4b47      	ldr	r3, [pc, #284]	@ (8002ab0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002994:	fb03 f201 	mul.w	r2, r3, r1
 8002998:	2300      	movs	r3, #0
 800299a:	fb00 f303 	mul.w	r3, r0, r3
 800299e:	4413      	add	r3, r2
 80029a0:	4a43      	ldr	r2, [pc, #268]	@ (8002ab0 <HAL_RCC_GetSysClockFreq+0x188>)
 80029a2:	fba0 1202 	umull	r1, r2, r0, r2
 80029a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029a8:	460a      	mov	r2, r1
 80029aa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80029ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029ae:	4413      	add	r3, r2
 80029b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029b4:	2200      	movs	r2, #0
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	61fa      	str	r2, [r7, #28]
 80029ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80029c2:	f7fd fc5d 	bl	8000280 <__aeabi_uldivmod>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	4613      	mov	r3, r2
 80029cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029ce:	e053      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029d0:	4b35      	ldr	r3, [pc, #212]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x180>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	099b      	lsrs	r3, r3, #6
 80029d6:	2200      	movs	r2, #0
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	617a      	str	r2, [r7, #20]
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029e2:	f04f 0b00 	mov.w	fp, #0
 80029e6:	4652      	mov	r2, sl
 80029e8:	465b      	mov	r3, fp
 80029ea:	f04f 0000 	mov.w	r0, #0
 80029ee:	f04f 0100 	mov.w	r1, #0
 80029f2:	0159      	lsls	r1, r3, #5
 80029f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029f8:	0150      	lsls	r0, r2, #5
 80029fa:	4602      	mov	r2, r0
 80029fc:	460b      	mov	r3, r1
 80029fe:	ebb2 080a 	subs.w	r8, r2, sl
 8002a02:	eb63 090b 	sbc.w	r9, r3, fp
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002a12:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002a16:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002a1a:	ebb2 0408 	subs.w	r4, r2, r8
 8002a1e:	eb63 0509 	sbc.w	r5, r3, r9
 8002a22:	f04f 0200 	mov.w	r2, #0
 8002a26:	f04f 0300 	mov.w	r3, #0
 8002a2a:	00eb      	lsls	r3, r5, #3
 8002a2c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a30:	00e2      	lsls	r2, r4, #3
 8002a32:	4614      	mov	r4, r2
 8002a34:	461d      	mov	r5, r3
 8002a36:	eb14 030a 	adds.w	r3, r4, sl
 8002a3a:	603b      	str	r3, [r7, #0]
 8002a3c:	eb45 030b 	adc.w	r3, r5, fp
 8002a40:	607b      	str	r3, [r7, #4]
 8002a42:	f04f 0200 	mov.w	r2, #0
 8002a46:	f04f 0300 	mov.w	r3, #0
 8002a4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a4e:	4629      	mov	r1, r5
 8002a50:	028b      	lsls	r3, r1, #10
 8002a52:	4621      	mov	r1, r4
 8002a54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a58:	4621      	mov	r1, r4
 8002a5a:	028a      	lsls	r2, r1, #10
 8002a5c:	4610      	mov	r0, r2
 8002a5e:	4619      	mov	r1, r3
 8002a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a62:	2200      	movs	r2, #0
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	60fa      	str	r2, [r7, #12]
 8002a68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a6c:	f7fd fc08 	bl	8000280 <__aeabi_uldivmod>
 8002a70:	4602      	mov	r2, r0
 8002a72:	460b      	mov	r3, r1
 8002a74:	4613      	mov	r3, r2
 8002a76:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002a78:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	0c1b      	lsrs	r3, r3, #16
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	3301      	adds	r3, #1
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002a88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a90:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a92:	e002      	b.n	8002a9a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a94:	4b05      	ldr	r3, [pc, #20]	@ (8002aac <HAL_RCC_GetSysClockFreq+0x184>)
 8002a96:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3740      	adds	r7, #64	@ 0x40
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	00f42400 	.word	0x00f42400
 8002ab0:	017d7840 	.word	0x017d7840

08002ab4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ab8:	4b03      	ldr	r3, [pc, #12]	@ (8002ac8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002aba:	681b      	ldr	r3, [r3, #0]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	20000000 	.word	0x20000000

08002acc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ad0:	f7ff fff0 	bl	8002ab4 <HAL_RCC_GetHCLKFreq>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	4b05      	ldr	r3, [pc, #20]	@ (8002aec <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	0a9b      	lsrs	r3, r3, #10
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	4903      	ldr	r1, [pc, #12]	@ (8002af0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ae2:	5ccb      	ldrb	r3, [r1, r3]
 8002ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40023800 	.word	0x40023800
 8002af0:	080041d0 	.word	0x080041d0

08002af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002af8:	f7ff ffdc 	bl	8002ab4 <HAL_RCC_GetHCLKFreq>
 8002afc:	4602      	mov	r2, r0
 8002afe:	4b05      	ldr	r3, [pc, #20]	@ (8002b14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	0b5b      	lsrs	r3, r3, #13
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	4903      	ldr	r1, [pc, #12]	@ (8002b18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b0a:	5ccb      	ldrb	r3, [r1, r3]
 8002b0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40023800 	.word	0x40023800
 8002b18:	080041d0 	.word	0x080041d0

08002b1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e042      	b.n	8002bb4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d106      	bne.n	8002b48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7fd ff9e 	bl	8000a84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2224      	movs	r2, #36	@ 0x24
 8002b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 f973 	bl	8002e4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	695a      	ldr	r2, [r3, #20]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b08a      	sub	sp, #40	@ 0x28
 8002bc0:	af02      	add	r7, sp, #8
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	603b      	str	r3, [r7, #0]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b20      	cmp	r3, #32
 8002bda:	d175      	bne.n	8002cc8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d002      	beq.n	8002be8 <HAL_UART_Transmit+0x2c>
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e06e      	b.n	8002cca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2221      	movs	r2, #33	@ 0x21
 8002bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bfa:	f7fe f90b 	bl	8000e14 <HAL_GetTick>
 8002bfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	88fa      	ldrh	r2, [r7, #6]
 8002c04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	88fa      	ldrh	r2, [r7, #6]
 8002c0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c14:	d108      	bne.n	8002c28 <HAL_UART_Transmit+0x6c>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d104      	bne.n	8002c28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	61bb      	str	r3, [r7, #24]
 8002c26:	e003      	b.n	8002c30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c30:	e02e      	b.n	8002c90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	2180      	movs	r1, #128	@ 0x80
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 f848 	bl	8002cd2 <UART_WaitOnFlagUntilTimeout>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e03a      	b.n	8002cca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10b      	bne.n	8002c72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	3302      	adds	r3, #2
 8002c6e:	61bb      	str	r3, [r7, #24]
 8002c70:	e007      	b.n	8002c82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	781a      	ldrb	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1cb      	bne.n	8002c32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2140      	movs	r1, #64	@ 0x40
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f814 	bl	8002cd2 <UART_WaitOnFlagUntilTimeout>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d005      	beq.n	8002cbc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e006      	b.n	8002cca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	e000      	b.n	8002cca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002cc8:	2302      	movs	r3, #2
  }
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3720      	adds	r7, #32
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	603b      	str	r3, [r7, #0]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ce2:	e03b      	b.n	8002d5c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
 8002ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cea:	d037      	beq.n	8002d5c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cec:	f7fe f892 	bl	8000e14 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	6a3a      	ldr	r2, [r7, #32]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d302      	bcc.n	8002d02 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cfc:	6a3b      	ldr	r3, [r7, #32]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e03a      	b.n	8002d7c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f003 0304 	and.w	r3, r3, #4
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d023      	beq.n	8002d5c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2b80      	cmp	r3, #128	@ 0x80
 8002d18:	d020      	beq.n	8002d5c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	2b40      	cmp	r3, #64	@ 0x40
 8002d1e:	d01d      	beq.n	8002d5c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0308 	and.w	r3, r3, #8
 8002d2a:	2b08      	cmp	r3, #8
 8002d2c:	d116      	bne.n	8002d5c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d2e:	2300      	movs	r3, #0
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	617b      	str	r3, [r7, #20]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d44:	68f8      	ldr	r0, [r7, #12]
 8002d46:	f000 f81d 	bl	8002d84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2208      	movs	r2, #8
 8002d4e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e00f      	b.n	8002d7c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	4013      	ands	r3, r2
 8002d66:	68ba      	ldr	r2, [r7, #8]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	bf0c      	ite	eq
 8002d6c:	2301      	moveq	r3, #1
 8002d6e:	2300      	movne	r3, #0
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	461a      	mov	r2, r3
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d0b4      	beq.n	8002ce4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b095      	sub	sp, #84	@ 0x54
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	330c      	adds	r3, #12
 8002d92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d96:	e853 3f00 	ldrex	r3, [r3]
 8002d9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	330c      	adds	r3, #12
 8002daa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002dac:	643a      	str	r2, [r7, #64]	@ 0x40
 8002dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002db2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002db4:	e841 2300 	strex	r3, r2, [r1]
 8002db8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1e5      	bne.n	8002d8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	3314      	adds	r3, #20
 8002dc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc8:	6a3b      	ldr	r3, [r7, #32]
 8002dca:	e853 3f00 	ldrex	r3, [r3]
 8002dce:	61fb      	str	r3, [r7, #28]
   return(result);
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	f023 0301 	bic.w	r3, r3, #1
 8002dd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	3314      	adds	r3, #20
 8002dde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002de0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002de2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002de6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002de8:	e841 2300 	strex	r3, r2, [r1]
 8002dec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1e5      	bne.n	8002dc0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d119      	bne.n	8002e30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	330c      	adds	r3, #12
 8002e02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	e853 3f00 	ldrex	r3, [r3]
 8002e0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	f023 0310 	bic.w	r3, r3, #16
 8002e12:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	330c      	adds	r3, #12
 8002e1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e1c:	61ba      	str	r2, [r7, #24]
 8002e1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e20:	6979      	ldr	r1, [r7, #20]
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	e841 2300 	strex	r3, r2, [r1]
 8002e28:	613b      	str	r3, [r7, #16]
   return(result);
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1e5      	bne.n	8002dfc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2220      	movs	r2, #32
 8002e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e3e:	bf00      	nop
 8002e40:	3754      	adds	r7, #84	@ 0x54
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
	...

08002e4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e50:	b0c0      	sub	sp, #256	@ 0x100
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e68:	68d9      	ldr	r1, [r3, #12]
 8002e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	ea40 0301 	orr.w	r3, r0, r1
 8002e74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	431a      	orrs	r2, r3
 8002e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002ea4:	f021 010c 	bic.w	r1, r1, #12
 8002ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002eb2:	430b      	orrs	r3, r1
 8002eb4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec6:	6999      	ldr	r1, [r3, #24]
 8002ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	ea40 0301 	orr.w	r3, r0, r1
 8002ed2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	4b8f      	ldr	r3, [pc, #572]	@ (8003118 <UART_SetConfig+0x2cc>)
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d005      	beq.n	8002eec <UART_SetConfig+0xa0>
 8002ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	4b8d      	ldr	r3, [pc, #564]	@ (800311c <UART_SetConfig+0x2d0>)
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d104      	bne.n	8002ef6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002eec:	f7ff fe02 	bl	8002af4 <HAL_RCC_GetPCLK2Freq>
 8002ef0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002ef4:	e003      	b.n	8002efe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ef6:	f7ff fde9 	bl	8002acc <HAL_RCC_GetPCLK1Freq>
 8002efa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f02:	69db      	ldr	r3, [r3, #28]
 8002f04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f08:	f040 810c 	bne.w	8003124 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f10:	2200      	movs	r2, #0
 8002f12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002f1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002f1e:	4622      	mov	r2, r4
 8002f20:	462b      	mov	r3, r5
 8002f22:	1891      	adds	r1, r2, r2
 8002f24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002f26:	415b      	adcs	r3, r3
 8002f28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f2e:	4621      	mov	r1, r4
 8002f30:	eb12 0801 	adds.w	r8, r2, r1
 8002f34:	4629      	mov	r1, r5
 8002f36:	eb43 0901 	adc.w	r9, r3, r1
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	f04f 0300 	mov.w	r3, #0
 8002f42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f4e:	4690      	mov	r8, r2
 8002f50:	4699      	mov	r9, r3
 8002f52:	4623      	mov	r3, r4
 8002f54:	eb18 0303 	adds.w	r3, r8, r3
 8002f58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f5c:	462b      	mov	r3, r5
 8002f5e:	eb49 0303 	adc.w	r3, r9, r3
 8002f62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002f76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	18db      	adds	r3, r3, r3
 8002f7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f80:	4613      	mov	r3, r2
 8002f82:	eb42 0303 	adc.w	r3, r2, r3
 8002f86:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002f8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002f90:	f7fd f976 	bl	8000280 <__aeabi_uldivmod>
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4b61      	ldr	r3, [pc, #388]	@ (8003120 <UART_SetConfig+0x2d4>)
 8002f9a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	011c      	lsls	r4, r3, #4
 8002fa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002fb0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002fb4:	4642      	mov	r2, r8
 8002fb6:	464b      	mov	r3, r9
 8002fb8:	1891      	adds	r1, r2, r2
 8002fba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002fbc:	415b      	adcs	r3, r3
 8002fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fc0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002fc4:	4641      	mov	r1, r8
 8002fc6:	eb12 0a01 	adds.w	sl, r2, r1
 8002fca:	4649      	mov	r1, r9
 8002fcc:	eb43 0b01 	adc.w	fp, r3, r1
 8002fd0:	f04f 0200 	mov.w	r2, #0
 8002fd4:	f04f 0300 	mov.w	r3, #0
 8002fd8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fdc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fe0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fe4:	4692      	mov	sl, r2
 8002fe6:	469b      	mov	fp, r3
 8002fe8:	4643      	mov	r3, r8
 8002fea:	eb1a 0303 	adds.w	r3, sl, r3
 8002fee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ff2:	464b      	mov	r3, r9
 8002ff4:	eb4b 0303 	adc.w	r3, fp, r3
 8002ff8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003008:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800300c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003010:	460b      	mov	r3, r1
 8003012:	18db      	adds	r3, r3, r3
 8003014:	643b      	str	r3, [r7, #64]	@ 0x40
 8003016:	4613      	mov	r3, r2
 8003018:	eb42 0303 	adc.w	r3, r2, r3
 800301c:	647b      	str	r3, [r7, #68]	@ 0x44
 800301e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003022:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003026:	f7fd f92b 	bl	8000280 <__aeabi_uldivmod>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4611      	mov	r1, r2
 8003030:	4b3b      	ldr	r3, [pc, #236]	@ (8003120 <UART_SetConfig+0x2d4>)
 8003032:	fba3 2301 	umull	r2, r3, r3, r1
 8003036:	095b      	lsrs	r3, r3, #5
 8003038:	2264      	movs	r2, #100	@ 0x64
 800303a:	fb02 f303 	mul.w	r3, r2, r3
 800303e:	1acb      	subs	r3, r1, r3
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003046:	4b36      	ldr	r3, [pc, #216]	@ (8003120 <UART_SetConfig+0x2d4>)
 8003048:	fba3 2302 	umull	r2, r3, r3, r2
 800304c:	095b      	lsrs	r3, r3, #5
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003054:	441c      	add	r4, r3
 8003056:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800305a:	2200      	movs	r2, #0
 800305c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003060:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003064:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003068:	4642      	mov	r2, r8
 800306a:	464b      	mov	r3, r9
 800306c:	1891      	adds	r1, r2, r2
 800306e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003070:	415b      	adcs	r3, r3
 8003072:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003074:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003078:	4641      	mov	r1, r8
 800307a:	1851      	adds	r1, r2, r1
 800307c:	6339      	str	r1, [r7, #48]	@ 0x30
 800307e:	4649      	mov	r1, r9
 8003080:	414b      	adcs	r3, r1
 8003082:	637b      	str	r3, [r7, #52]	@ 0x34
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	f04f 0300 	mov.w	r3, #0
 800308c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003090:	4659      	mov	r1, fp
 8003092:	00cb      	lsls	r3, r1, #3
 8003094:	4651      	mov	r1, sl
 8003096:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800309a:	4651      	mov	r1, sl
 800309c:	00ca      	lsls	r2, r1, #3
 800309e:	4610      	mov	r0, r2
 80030a0:	4619      	mov	r1, r3
 80030a2:	4603      	mov	r3, r0
 80030a4:	4642      	mov	r2, r8
 80030a6:	189b      	adds	r3, r3, r2
 80030a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80030ac:	464b      	mov	r3, r9
 80030ae:	460a      	mov	r2, r1
 80030b0:	eb42 0303 	adc.w	r3, r2, r3
 80030b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80030b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80030c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80030c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80030cc:	460b      	mov	r3, r1
 80030ce:	18db      	adds	r3, r3, r3
 80030d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030d2:	4613      	mov	r3, r2
 80030d4:	eb42 0303 	adc.w	r3, r2, r3
 80030d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80030e2:	f7fd f8cd 	bl	8000280 <__aeabi_uldivmod>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003120 <UART_SetConfig+0x2d4>)
 80030ec:	fba3 1302 	umull	r1, r3, r3, r2
 80030f0:	095b      	lsrs	r3, r3, #5
 80030f2:	2164      	movs	r1, #100	@ 0x64
 80030f4:	fb01 f303 	mul.w	r3, r1, r3
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	3332      	adds	r3, #50	@ 0x32
 80030fe:	4a08      	ldr	r2, [pc, #32]	@ (8003120 <UART_SetConfig+0x2d4>)
 8003100:	fba2 2303 	umull	r2, r3, r2, r3
 8003104:	095b      	lsrs	r3, r3, #5
 8003106:	f003 0207 	and.w	r2, r3, #7
 800310a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4422      	add	r2, r4
 8003112:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003114:	e106      	b.n	8003324 <UART_SetConfig+0x4d8>
 8003116:	bf00      	nop
 8003118:	40011000 	.word	0x40011000
 800311c:	40011400 	.word	0x40011400
 8003120:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003124:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003128:	2200      	movs	r2, #0
 800312a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800312e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003132:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003136:	4642      	mov	r2, r8
 8003138:	464b      	mov	r3, r9
 800313a:	1891      	adds	r1, r2, r2
 800313c:	6239      	str	r1, [r7, #32]
 800313e:	415b      	adcs	r3, r3
 8003140:	627b      	str	r3, [r7, #36]	@ 0x24
 8003142:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003146:	4641      	mov	r1, r8
 8003148:	1854      	adds	r4, r2, r1
 800314a:	4649      	mov	r1, r9
 800314c:	eb43 0501 	adc.w	r5, r3, r1
 8003150:	f04f 0200 	mov.w	r2, #0
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	00eb      	lsls	r3, r5, #3
 800315a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800315e:	00e2      	lsls	r2, r4, #3
 8003160:	4614      	mov	r4, r2
 8003162:	461d      	mov	r5, r3
 8003164:	4643      	mov	r3, r8
 8003166:	18e3      	adds	r3, r4, r3
 8003168:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800316c:	464b      	mov	r3, r9
 800316e:	eb45 0303 	adc.w	r3, r5, r3
 8003172:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003182:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003186:	f04f 0200 	mov.w	r2, #0
 800318a:	f04f 0300 	mov.w	r3, #0
 800318e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003192:	4629      	mov	r1, r5
 8003194:	008b      	lsls	r3, r1, #2
 8003196:	4621      	mov	r1, r4
 8003198:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800319c:	4621      	mov	r1, r4
 800319e:	008a      	lsls	r2, r1, #2
 80031a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80031a4:	f7fd f86c 	bl	8000280 <__aeabi_uldivmod>
 80031a8:	4602      	mov	r2, r0
 80031aa:	460b      	mov	r3, r1
 80031ac:	4b60      	ldr	r3, [pc, #384]	@ (8003330 <UART_SetConfig+0x4e4>)
 80031ae:	fba3 2302 	umull	r2, r3, r3, r2
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	011c      	lsls	r4, r3, #4
 80031b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031ba:	2200      	movs	r2, #0
 80031bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80031c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80031c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80031c8:	4642      	mov	r2, r8
 80031ca:	464b      	mov	r3, r9
 80031cc:	1891      	adds	r1, r2, r2
 80031ce:	61b9      	str	r1, [r7, #24]
 80031d0:	415b      	adcs	r3, r3
 80031d2:	61fb      	str	r3, [r7, #28]
 80031d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031d8:	4641      	mov	r1, r8
 80031da:	1851      	adds	r1, r2, r1
 80031dc:	6139      	str	r1, [r7, #16]
 80031de:	4649      	mov	r1, r9
 80031e0:	414b      	adcs	r3, r1
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	f04f 0300 	mov.w	r3, #0
 80031ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031f0:	4659      	mov	r1, fp
 80031f2:	00cb      	lsls	r3, r1, #3
 80031f4:	4651      	mov	r1, sl
 80031f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031fa:	4651      	mov	r1, sl
 80031fc:	00ca      	lsls	r2, r1, #3
 80031fe:	4610      	mov	r0, r2
 8003200:	4619      	mov	r1, r3
 8003202:	4603      	mov	r3, r0
 8003204:	4642      	mov	r2, r8
 8003206:	189b      	adds	r3, r3, r2
 8003208:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800320c:	464b      	mov	r3, r9
 800320e:	460a      	mov	r2, r1
 8003210:	eb42 0303 	adc.w	r3, r2, r3
 8003214:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003222:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003224:	f04f 0200 	mov.w	r2, #0
 8003228:	f04f 0300 	mov.w	r3, #0
 800322c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003230:	4649      	mov	r1, r9
 8003232:	008b      	lsls	r3, r1, #2
 8003234:	4641      	mov	r1, r8
 8003236:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800323a:	4641      	mov	r1, r8
 800323c:	008a      	lsls	r2, r1, #2
 800323e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003242:	f7fd f81d 	bl	8000280 <__aeabi_uldivmod>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4611      	mov	r1, r2
 800324c:	4b38      	ldr	r3, [pc, #224]	@ (8003330 <UART_SetConfig+0x4e4>)
 800324e:	fba3 2301 	umull	r2, r3, r3, r1
 8003252:	095b      	lsrs	r3, r3, #5
 8003254:	2264      	movs	r2, #100	@ 0x64
 8003256:	fb02 f303 	mul.w	r3, r2, r3
 800325a:	1acb      	subs	r3, r1, r3
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	3332      	adds	r3, #50	@ 0x32
 8003260:	4a33      	ldr	r2, [pc, #204]	@ (8003330 <UART_SetConfig+0x4e4>)
 8003262:	fba2 2303 	umull	r2, r3, r2, r3
 8003266:	095b      	lsrs	r3, r3, #5
 8003268:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800326c:	441c      	add	r4, r3
 800326e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003272:	2200      	movs	r2, #0
 8003274:	673b      	str	r3, [r7, #112]	@ 0x70
 8003276:	677a      	str	r2, [r7, #116]	@ 0x74
 8003278:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800327c:	4642      	mov	r2, r8
 800327e:	464b      	mov	r3, r9
 8003280:	1891      	adds	r1, r2, r2
 8003282:	60b9      	str	r1, [r7, #8]
 8003284:	415b      	adcs	r3, r3
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800328c:	4641      	mov	r1, r8
 800328e:	1851      	adds	r1, r2, r1
 8003290:	6039      	str	r1, [r7, #0]
 8003292:	4649      	mov	r1, r9
 8003294:	414b      	adcs	r3, r1
 8003296:	607b      	str	r3, [r7, #4]
 8003298:	f04f 0200 	mov.w	r2, #0
 800329c:	f04f 0300 	mov.w	r3, #0
 80032a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80032a4:	4659      	mov	r1, fp
 80032a6:	00cb      	lsls	r3, r1, #3
 80032a8:	4651      	mov	r1, sl
 80032aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ae:	4651      	mov	r1, sl
 80032b0:	00ca      	lsls	r2, r1, #3
 80032b2:	4610      	mov	r0, r2
 80032b4:	4619      	mov	r1, r3
 80032b6:	4603      	mov	r3, r0
 80032b8:	4642      	mov	r2, r8
 80032ba:	189b      	adds	r3, r3, r2
 80032bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032be:	464b      	mov	r3, r9
 80032c0:	460a      	mov	r2, r1
 80032c2:	eb42 0303 	adc.w	r3, r2, r3
 80032c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80032d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80032e0:	4649      	mov	r1, r9
 80032e2:	008b      	lsls	r3, r1, #2
 80032e4:	4641      	mov	r1, r8
 80032e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032ea:	4641      	mov	r1, r8
 80032ec:	008a      	lsls	r2, r1, #2
 80032ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80032f2:	f7fc ffc5 	bl	8000280 <__aeabi_uldivmod>
 80032f6:	4602      	mov	r2, r0
 80032f8:	460b      	mov	r3, r1
 80032fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003330 <UART_SetConfig+0x4e4>)
 80032fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003300:	095b      	lsrs	r3, r3, #5
 8003302:	2164      	movs	r1, #100	@ 0x64
 8003304:	fb01 f303 	mul.w	r3, r1, r3
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	3332      	adds	r3, #50	@ 0x32
 800330e:	4a08      	ldr	r2, [pc, #32]	@ (8003330 <UART_SetConfig+0x4e4>)
 8003310:	fba2 2303 	umull	r2, r3, r2, r3
 8003314:	095b      	lsrs	r3, r3, #5
 8003316:	f003 020f 	and.w	r2, r3, #15
 800331a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4422      	add	r2, r4
 8003322:	609a      	str	r2, [r3, #8]
}
 8003324:	bf00      	nop
 8003326:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800332a:	46bd      	mov	sp, r7
 800332c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003330:	51eb851f 	.word	0x51eb851f

08003334 <std>:
 8003334:	2300      	movs	r3, #0
 8003336:	b510      	push	{r4, lr}
 8003338:	4604      	mov	r4, r0
 800333a:	e9c0 3300 	strd	r3, r3, [r0]
 800333e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003342:	6083      	str	r3, [r0, #8]
 8003344:	8181      	strh	r1, [r0, #12]
 8003346:	6643      	str	r3, [r0, #100]	@ 0x64
 8003348:	81c2      	strh	r2, [r0, #14]
 800334a:	6183      	str	r3, [r0, #24]
 800334c:	4619      	mov	r1, r3
 800334e:	2208      	movs	r2, #8
 8003350:	305c      	adds	r0, #92	@ 0x5c
 8003352:	f000 f906 	bl	8003562 <memset>
 8003356:	4b0d      	ldr	r3, [pc, #52]	@ (800338c <std+0x58>)
 8003358:	6263      	str	r3, [r4, #36]	@ 0x24
 800335a:	4b0d      	ldr	r3, [pc, #52]	@ (8003390 <std+0x5c>)
 800335c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800335e:	4b0d      	ldr	r3, [pc, #52]	@ (8003394 <std+0x60>)
 8003360:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003362:	4b0d      	ldr	r3, [pc, #52]	@ (8003398 <std+0x64>)
 8003364:	6323      	str	r3, [r4, #48]	@ 0x30
 8003366:	4b0d      	ldr	r3, [pc, #52]	@ (800339c <std+0x68>)
 8003368:	6224      	str	r4, [r4, #32]
 800336a:	429c      	cmp	r4, r3
 800336c:	d006      	beq.n	800337c <std+0x48>
 800336e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003372:	4294      	cmp	r4, r2
 8003374:	d002      	beq.n	800337c <std+0x48>
 8003376:	33d0      	adds	r3, #208	@ 0xd0
 8003378:	429c      	cmp	r4, r3
 800337a:	d105      	bne.n	8003388 <std+0x54>
 800337c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003384:	f000 b966 	b.w	8003654 <__retarget_lock_init_recursive>
 8003388:	bd10      	pop	{r4, pc}
 800338a:	bf00      	nop
 800338c:	080034dd 	.word	0x080034dd
 8003390:	080034ff 	.word	0x080034ff
 8003394:	08003537 	.word	0x08003537
 8003398:	0800355b 	.word	0x0800355b
 800339c:	20000184 	.word	0x20000184

080033a0 <stdio_exit_handler>:
 80033a0:	4a02      	ldr	r2, [pc, #8]	@ (80033ac <stdio_exit_handler+0xc>)
 80033a2:	4903      	ldr	r1, [pc, #12]	@ (80033b0 <stdio_exit_handler+0x10>)
 80033a4:	4803      	ldr	r0, [pc, #12]	@ (80033b4 <stdio_exit_handler+0x14>)
 80033a6:	f000 b869 	b.w	800347c <_fwalk_sglue>
 80033aa:	bf00      	nop
 80033ac:	2000000c 	.word	0x2000000c
 80033b0:	08003ef1 	.word	0x08003ef1
 80033b4:	2000001c 	.word	0x2000001c

080033b8 <cleanup_stdio>:
 80033b8:	6841      	ldr	r1, [r0, #4]
 80033ba:	4b0c      	ldr	r3, [pc, #48]	@ (80033ec <cleanup_stdio+0x34>)
 80033bc:	4299      	cmp	r1, r3
 80033be:	b510      	push	{r4, lr}
 80033c0:	4604      	mov	r4, r0
 80033c2:	d001      	beq.n	80033c8 <cleanup_stdio+0x10>
 80033c4:	f000 fd94 	bl	8003ef0 <_fflush_r>
 80033c8:	68a1      	ldr	r1, [r4, #8]
 80033ca:	4b09      	ldr	r3, [pc, #36]	@ (80033f0 <cleanup_stdio+0x38>)
 80033cc:	4299      	cmp	r1, r3
 80033ce:	d002      	beq.n	80033d6 <cleanup_stdio+0x1e>
 80033d0:	4620      	mov	r0, r4
 80033d2:	f000 fd8d 	bl	8003ef0 <_fflush_r>
 80033d6:	68e1      	ldr	r1, [r4, #12]
 80033d8:	4b06      	ldr	r3, [pc, #24]	@ (80033f4 <cleanup_stdio+0x3c>)
 80033da:	4299      	cmp	r1, r3
 80033dc:	d004      	beq.n	80033e8 <cleanup_stdio+0x30>
 80033de:	4620      	mov	r0, r4
 80033e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033e4:	f000 bd84 	b.w	8003ef0 <_fflush_r>
 80033e8:	bd10      	pop	{r4, pc}
 80033ea:	bf00      	nop
 80033ec:	20000184 	.word	0x20000184
 80033f0:	200001ec 	.word	0x200001ec
 80033f4:	20000254 	.word	0x20000254

080033f8 <global_stdio_init.part.0>:
 80033f8:	b510      	push	{r4, lr}
 80033fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003428 <global_stdio_init.part.0+0x30>)
 80033fc:	4c0b      	ldr	r4, [pc, #44]	@ (800342c <global_stdio_init.part.0+0x34>)
 80033fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003430 <global_stdio_init.part.0+0x38>)
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	4620      	mov	r0, r4
 8003404:	2200      	movs	r2, #0
 8003406:	2104      	movs	r1, #4
 8003408:	f7ff ff94 	bl	8003334 <std>
 800340c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003410:	2201      	movs	r2, #1
 8003412:	2109      	movs	r1, #9
 8003414:	f7ff ff8e 	bl	8003334 <std>
 8003418:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800341c:	2202      	movs	r2, #2
 800341e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003422:	2112      	movs	r1, #18
 8003424:	f7ff bf86 	b.w	8003334 <std>
 8003428:	200002bc 	.word	0x200002bc
 800342c:	20000184 	.word	0x20000184
 8003430:	080033a1 	.word	0x080033a1

08003434 <__sfp_lock_acquire>:
 8003434:	4801      	ldr	r0, [pc, #4]	@ (800343c <__sfp_lock_acquire+0x8>)
 8003436:	f000 b90e 	b.w	8003656 <__retarget_lock_acquire_recursive>
 800343a:	bf00      	nop
 800343c:	200002c5 	.word	0x200002c5

08003440 <__sfp_lock_release>:
 8003440:	4801      	ldr	r0, [pc, #4]	@ (8003448 <__sfp_lock_release+0x8>)
 8003442:	f000 b909 	b.w	8003658 <__retarget_lock_release_recursive>
 8003446:	bf00      	nop
 8003448:	200002c5 	.word	0x200002c5

0800344c <__sinit>:
 800344c:	b510      	push	{r4, lr}
 800344e:	4604      	mov	r4, r0
 8003450:	f7ff fff0 	bl	8003434 <__sfp_lock_acquire>
 8003454:	6a23      	ldr	r3, [r4, #32]
 8003456:	b11b      	cbz	r3, 8003460 <__sinit+0x14>
 8003458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800345c:	f7ff bff0 	b.w	8003440 <__sfp_lock_release>
 8003460:	4b04      	ldr	r3, [pc, #16]	@ (8003474 <__sinit+0x28>)
 8003462:	6223      	str	r3, [r4, #32]
 8003464:	4b04      	ldr	r3, [pc, #16]	@ (8003478 <__sinit+0x2c>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1f5      	bne.n	8003458 <__sinit+0xc>
 800346c:	f7ff ffc4 	bl	80033f8 <global_stdio_init.part.0>
 8003470:	e7f2      	b.n	8003458 <__sinit+0xc>
 8003472:	bf00      	nop
 8003474:	080033b9 	.word	0x080033b9
 8003478:	200002bc 	.word	0x200002bc

0800347c <_fwalk_sglue>:
 800347c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003480:	4607      	mov	r7, r0
 8003482:	4688      	mov	r8, r1
 8003484:	4614      	mov	r4, r2
 8003486:	2600      	movs	r6, #0
 8003488:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800348c:	f1b9 0901 	subs.w	r9, r9, #1
 8003490:	d505      	bpl.n	800349e <_fwalk_sglue+0x22>
 8003492:	6824      	ldr	r4, [r4, #0]
 8003494:	2c00      	cmp	r4, #0
 8003496:	d1f7      	bne.n	8003488 <_fwalk_sglue+0xc>
 8003498:	4630      	mov	r0, r6
 800349a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800349e:	89ab      	ldrh	r3, [r5, #12]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d907      	bls.n	80034b4 <_fwalk_sglue+0x38>
 80034a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80034a8:	3301      	adds	r3, #1
 80034aa:	d003      	beq.n	80034b4 <_fwalk_sglue+0x38>
 80034ac:	4629      	mov	r1, r5
 80034ae:	4638      	mov	r0, r7
 80034b0:	47c0      	blx	r8
 80034b2:	4306      	orrs	r6, r0
 80034b4:	3568      	adds	r5, #104	@ 0x68
 80034b6:	e7e9      	b.n	800348c <_fwalk_sglue+0x10>

080034b8 <iprintf>:
 80034b8:	b40f      	push	{r0, r1, r2, r3}
 80034ba:	b507      	push	{r0, r1, r2, lr}
 80034bc:	4906      	ldr	r1, [pc, #24]	@ (80034d8 <iprintf+0x20>)
 80034be:	ab04      	add	r3, sp, #16
 80034c0:	6808      	ldr	r0, [r1, #0]
 80034c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80034c6:	6881      	ldr	r1, [r0, #8]
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	f000 f9e9 	bl	80038a0 <_vfiprintf_r>
 80034ce:	b003      	add	sp, #12
 80034d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80034d4:	b004      	add	sp, #16
 80034d6:	4770      	bx	lr
 80034d8:	20000018 	.word	0x20000018

080034dc <__sread>:
 80034dc:	b510      	push	{r4, lr}
 80034de:	460c      	mov	r4, r1
 80034e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034e4:	f000 f868 	bl	80035b8 <_read_r>
 80034e8:	2800      	cmp	r0, #0
 80034ea:	bfab      	itete	ge
 80034ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80034ee:	89a3      	ldrhlt	r3, [r4, #12]
 80034f0:	181b      	addge	r3, r3, r0
 80034f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80034f6:	bfac      	ite	ge
 80034f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80034fa:	81a3      	strhlt	r3, [r4, #12]
 80034fc:	bd10      	pop	{r4, pc}

080034fe <__swrite>:
 80034fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003502:	461f      	mov	r7, r3
 8003504:	898b      	ldrh	r3, [r1, #12]
 8003506:	05db      	lsls	r3, r3, #23
 8003508:	4605      	mov	r5, r0
 800350a:	460c      	mov	r4, r1
 800350c:	4616      	mov	r6, r2
 800350e:	d505      	bpl.n	800351c <__swrite+0x1e>
 8003510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003514:	2302      	movs	r3, #2
 8003516:	2200      	movs	r2, #0
 8003518:	f000 f83c 	bl	8003594 <_lseek_r>
 800351c:	89a3      	ldrh	r3, [r4, #12]
 800351e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003522:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003526:	81a3      	strh	r3, [r4, #12]
 8003528:	4632      	mov	r2, r6
 800352a:	463b      	mov	r3, r7
 800352c:	4628      	mov	r0, r5
 800352e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003532:	f000 b853 	b.w	80035dc <_write_r>

08003536 <__sseek>:
 8003536:	b510      	push	{r4, lr}
 8003538:	460c      	mov	r4, r1
 800353a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800353e:	f000 f829 	bl	8003594 <_lseek_r>
 8003542:	1c43      	adds	r3, r0, #1
 8003544:	89a3      	ldrh	r3, [r4, #12]
 8003546:	bf15      	itete	ne
 8003548:	6560      	strne	r0, [r4, #84]	@ 0x54
 800354a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800354e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003552:	81a3      	strheq	r3, [r4, #12]
 8003554:	bf18      	it	ne
 8003556:	81a3      	strhne	r3, [r4, #12]
 8003558:	bd10      	pop	{r4, pc}

0800355a <__sclose>:
 800355a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800355e:	f000 b809 	b.w	8003574 <_close_r>

08003562 <memset>:
 8003562:	4402      	add	r2, r0
 8003564:	4603      	mov	r3, r0
 8003566:	4293      	cmp	r3, r2
 8003568:	d100      	bne.n	800356c <memset+0xa>
 800356a:	4770      	bx	lr
 800356c:	f803 1b01 	strb.w	r1, [r3], #1
 8003570:	e7f9      	b.n	8003566 <memset+0x4>
	...

08003574 <_close_r>:
 8003574:	b538      	push	{r3, r4, r5, lr}
 8003576:	4d06      	ldr	r5, [pc, #24]	@ (8003590 <_close_r+0x1c>)
 8003578:	2300      	movs	r3, #0
 800357a:	4604      	mov	r4, r0
 800357c:	4608      	mov	r0, r1
 800357e:	602b      	str	r3, [r5, #0]
 8003580:	f7fd fb3b 	bl	8000bfa <_close>
 8003584:	1c43      	adds	r3, r0, #1
 8003586:	d102      	bne.n	800358e <_close_r+0x1a>
 8003588:	682b      	ldr	r3, [r5, #0]
 800358a:	b103      	cbz	r3, 800358e <_close_r+0x1a>
 800358c:	6023      	str	r3, [r4, #0]
 800358e:	bd38      	pop	{r3, r4, r5, pc}
 8003590:	200002c0 	.word	0x200002c0

08003594 <_lseek_r>:
 8003594:	b538      	push	{r3, r4, r5, lr}
 8003596:	4d07      	ldr	r5, [pc, #28]	@ (80035b4 <_lseek_r+0x20>)
 8003598:	4604      	mov	r4, r0
 800359a:	4608      	mov	r0, r1
 800359c:	4611      	mov	r1, r2
 800359e:	2200      	movs	r2, #0
 80035a0:	602a      	str	r2, [r5, #0]
 80035a2:	461a      	mov	r2, r3
 80035a4:	f7fd fb50 	bl	8000c48 <_lseek>
 80035a8:	1c43      	adds	r3, r0, #1
 80035aa:	d102      	bne.n	80035b2 <_lseek_r+0x1e>
 80035ac:	682b      	ldr	r3, [r5, #0]
 80035ae:	b103      	cbz	r3, 80035b2 <_lseek_r+0x1e>
 80035b0:	6023      	str	r3, [r4, #0]
 80035b2:	bd38      	pop	{r3, r4, r5, pc}
 80035b4:	200002c0 	.word	0x200002c0

080035b8 <_read_r>:
 80035b8:	b538      	push	{r3, r4, r5, lr}
 80035ba:	4d07      	ldr	r5, [pc, #28]	@ (80035d8 <_read_r+0x20>)
 80035bc:	4604      	mov	r4, r0
 80035be:	4608      	mov	r0, r1
 80035c0:	4611      	mov	r1, r2
 80035c2:	2200      	movs	r2, #0
 80035c4:	602a      	str	r2, [r5, #0]
 80035c6:	461a      	mov	r2, r3
 80035c8:	f7fd fade 	bl	8000b88 <_read>
 80035cc:	1c43      	adds	r3, r0, #1
 80035ce:	d102      	bne.n	80035d6 <_read_r+0x1e>
 80035d0:	682b      	ldr	r3, [r5, #0]
 80035d2:	b103      	cbz	r3, 80035d6 <_read_r+0x1e>
 80035d4:	6023      	str	r3, [r4, #0]
 80035d6:	bd38      	pop	{r3, r4, r5, pc}
 80035d8:	200002c0 	.word	0x200002c0

080035dc <_write_r>:
 80035dc:	b538      	push	{r3, r4, r5, lr}
 80035de:	4d07      	ldr	r5, [pc, #28]	@ (80035fc <_write_r+0x20>)
 80035e0:	4604      	mov	r4, r0
 80035e2:	4608      	mov	r0, r1
 80035e4:	4611      	mov	r1, r2
 80035e6:	2200      	movs	r2, #0
 80035e8:	602a      	str	r2, [r5, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	f7fd fae9 	bl	8000bc2 <_write>
 80035f0:	1c43      	adds	r3, r0, #1
 80035f2:	d102      	bne.n	80035fa <_write_r+0x1e>
 80035f4:	682b      	ldr	r3, [r5, #0]
 80035f6:	b103      	cbz	r3, 80035fa <_write_r+0x1e>
 80035f8:	6023      	str	r3, [r4, #0]
 80035fa:	bd38      	pop	{r3, r4, r5, pc}
 80035fc:	200002c0 	.word	0x200002c0

08003600 <__errno>:
 8003600:	4b01      	ldr	r3, [pc, #4]	@ (8003608 <__errno+0x8>)
 8003602:	6818      	ldr	r0, [r3, #0]
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	20000018 	.word	0x20000018

0800360c <__libc_init_array>:
 800360c:	b570      	push	{r4, r5, r6, lr}
 800360e:	4d0d      	ldr	r5, [pc, #52]	@ (8003644 <__libc_init_array+0x38>)
 8003610:	4c0d      	ldr	r4, [pc, #52]	@ (8003648 <__libc_init_array+0x3c>)
 8003612:	1b64      	subs	r4, r4, r5
 8003614:	10a4      	asrs	r4, r4, #2
 8003616:	2600      	movs	r6, #0
 8003618:	42a6      	cmp	r6, r4
 800361a:	d109      	bne.n	8003630 <__libc_init_array+0x24>
 800361c:	4d0b      	ldr	r5, [pc, #44]	@ (800364c <__libc_init_array+0x40>)
 800361e:	4c0c      	ldr	r4, [pc, #48]	@ (8003650 <__libc_init_array+0x44>)
 8003620:	f000 fdb6 	bl	8004190 <_init>
 8003624:	1b64      	subs	r4, r4, r5
 8003626:	10a4      	asrs	r4, r4, #2
 8003628:	2600      	movs	r6, #0
 800362a:	42a6      	cmp	r6, r4
 800362c:	d105      	bne.n	800363a <__libc_init_array+0x2e>
 800362e:	bd70      	pop	{r4, r5, r6, pc}
 8003630:	f855 3b04 	ldr.w	r3, [r5], #4
 8003634:	4798      	blx	r3
 8003636:	3601      	adds	r6, #1
 8003638:	e7ee      	b.n	8003618 <__libc_init_array+0xc>
 800363a:	f855 3b04 	ldr.w	r3, [r5], #4
 800363e:	4798      	blx	r3
 8003640:	3601      	adds	r6, #1
 8003642:	e7f2      	b.n	800362a <__libc_init_array+0x1e>
 8003644:	0800421c 	.word	0x0800421c
 8003648:	0800421c 	.word	0x0800421c
 800364c:	0800421c 	.word	0x0800421c
 8003650:	08004220 	.word	0x08004220

08003654 <__retarget_lock_init_recursive>:
 8003654:	4770      	bx	lr

08003656 <__retarget_lock_acquire_recursive>:
 8003656:	4770      	bx	lr

08003658 <__retarget_lock_release_recursive>:
 8003658:	4770      	bx	lr
	...

0800365c <_free_r>:
 800365c:	b538      	push	{r3, r4, r5, lr}
 800365e:	4605      	mov	r5, r0
 8003660:	2900      	cmp	r1, #0
 8003662:	d041      	beq.n	80036e8 <_free_r+0x8c>
 8003664:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003668:	1f0c      	subs	r4, r1, #4
 800366a:	2b00      	cmp	r3, #0
 800366c:	bfb8      	it	lt
 800366e:	18e4      	addlt	r4, r4, r3
 8003670:	f000 f8e0 	bl	8003834 <__malloc_lock>
 8003674:	4a1d      	ldr	r2, [pc, #116]	@ (80036ec <_free_r+0x90>)
 8003676:	6813      	ldr	r3, [r2, #0]
 8003678:	b933      	cbnz	r3, 8003688 <_free_r+0x2c>
 800367a:	6063      	str	r3, [r4, #4]
 800367c:	6014      	str	r4, [r2, #0]
 800367e:	4628      	mov	r0, r5
 8003680:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003684:	f000 b8dc 	b.w	8003840 <__malloc_unlock>
 8003688:	42a3      	cmp	r3, r4
 800368a:	d908      	bls.n	800369e <_free_r+0x42>
 800368c:	6820      	ldr	r0, [r4, #0]
 800368e:	1821      	adds	r1, r4, r0
 8003690:	428b      	cmp	r3, r1
 8003692:	bf01      	itttt	eq
 8003694:	6819      	ldreq	r1, [r3, #0]
 8003696:	685b      	ldreq	r3, [r3, #4]
 8003698:	1809      	addeq	r1, r1, r0
 800369a:	6021      	streq	r1, [r4, #0]
 800369c:	e7ed      	b.n	800367a <_free_r+0x1e>
 800369e:	461a      	mov	r2, r3
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	b10b      	cbz	r3, 80036a8 <_free_r+0x4c>
 80036a4:	42a3      	cmp	r3, r4
 80036a6:	d9fa      	bls.n	800369e <_free_r+0x42>
 80036a8:	6811      	ldr	r1, [r2, #0]
 80036aa:	1850      	adds	r0, r2, r1
 80036ac:	42a0      	cmp	r0, r4
 80036ae:	d10b      	bne.n	80036c8 <_free_r+0x6c>
 80036b0:	6820      	ldr	r0, [r4, #0]
 80036b2:	4401      	add	r1, r0
 80036b4:	1850      	adds	r0, r2, r1
 80036b6:	4283      	cmp	r3, r0
 80036b8:	6011      	str	r1, [r2, #0]
 80036ba:	d1e0      	bne.n	800367e <_free_r+0x22>
 80036bc:	6818      	ldr	r0, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	6053      	str	r3, [r2, #4]
 80036c2:	4408      	add	r0, r1
 80036c4:	6010      	str	r0, [r2, #0]
 80036c6:	e7da      	b.n	800367e <_free_r+0x22>
 80036c8:	d902      	bls.n	80036d0 <_free_r+0x74>
 80036ca:	230c      	movs	r3, #12
 80036cc:	602b      	str	r3, [r5, #0]
 80036ce:	e7d6      	b.n	800367e <_free_r+0x22>
 80036d0:	6820      	ldr	r0, [r4, #0]
 80036d2:	1821      	adds	r1, r4, r0
 80036d4:	428b      	cmp	r3, r1
 80036d6:	bf04      	itt	eq
 80036d8:	6819      	ldreq	r1, [r3, #0]
 80036da:	685b      	ldreq	r3, [r3, #4]
 80036dc:	6063      	str	r3, [r4, #4]
 80036de:	bf04      	itt	eq
 80036e0:	1809      	addeq	r1, r1, r0
 80036e2:	6021      	streq	r1, [r4, #0]
 80036e4:	6054      	str	r4, [r2, #4]
 80036e6:	e7ca      	b.n	800367e <_free_r+0x22>
 80036e8:	bd38      	pop	{r3, r4, r5, pc}
 80036ea:	bf00      	nop
 80036ec:	200002cc 	.word	0x200002cc

080036f0 <sbrk_aligned>:
 80036f0:	b570      	push	{r4, r5, r6, lr}
 80036f2:	4e0f      	ldr	r6, [pc, #60]	@ (8003730 <sbrk_aligned+0x40>)
 80036f4:	460c      	mov	r4, r1
 80036f6:	6831      	ldr	r1, [r6, #0]
 80036f8:	4605      	mov	r5, r0
 80036fa:	b911      	cbnz	r1, 8003702 <sbrk_aligned+0x12>
 80036fc:	f000 fcb4 	bl	8004068 <_sbrk_r>
 8003700:	6030      	str	r0, [r6, #0]
 8003702:	4621      	mov	r1, r4
 8003704:	4628      	mov	r0, r5
 8003706:	f000 fcaf 	bl	8004068 <_sbrk_r>
 800370a:	1c43      	adds	r3, r0, #1
 800370c:	d103      	bne.n	8003716 <sbrk_aligned+0x26>
 800370e:	f04f 34ff 	mov.w	r4, #4294967295
 8003712:	4620      	mov	r0, r4
 8003714:	bd70      	pop	{r4, r5, r6, pc}
 8003716:	1cc4      	adds	r4, r0, #3
 8003718:	f024 0403 	bic.w	r4, r4, #3
 800371c:	42a0      	cmp	r0, r4
 800371e:	d0f8      	beq.n	8003712 <sbrk_aligned+0x22>
 8003720:	1a21      	subs	r1, r4, r0
 8003722:	4628      	mov	r0, r5
 8003724:	f000 fca0 	bl	8004068 <_sbrk_r>
 8003728:	3001      	adds	r0, #1
 800372a:	d1f2      	bne.n	8003712 <sbrk_aligned+0x22>
 800372c:	e7ef      	b.n	800370e <sbrk_aligned+0x1e>
 800372e:	bf00      	nop
 8003730:	200002c8 	.word	0x200002c8

08003734 <_malloc_r>:
 8003734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003738:	1ccd      	adds	r5, r1, #3
 800373a:	f025 0503 	bic.w	r5, r5, #3
 800373e:	3508      	adds	r5, #8
 8003740:	2d0c      	cmp	r5, #12
 8003742:	bf38      	it	cc
 8003744:	250c      	movcc	r5, #12
 8003746:	2d00      	cmp	r5, #0
 8003748:	4606      	mov	r6, r0
 800374a:	db01      	blt.n	8003750 <_malloc_r+0x1c>
 800374c:	42a9      	cmp	r1, r5
 800374e:	d904      	bls.n	800375a <_malloc_r+0x26>
 8003750:	230c      	movs	r3, #12
 8003752:	6033      	str	r3, [r6, #0]
 8003754:	2000      	movs	r0, #0
 8003756:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800375a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003830 <_malloc_r+0xfc>
 800375e:	f000 f869 	bl	8003834 <__malloc_lock>
 8003762:	f8d8 3000 	ldr.w	r3, [r8]
 8003766:	461c      	mov	r4, r3
 8003768:	bb44      	cbnz	r4, 80037bc <_malloc_r+0x88>
 800376a:	4629      	mov	r1, r5
 800376c:	4630      	mov	r0, r6
 800376e:	f7ff ffbf 	bl	80036f0 <sbrk_aligned>
 8003772:	1c43      	adds	r3, r0, #1
 8003774:	4604      	mov	r4, r0
 8003776:	d158      	bne.n	800382a <_malloc_r+0xf6>
 8003778:	f8d8 4000 	ldr.w	r4, [r8]
 800377c:	4627      	mov	r7, r4
 800377e:	2f00      	cmp	r7, #0
 8003780:	d143      	bne.n	800380a <_malloc_r+0xd6>
 8003782:	2c00      	cmp	r4, #0
 8003784:	d04b      	beq.n	800381e <_malloc_r+0xea>
 8003786:	6823      	ldr	r3, [r4, #0]
 8003788:	4639      	mov	r1, r7
 800378a:	4630      	mov	r0, r6
 800378c:	eb04 0903 	add.w	r9, r4, r3
 8003790:	f000 fc6a 	bl	8004068 <_sbrk_r>
 8003794:	4581      	cmp	r9, r0
 8003796:	d142      	bne.n	800381e <_malloc_r+0xea>
 8003798:	6821      	ldr	r1, [r4, #0]
 800379a:	1a6d      	subs	r5, r5, r1
 800379c:	4629      	mov	r1, r5
 800379e:	4630      	mov	r0, r6
 80037a0:	f7ff ffa6 	bl	80036f0 <sbrk_aligned>
 80037a4:	3001      	adds	r0, #1
 80037a6:	d03a      	beq.n	800381e <_malloc_r+0xea>
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	442b      	add	r3, r5
 80037ac:	6023      	str	r3, [r4, #0]
 80037ae:	f8d8 3000 	ldr.w	r3, [r8]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	bb62      	cbnz	r2, 8003810 <_malloc_r+0xdc>
 80037b6:	f8c8 7000 	str.w	r7, [r8]
 80037ba:	e00f      	b.n	80037dc <_malloc_r+0xa8>
 80037bc:	6822      	ldr	r2, [r4, #0]
 80037be:	1b52      	subs	r2, r2, r5
 80037c0:	d420      	bmi.n	8003804 <_malloc_r+0xd0>
 80037c2:	2a0b      	cmp	r2, #11
 80037c4:	d917      	bls.n	80037f6 <_malloc_r+0xc2>
 80037c6:	1961      	adds	r1, r4, r5
 80037c8:	42a3      	cmp	r3, r4
 80037ca:	6025      	str	r5, [r4, #0]
 80037cc:	bf18      	it	ne
 80037ce:	6059      	strne	r1, [r3, #4]
 80037d0:	6863      	ldr	r3, [r4, #4]
 80037d2:	bf08      	it	eq
 80037d4:	f8c8 1000 	streq.w	r1, [r8]
 80037d8:	5162      	str	r2, [r4, r5]
 80037da:	604b      	str	r3, [r1, #4]
 80037dc:	4630      	mov	r0, r6
 80037de:	f000 f82f 	bl	8003840 <__malloc_unlock>
 80037e2:	f104 000b 	add.w	r0, r4, #11
 80037e6:	1d23      	adds	r3, r4, #4
 80037e8:	f020 0007 	bic.w	r0, r0, #7
 80037ec:	1ac2      	subs	r2, r0, r3
 80037ee:	bf1c      	itt	ne
 80037f0:	1a1b      	subne	r3, r3, r0
 80037f2:	50a3      	strne	r3, [r4, r2]
 80037f4:	e7af      	b.n	8003756 <_malloc_r+0x22>
 80037f6:	6862      	ldr	r2, [r4, #4]
 80037f8:	42a3      	cmp	r3, r4
 80037fa:	bf0c      	ite	eq
 80037fc:	f8c8 2000 	streq.w	r2, [r8]
 8003800:	605a      	strne	r2, [r3, #4]
 8003802:	e7eb      	b.n	80037dc <_malloc_r+0xa8>
 8003804:	4623      	mov	r3, r4
 8003806:	6864      	ldr	r4, [r4, #4]
 8003808:	e7ae      	b.n	8003768 <_malloc_r+0x34>
 800380a:	463c      	mov	r4, r7
 800380c:	687f      	ldr	r7, [r7, #4]
 800380e:	e7b6      	b.n	800377e <_malloc_r+0x4a>
 8003810:	461a      	mov	r2, r3
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	42a3      	cmp	r3, r4
 8003816:	d1fb      	bne.n	8003810 <_malloc_r+0xdc>
 8003818:	2300      	movs	r3, #0
 800381a:	6053      	str	r3, [r2, #4]
 800381c:	e7de      	b.n	80037dc <_malloc_r+0xa8>
 800381e:	230c      	movs	r3, #12
 8003820:	6033      	str	r3, [r6, #0]
 8003822:	4630      	mov	r0, r6
 8003824:	f000 f80c 	bl	8003840 <__malloc_unlock>
 8003828:	e794      	b.n	8003754 <_malloc_r+0x20>
 800382a:	6005      	str	r5, [r0, #0]
 800382c:	e7d6      	b.n	80037dc <_malloc_r+0xa8>
 800382e:	bf00      	nop
 8003830:	200002cc 	.word	0x200002cc

08003834 <__malloc_lock>:
 8003834:	4801      	ldr	r0, [pc, #4]	@ (800383c <__malloc_lock+0x8>)
 8003836:	f7ff bf0e 	b.w	8003656 <__retarget_lock_acquire_recursive>
 800383a:	bf00      	nop
 800383c:	200002c4 	.word	0x200002c4

08003840 <__malloc_unlock>:
 8003840:	4801      	ldr	r0, [pc, #4]	@ (8003848 <__malloc_unlock+0x8>)
 8003842:	f7ff bf09 	b.w	8003658 <__retarget_lock_release_recursive>
 8003846:	bf00      	nop
 8003848:	200002c4 	.word	0x200002c4

0800384c <__sfputc_r>:
 800384c:	6893      	ldr	r3, [r2, #8]
 800384e:	3b01      	subs	r3, #1
 8003850:	2b00      	cmp	r3, #0
 8003852:	b410      	push	{r4}
 8003854:	6093      	str	r3, [r2, #8]
 8003856:	da08      	bge.n	800386a <__sfputc_r+0x1e>
 8003858:	6994      	ldr	r4, [r2, #24]
 800385a:	42a3      	cmp	r3, r4
 800385c:	db01      	blt.n	8003862 <__sfputc_r+0x16>
 800385e:	290a      	cmp	r1, #10
 8003860:	d103      	bne.n	800386a <__sfputc_r+0x1e>
 8003862:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003866:	f000 bb6b 	b.w	8003f40 <__swbuf_r>
 800386a:	6813      	ldr	r3, [r2, #0]
 800386c:	1c58      	adds	r0, r3, #1
 800386e:	6010      	str	r0, [r2, #0]
 8003870:	7019      	strb	r1, [r3, #0]
 8003872:	4608      	mov	r0, r1
 8003874:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003878:	4770      	bx	lr

0800387a <__sfputs_r>:
 800387a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387c:	4606      	mov	r6, r0
 800387e:	460f      	mov	r7, r1
 8003880:	4614      	mov	r4, r2
 8003882:	18d5      	adds	r5, r2, r3
 8003884:	42ac      	cmp	r4, r5
 8003886:	d101      	bne.n	800388c <__sfputs_r+0x12>
 8003888:	2000      	movs	r0, #0
 800388a:	e007      	b.n	800389c <__sfputs_r+0x22>
 800388c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003890:	463a      	mov	r2, r7
 8003892:	4630      	mov	r0, r6
 8003894:	f7ff ffda 	bl	800384c <__sfputc_r>
 8003898:	1c43      	adds	r3, r0, #1
 800389a:	d1f3      	bne.n	8003884 <__sfputs_r+0xa>
 800389c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080038a0 <_vfiprintf_r>:
 80038a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038a4:	460d      	mov	r5, r1
 80038a6:	b09d      	sub	sp, #116	@ 0x74
 80038a8:	4614      	mov	r4, r2
 80038aa:	4698      	mov	r8, r3
 80038ac:	4606      	mov	r6, r0
 80038ae:	b118      	cbz	r0, 80038b8 <_vfiprintf_r+0x18>
 80038b0:	6a03      	ldr	r3, [r0, #32]
 80038b2:	b90b      	cbnz	r3, 80038b8 <_vfiprintf_r+0x18>
 80038b4:	f7ff fdca 	bl	800344c <__sinit>
 80038b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80038ba:	07d9      	lsls	r1, r3, #31
 80038bc:	d405      	bmi.n	80038ca <_vfiprintf_r+0x2a>
 80038be:	89ab      	ldrh	r3, [r5, #12]
 80038c0:	059a      	lsls	r2, r3, #22
 80038c2:	d402      	bmi.n	80038ca <_vfiprintf_r+0x2a>
 80038c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038c6:	f7ff fec6 	bl	8003656 <__retarget_lock_acquire_recursive>
 80038ca:	89ab      	ldrh	r3, [r5, #12]
 80038cc:	071b      	lsls	r3, r3, #28
 80038ce:	d501      	bpl.n	80038d4 <_vfiprintf_r+0x34>
 80038d0:	692b      	ldr	r3, [r5, #16]
 80038d2:	b99b      	cbnz	r3, 80038fc <_vfiprintf_r+0x5c>
 80038d4:	4629      	mov	r1, r5
 80038d6:	4630      	mov	r0, r6
 80038d8:	f000 fb70 	bl	8003fbc <__swsetup_r>
 80038dc:	b170      	cbz	r0, 80038fc <_vfiprintf_r+0x5c>
 80038de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80038e0:	07dc      	lsls	r4, r3, #31
 80038e2:	d504      	bpl.n	80038ee <_vfiprintf_r+0x4e>
 80038e4:	f04f 30ff 	mov.w	r0, #4294967295
 80038e8:	b01d      	add	sp, #116	@ 0x74
 80038ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ee:	89ab      	ldrh	r3, [r5, #12]
 80038f0:	0598      	lsls	r0, r3, #22
 80038f2:	d4f7      	bmi.n	80038e4 <_vfiprintf_r+0x44>
 80038f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038f6:	f7ff feaf 	bl	8003658 <__retarget_lock_release_recursive>
 80038fa:	e7f3      	b.n	80038e4 <_vfiprintf_r+0x44>
 80038fc:	2300      	movs	r3, #0
 80038fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8003900:	2320      	movs	r3, #32
 8003902:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003906:	f8cd 800c 	str.w	r8, [sp, #12]
 800390a:	2330      	movs	r3, #48	@ 0x30
 800390c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003abc <_vfiprintf_r+0x21c>
 8003910:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003914:	f04f 0901 	mov.w	r9, #1
 8003918:	4623      	mov	r3, r4
 800391a:	469a      	mov	sl, r3
 800391c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003920:	b10a      	cbz	r2, 8003926 <_vfiprintf_r+0x86>
 8003922:	2a25      	cmp	r2, #37	@ 0x25
 8003924:	d1f9      	bne.n	800391a <_vfiprintf_r+0x7a>
 8003926:	ebba 0b04 	subs.w	fp, sl, r4
 800392a:	d00b      	beq.n	8003944 <_vfiprintf_r+0xa4>
 800392c:	465b      	mov	r3, fp
 800392e:	4622      	mov	r2, r4
 8003930:	4629      	mov	r1, r5
 8003932:	4630      	mov	r0, r6
 8003934:	f7ff ffa1 	bl	800387a <__sfputs_r>
 8003938:	3001      	adds	r0, #1
 800393a:	f000 80a7 	beq.w	8003a8c <_vfiprintf_r+0x1ec>
 800393e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003940:	445a      	add	r2, fp
 8003942:	9209      	str	r2, [sp, #36]	@ 0x24
 8003944:	f89a 3000 	ldrb.w	r3, [sl]
 8003948:	2b00      	cmp	r3, #0
 800394a:	f000 809f 	beq.w	8003a8c <_vfiprintf_r+0x1ec>
 800394e:	2300      	movs	r3, #0
 8003950:	f04f 32ff 	mov.w	r2, #4294967295
 8003954:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003958:	f10a 0a01 	add.w	sl, sl, #1
 800395c:	9304      	str	r3, [sp, #16]
 800395e:	9307      	str	r3, [sp, #28]
 8003960:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003964:	931a      	str	r3, [sp, #104]	@ 0x68
 8003966:	4654      	mov	r4, sl
 8003968:	2205      	movs	r2, #5
 800396a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800396e:	4853      	ldr	r0, [pc, #332]	@ (8003abc <_vfiprintf_r+0x21c>)
 8003970:	f7fc fc36 	bl	80001e0 <memchr>
 8003974:	9a04      	ldr	r2, [sp, #16]
 8003976:	b9d8      	cbnz	r0, 80039b0 <_vfiprintf_r+0x110>
 8003978:	06d1      	lsls	r1, r2, #27
 800397a:	bf44      	itt	mi
 800397c:	2320      	movmi	r3, #32
 800397e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003982:	0713      	lsls	r3, r2, #28
 8003984:	bf44      	itt	mi
 8003986:	232b      	movmi	r3, #43	@ 0x2b
 8003988:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800398c:	f89a 3000 	ldrb.w	r3, [sl]
 8003990:	2b2a      	cmp	r3, #42	@ 0x2a
 8003992:	d015      	beq.n	80039c0 <_vfiprintf_r+0x120>
 8003994:	9a07      	ldr	r2, [sp, #28]
 8003996:	4654      	mov	r4, sl
 8003998:	2000      	movs	r0, #0
 800399a:	f04f 0c0a 	mov.w	ip, #10
 800399e:	4621      	mov	r1, r4
 80039a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039a4:	3b30      	subs	r3, #48	@ 0x30
 80039a6:	2b09      	cmp	r3, #9
 80039a8:	d94b      	bls.n	8003a42 <_vfiprintf_r+0x1a2>
 80039aa:	b1b0      	cbz	r0, 80039da <_vfiprintf_r+0x13a>
 80039ac:	9207      	str	r2, [sp, #28]
 80039ae:	e014      	b.n	80039da <_vfiprintf_r+0x13a>
 80039b0:	eba0 0308 	sub.w	r3, r0, r8
 80039b4:	fa09 f303 	lsl.w	r3, r9, r3
 80039b8:	4313      	orrs	r3, r2
 80039ba:	9304      	str	r3, [sp, #16]
 80039bc:	46a2      	mov	sl, r4
 80039be:	e7d2      	b.n	8003966 <_vfiprintf_r+0xc6>
 80039c0:	9b03      	ldr	r3, [sp, #12]
 80039c2:	1d19      	adds	r1, r3, #4
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	9103      	str	r1, [sp, #12]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	bfbb      	ittet	lt
 80039cc:	425b      	neglt	r3, r3
 80039ce:	f042 0202 	orrlt.w	r2, r2, #2
 80039d2:	9307      	strge	r3, [sp, #28]
 80039d4:	9307      	strlt	r3, [sp, #28]
 80039d6:	bfb8      	it	lt
 80039d8:	9204      	strlt	r2, [sp, #16]
 80039da:	7823      	ldrb	r3, [r4, #0]
 80039dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80039de:	d10a      	bne.n	80039f6 <_vfiprintf_r+0x156>
 80039e0:	7863      	ldrb	r3, [r4, #1]
 80039e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80039e4:	d132      	bne.n	8003a4c <_vfiprintf_r+0x1ac>
 80039e6:	9b03      	ldr	r3, [sp, #12]
 80039e8:	1d1a      	adds	r2, r3, #4
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	9203      	str	r2, [sp, #12]
 80039ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80039f2:	3402      	adds	r4, #2
 80039f4:	9305      	str	r3, [sp, #20]
 80039f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003acc <_vfiprintf_r+0x22c>
 80039fa:	7821      	ldrb	r1, [r4, #0]
 80039fc:	2203      	movs	r2, #3
 80039fe:	4650      	mov	r0, sl
 8003a00:	f7fc fbee 	bl	80001e0 <memchr>
 8003a04:	b138      	cbz	r0, 8003a16 <_vfiprintf_r+0x176>
 8003a06:	9b04      	ldr	r3, [sp, #16]
 8003a08:	eba0 000a 	sub.w	r0, r0, sl
 8003a0c:	2240      	movs	r2, #64	@ 0x40
 8003a0e:	4082      	lsls	r2, r0
 8003a10:	4313      	orrs	r3, r2
 8003a12:	3401      	adds	r4, #1
 8003a14:	9304      	str	r3, [sp, #16]
 8003a16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a1a:	4829      	ldr	r0, [pc, #164]	@ (8003ac0 <_vfiprintf_r+0x220>)
 8003a1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003a20:	2206      	movs	r2, #6
 8003a22:	f7fc fbdd 	bl	80001e0 <memchr>
 8003a26:	2800      	cmp	r0, #0
 8003a28:	d03f      	beq.n	8003aaa <_vfiprintf_r+0x20a>
 8003a2a:	4b26      	ldr	r3, [pc, #152]	@ (8003ac4 <_vfiprintf_r+0x224>)
 8003a2c:	bb1b      	cbnz	r3, 8003a76 <_vfiprintf_r+0x1d6>
 8003a2e:	9b03      	ldr	r3, [sp, #12]
 8003a30:	3307      	adds	r3, #7
 8003a32:	f023 0307 	bic.w	r3, r3, #7
 8003a36:	3308      	adds	r3, #8
 8003a38:	9303      	str	r3, [sp, #12]
 8003a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a3c:	443b      	add	r3, r7
 8003a3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a40:	e76a      	b.n	8003918 <_vfiprintf_r+0x78>
 8003a42:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a46:	460c      	mov	r4, r1
 8003a48:	2001      	movs	r0, #1
 8003a4a:	e7a8      	b.n	800399e <_vfiprintf_r+0xfe>
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	3401      	adds	r4, #1
 8003a50:	9305      	str	r3, [sp, #20]
 8003a52:	4619      	mov	r1, r3
 8003a54:	f04f 0c0a 	mov.w	ip, #10
 8003a58:	4620      	mov	r0, r4
 8003a5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a5e:	3a30      	subs	r2, #48	@ 0x30
 8003a60:	2a09      	cmp	r2, #9
 8003a62:	d903      	bls.n	8003a6c <_vfiprintf_r+0x1cc>
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d0c6      	beq.n	80039f6 <_vfiprintf_r+0x156>
 8003a68:	9105      	str	r1, [sp, #20]
 8003a6a:	e7c4      	b.n	80039f6 <_vfiprintf_r+0x156>
 8003a6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a70:	4604      	mov	r4, r0
 8003a72:	2301      	movs	r3, #1
 8003a74:	e7f0      	b.n	8003a58 <_vfiprintf_r+0x1b8>
 8003a76:	ab03      	add	r3, sp, #12
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	462a      	mov	r2, r5
 8003a7c:	4b12      	ldr	r3, [pc, #72]	@ (8003ac8 <_vfiprintf_r+0x228>)
 8003a7e:	a904      	add	r1, sp, #16
 8003a80:	4630      	mov	r0, r6
 8003a82:	f3af 8000 	nop.w
 8003a86:	4607      	mov	r7, r0
 8003a88:	1c78      	adds	r0, r7, #1
 8003a8a:	d1d6      	bne.n	8003a3a <_vfiprintf_r+0x19a>
 8003a8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a8e:	07d9      	lsls	r1, r3, #31
 8003a90:	d405      	bmi.n	8003a9e <_vfiprintf_r+0x1fe>
 8003a92:	89ab      	ldrh	r3, [r5, #12]
 8003a94:	059a      	lsls	r2, r3, #22
 8003a96:	d402      	bmi.n	8003a9e <_vfiprintf_r+0x1fe>
 8003a98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a9a:	f7ff fddd 	bl	8003658 <__retarget_lock_release_recursive>
 8003a9e:	89ab      	ldrh	r3, [r5, #12]
 8003aa0:	065b      	lsls	r3, r3, #25
 8003aa2:	f53f af1f 	bmi.w	80038e4 <_vfiprintf_r+0x44>
 8003aa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003aa8:	e71e      	b.n	80038e8 <_vfiprintf_r+0x48>
 8003aaa:	ab03      	add	r3, sp, #12
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	462a      	mov	r2, r5
 8003ab0:	4b05      	ldr	r3, [pc, #20]	@ (8003ac8 <_vfiprintf_r+0x228>)
 8003ab2:	a904      	add	r1, sp, #16
 8003ab4:	4630      	mov	r0, r6
 8003ab6:	f000 f879 	bl	8003bac <_printf_i>
 8003aba:	e7e4      	b.n	8003a86 <_vfiprintf_r+0x1e6>
 8003abc:	080041e0 	.word	0x080041e0
 8003ac0:	080041ea 	.word	0x080041ea
 8003ac4:	00000000 	.word	0x00000000
 8003ac8:	0800387b 	.word	0x0800387b
 8003acc:	080041e6 	.word	0x080041e6

08003ad0 <_printf_common>:
 8003ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ad4:	4616      	mov	r6, r2
 8003ad6:	4698      	mov	r8, r3
 8003ad8:	688a      	ldr	r2, [r1, #8]
 8003ada:	690b      	ldr	r3, [r1, #16]
 8003adc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	bfb8      	it	lt
 8003ae4:	4613      	movlt	r3, r2
 8003ae6:	6033      	str	r3, [r6, #0]
 8003ae8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003aec:	4607      	mov	r7, r0
 8003aee:	460c      	mov	r4, r1
 8003af0:	b10a      	cbz	r2, 8003af6 <_printf_common+0x26>
 8003af2:	3301      	adds	r3, #1
 8003af4:	6033      	str	r3, [r6, #0]
 8003af6:	6823      	ldr	r3, [r4, #0]
 8003af8:	0699      	lsls	r1, r3, #26
 8003afa:	bf42      	ittt	mi
 8003afc:	6833      	ldrmi	r3, [r6, #0]
 8003afe:	3302      	addmi	r3, #2
 8003b00:	6033      	strmi	r3, [r6, #0]
 8003b02:	6825      	ldr	r5, [r4, #0]
 8003b04:	f015 0506 	ands.w	r5, r5, #6
 8003b08:	d106      	bne.n	8003b18 <_printf_common+0x48>
 8003b0a:	f104 0a19 	add.w	sl, r4, #25
 8003b0e:	68e3      	ldr	r3, [r4, #12]
 8003b10:	6832      	ldr	r2, [r6, #0]
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	42ab      	cmp	r3, r5
 8003b16:	dc26      	bgt.n	8003b66 <_printf_common+0x96>
 8003b18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b1c:	6822      	ldr	r2, [r4, #0]
 8003b1e:	3b00      	subs	r3, #0
 8003b20:	bf18      	it	ne
 8003b22:	2301      	movne	r3, #1
 8003b24:	0692      	lsls	r2, r2, #26
 8003b26:	d42b      	bmi.n	8003b80 <_printf_common+0xb0>
 8003b28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b2c:	4641      	mov	r1, r8
 8003b2e:	4638      	mov	r0, r7
 8003b30:	47c8      	blx	r9
 8003b32:	3001      	adds	r0, #1
 8003b34:	d01e      	beq.n	8003b74 <_printf_common+0xa4>
 8003b36:	6823      	ldr	r3, [r4, #0]
 8003b38:	6922      	ldr	r2, [r4, #16]
 8003b3a:	f003 0306 	and.w	r3, r3, #6
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	bf02      	ittt	eq
 8003b42:	68e5      	ldreq	r5, [r4, #12]
 8003b44:	6833      	ldreq	r3, [r6, #0]
 8003b46:	1aed      	subeq	r5, r5, r3
 8003b48:	68a3      	ldr	r3, [r4, #8]
 8003b4a:	bf0c      	ite	eq
 8003b4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b50:	2500      	movne	r5, #0
 8003b52:	4293      	cmp	r3, r2
 8003b54:	bfc4      	itt	gt
 8003b56:	1a9b      	subgt	r3, r3, r2
 8003b58:	18ed      	addgt	r5, r5, r3
 8003b5a:	2600      	movs	r6, #0
 8003b5c:	341a      	adds	r4, #26
 8003b5e:	42b5      	cmp	r5, r6
 8003b60:	d11a      	bne.n	8003b98 <_printf_common+0xc8>
 8003b62:	2000      	movs	r0, #0
 8003b64:	e008      	b.n	8003b78 <_printf_common+0xa8>
 8003b66:	2301      	movs	r3, #1
 8003b68:	4652      	mov	r2, sl
 8003b6a:	4641      	mov	r1, r8
 8003b6c:	4638      	mov	r0, r7
 8003b6e:	47c8      	blx	r9
 8003b70:	3001      	adds	r0, #1
 8003b72:	d103      	bne.n	8003b7c <_printf_common+0xac>
 8003b74:	f04f 30ff 	mov.w	r0, #4294967295
 8003b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b7c:	3501      	adds	r5, #1
 8003b7e:	e7c6      	b.n	8003b0e <_printf_common+0x3e>
 8003b80:	18e1      	adds	r1, r4, r3
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	2030      	movs	r0, #48	@ 0x30
 8003b86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003b8a:	4422      	add	r2, r4
 8003b8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b94:	3302      	adds	r3, #2
 8003b96:	e7c7      	b.n	8003b28 <_printf_common+0x58>
 8003b98:	2301      	movs	r3, #1
 8003b9a:	4622      	mov	r2, r4
 8003b9c:	4641      	mov	r1, r8
 8003b9e:	4638      	mov	r0, r7
 8003ba0:	47c8      	blx	r9
 8003ba2:	3001      	adds	r0, #1
 8003ba4:	d0e6      	beq.n	8003b74 <_printf_common+0xa4>
 8003ba6:	3601      	adds	r6, #1
 8003ba8:	e7d9      	b.n	8003b5e <_printf_common+0x8e>
	...

08003bac <_printf_i>:
 8003bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb0:	7e0f      	ldrb	r7, [r1, #24]
 8003bb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003bb4:	2f78      	cmp	r7, #120	@ 0x78
 8003bb6:	4691      	mov	r9, r2
 8003bb8:	4680      	mov	r8, r0
 8003bba:	460c      	mov	r4, r1
 8003bbc:	469a      	mov	sl, r3
 8003bbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003bc2:	d807      	bhi.n	8003bd4 <_printf_i+0x28>
 8003bc4:	2f62      	cmp	r7, #98	@ 0x62
 8003bc6:	d80a      	bhi.n	8003bde <_printf_i+0x32>
 8003bc8:	2f00      	cmp	r7, #0
 8003bca:	f000 80d1 	beq.w	8003d70 <_printf_i+0x1c4>
 8003bce:	2f58      	cmp	r7, #88	@ 0x58
 8003bd0:	f000 80b8 	beq.w	8003d44 <_printf_i+0x198>
 8003bd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003bd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003bdc:	e03a      	b.n	8003c54 <_printf_i+0xa8>
 8003bde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003be2:	2b15      	cmp	r3, #21
 8003be4:	d8f6      	bhi.n	8003bd4 <_printf_i+0x28>
 8003be6:	a101      	add	r1, pc, #4	@ (adr r1, 8003bec <_printf_i+0x40>)
 8003be8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bec:	08003c45 	.word	0x08003c45
 8003bf0:	08003c59 	.word	0x08003c59
 8003bf4:	08003bd5 	.word	0x08003bd5
 8003bf8:	08003bd5 	.word	0x08003bd5
 8003bfc:	08003bd5 	.word	0x08003bd5
 8003c00:	08003bd5 	.word	0x08003bd5
 8003c04:	08003c59 	.word	0x08003c59
 8003c08:	08003bd5 	.word	0x08003bd5
 8003c0c:	08003bd5 	.word	0x08003bd5
 8003c10:	08003bd5 	.word	0x08003bd5
 8003c14:	08003bd5 	.word	0x08003bd5
 8003c18:	08003d57 	.word	0x08003d57
 8003c1c:	08003c83 	.word	0x08003c83
 8003c20:	08003d11 	.word	0x08003d11
 8003c24:	08003bd5 	.word	0x08003bd5
 8003c28:	08003bd5 	.word	0x08003bd5
 8003c2c:	08003d79 	.word	0x08003d79
 8003c30:	08003bd5 	.word	0x08003bd5
 8003c34:	08003c83 	.word	0x08003c83
 8003c38:	08003bd5 	.word	0x08003bd5
 8003c3c:	08003bd5 	.word	0x08003bd5
 8003c40:	08003d19 	.word	0x08003d19
 8003c44:	6833      	ldr	r3, [r6, #0]
 8003c46:	1d1a      	adds	r2, r3, #4
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6032      	str	r2, [r6, #0]
 8003c4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c54:	2301      	movs	r3, #1
 8003c56:	e09c      	b.n	8003d92 <_printf_i+0x1e6>
 8003c58:	6833      	ldr	r3, [r6, #0]
 8003c5a:	6820      	ldr	r0, [r4, #0]
 8003c5c:	1d19      	adds	r1, r3, #4
 8003c5e:	6031      	str	r1, [r6, #0]
 8003c60:	0606      	lsls	r6, r0, #24
 8003c62:	d501      	bpl.n	8003c68 <_printf_i+0xbc>
 8003c64:	681d      	ldr	r5, [r3, #0]
 8003c66:	e003      	b.n	8003c70 <_printf_i+0xc4>
 8003c68:	0645      	lsls	r5, r0, #25
 8003c6a:	d5fb      	bpl.n	8003c64 <_printf_i+0xb8>
 8003c6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c70:	2d00      	cmp	r5, #0
 8003c72:	da03      	bge.n	8003c7c <_printf_i+0xd0>
 8003c74:	232d      	movs	r3, #45	@ 0x2d
 8003c76:	426d      	negs	r5, r5
 8003c78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c7c:	4858      	ldr	r0, [pc, #352]	@ (8003de0 <_printf_i+0x234>)
 8003c7e:	230a      	movs	r3, #10
 8003c80:	e011      	b.n	8003ca6 <_printf_i+0xfa>
 8003c82:	6821      	ldr	r1, [r4, #0]
 8003c84:	6833      	ldr	r3, [r6, #0]
 8003c86:	0608      	lsls	r0, r1, #24
 8003c88:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c8c:	d402      	bmi.n	8003c94 <_printf_i+0xe8>
 8003c8e:	0649      	lsls	r1, r1, #25
 8003c90:	bf48      	it	mi
 8003c92:	b2ad      	uxthmi	r5, r5
 8003c94:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c96:	4852      	ldr	r0, [pc, #328]	@ (8003de0 <_printf_i+0x234>)
 8003c98:	6033      	str	r3, [r6, #0]
 8003c9a:	bf14      	ite	ne
 8003c9c:	230a      	movne	r3, #10
 8003c9e:	2308      	moveq	r3, #8
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003ca6:	6866      	ldr	r6, [r4, #4]
 8003ca8:	60a6      	str	r6, [r4, #8]
 8003caa:	2e00      	cmp	r6, #0
 8003cac:	db05      	blt.n	8003cba <_printf_i+0x10e>
 8003cae:	6821      	ldr	r1, [r4, #0]
 8003cb0:	432e      	orrs	r6, r5
 8003cb2:	f021 0104 	bic.w	r1, r1, #4
 8003cb6:	6021      	str	r1, [r4, #0]
 8003cb8:	d04b      	beq.n	8003d52 <_printf_i+0x1a6>
 8003cba:	4616      	mov	r6, r2
 8003cbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8003cc0:	fb03 5711 	mls	r7, r3, r1, r5
 8003cc4:	5dc7      	ldrb	r7, [r0, r7]
 8003cc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003cca:	462f      	mov	r7, r5
 8003ccc:	42bb      	cmp	r3, r7
 8003cce:	460d      	mov	r5, r1
 8003cd0:	d9f4      	bls.n	8003cbc <_printf_i+0x110>
 8003cd2:	2b08      	cmp	r3, #8
 8003cd4:	d10b      	bne.n	8003cee <_printf_i+0x142>
 8003cd6:	6823      	ldr	r3, [r4, #0]
 8003cd8:	07df      	lsls	r7, r3, #31
 8003cda:	d508      	bpl.n	8003cee <_printf_i+0x142>
 8003cdc:	6923      	ldr	r3, [r4, #16]
 8003cde:	6861      	ldr	r1, [r4, #4]
 8003ce0:	4299      	cmp	r1, r3
 8003ce2:	bfde      	ittt	le
 8003ce4:	2330      	movle	r3, #48	@ 0x30
 8003ce6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003cea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003cee:	1b92      	subs	r2, r2, r6
 8003cf0:	6122      	str	r2, [r4, #16]
 8003cf2:	f8cd a000 	str.w	sl, [sp]
 8003cf6:	464b      	mov	r3, r9
 8003cf8:	aa03      	add	r2, sp, #12
 8003cfa:	4621      	mov	r1, r4
 8003cfc:	4640      	mov	r0, r8
 8003cfe:	f7ff fee7 	bl	8003ad0 <_printf_common>
 8003d02:	3001      	adds	r0, #1
 8003d04:	d14a      	bne.n	8003d9c <_printf_i+0x1f0>
 8003d06:	f04f 30ff 	mov.w	r0, #4294967295
 8003d0a:	b004      	add	sp, #16
 8003d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d10:	6823      	ldr	r3, [r4, #0]
 8003d12:	f043 0320 	orr.w	r3, r3, #32
 8003d16:	6023      	str	r3, [r4, #0]
 8003d18:	4832      	ldr	r0, [pc, #200]	@ (8003de4 <_printf_i+0x238>)
 8003d1a:	2778      	movs	r7, #120	@ 0x78
 8003d1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d20:	6823      	ldr	r3, [r4, #0]
 8003d22:	6831      	ldr	r1, [r6, #0]
 8003d24:	061f      	lsls	r7, r3, #24
 8003d26:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d2a:	d402      	bmi.n	8003d32 <_printf_i+0x186>
 8003d2c:	065f      	lsls	r7, r3, #25
 8003d2e:	bf48      	it	mi
 8003d30:	b2ad      	uxthmi	r5, r5
 8003d32:	6031      	str	r1, [r6, #0]
 8003d34:	07d9      	lsls	r1, r3, #31
 8003d36:	bf44      	itt	mi
 8003d38:	f043 0320 	orrmi.w	r3, r3, #32
 8003d3c:	6023      	strmi	r3, [r4, #0]
 8003d3e:	b11d      	cbz	r5, 8003d48 <_printf_i+0x19c>
 8003d40:	2310      	movs	r3, #16
 8003d42:	e7ad      	b.n	8003ca0 <_printf_i+0xf4>
 8003d44:	4826      	ldr	r0, [pc, #152]	@ (8003de0 <_printf_i+0x234>)
 8003d46:	e7e9      	b.n	8003d1c <_printf_i+0x170>
 8003d48:	6823      	ldr	r3, [r4, #0]
 8003d4a:	f023 0320 	bic.w	r3, r3, #32
 8003d4e:	6023      	str	r3, [r4, #0]
 8003d50:	e7f6      	b.n	8003d40 <_printf_i+0x194>
 8003d52:	4616      	mov	r6, r2
 8003d54:	e7bd      	b.n	8003cd2 <_printf_i+0x126>
 8003d56:	6833      	ldr	r3, [r6, #0]
 8003d58:	6825      	ldr	r5, [r4, #0]
 8003d5a:	6961      	ldr	r1, [r4, #20]
 8003d5c:	1d18      	adds	r0, r3, #4
 8003d5e:	6030      	str	r0, [r6, #0]
 8003d60:	062e      	lsls	r6, r5, #24
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	d501      	bpl.n	8003d6a <_printf_i+0x1be>
 8003d66:	6019      	str	r1, [r3, #0]
 8003d68:	e002      	b.n	8003d70 <_printf_i+0x1c4>
 8003d6a:	0668      	lsls	r0, r5, #25
 8003d6c:	d5fb      	bpl.n	8003d66 <_printf_i+0x1ba>
 8003d6e:	8019      	strh	r1, [r3, #0]
 8003d70:	2300      	movs	r3, #0
 8003d72:	6123      	str	r3, [r4, #16]
 8003d74:	4616      	mov	r6, r2
 8003d76:	e7bc      	b.n	8003cf2 <_printf_i+0x146>
 8003d78:	6833      	ldr	r3, [r6, #0]
 8003d7a:	1d1a      	adds	r2, r3, #4
 8003d7c:	6032      	str	r2, [r6, #0]
 8003d7e:	681e      	ldr	r6, [r3, #0]
 8003d80:	6862      	ldr	r2, [r4, #4]
 8003d82:	2100      	movs	r1, #0
 8003d84:	4630      	mov	r0, r6
 8003d86:	f7fc fa2b 	bl	80001e0 <memchr>
 8003d8a:	b108      	cbz	r0, 8003d90 <_printf_i+0x1e4>
 8003d8c:	1b80      	subs	r0, r0, r6
 8003d8e:	6060      	str	r0, [r4, #4]
 8003d90:	6863      	ldr	r3, [r4, #4]
 8003d92:	6123      	str	r3, [r4, #16]
 8003d94:	2300      	movs	r3, #0
 8003d96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d9a:	e7aa      	b.n	8003cf2 <_printf_i+0x146>
 8003d9c:	6923      	ldr	r3, [r4, #16]
 8003d9e:	4632      	mov	r2, r6
 8003da0:	4649      	mov	r1, r9
 8003da2:	4640      	mov	r0, r8
 8003da4:	47d0      	blx	sl
 8003da6:	3001      	adds	r0, #1
 8003da8:	d0ad      	beq.n	8003d06 <_printf_i+0x15a>
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	079b      	lsls	r3, r3, #30
 8003dae:	d413      	bmi.n	8003dd8 <_printf_i+0x22c>
 8003db0:	68e0      	ldr	r0, [r4, #12]
 8003db2:	9b03      	ldr	r3, [sp, #12]
 8003db4:	4298      	cmp	r0, r3
 8003db6:	bfb8      	it	lt
 8003db8:	4618      	movlt	r0, r3
 8003dba:	e7a6      	b.n	8003d0a <_printf_i+0x15e>
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	4632      	mov	r2, r6
 8003dc0:	4649      	mov	r1, r9
 8003dc2:	4640      	mov	r0, r8
 8003dc4:	47d0      	blx	sl
 8003dc6:	3001      	adds	r0, #1
 8003dc8:	d09d      	beq.n	8003d06 <_printf_i+0x15a>
 8003dca:	3501      	adds	r5, #1
 8003dcc:	68e3      	ldr	r3, [r4, #12]
 8003dce:	9903      	ldr	r1, [sp, #12]
 8003dd0:	1a5b      	subs	r3, r3, r1
 8003dd2:	42ab      	cmp	r3, r5
 8003dd4:	dcf2      	bgt.n	8003dbc <_printf_i+0x210>
 8003dd6:	e7eb      	b.n	8003db0 <_printf_i+0x204>
 8003dd8:	2500      	movs	r5, #0
 8003dda:	f104 0619 	add.w	r6, r4, #25
 8003dde:	e7f5      	b.n	8003dcc <_printf_i+0x220>
 8003de0:	080041f1 	.word	0x080041f1
 8003de4:	08004202 	.word	0x08004202

08003de8 <__sflush_r>:
 8003de8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003df0:	0716      	lsls	r6, r2, #28
 8003df2:	4605      	mov	r5, r0
 8003df4:	460c      	mov	r4, r1
 8003df6:	d454      	bmi.n	8003ea2 <__sflush_r+0xba>
 8003df8:	684b      	ldr	r3, [r1, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	dc02      	bgt.n	8003e04 <__sflush_r+0x1c>
 8003dfe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	dd48      	ble.n	8003e96 <__sflush_r+0xae>
 8003e04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003e06:	2e00      	cmp	r6, #0
 8003e08:	d045      	beq.n	8003e96 <__sflush_r+0xae>
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003e10:	682f      	ldr	r7, [r5, #0]
 8003e12:	6a21      	ldr	r1, [r4, #32]
 8003e14:	602b      	str	r3, [r5, #0]
 8003e16:	d030      	beq.n	8003e7a <__sflush_r+0x92>
 8003e18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003e1a:	89a3      	ldrh	r3, [r4, #12]
 8003e1c:	0759      	lsls	r1, r3, #29
 8003e1e:	d505      	bpl.n	8003e2c <__sflush_r+0x44>
 8003e20:	6863      	ldr	r3, [r4, #4]
 8003e22:	1ad2      	subs	r2, r2, r3
 8003e24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003e26:	b10b      	cbz	r3, 8003e2c <__sflush_r+0x44>
 8003e28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e2a:	1ad2      	subs	r2, r2, r3
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003e30:	6a21      	ldr	r1, [r4, #32]
 8003e32:	4628      	mov	r0, r5
 8003e34:	47b0      	blx	r6
 8003e36:	1c43      	adds	r3, r0, #1
 8003e38:	89a3      	ldrh	r3, [r4, #12]
 8003e3a:	d106      	bne.n	8003e4a <__sflush_r+0x62>
 8003e3c:	6829      	ldr	r1, [r5, #0]
 8003e3e:	291d      	cmp	r1, #29
 8003e40:	d82b      	bhi.n	8003e9a <__sflush_r+0xb2>
 8003e42:	4a2a      	ldr	r2, [pc, #168]	@ (8003eec <__sflush_r+0x104>)
 8003e44:	40ca      	lsrs	r2, r1
 8003e46:	07d6      	lsls	r6, r2, #31
 8003e48:	d527      	bpl.n	8003e9a <__sflush_r+0xb2>
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	6062      	str	r2, [r4, #4]
 8003e4e:	04d9      	lsls	r1, r3, #19
 8003e50:	6922      	ldr	r2, [r4, #16]
 8003e52:	6022      	str	r2, [r4, #0]
 8003e54:	d504      	bpl.n	8003e60 <__sflush_r+0x78>
 8003e56:	1c42      	adds	r2, r0, #1
 8003e58:	d101      	bne.n	8003e5e <__sflush_r+0x76>
 8003e5a:	682b      	ldr	r3, [r5, #0]
 8003e5c:	b903      	cbnz	r3, 8003e60 <__sflush_r+0x78>
 8003e5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e62:	602f      	str	r7, [r5, #0]
 8003e64:	b1b9      	cbz	r1, 8003e96 <__sflush_r+0xae>
 8003e66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e6a:	4299      	cmp	r1, r3
 8003e6c:	d002      	beq.n	8003e74 <__sflush_r+0x8c>
 8003e6e:	4628      	mov	r0, r5
 8003e70:	f7ff fbf4 	bl	800365c <_free_r>
 8003e74:	2300      	movs	r3, #0
 8003e76:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e78:	e00d      	b.n	8003e96 <__sflush_r+0xae>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	4628      	mov	r0, r5
 8003e7e:	47b0      	blx	r6
 8003e80:	4602      	mov	r2, r0
 8003e82:	1c50      	adds	r0, r2, #1
 8003e84:	d1c9      	bne.n	8003e1a <__sflush_r+0x32>
 8003e86:	682b      	ldr	r3, [r5, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0c6      	beq.n	8003e1a <__sflush_r+0x32>
 8003e8c:	2b1d      	cmp	r3, #29
 8003e8e:	d001      	beq.n	8003e94 <__sflush_r+0xac>
 8003e90:	2b16      	cmp	r3, #22
 8003e92:	d11e      	bne.n	8003ed2 <__sflush_r+0xea>
 8003e94:	602f      	str	r7, [r5, #0]
 8003e96:	2000      	movs	r0, #0
 8003e98:	e022      	b.n	8003ee0 <__sflush_r+0xf8>
 8003e9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e9e:	b21b      	sxth	r3, r3
 8003ea0:	e01b      	b.n	8003eda <__sflush_r+0xf2>
 8003ea2:	690f      	ldr	r7, [r1, #16]
 8003ea4:	2f00      	cmp	r7, #0
 8003ea6:	d0f6      	beq.n	8003e96 <__sflush_r+0xae>
 8003ea8:	0793      	lsls	r3, r2, #30
 8003eaa:	680e      	ldr	r6, [r1, #0]
 8003eac:	bf08      	it	eq
 8003eae:	694b      	ldreq	r3, [r1, #20]
 8003eb0:	600f      	str	r7, [r1, #0]
 8003eb2:	bf18      	it	ne
 8003eb4:	2300      	movne	r3, #0
 8003eb6:	eba6 0807 	sub.w	r8, r6, r7
 8003eba:	608b      	str	r3, [r1, #8]
 8003ebc:	f1b8 0f00 	cmp.w	r8, #0
 8003ec0:	dde9      	ble.n	8003e96 <__sflush_r+0xae>
 8003ec2:	6a21      	ldr	r1, [r4, #32]
 8003ec4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003ec6:	4643      	mov	r3, r8
 8003ec8:	463a      	mov	r2, r7
 8003eca:	4628      	mov	r0, r5
 8003ecc:	47b0      	blx	r6
 8003ece:	2800      	cmp	r0, #0
 8003ed0:	dc08      	bgt.n	8003ee4 <__sflush_r+0xfc>
 8003ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ed6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eda:	81a3      	strh	r3, [r4, #12]
 8003edc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ee4:	4407      	add	r7, r0
 8003ee6:	eba8 0800 	sub.w	r8, r8, r0
 8003eea:	e7e7      	b.n	8003ebc <__sflush_r+0xd4>
 8003eec:	20400001 	.word	0x20400001

08003ef0 <_fflush_r>:
 8003ef0:	b538      	push	{r3, r4, r5, lr}
 8003ef2:	690b      	ldr	r3, [r1, #16]
 8003ef4:	4605      	mov	r5, r0
 8003ef6:	460c      	mov	r4, r1
 8003ef8:	b913      	cbnz	r3, 8003f00 <_fflush_r+0x10>
 8003efa:	2500      	movs	r5, #0
 8003efc:	4628      	mov	r0, r5
 8003efe:	bd38      	pop	{r3, r4, r5, pc}
 8003f00:	b118      	cbz	r0, 8003f0a <_fflush_r+0x1a>
 8003f02:	6a03      	ldr	r3, [r0, #32]
 8003f04:	b90b      	cbnz	r3, 8003f0a <_fflush_r+0x1a>
 8003f06:	f7ff faa1 	bl	800344c <__sinit>
 8003f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d0f3      	beq.n	8003efa <_fflush_r+0xa>
 8003f12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003f14:	07d0      	lsls	r0, r2, #31
 8003f16:	d404      	bmi.n	8003f22 <_fflush_r+0x32>
 8003f18:	0599      	lsls	r1, r3, #22
 8003f1a:	d402      	bmi.n	8003f22 <_fflush_r+0x32>
 8003f1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f1e:	f7ff fb9a 	bl	8003656 <__retarget_lock_acquire_recursive>
 8003f22:	4628      	mov	r0, r5
 8003f24:	4621      	mov	r1, r4
 8003f26:	f7ff ff5f 	bl	8003de8 <__sflush_r>
 8003f2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f2c:	07da      	lsls	r2, r3, #31
 8003f2e:	4605      	mov	r5, r0
 8003f30:	d4e4      	bmi.n	8003efc <_fflush_r+0xc>
 8003f32:	89a3      	ldrh	r3, [r4, #12]
 8003f34:	059b      	lsls	r3, r3, #22
 8003f36:	d4e1      	bmi.n	8003efc <_fflush_r+0xc>
 8003f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f3a:	f7ff fb8d 	bl	8003658 <__retarget_lock_release_recursive>
 8003f3e:	e7dd      	b.n	8003efc <_fflush_r+0xc>

08003f40 <__swbuf_r>:
 8003f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f42:	460e      	mov	r6, r1
 8003f44:	4614      	mov	r4, r2
 8003f46:	4605      	mov	r5, r0
 8003f48:	b118      	cbz	r0, 8003f52 <__swbuf_r+0x12>
 8003f4a:	6a03      	ldr	r3, [r0, #32]
 8003f4c:	b90b      	cbnz	r3, 8003f52 <__swbuf_r+0x12>
 8003f4e:	f7ff fa7d 	bl	800344c <__sinit>
 8003f52:	69a3      	ldr	r3, [r4, #24]
 8003f54:	60a3      	str	r3, [r4, #8]
 8003f56:	89a3      	ldrh	r3, [r4, #12]
 8003f58:	071a      	lsls	r2, r3, #28
 8003f5a:	d501      	bpl.n	8003f60 <__swbuf_r+0x20>
 8003f5c:	6923      	ldr	r3, [r4, #16]
 8003f5e:	b943      	cbnz	r3, 8003f72 <__swbuf_r+0x32>
 8003f60:	4621      	mov	r1, r4
 8003f62:	4628      	mov	r0, r5
 8003f64:	f000 f82a 	bl	8003fbc <__swsetup_r>
 8003f68:	b118      	cbz	r0, 8003f72 <__swbuf_r+0x32>
 8003f6a:	f04f 37ff 	mov.w	r7, #4294967295
 8003f6e:	4638      	mov	r0, r7
 8003f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	6922      	ldr	r2, [r4, #16]
 8003f76:	1a98      	subs	r0, r3, r2
 8003f78:	6963      	ldr	r3, [r4, #20]
 8003f7a:	b2f6      	uxtb	r6, r6
 8003f7c:	4283      	cmp	r3, r0
 8003f7e:	4637      	mov	r7, r6
 8003f80:	dc05      	bgt.n	8003f8e <__swbuf_r+0x4e>
 8003f82:	4621      	mov	r1, r4
 8003f84:	4628      	mov	r0, r5
 8003f86:	f7ff ffb3 	bl	8003ef0 <_fflush_r>
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	d1ed      	bne.n	8003f6a <__swbuf_r+0x2a>
 8003f8e:	68a3      	ldr	r3, [r4, #8]
 8003f90:	3b01      	subs	r3, #1
 8003f92:	60a3      	str	r3, [r4, #8]
 8003f94:	6823      	ldr	r3, [r4, #0]
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	6022      	str	r2, [r4, #0]
 8003f9a:	701e      	strb	r6, [r3, #0]
 8003f9c:	6962      	ldr	r2, [r4, #20]
 8003f9e:	1c43      	adds	r3, r0, #1
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d004      	beq.n	8003fae <__swbuf_r+0x6e>
 8003fa4:	89a3      	ldrh	r3, [r4, #12]
 8003fa6:	07db      	lsls	r3, r3, #31
 8003fa8:	d5e1      	bpl.n	8003f6e <__swbuf_r+0x2e>
 8003faa:	2e0a      	cmp	r6, #10
 8003fac:	d1df      	bne.n	8003f6e <__swbuf_r+0x2e>
 8003fae:	4621      	mov	r1, r4
 8003fb0:	4628      	mov	r0, r5
 8003fb2:	f7ff ff9d 	bl	8003ef0 <_fflush_r>
 8003fb6:	2800      	cmp	r0, #0
 8003fb8:	d0d9      	beq.n	8003f6e <__swbuf_r+0x2e>
 8003fba:	e7d6      	b.n	8003f6a <__swbuf_r+0x2a>

08003fbc <__swsetup_r>:
 8003fbc:	b538      	push	{r3, r4, r5, lr}
 8003fbe:	4b29      	ldr	r3, [pc, #164]	@ (8004064 <__swsetup_r+0xa8>)
 8003fc0:	4605      	mov	r5, r0
 8003fc2:	6818      	ldr	r0, [r3, #0]
 8003fc4:	460c      	mov	r4, r1
 8003fc6:	b118      	cbz	r0, 8003fd0 <__swsetup_r+0x14>
 8003fc8:	6a03      	ldr	r3, [r0, #32]
 8003fca:	b90b      	cbnz	r3, 8003fd0 <__swsetup_r+0x14>
 8003fcc:	f7ff fa3e 	bl	800344c <__sinit>
 8003fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fd4:	0719      	lsls	r1, r3, #28
 8003fd6:	d422      	bmi.n	800401e <__swsetup_r+0x62>
 8003fd8:	06da      	lsls	r2, r3, #27
 8003fda:	d407      	bmi.n	8003fec <__swsetup_r+0x30>
 8003fdc:	2209      	movs	r2, #9
 8003fde:	602a      	str	r2, [r5, #0]
 8003fe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fe4:	81a3      	strh	r3, [r4, #12]
 8003fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fea:	e033      	b.n	8004054 <__swsetup_r+0x98>
 8003fec:	0758      	lsls	r0, r3, #29
 8003fee:	d512      	bpl.n	8004016 <__swsetup_r+0x5a>
 8003ff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ff2:	b141      	cbz	r1, 8004006 <__swsetup_r+0x4a>
 8003ff4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ff8:	4299      	cmp	r1, r3
 8003ffa:	d002      	beq.n	8004002 <__swsetup_r+0x46>
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	f7ff fb2d 	bl	800365c <_free_r>
 8004002:	2300      	movs	r3, #0
 8004004:	6363      	str	r3, [r4, #52]	@ 0x34
 8004006:	89a3      	ldrh	r3, [r4, #12]
 8004008:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800400c:	81a3      	strh	r3, [r4, #12]
 800400e:	2300      	movs	r3, #0
 8004010:	6063      	str	r3, [r4, #4]
 8004012:	6923      	ldr	r3, [r4, #16]
 8004014:	6023      	str	r3, [r4, #0]
 8004016:	89a3      	ldrh	r3, [r4, #12]
 8004018:	f043 0308 	orr.w	r3, r3, #8
 800401c:	81a3      	strh	r3, [r4, #12]
 800401e:	6923      	ldr	r3, [r4, #16]
 8004020:	b94b      	cbnz	r3, 8004036 <__swsetup_r+0x7a>
 8004022:	89a3      	ldrh	r3, [r4, #12]
 8004024:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800402c:	d003      	beq.n	8004036 <__swsetup_r+0x7a>
 800402e:	4621      	mov	r1, r4
 8004030:	4628      	mov	r0, r5
 8004032:	f000 f84f 	bl	80040d4 <__smakebuf_r>
 8004036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800403a:	f013 0201 	ands.w	r2, r3, #1
 800403e:	d00a      	beq.n	8004056 <__swsetup_r+0x9a>
 8004040:	2200      	movs	r2, #0
 8004042:	60a2      	str	r2, [r4, #8]
 8004044:	6962      	ldr	r2, [r4, #20]
 8004046:	4252      	negs	r2, r2
 8004048:	61a2      	str	r2, [r4, #24]
 800404a:	6922      	ldr	r2, [r4, #16]
 800404c:	b942      	cbnz	r2, 8004060 <__swsetup_r+0xa4>
 800404e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004052:	d1c5      	bne.n	8003fe0 <__swsetup_r+0x24>
 8004054:	bd38      	pop	{r3, r4, r5, pc}
 8004056:	0799      	lsls	r1, r3, #30
 8004058:	bf58      	it	pl
 800405a:	6962      	ldrpl	r2, [r4, #20]
 800405c:	60a2      	str	r2, [r4, #8]
 800405e:	e7f4      	b.n	800404a <__swsetup_r+0x8e>
 8004060:	2000      	movs	r0, #0
 8004062:	e7f7      	b.n	8004054 <__swsetup_r+0x98>
 8004064:	20000018 	.word	0x20000018

08004068 <_sbrk_r>:
 8004068:	b538      	push	{r3, r4, r5, lr}
 800406a:	4d06      	ldr	r5, [pc, #24]	@ (8004084 <_sbrk_r+0x1c>)
 800406c:	2300      	movs	r3, #0
 800406e:	4604      	mov	r4, r0
 8004070:	4608      	mov	r0, r1
 8004072:	602b      	str	r3, [r5, #0]
 8004074:	f7fc fdf6 	bl	8000c64 <_sbrk>
 8004078:	1c43      	adds	r3, r0, #1
 800407a:	d102      	bne.n	8004082 <_sbrk_r+0x1a>
 800407c:	682b      	ldr	r3, [r5, #0]
 800407e:	b103      	cbz	r3, 8004082 <_sbrk_r+0x1a>
 8004080:	6023      	str	r3, [r4, #0]
 8004082:	bd38      	pop	{r3, r4, r5, pc}
 8004084:	200002c0 	.word	0x200002c0

08004088 <__swhatbuf_r>:
 8004088:	b570      	push	{r4, r5, r6, lr}
 800408a:	460c      	mov	r4, r1
 800408c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004090:	2900      	cmp	r1, #0
 8004092:	b096      	sub	sp, #88	@ 0x58
 8004094:	4615      	mov	r5, r2
 8004096:	461e      	mov	r6, r3
 8004098:	da0d      	bge.n	80040b6 <__swhatbuf_r+0x2e>
 800409a:	89a3      	ldrh	r3, [r4, #12]
 800409c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80040a0:	f04f 0100 	mov.w	r1, #0
 80040a4:	bf14      	ite	ne
 80040a6:	2340      	movne	r3, #64	@ 0x40
 80040a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80040ac:	2000      	movs	r0, #0
 80040ae:	6031      	str	r1, [r6, #0]
 80040b0:	602b      	str	r3, [r5, #0]
 80040b2:	b016      	add	sp, #88	@ 0x58
 80040b4:	bd70      	pop	{r4, r5, r6, pc}
 80040b6:	466a      	mov	r2, sp
 80040b8:	f000 f848 	bl	800414c <_fstat_r>
 80040bc:	2800      	cmp	r0, #0
 80040be:	dbec      	blt.n	800409a <__swhatbuf_r+0x12>
 80040c0:	9901      	ldr	r1, [sp, #4]
 80040c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80040c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80040ca:	4259      	negs	r1, r3
 80040cc:	4159      	adcs	r1, r3
 80040ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040d2:	e7eb      	b.n	80040ac <__swhatbuf_r+0x24>

080040d4 <__smakebuf_r>:
 80040d4:	898b      	ldrh	r3, [r1, #12]
 80040d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040d8:	079d      	lsls	r5, r3, #30
 80040da:	4606      	mov	r6, r0
 80040dc:	460c      	mov	r4, r1
 80040de:	d507      	bpl.n	80040f0 <__smakebuf_r+0x1c>
 80040e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80040e4:	6023      	str	r3, [r4, #0]
 80040e6:	6123      	str	r3, [r4, #16]
 80040e8:	2301      	movs	r3, #1
 80040ea:	6163      	str	r3, [r4, #20]
 80040ec:	b003      	add	sp, #12
 80040ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040f0:	ab01      	add	r3, sp, #4
 80040f2:	466a      	mov	r2, sp
 80040f4:	f7ff ffc8 	bl	8004088 <__swhatbuf_r>
 80040f8:	9f00      	ldr	r7, [sp, #0]
 80040fa:	4605      	mov	r5, r0
 80040fc:	4639      	mov	r1, r7
 80040fe:	4630      	mov	r0, r6
 8004100:	f7ff fb18 	bl	8003734 <_malloc_r>
 8004104:	b948      	cbnz	r0, 800411a <__smakebuf_r+0x46>
 8004106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800410a:	059a      	lsls	r2, r3, #22
 800410c:	d4ee      	bmi.n	80040ec <__smakebuf_r+0x18>
 800410e:	f023 0303 	bic.w	r3, r3, #3
 8004112:	f043 0302 	orr.w	r3, r3, #2
 8004116:	81a3      	strh	r3, [r4, #12]
 8004118:	e7e2      	b.n	80040e0 <__smakebuf_r+0xc>
 800411a:	89a3      	ldrh	r3, [r4, #12]
 800411c:	6020      	str	r0, [r4, #0]
 800411e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004122:	81a3      	strh	r3, [r4, #12]
 8004124:	9b01      	ldr	r3, [sp, #4]
 8004126:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800412a:	b15b      	cbz	r3, 8004144 <__smakebuf_r+0x70>
 800412c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004130:	4630      	mov	r0, r6
 8004132:	f000 f81d 	bl	8004170 <_isatty_r>
 8004136:	b128      	cbz	r0, 8004144 <__smakebuf_r+0x70>
 8004138:	89a3      	ldrh	r3, [r4, #12]
 800413a:	f023 0303 	bic.w	r3, r3, #3
 800413e:	f043 0301 	orr.w	r3, r3, #1
 8004142:	81a3      	strh	r3, [r4, #12]
 8004144:	89a3      	ldrh	r3, [r4, #12]
 8004146:	431d      	orrs	r5, r3
 8004148:	81a5      	strh	r5, [r4, #12]
 800414a:	e7cf      	b.n	80040ec <__smakebuf_r+0x18>

0800414c <_fstat_r>:
 800414c:	b538      	push	{r3, r4, r5, lr}
 800414e:	4d07      	ldr	r5, [pc, #28]	@ (800416c <_fstat_r+0x20>)
 8004150:	2300      	movs	r3, #0
 8004152:	4604      	mov	r4, r0
 8004154:	4608      	mov	r0, r1
 8004156:	4611      	mov	r1, r2
 8004158:	602b      	str	r3, [r5, #0]
 800415a:	f7fc fd5a 	bl	8000c12 <_fstat>
 800415e:	1c43      	adds	r3, r0, #1
 8004160:	d102      	bne.n	8004168 <_fstat_r+0x1c>
 8004162:	682b      	ldr	r3, [r5, #0]
 8004164:	b103      	cbz	r3, 8004168 <_fstat_r+0x1c>
 8004166:	6023      	str	r3, [r4, #0]
 8004168:	bd38      	pop	{r3, r4, r5, pc}
 800416a:	bf00      	nop
 800416c:	200002c0 	.word	0x200002c0

08004170 <_isatty_r>:
 8004170:	b538      	push	{r3, r4, r5, lr}
 8004172:	4d06      	ldr	r5, [pc, #24]	@ (800418c <_isatty_r+0x1c>)
 8004174:	2300      	movs	r3, #0
 8004176:	4604      	mov	r4, r0
 8004178:	4608      	mov	r0, r1
 800417a:	602b      	str	r3, [r5, #0]
 800417c:	f7fc fd59 	bl	8000c32 <_isatty>
 8004180:	1c43      	adds	r3, r0, #1
 8004182:	d102      	bne.n	800418a <_isatty_r+0x1a>
 8004184:	682b      	ldr	r3, [r5, #0]
 8004186:	b103      	cbz	r3, 800418a <_isatty_r+0x1a>
 8004188:	6023      	str	r3, [r4, #0]
 800418a:	bd38      	pop	{r3, r4, r5, pc}
 800418c:	200002c0 	.word	0x200002c0

08004190 <_init>:
 8004190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004192:	bf00      	nop
 8004194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004196:	bc08      	pop	{r3}
 8004198:	469e      	mov	lr, r3
 800419a:	4770      	bx	lr

0800419c <_fini>:
 800419c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800419e:	bf00      	nop
 80041a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041a2:	bc08      	pop	{r3}
 80041a4:	469e      	mov	lr, r3
 80041a6:	4770      	bx	lr
