/*
 * phy-exynos-usbdp-gen2-v3-reg.h
 *
 *  Created on: 2019. 5. 8.
 *      Author: wooseok.oh
 */

#ifndef DRIVER_USB_USBPHY_CAL_PHY_EXYNOS_USBDP_V3_GEN2_V3_REG_H_
#define DRIVER_USB_USBPHY_CAL_PHY_EXYNOS_USBDP_V3_GEN2_V3_REG_H_

#define USBDP_V3_BIT_MASK_1		0x00000001
#define USBDP_V3_BIT_MASK_2		0x00000003
#define USBDP_V3_BIT_MASK_3		0x00000007
#define USBDP_V3_BIT_MASK_4		0x0000000F
#define USBDP_V3_BIT_MASK_5		0x0000001F
#define USBDP_V3_BIT_MASK_6		0x0000003F
#define USBDP_V3_BIT_MASK_7		0x0000007F
#define USBDP_V3_BIT_MASK_8		0x000000FF
#define USBDP_V3_BIT_MASK_9		0x000001FF
#define USBDP_V3_BIT_MASK_10		0x000003FF
#define USBDP_V3_BIT_MASK_11		0x000007FF
#define USBDP_V3_BIT_MASK_12		0x00000FFF
#define USBDP_V3_BIT_MASK_13		0x00001FFF
#define USBDP_V3_BIT_MASK_14		0x00003FFF
#define USBDP_V3_BIT_MASK_15		0x00007FFF
#define USBDP_V3_BIT_MASK_16		0x0000FFFF
#define USBDP_V3_BIT_MASK_17		0x0001FFFF
#define USBDP_V3_BIT_MASK_18		0x0003FFFF
#define USBDP_V3_BIT_MASK_19		0x0007FFFF
#define USBDP_V3_BIT_MASK_20		0x000FFFFF
#define USBDP_V3_BIT_MASK_21		0x001FFFFF
#define USBDP_V3_BIT_MASK_22		0x003FFFFF
#define USBDP_V3_BIT_MASK_23		0x007FFFFF
#define USBDP_V3_BIT_MASK_24		0x00FFFFFF
#define USBDP_V3_BIT_MASK_25		0x01FFFFFF
#define USBDP_V3_BIT_MASK_26		0x03FFFFFF
#define USBDP_V3_BIT_MASK_27		0x07FFFFFF
#define USBDP_V3_BIT_MASK_28		0x0FFFFFFF
#define USBDP_V3_BIT_MASK_29		0x1FFFFFFF
#define USBDP_V3_BIT_MASK_30		0x3FFFFFFF
#define USBDP_V3_BIT_MASK_31		0x7FFFFFFF
#define USBDP_V3_BIT_MASK(_bw)		USBDP_V3_BIT_MASK_##_bw

#define USBDP_V3_REG_MSK(_pos, _B)		(USBDP_V3_BIT_MASK(_B) << _pos)
#define USBDP_V3_REG_CLR(_pos, _B)		~(USBDP_V3_REG_MSK(_pos, _B))
#define USBDP_V3_REG_SET(_val, _pos, _B)	((_val & USBDP_V3_BIT_MASK(_B)) << _pos)
#define USBDP_V3_REG_GET(_reg, _pos, _B)	((_reg & (USBDP_V3_REG_MSK(_pos, _B))) >> _pos)

#define EXYNOS_USBDP_V3_CMN_REG00B8	(0x02E0)
#define CMN_REG00B8_CMN_RESERVED0_MSK		USBDP_V3_REG_MSK(6, 2)
#define CMN_REG00B8_CMN_RESERVED0_CLR		USBDP_V3_REG_CLR(6, 2)
#define CMN_REG00B8_CMN_RESERVED0_SET(_x)	USBDP_V3_REG_SET(_x, 6, 2)
#define CMN_REG00B8_CMN_RESERVED0_GET(_R)	USBDP_V3_REG_GET(_R, 6, 2)
#define CMN_REG00B8_SSC_EN_MSK		USBDP_V3_REG_MSK(4, 2)
#define CMN_REG00B8_SSC_EN_CLR		USBDP_V3_REG_CLR(4, 2)
#define CMN_REG00B8_SSC_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 2)
#define CMN_REG00B8_SSC_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 2)
#define CMN_REG00B8_LANE_MUX_SEL_DP_MSK		USBDP_V3_REG_MSK(0, 4)
#define CMN_REG00B8_LANE_MUX_SEL_DP_CLR		USBDP_V3_REG_CLR(0, 4)
#define CMN_REG00B8_LANE_MUX_SEL_DP_SET(_x)	USBDP_V3_REG_SET(_x, 0, 4)
#define CMN_REG00B8_LANE_MUX_SEL_DP_GET(_R)	USBDP_V3_REG_GET(_R, 0, 4)



#define EXYNOS_USBDP_V3_CMN_REG0019	(0x0064)
#define CMN_REG0019_LCPLL_ANA_CPP_CTRL_COARSE_MSK		USBDP_V3_REG_MSK(4, 4)
#define CMN_REG0019_LCPLL_ANA_CPP_CTRL_COARSE_CLR		USBDP_V3_REG_CLR(4, 4)
#define CMN_REG0019_LCPLL_ANA_CPP_CTRL_COARSE_SET(_x)		USBDP_V3_REG_SET(_x, 4, 4)
#define CMN_REG0019_LCPLL_ANA_CPP_CTRL_COARSE_GET(_R)		USBDP_V3_REG_GET(_R, 4, 4)
#define CMN_REG0019_LCPLL_ANA_CPP_CTRL_FINE_MSK		USBDP_V3_REG_MSK(0, 4)
#define CMN_REG0019_LCPLL_ANA_CPP_CTRL_FINE_CLR		USBDP_V3_REG_CLR(0, 4)
#define CMN_REG0019_LCPLL_ANA_CPP_CTRL_FINE_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define CMN_REG0019_LCPLL_ANA_CPP_CTRL_FINE_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_CMN_REG0041	(0x0104)
#define CMN_REG0041_ANA_LCPLL_RESERVED_MSK		USBDP_V3_REG_MSK(0, 8)
#define CMN_REG0041_ANA_LCPLL_RESERVED_CLR		USBDP_V3_REG_CLR(0, 8)
#define CMN_REG0041_ANA_LCPLL_RESERVED_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define CMN_REG0041_ANA_LCPLL_RESERVED_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG0064	(0x0190)
#define CMN_REG0064_ROPLL_PMS_SDIV_HBR2_MSK		USBDP_V3_REG_MSK(4, 4)
#define CMN_REG0064_ROPLL_PMS_SDIV_HBR2_CLR		USBDP_V3_REG_CLR(4, 4)
#define CMN_REG0064_ROPLL_PMS_SDIV_HBR2_SET(_x)		USBDP_V3_REG_SET(_x, 4, 4)
#define CMN_REG0064_ROPLL_PMS_SDIV_HBR2_GET(_R)		USBDP_V3_REG_GET(_R, 4, 4)
#define CMN_REG0064_ROPLL_PMS_SDIV_HBR3_MSK		USBDP_V3_REG_MSK(0, 4)
#define CMN_REG0064_ROPLL_PMS_SDIV_HBR3_CLR		USBDP_V3_REG_CLR(0, 4)
#define CMN_REG0064_ROPLL_PMS_SDIV_HBR3_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define CMN_REG0064_ROPLL_PMS_SDIV_HBR3_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_CMN_REG008D	(0x0234)
#define CMN_REG008D_OVRD_ROPLL_BEACON_LFPS_OUT_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define CMN_REG008D_OVRD_ROPLL_BEACON_LFPS_OUT_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define CMN_REG008D_OVRD_ROPLL_BEACON_LFPS_OUT_EN_SET(_x)		USBDP_V3_REG_SET(_x, 7, 1)
#define CMN_REG008D_OVRD_ROPLL_BEACON_LFPS_OUT_EN_GET(_R)		USBDP_V3_REG_GET(_R, 7, 1)
#define CMN_REG008D_ROPLL_BEACON_LFPS_OUT_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define CMN_REG008D_ROPLL_BEACON_LFPS_OUT_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define CMN_REG008D_ROPLL_BEACON_LFPS_OUT_EN_SET(_x)		USBDP_V3_REG_SET(_x, 6, 1)
#define CMN_REG008D_ROPLL_BEACON_LFPS_OUT_EN_GET(_R)		USBDP_V3_REG_GET(_R, 6, 1)
#define CMN_REG008D_ANA_ROPLL_MISC_CLK_SYNC_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define CMN_REG008D_ANA_ROPLL_MISC_CLK_SYNC_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define CMN_REG008D_ANA_ROPLL_MISC_CLK_SYNC_EN_SET(_x)		USBDP_V3_REG_SET(_x, 5, 1)
#define CMN_REG008D_ANA_ROPLL_MISC_CLK_SYNC_EN_GET(_R)		USBDP_V3_REG_GET(_R, 5, 1)
#define CMN_REG008D_ANA_ROPLL_MISC_CLK_SEL_MSK		USBDP_V3_REG_MSK(3, 2)
#define CMN_REG008D_ANA_ROPLL_MISC_CLK_SEL_CLR		USBDP_V3_REG_CLR(3, 2)
#define CMN_REG008D_ANA_ROPLL_MISC_CLK_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 3, 2)
#define CMN_REG008D_ANA_ROPLL_MISC_CLK_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 3, 2)
#define CMN_REG008D_ANA_ROPLL_REF_CLK_MON_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define CMN_REG008D_ANA_ROPLL_REF_CLK_MON_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define CMN_REG008D_ANA_ROPLL_REF_CLK_MON_EN_SET(_x)		USBDP_V3_REG_SET(_x, 2, 1)
#define CMN_REG008D_ANA_ROPLL_REF_CLK_MON_EN_GET(_R)		USBDP_V3_REG_GET(_R, 2, 1)
#define CMN_REG008D_OVRD_ROPLL_MISC_OSC_RSTN_MSK		USBDP_V3_REG_MSK(1, 1)
#define CMN_REG008D_OVRD_ROPLL_MISC_OSC_RSTN_CLR		USBDP_V3_REG_CLR(1, 1)
#define CMN_REG008D_OVRD_ROPLL_MISC_OSC_RSTN_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define CMN_REG008D_OVRD_ROPLL_MISC_OSC_RSTN_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define CMN_REG008D_ROPLL_MISC_OSC_RSTN_MSK		USBDP_V3_REG_MSK(0, 1)
#define CMN_REG008D_ROPLL_MISC_OSC_RSTN_CLR		USBDP_V3_REG_CLR(0, 1)
#define CMN_REG008D_ROPLL_MISC_OSC_RSTN_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define CMN_REG008D_ROPLL_MISC_OSC_RSTN_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG0092	(0x0248)
#define CMN_REG0092_ANA_ROPLL_RESERVED_MSK		USBDP_V3_REG_MSK(0, 8)
#define CMN_REG0092_ANA_ROPLL_RESERVED_CLR		USBDP_V3_REG_CLR(0, 8)
#define CMN_REG0092_ANA_ROPLL_RESERVE_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define CMN_REG0092_ANA_ROPLL_RESERVE_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG00A3	(0x028c)
#define CMN_REG00A3_DP_TX_LINK_BW_MSK		USBDP_V3_REG_MSK(5, 2)
#define CMN_REG00A3_DP_TX_LINK_BW_CLR		USBDP_V3_REG_CLR(5, 2)
#define CMN_REG00A3_DP_TX_LINK_BW_SET(_x)		USBDP_V3_REG_SET(_x, 5, 2)
#define CMN_REG00A3_DP_TX_LINK_BW_GET(_R)		USBDP_V3_REG_GET(_R, 5, 2)
#define CMN_REG00A3_OVRD_RX_CDR_DATA_MODE_EXIT_MSK		USBDP_V3_REG_MSK(4, 1)
#define CMN_REG00A3_OVRD_RX_CDR_DATA_MODE_EXIT_CLR		USBDP_V3_REG_CLR(4, 1)
#define CMN_REG00A3_OVRD_RX_CDR_DATA_MODE_EXIT_SET(_x)		USBDP_V3_REG_SET(_x, 4, 1)
#define CMN_REG00A3_OVRD_RX_CDR_DATA_MODE_EXIT_GET(_R)		USBDP_V3_REG_GET(_R, 4, 1)
#define CMN_REG00A3_RX_CDR_DATA_MODE_EXIT_MSK		USBDP_V3_REG_MSK(3, 1)
#define CMN_REG00A3_RX_CDR_DATA_MODE_EXIT_CLR		USBDP_V3_REG_CLR(3, 1)
#define CMN_REG00A3_RX_CDR_DATA_MODE_EXIT_SET(_x)		USBDP_V3_REG_SET(_x, 3, 1)
#define CMN_REG00A3_RX_CDR_DATA_MODE_EXIT_GET(_R)		USBDP_V3_REG_GET(_R, 3, 1)
#define CMN_REG00A3_DP_TX_LANE_SWAP_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define CMN_REG00A3_DP_TX_LANE_SWAP_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define CMN_REG00A3_DP_TX_LANE_SWAP_EN_SET(_x)		USBDP_V3_REG_SET(_x, 2, 1)
#define CMN_REG00A3_DP_TX_LANE_SWAP_EN_GET(_R)		USBDP_V3_REG_GET(_R, 2, 1)
#define CMN_REG00A3_DP_TX_DATA_INV_MSK		USBDP_V3_REG_MSK(1, 1)
#define CMN_REG00A3_DP_TX_DATA_INV_CLR		USBDP_V3_REG_CLR(1, 1)
#define CMN_REG00A3_DP_TX_DATA_INV_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define CMN_REG00A3_DP_TX_DATA_INV_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define CMN_REG00A3_DP_TX_DATA_SWAP_MSK		USBDP_V3_REG_MSK(0, 1)
#define CMN_REG00A3_DP_TX_DATA_SWAP_CLR		USBDP_V3_REG_CLR(0, 1)
#define CMN_REG00A3_DP_TX_DATA_SWAP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define CMN_REG00A3_DP_TX_DATA_SWAP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG0104	(0x0410)
#define CMN_REG0104_ANA_ROPLL_SSC_FM_FREQ_HBR3_MSK		USBDP_V3_REG_MSK(2, 5)
#define CMN_REG0104_ANA_ROPLL_SSC_FM_FREQ_HBR3_CLR		USBDP_V3_REG_CLR(2, 5)
#define CMN_REG0104_ANA_ROPLL_SSC_FM_FREQ_HBR3_SET(_x)		USBDP_V3_REG_SET(_x, 2, 5)
#define CMN_REG0104_ANA_ROPLL_SSC_FM_FREQ_HBR3_GET(_R)		USBDP_V3_REG_GET(_R, 2, 5)
#define CMN_REG0104_LCPLL_LOCK_DONE_DELAY_BYPASS_MSK		USBDP_V3_REG_MSK(1, 1)
#define CMN_REG0104_LCPLL_LOCK_DONE_DELAY_BYPASS_CLR		USBDP_V3_REG_CLR(1, 1)
#define CMN_REG0104_LCPLL_LOCK_DONE_DELAY_BYPASS_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define CMN_REG0104_LCPLL_LOCK_DONE_DELAY_BYPASS_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define CMN_REG0104_ROPLL_LOCK_DONE_DELAY_BYPASS_MSK		USBDP_V3_REG_MSK(0, 1)
#define CMN_REG0104_ROPLL_LOCK_DONE_DELAY_BYPASS_CLR		USBDP_V3_REG_CLR(0, 1)
#define CMN_REG0104_ROPLL_LOCK_DONE_DELAY_BYPASS_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define CMN_REG0104_ROPLL_LOCK_DONE_DELAY_BYPASS_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0207	(0x081c)
#define TRSV_REG0207_LN0_ANA_TX_DRV_IDRV_IUP_CTRL_MSK		USBDP_V3_REG_MSK(5, 3)
#define TRSV_REG0207_LN0_ANA_TX_DRV_IDRV_IUP_CTRL_CLR		USBDP_V3_REG_CLR(5, 3)
#define TRSV_REG0207_LN0_ANA_TX_DRV_IDRV_IUP_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 5, 3)
#define TRSV_REG0207_LN0_ANA_TX_DRV_IDRV_IUP_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 5, 3)
#define TRSV_REG0207_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_MSK		USBDP_V3_REG_MSK(4, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_CLR		USBDP_V3_REG_CLR(4, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 4, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 4, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_MSK		USBDP_V3_REG_MSK(2, 2)
#define TRSV_REG0207_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_CLR		USBDP_V3_REG_CLR(2, 2)
#define TRSV_REG0207_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 2, 2)
#define TRSV_REG0207_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 2, 2)
#define TRSV_REG0207_LN0_ANA_TX_DRV_ACCDRV_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_ACCDRV_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_ACCDRV_EN_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_ACCDRV_EN_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_ACCDRV_POL_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_ACCDRV_POL_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_ACCDRV_POL_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define TRSV_REG0207_LN0_ANA_TX_DRV_ACCDRV_POL_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG021E	(0x0878)
#define TRSV_REG021E_LN0_ANA_TX_RESERVED_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG021E_LN0_ANA_TX_RESERVED_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG021E_LN0_ANA_TX_RESERVED_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG021E_LN0_ANA_TX_RESERVED_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0232	(0x08c8)
#define TRSV_REG0232_LN0_RX_CDR_VCO_FREQ_BOOST_SP_MSK		USBDP_V3_REG_MSK(4, 4)
#define TRSV_REG0232_LN0_RX_CDR_VCO_FREQ_BOOST_SP_CLR		USBDP_V3_REG_CLR(4, 4)
#define TRSV_REG0232_LN0_RX_CDR_VCO_FREQ_BOOST_SP_SET(_x)		USBDP_V3_REG_SET(_x, 4, 4)
#define TRSV_REG0232_LN0_RX_CDR_VCO_FREQ_BOOST_SP_GET(_R)		USBDP_V3_REG_GET(_R, 4, 4)
#define TRSV_REG0232_LN0_RX_CDR_VCO_FREQ_BOOST_SSP_MSK		USBDP_V3_REG_MSK(0, 4)
#define TRSV_REG0232_LN0_RX_CDR_VCO_FREQ_BOOST_SSP_CLR		USBDP_V3_REG_CLR(0, 4)
#define TRSV_REG0232_LN0_RX_CDR_VCO_FREQ_BOOST_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define TRSV_REG0232_LN0_RX_CDR_VCO_FREQ_BOOST_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG0234	(0x08d0)
#define TRSV_REG0234_LN0_RX_CDR_VCO_FREQ_BOOST_HBR2_MSK		USBDP_V3_REG_MSK(4, 4)
#define TRSV_REG0234_LN0_RX_CDR_VCO_FREQ_BOOST_HBR2_CLR		USBDP_V3_REG_CLR(4, 4)
#define TRSV_REG0234_LN0_RX_CDR_VCO_FREQ_BOOST_HBR2_SET(_x)		USBDP_V3_REG_SET(_x, 4, 4)
#define TRSV_REG0234_LN0_RX_CDR_VCO_FREQ_BOOST_HBR2_GET(_R)		USBDP_V3_REG_GET(_R, 4, 4)
#define TRSV_REG0234_LN0_RX_CDR_VCO_FREQ_BOOST_HBR3_MSK		USBDP_V3_REG_MSK(0, 4)
#define TRSV_REG0234_LN0_RX_CDR_VCO_FREQ_BOOST_HBR3_CLR		USBDP_V3_REG_CLR(0, 4)
#define TRSV_REG0234_LN0_RX_CDR_VCO_FREQ_BOOST_HBR3_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define TRSV_REG0234_LN0_RX_CDR_VCO_FREQ_BOOST_HBR3_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG023F	(0x08fc)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_SSP_MSK		USBDP_V3_REG_MSK(3, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_SSP_CLR		USBDP_V3_REG_CLR(3, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 3, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 3, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_RBR_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_RBR_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_RBR_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_RBR_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG0264	(0x0990)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_OUT_PULLUP_MSK		USBDP_V3_REG_MSK(7, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_OUT_PULLUP_CLR		USBDP_V3_REG_CLR(7, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_OUT_PULLUP_SET(_x)		USBDP_V3_REG_SET(_x, 7, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_OUT_PULLUP_GET(_R)		USBDP_V3_REG_GET(_R, 7, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_VCM_CTRL_MSK		USBDP_V3_REG_MSK(4, 3)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_VCM_CTRL_CLR		USBDP_V3_REG_CLR(4, 3)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_VCM_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 4, 3)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_VCM_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 4, 3)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_LSB_CTRL_MSK		USBDP_V3_REG_MSK(2, 2)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_LSB_CTRL_CLR		USBDP_V3_REG_CLR(2, 2)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_LSB_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 2, 2)
#define TRSV_REG0264_LN0_ANA_RX_DFE_DAC_LSB_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 2, 2)
#define TRSV_REG0264_LN0_ANA_RX_DFE_EOM_CLK_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_EOM_CLK_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_EOM_CLK_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_EOM_CLK_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_VGA_TIE_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_VGA_TIE_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_VGA_TIE_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define TRSV_REG0264_LN0_ANA_RX_DFE_VGA_TIE_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0265	(0x0994)
#define TRSV_REG0265_LN0_RX_DFE_VGA_RL_CTRL_SP_MSK		USBDP_V3_REG_MSK(3, 3)
#define TRSV_REG0265_LN0_RX_DFE_VGA_RL_CTRL_SP_CLR		USBDP_V3_REG_CLR(3, 3)
#define TRSV_REG0265_LN0_RX_DFE_VGA_RL_CTRL_SP_SET(_x)		USBDP_V3_REG_SET(_x, 3, 3)
#define TRSV_REG0265_LN0_RX_DFE_VGA_RL_CTRL_SP_GET(_R)		USBDP_V3_REG_GET(_R, 3, 3)
#define TRSV_REG0265_LN0_RX_DFE_VGA_RL_CTRL_SSP_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG0265_LN0_RX_DFE_VGA_RL_CTRL_SSP_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG0265_LN0_RX_DFE_VGA_RL_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG0265_LN0_RX_DFE_VGA_RL_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG02BC	(0x0af0)
#define TRSV_REG02BC_LN0_RXD_POLARITY_MSK		USBDP_V3_REG_MSK(7, 1)
#define TRSV_REG02BC_LN0_RXD_POLARITY_CLR		USBDP_V3_REG_CLR(7, 1)
#define TRSV_REG02BC_LN0_RXD_POLARITY_SET(_x)		USBDP_V3_REG_SET(_x, 7, 1)
#define TRSV_REG02BC_LN0_RXD_POLARITY_GET(_R)		USBDP_V3_REG_GET(_R, 7, 1)
#define TRSV_REG02BC_LN0_RX_SIGVAL_LPF_BYPASS_MSK		USBDP_V3_REG_MSK(5, 2)
#define TRSV_REG02BC_LN0_RX_SIGVAL_LPF_BYPASS_CLR		USBDP_V3_REG_CLR(5, 2)
#define TRSV_REG02BC_LN0_RX_SIGVAL_LPF_BYPASS_SET(_x)		USBDP_V3_REG_SET(_x, 5, 2)
#define TRSV_REG02BC_LN0_RX_SIGVAL_LPF_BYPASS_GET(_R)		USBDP_V3_REG_GET(_R, 5, 2)
#define TRSV_REG02BC_LN0_TG_RX_SIGVAL_LPF_DELAY_TIME_MSK		USBDP_V3_REG_MSK(2, 3)
#define TRSV_REG02BC_LN0_TG_RX_SIGVAL_LPF_DELAY_TIME_CLR		USBDP_V3_REG_CLR(2, 3)
#define TRSV_REG02BC_LN0_TG_RX_SIGVAL_LPF_DELAY_TIME_SET(_x)		USBDP_V3_REG_SET(_x, 2, 3)
#define TRSV_REG02BC_LN0_TG_RX_SIGVAL_LPF_DELAY_TIME_GET(_R)		USBDP_V3_REG_GET(_R, 2, 3)
#define TRSV_REG02BC_LN0_RX_CTLE_EQ_MF_MAN_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define TRSV_REG02BC_LN0_RX_CTLE_EQ_MF_MAN_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define TRSV_REG02BC_LN0_RX_CTLE_EQ_MF_MAN_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define TRSV_REG02BC_LN0_RX_CTLE_EQ_MF_MAN_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define TRSV_REG02BC_LN0_RX_CTLE_EQ_HF_MAN_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define TRSV_REG02BC_LN0_RX_CTLE_EQ_HF_MAN_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define TRSV_REG02BC_LN0_RX_CTLE_EQ_HF_MAN_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define TRSV_REG02BC_LN0_RX_CTLE_EQ_HF_MAN_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG02BD	(0x0af4)
#define TRSV_REG02BD_LN0_OVRD_RX_RCAL_RSTN_MSK		USBDP_V3_REG_MSK(7, 1)
#define TRSV_REG02BD_LN0_OVRD_RX_RCAL_RSTN_CLR		USBDP_V3_REG_CLR(7, 1)
#define TRSV_REG02BD_LN0_OVRD_RX_RCAL_RSTN_SET(_x)		USBDP_V3_REG_SET(_x, 7, 1)
#define TRSV_REG02BD_LN0_OVRD_RX_RCAL_RSTN_GET(_R)		USBDP_V3_REG_GET(_R, 7, 1)
#define TRSV_REG02BD_LN0_RX_RCAL_RSTN_MSK		USBDP_V3_REG_MSK(6, 1)
#define TRSV_REG02BD_LN0_RX_RCAL_RSTN_CLR		USBDP_V3_REG_CLR(6, 1)
#define TRSV_REG02BD_LN0_RX_RCAL_RSTN_SET(_x)		USBDP_V3_REG_SET(_x, 6, 1)
#define TRSV_REG02BD_LN0_RX_RCAL_RSTN_GET(_R)		USBDP_V3_REG_GET(_R, 6, 1)
#define TRSV_REG02BD_LN0_RX_RCAL_OPT_CODE_MSK		USBDP_V3_REG_MSK(4, 2)
#define TRSV_REG02BD_LN0_RX_RCAL_OPT_CODE_CLR		USBDP_V3_REG_CLR(4, 2)
#define TRSV_REG02BD_LN0_RX_RCAL_OPT_CODE_SET(_x)		USBDP_V3_REG_SET(_x, 4, 2)
#define TRSV_REG02BD_LN0_RX_RCAL_OPT_CODE_GET(_R)		USBDP_V3_REG_GET(_R, 4, 2)
#define TRSV_REG02BD_LN0_RX_RTERM_CTRL_MSK		USBDP_V3_REG_MSK(0, 4)
#define TRSV_REG02BD_LN0_RX_RTERM_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)
#define TRSV_REG02BD_LN0_RX_RTERM_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define TRSV_REG02BD_LN0_RX_RTERM_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG030C	(0x0c30)
#define TRSV_REG030C_LN0_RX_SSLMS_HF_INIT_RATE_SSP_MSK		USBDP_V3_REG_MSK(0, 5)
#define TRSV_REG030C_LN0_RX_SSLMS_HF_INIT_RATE_SSP_CLR		USBDP_V3_REG_CLR(0, 5)
#define TRSV_REG030C_LN0_RX_SSLMS_HF_INIT_RATE_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 5)
#define TRSV_REG030C_LN0_RX_SSLMS_HF_INIT_RATE_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 5)

#define EXYNOS_USBDP_V3_TRSV_REG0312	(0x0c48)
#define TRSV_REG0312_LN0_RX_SSLMS_MF_INIT_RATE_SSP_MSK		USBDP_V3_REG_MSK(0, 5)
#define TRSV_REG0312_LN0_RX_SSLMS_MF_INIT_RATE_SSP_CLR		USBDP_V3_REG_CLR(0, 5)
#define TRSV_REG0312_LN0_RX_SSLMS_MF_INIT_RATE_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 5)
#define TRSV_REG0312_LN0_RX_SSLMS_MF_INIT_RATE_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 5)

#define EXYNOS_USBDP_V3_TRSV_REG041E	(0x1078)
#define TRSV_REG041E_LN1_ANA_TX_RESERVED_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG041E_LN1_ANA_TX_RESERVED_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG041E_LN1_ANA_TX_RESERVED_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG041E_LN1_ANA_TX_RESERVED_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0607	(0x181c)
#define TRSV_REG0607_LN2_ANA_TX_DRV_IDRV_IUP_CTRL_MSK		USBDP_V3_REG_MSK(5, 3)
#define TRSV_REG0607_LN2_ANA_TX_DRV_IDRV_IUP_CTRL_CLR		USBDP_V3_REG_CLR(5, 3)
#define TRSV_REG0607_LN2_ANA_TX_DRV_IDRV_IUP_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 5, 3)
#define TRSV_REG0607_LN2_ANA_TX_DRV_IDRV_IUP_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 5, 3)
#define TRSV_REG0607_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_MSK		USBDP_V3_REG_MSK(4, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_CLR		USBDP_V3_REG_CLR(4, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 4, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 4, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_MSK		USBDP_V3_REG_MSK(2, 2)
#define TRSV_REG0607_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_CLR		USBDP_V3_REG_CLR(2, 2)
#define TRSV_REG0607_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 2, 2)
#define TRSV_REG0607_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 2, 2)
#define TRSV_REG0607_LN2_ANA_TX_DRV_ACCDRV_EN_MSK	USBDP_V3_REG_MSK(1, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_ACCDRV_EN_CLR	USBDP_V3_REG_CLR(1, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_ACCDRV_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_ACCDRV_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_ACCDRV_POL_SEL_MSK	USBDP_V3_REG_MSK(0, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_ACCDRV_POL_SEL_CLR	USBDP_V3_REG_CLR(0, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_ACCDRV_POL_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define TRSV_REG0607_LN2_ANA_TX_DRV_ACCDRV_POL_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG061E	(0x1878)
#define TRSV_REG061E_LN2_ANA_TX_RESERVED_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG061E_LN2_ANA_TX_RESERVED_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG061E_LN2_ANA_TX_RESERVED_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG061E_LN2_ANA_TX_RESERVED_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0632	(0x18c8)
#define TRSV_REG0632_LN2_RX_CDR_VCO_FREQ_BOOST_SP_MSK		USBDP_V3_REG_MSK(4, 4)
#define TRSV_REG0632_LN2_RX_CDR_VCO_FREQ_BOOST_SP_CLR		USBDP_V3_REG_CLR(4, 4)
#define TRSV_REG0632_LN2_RX_CDR_VCO_FREQ_BOOST_SP_SET(_x)		USBDP_V3_REG_SET(_x, 4, 4)
#define TRSV_REG0632_LN2_RX_CDR_VCO_FREQ_BOOST_SP_GET(_R)		USBDP_V3_REG_GET(_R, 4, 4)
#define TRSV_REG0632_LN2_RX_CDR_VCO_FREQ_BOOST_SSP_MSK		USBDP_V3_REG_MSK(0, 4)
#define TRSV_REG0632_LN2_RX_CDR_VCO_FREQ_BOOST_SSP_CLR		USBDP_V3_REG_CLR(0, 4)
#define TRSV_REG0632_LN2_RX_CDR_VCO_FREQ_BOOST_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define TRSV_REG0632_LN2_RX_CDR_VCO_FREQ_BOOST_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG0634	(0x18d0)
#define TRSV_REG0634_LN2_RX_CDR_VCO_FREQ_BOOST_HBR2_MSK		USBDP_V3_REG_MSK(4, 4)
#define TRSV_REG0634_LN2_RX_CDR_VCO_FREQ_BOOST_HBR2_CLR		USBDP_V3_REG_CLR(4, 4)
#define TRSV_REG0634_LN2_RX_CDR_VCO_FREQ_BOOST_HBR2_SET(_x)		USBDP_V3_REG_SET(_x, 4, 4)
#define TRSV_REG0634_LN2_RX_CDR_VCO_FREQ_BOOST_HBR2_GET(_R)		USBDP_V3_REG_GET(_R, 4, 4)
#define TRSV_REG0634_LN2_RX_CDR_VCO_FREQ_BOOST_HBR3_MSK		USBDP_V3_REG_MSK(0, 4)
#define TRSV_REG0634_LN2_RX_CDR_VCO_FREQ_BOOST_HBR3_CLR		USBDP_V3_REG_CLR(0, 4)
#define TRSV_REG0634_LN2_RX_CDR_VCO_FREQ_BOOST_HBR3_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define TRSV_REG0634_LN2_RX_CDR_VCO_FREQ_BOOST_HBR3_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG023F	(0x08fc)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_SSP_MSK		USBDP_V3_REG_MSK(3, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_SSP_CLR		USBDP_V3_REG_CLR(3, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 3, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 3, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_RBR_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_RBR_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_RBR_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG023F_LN0_RX_CTLE_RL_HF_CTRL_RBR_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG063F	(0x18fc)
#define TRSV_REG063F_LN2_RX_CTLE_RL_HF_CTRL_SSP_MSK		USBDP_V3_REG_MSK(3, 3)
#define TRSV_REG063F_LN2_RX_CTLE_RL_HF_CTRL_SSP_CLR		USBDP_V3_REG_CLR(3, 3)
#define TRSV_REG063F_LN2_RX_CTLE_RL_HF_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 3, 3)
#define TRSV_REG063F_LN2_RX_CTLE_RL_HF_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 3, 3)
#define TRSV_REG063F_LN2_RX_CTLE_RL_HF_CTRL_RBR_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG063F_LN2_RX_CTLE_RL_HF_CTRL_RBR_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG063F_LN2_RX_CTLE_RL_HF_CTRL_RBR_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG063F_LN2_RX_CTLE_RL_HF_CTRL_RBR_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG0664	(0x1990)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_OUT_PULLUP_MSK		USBDP_V3_REG_MSK(7, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_OUT_PULLUP_CLR		USBDP_V3_REG_CLR(7, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_OUT_PULLUP_SET(_x)		USBDP_V3_REG_SET(_x, 7, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_OUT_PULLUP_GET(_R)		USBDP_V3_REG_GET(_R, 7, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_VCM_CTRL_MSK		USBDP_V3_REG_MSK(4, 3)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_VCM_CTRL_CLR		USBDP_V3_REG_CLR(4, 3)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_VCM_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 4, 3)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_VCM_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 4, 3)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_LSB_CTRL_MSK		USBDP_V3_REG_MSK(2, 2)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_LSB_CTRL_CLR		USBDP_V3_REG_CLR(2, 2)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_LSB_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 2, 2)
#define TRSV_REG0664_LN2_ANA_RX_DFE_DAC_LSB_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 2, 2)
#define TRSV_REG0664_LN2_ANA_RX_DFE_EOM_CLK_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_EOM_CLK_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_EOM_CLK_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_EOM_CLK_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_VGA_TIE_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_VGA_TIE_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_VGA_TIE_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define TRSV_REG0664_LN2_ANA_RX_DFE_VGA_TIE_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0665	(0x1994)
#define TRSV_REG0665_LN2_RX_DFE_VGA_RL_CTRL_SP_MSK		USBDP_V3_REG_MSK(3, 3)
#define TRSV_REG0665_LN2_RX_DFE_VGA_RL_CTRL_SP_CLR		USBDP_V3_REG_CLR(3, 3)
#define TRSV_REG0665_LN2_RX_DFE_VGA_RL_CTRL_SP_SET(_x)		USBDP_V3_REG_SET(_x, 3, 3)
#define TRSV_REG0665_LN2_RX_DFE_VGA_RL_CTRL_SP_GET(_R)		USBDP_V3_REG_GET(_R, 3, 3)
#define TRSV_REG0665_LN2_RX_DFE_VGA_RL_CTRL_SSP_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG0665_LN2_RX_DFE_VGA_RL_CTRL_SSP_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG0665_LN2_RX_DFE_VGA_RL_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG0665_LN2_RX_DFE_VGA_RL_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG06BC	(0x1af0)
#define TRSV_REG06BC_LN2_RXD_POLARITY_MSK		USBDP_V3_REG_MSK(7, 1)
#define TRSV_REG06BC_LN2_RXD_POLARITY_CLR		USBDP_V3_REG_CLR(7, 1)
#define TRSV_REG06BC_LN2_RXD_POLARITY_SET(_x)		USBDP_V3_REG_SET(_x, 7, 1)
#define TRSV_REG06BC_LN2_RXD_POLARITY_GET(_R)		USBDP_V3_REG_GET(_R, 7, 1)
#define TRSV_REG06BC_LN2_RX_SIGVAL_LPF_BYPASS_MSK		USBDP_V3_REG_MSK(5, 2)
#define TRSV_REG06BC_LN2_RX_SIGVAL_LPF_BYPASS_CLR		USBDP_V3_REG_CLR(5, 2)
#define TRSV_REG06BC_LN2_RX_SIGVAL_LPF_BYPASS_SET(_x)		USBDP_V3_REG_SET(_x, 5, 2)
#define TRSV_REG06BC_LN2_RX_SIGVAL_LPF_BYPASS_GET(_R)		USBDP_V3_REG_GET(_R, 5, 2)
#define TRSV_REG06BC_LN2_TG_RX_SIGVAL_LPF_DELAY_TIME_MSK		USBDP_V3_REG_MSK(2, 3)
#define TRSV_REG06BC_LN2_TG_RX_SIGVAL_LPF_DELAY_TIME_CLR		USBDP_V3_REG_CLR(2, 3)
#define TRSV_REG06BC_LN2_TG_RX_SIGVAL_LPF_DELAY_TIME_SET(_x)		USBDP_V3_REG_SET(_x, 2, 3)
#define TRSV_REG06BC_LN2_TG_RX_SIGVAL_LPF_DELAY_TIME_GET(_R)		USBDP_V3_REG_GET(_R, 2, 3)
#define TRSV_REG06BC_LN2_RX_CTLE_EQ_MF_MAN_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define TRSV_REG06BC_LN2_RX_CTLE_EQ_MF_MAN_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define TRSV_REG06BC_LN2_RX_CTLE_EQ_MF_MAN_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define TRSV_REG06BC_LN2_RX_CTLE_EQ_MF_MAN_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define TRSV_REG06BC_LN2_RX_CTLE_EQ_HF_MAN_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define TRSV_REG06BC_LN2_RX_CTLE_EQ_HF_MAN_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define TRSV_REG06BC_LN2_RX_CTLE_EQ_HF_MAN_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define TRSV_REG06BC_LN2_RX_CTLE_EQ_HF_MAN_SEL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06BD	(0x1af4)
#define TRSV_REG06BD_LN2_OVRD_RX_RCAL_RSTN_MSK		USBDP_V3_REG_MSK(7, 1)
#define TRSV_REG06BD_LN2_OVRD_RX_RCAL_RSTN_CLR		USBDP_V3_REG_CLR(7, 1)
#define TRSV_REG06BD_LN2_OVRD_RX_RCAL_RSTN_SET(_x)		USBDP_V3_REG_SET(_x, 7, 1)
#define TRSV_REG06BD_LN2_OVRD_RX_RCAL_RSTN_GET(_R)		USBDP_V3_REG_GET(_R, 7, 1)
#define TRSV_REG06BD_LN2_RX_RCAL_RSTN_MSK		USBDP_V3_REG_MSK(6, 1)
#define TRSV_REG06BD_LN2_RX_RCAL_RSTN_CLR		USBDP_V3_REG_CLR(6, 1)
#define TRSV_REG06BD_LN2_RX_RCAL_RSTN_SET(_x)		USBDP_V3_REG_SET(_x, 6, 1)
#define TRSV_REG06BD_LN2_RX_RCAL_RSTN_GET(_R)		USBDP_V3_REG_GET(_R, 6, 1)
#define TRSV_REG06BD_LN2_RX_RCAL_OPT_CODE_MSK		USBDP_V3_REG_MSK(4, 2)
#define TRSV_REG06BD_LN2_RX_RCAL_OPT_CODE_CLR		USBDP_V3_REG_CLR(4, 2)
#define TRSV_REG06BD_LN2_RX_RCAL_OPT_CODE_SET(_x)		USBDP_V3_REG_SET(_x, 4, 2)
#define TRSV_REG06BD_LN2_RX_RCAL_OPT_CODE_GET(_R)		USBDP_V3_REG_GET(_R, 4, 2)
#define TRSV_REG06BD_LN2_RX_RTERM_CTRL_MSK		USBDP_V3_REG_MSK(0, 4)
#define TRSV_REG06BD_LN2_RX_RTERM_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)
#define TRSV_REG06BD_LN2_RX_RTERM_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define TRSV_REG06BD_LN2_RX_RTERM_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG070C	(0x1c30)
#define TRSV_REG070C_LN2_RX_SSLMS_HF_INIT_RATE_SSP_MSK		USBDP_V3_REG_MSK(0, 5)
#define TRSV_REG070C_LN2_RX_SSLMS_HF_INIT_RATE_SSP_CLR		USBDP_V3_REG_CLR(0, 5)
#define TRSV_REG070C_LN2_RX_SSLMS_HF_INIT_RATE_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 5)
#define TRSV_REG070C_LN2_RX_SSLMS_HF_INIT_RATE_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 5)

#define EXYNOS_USBDP_V3_TRSV_REG0712	(0x1c48)
#define TRSV_REG0712_LN2_RX_SSLMS_MF_INIT_RATE_SSP_MSK		USBDP_V3_REG_MSK(0, 5)
#define TRSV_REG0712_LN2_RX_SSLMS_MF_INIT_RATE_SSP_CLR		USBDP_V3_REG_CLR(0, 5)
#define TRSV_REG0712_LN2_RX_SSLMS_MF_INIT_RATE_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 5)
#define TRSV_REG0712_LN2_RX_SSLMS_MF_INIT_RATE_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 5)

#define EXYNOS_USBDP_V3_TRSV_REG081E	(0x2078)
#define TRSV_REG081E_LN3_ANA_TX_RESERVED_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG081E_LN3_ANA_TX_RESERVED_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG081E_LN3_ANA_TX_RESERVED_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG081E_LN3_ANA_TX_RESERVED_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG010A	(0x0428)
#define CMN_REG010A_POWER_OFF_MSK		USBDP_V3_REG_MSK(7, 1)
#define CMN_REG010A_POWER_OFF_CLR		USBDP_V3_REG_CLR(7, 1)
#define CMN_REG010A_POWER_OFF_SET(_x)		USBDP_V3_REG_SET(_x, 7, 1)
#define CMN_REG010A_POWER_OFF_GET(_R)		USBDP_V3_REG_GET(_R, 7, 1)
#define CMN_REG010A_LCPLL_RATE_CHANGE_RESTART_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define CMN_REG010A_LCPLL_RATE_CHANGE_RESTART_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define CMN_REG010A_LCPLL_RATE_CHANGE_RESTART_EN_SET(_x)		USBDP_V3_REG_SET(_x, 6, 1)
#define CMN_REG010A_LCPLL_RATE_CHANGE_RESTART_EN_GET(_R)		USBDP_V3_REG_GET(_R, 6, 1)
#define CMN_REG010A_CDR_RATE_CHANGE_RESTART_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define CMN_REG010A_CDR_RATE_CHANGE_RESTART_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define CMN_REG010A_CDR_RATE_CHANGE_RESTART_EN_SET(_x)		USBDP_V3_REG_SET(_x, 5, 1)
#define CMN_REG010A_CDR_RATE_CHANGE_RESTART_EN_GET(_R)		USBDP_V3_REG_GET(_R, 5, 1)
#define CMN_REG010A_OFS_CAL_RATE_CHANGE_RESTART_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define CMN_REG010A_OFS_CAL_RATE_CHANGE_RESTART_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define CMN_REG010A_OFS_CAL_RATE_CHANGE_RESTART_EN_SET(_x)		USBDP_V3_REG_SET(_x, 4, 1)
#define CMN_REG010A_OFS_CAL_RATE_CHANGE_RESTART_EN_GET(_R)		USBDP_V3_REG_GET(_R, 4, 1)
#define CMN_REG010A_RX_VALID_RSTN_DELAY_PM_STATE_LEGACY_MODE_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define CMN_REG010A_RX_VALID_RSTN_DELAY_PM_STATE_LEGACY_MODE_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define CMN_REG010A_RX_VALID_RSTN_DELAY_PM_STATE_LEGACY_MODE_EN_SET(_x)		USBDP_V3_REG_SET(_x, 3, 1)
#define CMN_REG010A_RX_VALID_RSTN_DELAY_PM_STATE_LEGACY_MODE_EN_GET(_R)		USBDP_V3_REG_GET(_R, 3, 1)
#define CMN_REG010A_RX_VALID_RSTN_LEGACY_MODE_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define CMN_REG010A_RX_VALID_RSTN_LEGACY_MODE_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define CMN_REG010A_RX_VALID_RSTN_LEGACY_MODE_EN_SET(_x)		USBDP_V3_REG_SET(_x, 2, 1)
#define CMN_REG010A_RX_VALID_RSTN_LEGACY_MODE_EN_GET(_R)		USBDP_V3_REG_GET(_R, 2, 1)
#define CMN_REG010A_CMN_SSM_BGR_LPF_TIMER_LEGACY_MODE_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define CMN_REG010A_CMN_SSM_BGR_LPF_TIMER_LEGACY_MODE_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define CMN_REG010A_CMN_SSM_BGR_LPF_TIMER_LEGACY_MODE_EN_SET(_x)		USBDP_V3_REG_SET(_x, 1, 1)
#define CMN_REG010A_CMN_SSM_BGR_LPF_TIMER_LEGACY_MODE_EN_GET(_R)		USBDP_V3_REG_GET(_R, 1, 1)
#define CMN_REG010A_CMN_SSM_VREG_BYPASS_OFF_LEGACY_MODE_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define CMN_REG010A_CMN_SSM_VREG_BYPASS_OFF_LEGACY_MODE_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define CMN_REG010A_CMN_SSM_VREG_BYPASS_OFF_LEGACY_MODE_EN_SET(_x)		USBDP_V3_REG_SET(_x, 0, 1)
#define CMN_REG010A_CMN_SSM_VREG_BYPASS_OFF_LEGACY_MODE_EN_GET(_R)		USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0356	(0x0d58)
#define TRSV_REG0356_LN0_ANA_RX_SQHS_TH_CTRL_SP_MSK		USBDP_V3_REG_MSK(4, 4)
#define TRSV_REG0356_LN0_ANA_RX_SQHS_TH_CTRL_SP_CLR		USBDP_V3_REG_CLR(4, 4)
#define TRSV_REG0356_LN0_ANA_RX_SQHS_TH_CTRL_SP_SET(_x)		USBDP_V3_REG_SET(_x, 4, 4)
#define TRSV_REG0356_LN0_ANA_RX_SQHS_TH_CTRL_SP_GET(_R)		USBDP_V3_REG_GET(_R, 4, 4)
#define TRSV_REG0356_LN0_ANA_RX_SQHS_TH_CTRL_SSP_MSK		USBDP_V3_REG_MSK(0, 4)
#define TRSV_REG0356_LN0_ANA_RX_SQHS_TH_CTRL_SSP_CLR		USBDP_V3_REG_CLR(0, 4)
#define TRSV_REG0356_LN0_ANA_RX_SQHS_TH_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define TRSV_REG0356_LN0_ANA_RX_SQHS_TH_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG0756	(0x1d58)
#define TRSV_REG0756_LN2_ANA_RX_SQHS_TH_CTRL_SP_MSK		USBDP_V3_REG_MSK(4, 4)
#define TRSV_REG0756_LN2_ANA_RX_SQHS_TH_CTRL_SP_CLR		USBDP_V3_REG_CLR(4, 4)
#define TRSV_REG0756_LN2_ANA_RX_SQHS_TH_CTRL_SP_SET(_x)		USBDP_V3_REG_SET(_x, 4, 4)
#define TRSV_REG0756_LN2_ANA_RX_SQHS_TH_CTRL_SP_GET(_R)		USBDP_V3_REG_GET(_R, 4, 4)
#define TRSV_REG0756_LN2_ANA_RX_SQHS_TH_CTRL_SSP_MSK		USBDP_V3_REG_MSK(0, 4)
#define TRSV_REG0756_LN2_ANA_RX_SQHS_TH_CTRL_SSP_CLR		USBDP_V3_REG_CLR(0, 4)
#define TRSV_REG0756_LN2_ANA_RX_SQHS_TH_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define TRSV_REG0756_LN2_ANA_RX_SQHS_TH_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG078E	(0x1e38)
#define TRSV_REG078E_LN2_RX_PEQ_ZERO_CTRL_HBR2_MSK		USBDP_V3_REG_MSK(5, 2)
#define TRSV_REG078E_LN2_RX_PEQ_ZERO_CTRL_HBR2_CLR		USBDP_V3_REG_CLR(5, 2)
#define TRSV_REG078E_LN2_RX_PEQ_ZERO_CTRL_HBR2_SET(_x)		USBDP_V3_REG_SET(_x, 5, 2)
#define TRSV_REG078E_LN2_RX_PEQ_ZERO_CTRL_HBR2_GET(_R)		USBDP_V3_REG_GET(_R, 5, 2)
#define TRSV_REG078E_LN2_RX_PEQ_ZERO_CTRL_HBR3_MSK		USBDP_V3_REG_MSK(3, 2)
#define TRSV_REG078E_LN2_RX_PEQ_ZERO_CTRL_HBR3_CLR		USBDP_V3_REG_CLR(3, 2)
#define TRSV_REG078E_LN2_RX_PEQ_ZERO_CTRL_HBR3_SET(_x)		USBDP_V3_REG_SET(_x, 3, 2)
#define TRSV_REG078E_LN2_RX_PEQ_ZERO_CTRL_HBR3_GET(_R)		USBDP_V3_REG_GET(_R, 3, 2)
#define TRSV_REG078E_LN2_ANA_RX_DFE_ADD_RL_CTRL_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG078E_LN2_ANA_RX_DFE_ADD_RL_CTRL_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG078E_LN2_ANA_RX_DFE_ADD_RL_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG078E_LN2_ANA_RX_DFE_ADD_RL_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG038E	(0x0e38)
#define TRSV_REG038E_LN0_RX_PEQ_ZERO_CTRL_HBR2_MSK		USBDP_V3_REG_MSK(5, 2)
#define TRSV_REG038E_LN0_RX_PEQ_ZERO_CTRL_HBR2_CLR		USBDP_V3_REG_CLR(5, 2)
#define TRSV_REG038E_LN0_RX_PEQ_ZERO_CTRL_HBR2_SET(_x)		USBDP_V3_REG_SET(_x, 5, 2)
#define TRSV_REG038E_LN0_RX_PEQ_ZERO_CTRL_HBR2_GET(_R)		USBDP_V3_REG_GET(_R, 5, 2)
#define TRSV_REG038E_LN0_RX_PEQ_ZERO_CTRL_HBR3_MSK		USBDP_V3_REG_MSK(3, 2)
#define TRSV_REG038E_LN0_RX_PEQ_ZERO_CTRL_HBR3_CLR		USBDP_V3_REG_CLR(3, 2)
#define TRSV_REG038E_LN0_RX_PEQ_ZERO_CTRL_HBR3_SET(_x)		USBDP_V3_REG_SET(_x, 3, 2)
#define TRSV_REG038E_LN0_RX_PEQ_ZERO_CTRL_HBR3_GET(_R)		USBDP_V3_REG_GET(_R, 3, 2)
#define TRSV_REG038E_LN0_ANA_RX_DFE_ADD_RL_CTRL_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG038E_LN0_ANA_RX_DFE_ADD_RL_CTRL_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG038E_LN0_ANA_RX_DFE_ADD_RL_CTRL_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG038E_LN0_ANA_RX_DFE_ADD_RL_CTRL_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG0359	(0x0d64)
#define TRSV_REG0359_LN0_ANA_RX_DFE_VGA_I_CTRL_SP_MSK		USBDP_V3_REG_MSK(3, 3)
#define TRSV_REG0359_LN0_ANA_RX_DFE_VGA_I_CTRL_SP_CLR		USBDP_V3_REG_CLR(3, 3)
#define TRSV_REG0359_LN0_ANA_RX_DFE_VGA_I_CTRL_SP_SET(_x)		USBDP_V3_REG_SET(_x, 3, 3)
#define TRSV_REG0359_LN0_ANA_RX_DFE_VGA_I_CTRL_SP_GET(_R)		USBDP_V3_REG_GET(_R, 3, 3)
#define TRSV_REG0359_LN0_ANA_RX_DFE_VGA_I_CTRL_SSP_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG0359_LN0_ANA_RX_DFE_VGA_I_CTRL_SSP_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG0359_LN0_ANA_RX_DFE_VGA_I_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG0359_LN0_ANA_RX_DFE_VGA_I_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG0759	(0x1d64)
#define TRSV_REG0759_LN2_ANA_RX_DFE_VGA_I_CTRL_SP_MSK		USBDP_V3_REG_MSK(3, 3)
#define TRSV_REG0759_LN2_ANA_RX_DFE_VGA_I_CTRL_SP_CLR		USBDP_V3_REG_CLR(3, 3)
#define TRSV_REG0759_LN2_ANA_RX_DFE_VGA_I_CTRL_SP_SET(_x)		USBDP_V3_REG_SET(_x, 3, 3)
#define TRSV_REG0759_LN2_ANA_RX_DFE_VGA_I_CTRL_SP_GET(_R)		USBDP_V3_REG_GET(_R, 3, 3)
#define TRSV_REG0759_LN2_ANA_RX_DFE_VGA_I_CTRL_SSP_MSK		USBDP_V3_REG_MSK(0, 3)
#define TRSV_REG0759_LN2_ANA_RX_DFE_VGA_I_CTRL_SSP_CLR		USBDP_V3_REG_CLR(0, 3)
#define TRSV_REG0759_LN2_ANA_RX_DFE_VGA_I_CTRL_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define TRSV_REG0759_LN2_ANA_RX_DFE_VGA_I_CTRL_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG0370	(0x0dc0)
#define TRSV_REG0370_LN0_RX_SSLMS_C0_O_INIT_SP_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG0370_LN0_RX_SSLMS_C0_O_INIT_SP_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG0370_LN0_RX_SSLMS_C0_O_INIT_SP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG0370_LN0_RX_SSLMS_C0_O_INIT_SP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0770	(0x1dc0)
#define TRSV_REG0770_LN2_RX_SSLMS_C0_O_INIT_SP_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG0770_LN2_RX_SSLMS_C0_O_INIT_SP_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG0770_LN2_RX_SSLMS_C0_O_INIT_SP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG0770_LN2_RX_SSLMS_C0_O_INIT_SP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG036A	(0x0da8)
#define TRSV_REG036A_LN0_RX_SSLMS_C0_E_INIT_SSP_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG036A_LN0_RX_SSLMS_C0_E_INIT_SSP_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG036A_LN0_RX_SSLMS_C0_E_INIT_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG036A_LN0_RX_SSLMS_C0_E_INIT_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG076A	(0x1da8)
#define TRSV_REG076A_LN2_RX_SSLMS_C0_E_INIT_SSP_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG076A_LN2_RX_SSLMS_C0_E_INIT_SSP_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG076A_LN2_RX_SSLMS_C0_E_INIT_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG076A_LN2_RX_SSLMS_C0_E_INIT_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0376	(0x0dd8)
#define TRSV_REG0376_LN0_RX_SSLMS_C0_O_INIT_SSP_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG0376_LN0_RX_SSLMS_C0_O_INIT_SSP_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG0376_LN0_RX_SSLMS_C0_O_INIT_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG0376_LN0_RX_SSLMS_C0_O_INIT_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0776	(0x1dd8)
#define TRSV_REG0776_LN2_RX_SSLMS_C0_O_INIT_SSP_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG0776_LN2_RX_SSLMS_C0_O_INIT_SSP_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG0776_LN2_RX_SSLMS_C0_O_INIT_SSP_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG0776_LN2_RX_SSLMS_C0_O_INIT_SSP_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)


#define EXYNOS_USBDP_V3_TRSV_REG0364	(0x0d90)
#define TRSV_REG0364_LN0_RX_SSLMS_C0_E_INIT_SS_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG0364_LN0_RX_SSLMS_C0_E_INIT_SS_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG0364_LN0_RX_SSLMS_C0_E_INIT_SS_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG0364_LN0_RX_SSLMS_C0_E_INIT_SS_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0764	(0x1d90)
#define TRSV_REG0764_LN2_RX_SSLMS_C0_E_INIT_SS_MSK		USBDP_V3_REG_MSK(0, 8)
#define TRSV_REG0764_LN2_RX_SSLMS_C0_E_INIT_SS_CLR		USBDP_V3_REG_CLR(0, 8)
#define TRSV_REG0764_LN2_RX_SSLMS_C0_E_INIT_SS_SET(_x)		USBDP_V3_REG_SET(_x, 0, 8)
#define TRSV_REG0764_LN2_RX_SSLMS_C0_E_INIT_SS_GET(_R)		USBDP_V3_REG_GET(_R, 0, 8)


#define EXYNOS_USBDP_V3_CMN_REG00F0	(0x03c0)
#define CMN_REG00F0_ANA_LCPLL_CD_RSTN_WEST_SEL_CLR		USBDP_V3_REG_CLR(4, 1)
#define CMN_REG00F0_ANA_LCPLL_CD_RSTN_WEST_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 4, 1)
#define CMN_REG00F0_ANA_LCPLL_CD_RSTN_EAST_SEL_CLR		USBDP_V3_REG_CLR(5, 1)
#define CMN_REG00F0_ANA_LCPLL_CD_RSTN_EAST_SEL_SET(_x)		USBDP_V3_REG_SET(_x, 5, 1)



#define EXYNOS_USBDP_V3_CMN_REG00D4	(0x0350)
#define CMN_REG00D4_ANA_LCPLL_LOCK_DONE_MSK	USBDP_V3_REG_MSK(7, 1)
#define CMN_REG00D4_ANA_LCPLL_AFC_DONE_MSK	USBDP_V3_REG_MSK(6, 1)
#define CMN_REG00D4_ANA_LCPLL_MON_AFC_L_MSK	USBDP_V3_REG_MSK(4, 2)
#define CMN_REG00D4_ANA_LCPLL_MON_AFC_M_MSK	USBDP_V3_REG_MSK(0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG02E1	(0x0b84)
#define TRSV_REG02E1_LN0_MON_RX_CDR_AFC_DONE_MSK	USBDP_V3_REG_MSK(3, 1)
#define TRSV_REG02E1_LN0_MON_RX_CDR_CAL_DONE_MSK	USBDP_V3_REG_MSK(2, 1)
#define TRSV_REG02E1_LN0_MON_RX_CDR_FLD_PLL_MODE_DONE_MSK	USBDP_V3_REG_MSK(1, 1)
#define TRSV_REG02E1_LN0_MON_RX_CDR_LOCK_DONE_MSK	USBDP_V3_REG_MSK(0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06E1	(0x1b84)
#define TRSV_REG06E1_LN2_MON_RX_CDR_AFC_DONE_MSK	USBDP_V3_REG_MSK(3, 1)
#define TRSV_REG06E1_LN2_MON_RX_CDR_CAL_DONE_MSK	USBDP_V3_REG_MSK(2, 1)
#define TRSV_REG06E1_LN2_MON_RX_CDR_FLD_PLL_MODE_DONE_MSK	USBDP_V3_REG_MSK(1, 1)
#define TRSV_REG06E1_LN2_MON_RX_CDR_LOCK_DONE_MSK	USBDP_V3_REG_MSK(0, 1)

#define EXYNOS_USBDP_V3_CMN_REG00A2	(0x0288)
#define CMN_REG00A2_LANE_MUX_SEL_DP_MSK		USBDP_V3_REG_MSK(4, 4)
#define CMN_REG00A2_LANE_MUX_SEL_DP_CLR		USBDP_V3_REG_CLR(4, 4)
#define CMN_REG00A2_LANE_MUX_SEL_DP_SET(_x)	USBDP_V3_REG_SET(_x, 4, 4)
#define CMN_REG00A2_LANE_MUX_SEL_DP_GET(_R)	USBDP_V3_REG_GET(_R, 4, 4)
#define CMN_REG00A2_DP_LANE_EN_MSK              USBDP_V3_REG_MSK(0, 4)
#define CMN_REG00A2_DP_LANE_EN_CLR              USBDP_V3_REG_CLR(0, 4)
#define CMN_REG00A2_DP_LANE_EN_SET(_x)          USBDP_V3_REG_SET(_x, 0, 4)
#define CMN_REG00A2_DP_LANE_EN_GET(_R)          USBDP_V3_REG_GET(_R, 0, 4)

/* Each Tune */
/* Rx squelch detect threshold control */
#define EXYNOS_USBDP_V3_TRSV_26E_09B8	(0x09B8)
#define USBDP_V3_TRSV_26E_LN0_RX_SQHS_TH(_x)				USBDP_V3_REG_SET(_x, 4, 4)
#define USBDP_V3_TRSV_26E_LN0_RX_SQHS_TH_CLR				USBDP_V3_REG_CLR(4, 4)
#define USBDP_V3_TRSV_26E_LN0_RX_SQHS_FIL_EN				USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_26E_LN0_RX_SQHS_BW_EN(_x)				USBDP_V3_REG_SET(_x, 1, 2)
#define USBDP_V3_TRSV_26E_LN0_RX_SQHS_VREF_SEL				USBDP_V3_REG_MSK(0, 1)

#define EXYNOS_USBDP_COM_TRSV_066E	(0x19B8)
#define USBDP_V3_TRSV_066E_LN2_RX_SQHS_TH(_x)	USBDP_V3_REG_SET(_x, 4, 4)
#define USBDP_V3_TRSV_066E_LN2_RX_SQHS_TH_CLR	USBDP_V3_REG_CLR(4, 4)
#define USBDP_V3_TRSV_066E_LN2_RX_SQHS_FIL_EN		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_066E_LN2_RX_SQHS_BW_EN(_x)		USBDP_V3_REG_SET(_x, 1, 2)
#define USBDP_V3_TRSV_066E_LN2_RX_SQHS_VREF_SEL		USBDP_V3_REG_MSK(0, 1)
/*LFPS detect threshold control */
#define EXYNOS_USBDP_COM_TRSV_0270	(0x09C0)
#define USBDP_V3_TRSV_0270_LN0_RX_COMP_SKEW_CTRL(_x)	USBDP_V3_REG_SET(_x, 6, 2)
#define USBDP_V3_TRSV_0270_LN0_RX_OVRD_LFPS_DET_EN		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_0270_LN0_RX_LFPS_DET_EN		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_0270_LN0_RX_LFPS_TH_CTRL(_x)		USBDP_V3_REG_SET(_x, 1, 3)
#define USBDP_V3_TRSV_0270_LN0_RX_LFPS_TH_CTRL_CLR		USBDP_V3_REG_CLR(1, 3)
#define USBDP_V3_TRSV_0270_LN0_RX_LFPS_I_CTRL		USBDP_V3_REG_MSK(0, 1)

#define EXYNOS_USBDP_COM_TRSV_0670	(0x19C0)
#define USBDP_V3_TRSV_0670_LN2_RX_COMP_SKEW_CTRL(_x)	USBDP_V3_REG_SET(_x, 6, 2)
#define USBDP_V3_TRSV_0670_LN2_RX_OVRD_LFPS_DET_EN		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_0670_LN2_RX_LFPS_DET_EN		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_0670_LN2_RX_LFPS_TH_CTRL(_x)		USBDP_V3_REG_SET(_x, 1, 3)
#define USBDP_V3_TRSV_0670_LN2_RX_LFPS_TH_CTRL_CLR		USBDP_V3_REG_CLR(1, 3)
#define USBDP_V3_TRSV_0670_LN2_RX_LFPS_I_CTRL		USBDP_V3_REG_MSK(0, 1)
/* RX MF EQ Enable */
#define EXYNOS_USBDP_COM_TRSV_0241	(0x0904)
#define USBDP_V3_TRSV_0241_LN0_RX_CTLE_RL_HF_HBR3(_x)	USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_0241_LN0_RX_CTLE_MF_BWD_EN		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_0241_LN0_RX_CTLE_OC_DAC_PU		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_0241_LN0_RX_CTLE_OC_DAC_PU_CLR	USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_0241_LN0_RX_CTLE_I_MF_FWD_CTRL(_x)	USBDP_V3_REG_SET(_x, 0, 3)

#define EXYNOS_USBDP_COM_TRSV_0641	(0x1904)
#define USBDP_V3_TRSV_0641_LN2_RX_CTLE_RL_HF_HBR3(_x)	USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_0641_LN2_RX_CTLE_MF_BWD_EN		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_0641_LN2_RX_CTLE_OC_DAC_PU		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_0641_LN2_RX_CTLE_OC_DAC_PU_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_0641_LN2_RX_CTLE_I_MF_FWD_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 3)
/*Rx MF EQ control */
#define EXYNOS_USBDP_COM_TRSV_0311	(0x0C44)
#define USBDP_V3_TRSV_0311_LN0_RX_SSLMS_MF_INIT_RATE_SP(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_0311_LN0_RX_SSLMS_MF_INIT_RATE_SP_CLR	USBDP_V3_REG_CLR(0, 5)
#define EXYNOS_USBDP_COM_TRSV_0312	(0x0C48)
#define USBDP_V3_TRSV_0312_LN0_RX_SSLMS_MF_INIT_RATE_SSP(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_0312_LN0_RX_SSLMS_MF_INIT_RATE_SSP_CLR	USBDP_V3_REG_CLR(0, 5)
#define EXYNOS_USBDP_COM_TRSV_0711	(0x1C44)
#define USBDP_V3_TRSV_0711_LN2_RX_SSLMS_MF_INIT_RATE_SP(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_0711_LN2_RX_SSLMS_MF_INIT_RATE_SP_CLR	USBDP_V3_REG_CLR(0, 5)
#define EXYNOS_USBDP_COM_TRSV_0712	(0x1C48)
#define USBDP_V3_TRSV_0712_LN2_RX_SSLMS_MF_INIT_RATE_SSP(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_0712_LN2_RX_SSLMS_MF_INIT_RATE_SSP_CLR	USBDP_V3_REG_CLR(0, 5)

/* Rx HF EQ control */
#define EXYNOS_USBDP_COM_TRSV_030B	(0x0C2C)
#define USBDP_V3_TRSV_030B_LN0_RX_SSLMS_HF_INIT_RATE_SP(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_030B_LN0_RX_SSLMS_HF_INIT_RATE_SP_CLR	USBDP_V3_REG_CLR(0, 5)
#define EXYNOS_USBDP_COM_TRSV_030C	(0x0C30)
#define USBDP_V3_TRSV_030C_LN0_RX_SSLMS_HF_INIT_RATE_SSP(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_030C_LN0_RX_SSLMS_HF_INIT_RATE_SSP_CLR	USBDP_V3_REG_CLR(0, 5)
#define EXYNOS_USBDP_COM_TRSV_070B	(0x1C2C)
#define USBDP_V3_TRSV_070B_LN2_RX_SSLMS_HF_INIT_RATE_SP(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_070B_LN2_RX_SSLMS_HF_INIT_RATE_SP_CLR	USBDP_V3_REG_CLR(0, 5)
#define EXYNOS_USBDP_COM_TRSV_070C	(0x1C30)
#define USBDP_V3_TRSV_70C_LN2_RX_SSLMS_HF_INIT_RATE_SSP(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_70C_LN2_RX_SSLMS_HF_INIT_RATE_SSP_CLR	USBDP_V3_REG_CLR(0, 5)

/* DFE 1 tap contrl */
#define EXYNOS_USBDP_COM_TRSV_0279	(0x09E4)
#define USBDP_V3_TRSV_0279_LN0_RX_SSLMS_C1_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_0279_LN0_RX_SSLMS_C1_INIT_CLR	USBDP_V3_REG_CLR(0, 8)
#define EXYNOS_USBDP_COM_TRSV_0679	(0x19E4)
#define USBDP_V3_TRSV_0679_LN2_RX_SSLMS_C1_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_0679_LN2_RX_SSLMS_C1_INIT_CLR	USBDP_V3_REG_CLR(0, 8)

/* DFE 2 tap contrl */
#define EXYNOS_USBDP_COM_TRSV_027A	(0x09E8)
#define USBDP_V3_TRSV_027A_LN0_RX_SSLMS_C2_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_027A_LN0_RX_SSLMS_C2_INIT_CLR	USBDP_V3_REG_CLR(0, 8)
#define EXYNOS_USBDP_COM_TRSV_067A	(0x19E8)
#define USBDP_V3_TRSV_067A_LN2_RX_SSLMS_C2_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_067A_LN2_RX_SSLMS_C2_INIT_CLR	USBDP_V3_REG_CLR(0, 8)

/* DFE 3 tap contrl */
#define EXYNOS_USBDP_COM_TRSV_027B	(0x09EC)
#define USBDP_V3_TRSV_027B_LN0_RX_SSLMS_C3_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_027B_LN0_RX_SSLMS_C3_INIT_CLR	USBDP_V3_REG_CLR(0, 8)
#define EXYNOS_USBDP_COM_TRSV_067B	(0x19EC)
#define USBDP_V3_TRSV_067B_LN2_RX_SSLMS_C3_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_067B_LN2_RX_SSLMS_C3_INIT_CLR	USBDP_V3_REG_CLR(0, 8)

/* DFE 4 tap contrl */
#define EXYNOS_USBDP_COM_TRSV_027C	(0x09F0)
#define USBDP_V3_TRSV_027C_LN0_RX_SSLMS_C4_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_027C_LN0_RX_SSLMS_C4_INIT_CLR	USBDP_V3_REG_CLR(0, 8)
#define EXYNOS_USBDP_COM_TRSV_067C	(0x19F0)
#define USBDP_V3_TRSV_067C_LN2_RX_SSLMS_C4_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_067C_LN2_RX_SSLMS_C4_INIT_CLR	USBDP_V3_REG_CLR(0, 8)

/* DFE 5 tap contrl */
#define EXYNOS_USBDP_COM_TRSV_027D	(0x09F4)
#define USBDP_V3_TRSV_027D_LN0_RX_SSLMS_C5_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_027D_LN0_RX_SSLMS_C5_INIT_CLR	USBDP_V3_REG_CLR(0, 8)
#define EXYNOS_USBDP_COM_TRSV_067D	(0x19F4)
#define USBDP_V3_TRSV_067D_LN2_RX_SSLMS_C5_INIT(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_067D_LN2_RX_SSLMS_C5_INIT_CLR	USBDP_V3_REG_CLR(0, 8)


/* RX termination */
#define EXYNOS_USBDP_COM_TRSV_02BD	(0x0AF4)
#define USBDP_V3_TRSV_02BD_LN0_RX_OVRD_CAL_RSTN		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_02BD_LN0_RX_RCAL_RSTN		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_02BD_LN0_RX_RCAL_OPT_CODE(_x)	USBDP_V3_REG_SET(_x, 4, 2)
#define USBDP_V3_TRSV_02BD_LN0_RX_RTERM_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_TRSV_02BD_LN0_RX_RTERM_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)

#define EXYNOS_USBDP_COM_TRSV_06BD	(0x1AF4)
#define USBDP_V3_TRSV_06BD_LN2_RX_OVRD_CAL_RSTN		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_06BD_LN2_RX_RCAL_RSTN		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_06BD_LN2_RX_RCAL_OPT_CODE(_x)	USBDP_V3_REG_SET(_x, 4, 2)
#define USBDP_V3_TRSV_06BD_LN2_RX_RTERM_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_TRSV_06BD_LN2_RX_RTERM_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)

/* TX Amplitude */
#define EXYNOS_USBDP_COM_TRSV_0404	(0x1010)
#define USBDP_V3_TRSV_0404_OVRD_LN1_TX_DRV_LVL_CTRL	USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_0404_LN1_TX_DRV_LVL_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_0404_LN1_TX_DRV_LVL_CTRL_CLR		USBDP_V3_REG_CLR(0, 5)

#define EXYNOS_USBDP_COM_TRSV_0804	(0x2010)
#define USBDP_V3_TRSV_0804_OVRD_LN3_TX_DRV_LVL_CTRL	USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_0804_LN3_TX_DRV_LVL_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_TRSV_0804_LN3_TX_DRV_LVL_CTRL_CLR		USBDP_V3_REG_CLR(0, 5)
/* TX De-emphasis */
#define EXYNOS_USBDP_COM_TRSV_0405	(0x1014)
#define USBDP_V3_TRSV_0405_OVRD_LN1_TX_DRV_POST_LVL_CTRL		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_0405_LN1_TX_DRV_POST_LVL_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_TRSV_0405_LN1_TX_DRV_POST_LVL_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)

#define EXYNOS_USBDP_COM_TRSV_0805	(0x2014)
#define USBDP_V3_TRSV_0805_OVRD_LN3_TX_DRV_POST_LVL_CTRL		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_0805_LN3_TX_DRV_LVL_POST_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_TRSV_0805_LN3_TX_DRV_LVL_POST_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)

/* TX Pre-Shoot */
#define EXYNOS_USBDP_COM_TRSV_0406	(0x1018)
#define USBDP_V3_TRSV_0406_OVRD_LN1_TX_DRV_PRE_LVL_CTRL		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_0406_LN1_TX_DRV_PRE_LVL_CTRL(_x)		USBDP_V3_REG_SET(_x, 2, 4)
#define USBDP_V3_TRSV_0406_LN1_TX_DRV_PRE_LVL_CTRL_CLR		USBDP_V3_REG_CLR(2, 4)
#define USBDP_V3_TRSV_0406_LN1_TX_OVRD_DRV_IDRV_EN			USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_0406_LN1_TX_DRV_IDRV_EN			USBDP_V3_REG_MSK(0, 1)

#define EXYNOS_USBDP_COM_TRSV_0806	(0x2018)
#define USBDP_V3_TRSV_0806_OVRD_LN3_TX_DRV_PRE_LVL_CTRL		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_0806_LN3_TX_DRV_PRE_LVL_CTRL(_x)		USBDP_V3_REG_SET(_x, 2, 4)
#define USBDP_V3_TRSV_0806_LN3_TX_DRV_PRE_LVL_CTRL_CLR		USBDP_V3_REG_CLR(2, 4)
#define USBDP_V3_TRSV_0806_LN3_TX_OVRD_DRV_IDRV_EN			USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_0806_LN3_TX_DRV_IDRV_EN			USBDP_V3_REG_MSK(0, 1)

/* TX IDRV UP */
#define EXYNOS_USBDP_COM_TRSV_0407	(0x101C)
#define USBDP_V3_TRSV_0407_LN1_TX_DRV_IDRV_IUP_CTRL(_x)		USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_0407_LN1_TX_DRV_IDRV_IUP_CTRL_CLR		USBDP_V3_REG_CLR(5, 3)

#define EXYNOS_USBDP_COM_TRSV_0807	(0x201C)
#define USBDP_V3_TRSV_0807_LN3_TX_DRV_IDRV_IUP_CTRL(_x)		USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_0807_LN3_TX_DRV_IDRV_IUP_CTRL_CLR		USBDP_V3_REG_CLR(5, 3)


/* TX IDRV DN */
#define EXYNOS_USBDP_COM_CMN_041C	(0x041C)
#define USBDP_V3_CMN_041C_LN0_TX_DRV_IDRV_IDN_CTRL(_x)		USBDP_V3_REG_SET(_x, 4, 3)
#define USBDP_V3_CMN_041C_LN0_TX_DRV_IDRV_IDN_CTRL_CLR		USBDP_V3_REG_CLR(4, 3)
#define USBDP_V3_CMN_041C_LN1_TX_DRV_IDRV_IDN_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define USBDP_V3_CMN_041C_LN1_TX_DRV_IDRV_IDN_CTRL_CLR		USBDP_V3_REG_CLR(0, 3)

#define EXYNOS_USBDP_COM_CMN_0420	(0x0420)
#define USBDP_V3_CMN_0420_LN2_TX_DRV_IDRV_IDN_CTRL(_x)		USBDP_V3_REG_SET(_x, 4, 3)
#define USBDP_V3_CMN_0420_LN2_TX_DRV_IDRV_IDN_CTRL_CLR		USBDP_V3_REG_CLR(4, 3)
#define USBDP_V3_CMN_0420_LN3_TX_DRV_IDRV_IDN_CTRL(_x)		USBDP_V3_REG_SET(_x, 0, 3)
#define USBDP_V3_CMN_0420_LN3_TX_DRV_IDRV_IDN_CTRL_CLR		USBDP_V3_REG_CLR(0, 3)

/* TX UP/DN termination */
#define EXYNOS_USBDP_COM_TRSV_0420	(0x1080)
#define USBDP_V3_TRSV_0420_LN1_TX_RCAL_UP_CODE(_x)			USBDP_V3_REG_SET(_x, 4, 4)
#define USBDP_V3_TRSV_0420_LN1_TX_RCAL_UP_CODE_CLR			USBDP_V3_REG_CLR(4, 4)
#define USBDP_V3_TRSV_0420_LN1_TX_RCAL_DN_CODE(_x)			USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_TRSV_0420_LN1_TX_RCAL_DN_CODE_CLR			USBDP_V3_REG_CLR(0, 4)

#define EXYNOS_USBDP_COM_TRSV_0820	(0x2080)
#define USBDP_V3_TRSV_0820_LN3_TX_RCAL_UP_CODE(_x)			USBDP_V3_REG_SET(_x, 4, 4)
#define USBDP_V3_TRSV_0820_LN3_TX_RCAL_UP_CODE_CLR			USBDP_V3_REG_CLR(4, 4)
#define USBDP_V3_TRSV_0820_LN3_TX_RCAL_DN_CODE(_x)			USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_TRSV_0820_LN3_TX_RCAL_DN_CODE_CLR			USBDP_V3_REG_CLR(0, 4)

/* tune control */
/* RX tune */
#define EXYNOS_USBDP_COM_TRSV_028C	(0x0A30)
#define USBDP_V3_TRSV_028C_LN0_RX_SSLMS_ADAP_COEF_SEL		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_TRSV_028C_LN0_RX_SSLMS_ADAP_COEF_SEL_CLR		USBDP_V3_REG_CLR(0, 8)
#define EXYNOS_USBDP_COM_TRSV_068C	(0x1A30)
#define USBDP_V3_TRSV_068C_LN2_RX_SSLMS_ADAP_COEF_SEL		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_TRSV_068C_LN2_RX_SSLMS_ADAP_COEF_SEL_CLR		USBDP_V3_REG_CLR(0, 8)

/* TX up/dn term tune */
#define EXYNOS_USBDP_COM_TRSV_041F	(0x107C)
#define USBDP_V3_TRSV_041F_LN1_TX_RCAL_UP_OPT_CODE(_x)		USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_041F_LN1_TX_RCAL_UP_OPT_CODE_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_041F_LN1_TX_RCAL_DN_OPT_CODE(_x)		USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_041F_LN1_TX_RCAL_DN_OPT_CODE_CLR		USBDP_V3_REG_CLR(0, 2)
#define EXYNOS_USBDP_COM_TRSV_081F	(0x207C)
#define USBDP_V3_TRSV_081F_LN3_TX_RCAL_UP_OPT_CODE(_x)		USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_081F_LN3_TX_RCAL_UP_OPT_CODE_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_081F_LN3_TX_RCAL_DN_OPT_CODE(_x)		USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_081F_LN3_TX_RCAL_DN_OPT_CODE_CLR		USBDP_V3_REG_CLR(0, 2)

/* Gen2 TX Preshoot / Amp / De-emp Tuning @ Link(from link 1.80a) */
#define EXYNOS_USBDRD_LCSR_TX_DEEMPH	(0xD060)
#define USBDRD_LCSR_TX_DEEMPH(_x)		    USBDP_V3_REG_SET(_x, 12, 6)
#define USBDRD_LCSR_TX_DEEMPH_CLR		    USBDP_V3_REG_CLR(12, 6)
#define USBDRD_LCSR_TX_AMP(_x)		    USBDP_V3_REG_SET(_x, 6, 6)
#define USBDRD_LCSR_TX_AMP_CLR		    USBDP_V3_REG_CLR(6, 6)
#define USBDRD_LCSR_TX_PRESHOOT(_x)		    USBDP_V3_REG_SET(_x, 0, 6)
#define USBDRD_LCSR_TX_PRESHOOT_CLR		    USBDP_V3_REG_CLR(0, 6)

#define EXYNOS_USBDRD_LCSR_TX_DEEMPH_1	(0xD064)
#define USBDRD_LCSR_TX_DEEMPH_1(_x)		    USBDP_V3_REG_SET(_x, 12, 6)
#define USBDRD_LCSR_TX_DEEMPH_1_CLR		    USBDP_V3_REG_CLR(12, 6)
#define USBDRD_LCSR_TX_AMP_1(_x)		    USBDP_V3_REG_SET(_x, 6, 6)
#define USBDRD_LCSR_TX_AMP_1_CLR		    USBDP_V3_REG_CLR(6, 6)
#define USBDRD_LCSR_TX_PRESHOOT_1(_x)		    USBDP_V3_REG_SET(_x, 0, 6)
#define USBDRD_LCSR_TX_PRESHOOT_1_CLR		    USBDP_V3_REG_CLR(0, 6)

#define EXYNOS_USBDRD_LCSR_TX_DEEMPH_2	(0xD068)
#define USBDRD_LCSR_TX_DEEMPH_2(_x)		    USBDP_V3_REG_SET(_x, 12, 6)
#define USBDRD_LCSR_TX_DEEMPH_2_CLR		    USBDP_V3_REG_CLR(12, 6)
#define USBDRD_LCSR_TX_AMP_2(_x)		    USBDP_V3_REG_SET(_x, 6, 6)
#define USBDRD_LCSR_TX_AMP_2_CLR		    USBDP_V3_REG_CLR(6, 6)
#define USBDRD_LCSR_TX_PRESHOOT_2(_x)		    USBDP_V3_REG_SET(_x, 0, 6)
#define USBDRD_LCSR_TX_PRESHOOT_2_CLR		    USBDP_V3_REG_CLR(0, 6)


/* Gen1 TX Preshoot / Amp / De-emp Tuning @ Link(from PCS) */
#define EXYNOS_PCS_LEQ_HS_TX_COEF_MAP_0	(0x0410)
#define PCS_LEQ_HS_TX_COEF_MAP_0_DEEMPH(_x)		    USBDP_V3_REG_SET(_x, 12, 6)
#define PCS_LEQ_HS_TX_COEF_MAP_0_DEEMPH_CLR		    USBDP_V3_REG_CLR(12, 4)
#define PCS_LEQ_HS_TX_COEF_MAP_0_AMP(_x)		    USBDP_V3_REG_SET(_x, 6, 6)
#define PCS_LEQ_HS_TX_COEF_MAP_0_AMP_CLR		    USBDP_V3_REG_CLR(6, 6)
#define PCS_LEQ_HS_TX_COEF_MAP_0_PRESHOOT(_x)		    USBDP_V3_REG_SET(_x, 0, 6)
#define PCS_LEQ_HS_TX_COEF_MAP_0_PRESHOOT_CLR		    USBDP_V3_REG_CLR(0, 6)


/* EOM test - 2019.07.11*/
#define EXYNOS_USBDP_V3_TRSV_REG02B4	(0x0AD0)
#define USBDP_V3_TRSV_LN0_RX_EFOM_NUM_OF_SAMPLE__13_8_MSK		USBDP_V3_REG_MSK(0, 6)
#define USBDP_V3_TRSV_LN0_RX_EFOM_NUM_OF_SAMPLE__13_8_CLR		USBDP_V3_REG_CLR(0, 6)
#define USBDP_V3_TRSV_LN0_RX_EFOM_NUM_OF_SAMPLE__13_8_SET(_x)	USBDP_V3_REG_SET(_x, 0, 6)
#define USBDP_V3_TRSV_LN0_RX_EFOM_NUM_OF_SAMPLE__13_8_GET(_R)	USBDP_V3_REG_GET(_R, 0, 6)

#define EXYNOS_USBDP_V3_TRSV_REG02B5	(0x0AD4)
#define USBDP_V3_TRSV_LN0_RX_EFOM_NUM_OF_SAMPLE__7_0_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_TRSV_LN0_RX_EFOM_NUM_OF_SAMPLE__7_0_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_TRSV_LN0_RX_EFOM_NUM_OF_SAMPLE__7_0_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_LN0_RX_EFOM_NUM_OF_SAMPLE__7_0_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG06B4	(0x1AD0)
#define USBDP_V3_TRSV_LN2_RX_EFOM_NUM_OF_SAMPLE__13_8_MSK		USBDP_V3_REG_MSK(0, 6)
#define USBDP_V3_TRSV_LN2_RX_EFOM_NUM_OF_SAMPLE__13_8_CLR		USBDP_V3_REG_CLR(0, 6)
#define USBDP_V3_TRSV_LN2_RX_EFOM_NUM_OF_SAMPLE__13_8_SET(_x)	USBDP_V3_REG_SET(_x, 0, 6)
#define USBDP_V3_TRSV_LN2_RX_EFOM_NUM_OF_SAMPLE__13_8_GET(_R)	USBDP_V3_REG_GET(_R, 0, 6)

#define EXYNOS_USBDP_V3_TRSV_REG06B5	(0x1AD4)
#define USBDP_V3_TRSV_LN2_RX_EFOM_NUM_OF_SAMPLE__7_0_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_TRSV_LN2_RX_EFOM_NUM_OF_SAMPLE__7_0_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_TRSV_LN2_RX_EFOM_NUM_OF_SAMPLE__7_0_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_LN2_RX_EFOM_NUM_OF_SAMPLE__7_0_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0260	(0x0980)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_ODD_CTRL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_ODD_CTRL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_ODD_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_ODD_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0262	(0x0988)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_EVEN_CTRL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_EVEN_CTRL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_EVEN_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_EVEN_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0256	(0x0958)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_ADAP_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_ADAP_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_ADAP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_ADAP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN0_RX_DFE_ADAP_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN0_RX_DFE_ADAP_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN0_RX_DFE_ADAP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN0_RX_DFE_ADAP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_VGA_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_VGA_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_VGA_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_VGA_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_EOM_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_EOM_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_EOM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_EOM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN0_RX_DFE_EOM_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN0_RX_DFE_EOM_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN0_RX_DFE_EOM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN0_RX_DFE_EOM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_EOM_PI_DIV_SEL_MSK		USBDP_V3_REG_MSK(0, 3)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_EOM_PI_DIV_SEL_CLR		USBDP_V3_REG_CLR(0, 3)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_EOM_PI_DIV_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 3)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_EOM_PI_DIV_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG0660	(0x1980)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_VREF_ODD_CTRL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_VREF_ODD_CTRL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_VREF_ODD_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_VREF_ODD_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0662	(0x1988)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_VREF_EVEN_CTRL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_VREF_EVEN_CTRL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_VREF_EVEN_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_VREF_EVEN_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0656	(0x1958)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_ADAP_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_ADAP_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_ADAP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_ADAP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN2_RX_DFE_ADAP_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN2_RX_DFE_ADAP_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN2_RX_DFE_ADAP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN2_RX_DFE_ADAP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_VGA_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_VGA_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_VGA_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_VGA_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_EOM_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_EOM_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_EOM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DFE_EOM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN2_RX_DFE_EOM_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN2_RX_DFE_EOM_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN2_RX_DFE_EOM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN2_RX_DFE_EOM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_EOM_PI_DIV_SEL_MSK		USBDP_V3_REG_MSK(0, 3)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_EOM_PI_DIV_SEL_CLR		USBDP_V3_REG_CLR(0, 3)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_EOM_PI_DIV_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 3)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_EOM_PI_DIV_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 3)

#define EXYNOS_USBDP_V3_TRSV_REG0257	(0x095C)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_EOM_PI_STR_CTRL_MSK		USBDP_V3_REG_MSK(0, 4)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_EOM_PI_STR_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_EOM_PI_STR_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_TRSV_LN0_ANA_RX_DFE_EOM_PI_STR_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG0657	(0x195C)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_EOM_PI_STR_CTRL_MSK		USBDP_V3_REG_MSK(0, 4)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_EOM_PI_STR_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_EOM_PI_STR_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_TRSV_LN2_ANA_RX_DFE_EOM_PI_STR_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG02B1	(0x0AC4)
#define USBDP_V3_TRSV_LN0_OVRD_RX_EFOM_DONE_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN0_OVRD_RX_EFOM_DONE_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN0_OVRD_RX_EFOM_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN0_OVRD_RX_EFOM_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_DONE_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_DONE_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_MODE_MSK		USBDP_V3_REG_MSK(2, 3)
#define USBDP_V3_TRSV_LN0_RX_EFOM_MODE_CLR		USBDP_V3_REG_CLR(2, 3)
#define USBDP_V3_TRSV_LN0_RX_EFOM_MODE_SET(_x)	USBDP_V3_REG_SET(_x, 2, 3)
#define USBDP_V3_TRSV_LN0_RX_EFOM_MODE_GET(_R)	USBDP_V3_REG_GET(_R, 2, 3)
#define USBDP_V3_TRSV_LN0_OVRD_RX_EFOM_START_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_OVRD_RX_EFOM_START_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_OVRD_RX_EFOM_START_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_OVRD_RX_EFOM_START_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_START_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_START_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_START_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_START_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06B1	(0x1AC4)
#define USBDP_V3_TRSV_LN2_OVRD_RX_EFOM_DONE_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN2_OVRD_RX_EFOM_DONE_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN2_OVRD_RX_EFOM_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN2_OVRD_RX_EFOM_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_DONE_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_DONE_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_MODE_MSK		USBDP_V3_REG_MSK(2, 3)
#define USBDP_V3_TRSV_LN2_RX_EFOM_MODE_CLR		USBDP_V3_REG_CLR(2, 3)
#define USBDP_V3_TRSV_LN2_RX_EFOM_MODE_SET(_x)	USBDP_V3_REG_SET(_x, 2, 3)
#define USBDP_V3_TRSV_LN2_RX_EFOM_MODE_GET(_R)	USBDP_V3_REG_GET(_R, 2, 3)
#define USBDP_V3_TRSV_LN2_OVRD_RX_EFOM_START_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_OVRD_RX_EFOM_START_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_OVRD_RX_EFOM_START_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_OVRD_RX_EFOM_START_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_START_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_START_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_START_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_START_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG02B2	(0x0AC8)
#define USBDP_V3_TRSV_LN0_RX_EFOM_VREF_RESOL_MSK		USBDP_V3_REG_MSK(5, 3)
#define USBDP_V3_TRSV_LN0_RX_EFOM_VREF_RESOL_CLR		USBDP_V3_REG_CLR(5, 3)
#define USBDP_V3_TRSV_LN0_RX_EFOM_VREF_RESOL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_LN0_RX_EFOM_VREF_RESOL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 3)
#define USBDP_V3_TRSV_LN0_RX_EFOM_START_SSM_DISABLE_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_START_SSM_DISABLE_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_START_SSM_DISABLE_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_START_SSM_DISABLE_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_H_WEIGHT_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_H_WEIGHT_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_H_WEIGHT_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_H_WEIGHT_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_V_WEIGHT_MSK		USBDP_V3_REG_MSK(0, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_V_WEIGHT_CLR		USBDP_V3_REG_CLR(0, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_V_WEIGHT_SET(_x)	USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_V_WEIGHT_GET(_R)	USBDP_V3_REG_GET(_R, 0, 2)

#define EXYNOS_USBDP_V3_TRSV_REG06B2	(0x1AC8)
#define USBDP_V3_TRSV_LN2_RX_EFOM_VREF_RESOL_MSK		USBDP_V3_REG_MSK(5, 3)
#define USBDP_V3_TRSV_LN2_RX_EFOM_VREF_RESOL_CLR		USBDP_V3_REG_CLR(5, 3)
#define USBDP_V3_TRSV_LN2_RX_EFOM_VREF_RESOL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_LN2_RX_EFOM_VREF_RESOL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 3)
#define USBDP_V3_TRSV_LN2_RX_EFOM_START_SSM_DISABLE_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_START_SSM_DISABLE_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_START_SSM_DISABLE_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_START_SSM_DISABLE_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_H_WEIGHT_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_H_WEIGHT_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_H_WEIGHT_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_H_WEIGHT_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_V_WEIGHT_MSK		USBDP_V3_REG_MSK(0, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_V_WEIGHT_CLR		USBDP_V3_REG_CLR(0, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_V_WEIGHT_SET(_x)	USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_V_WEIGHT_GET(_R)	USBDP_V3_REG_GET(_R, 0, 2)

#define EXYNOS_USBDP_V3_CMN_REG00C5	(0x0314)
#define USBDP_V3_CMN_OVRD_PCS_REF_FREQ_SEL_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_CMN_OVRD_PCS_REF_FREQ_SEL_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_CMN_OVRD_PCS_REF_FREQ_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_CMN_OVRD_PCS_REF_FREQ_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_CMN_PCS_REF_FREQ_SEL_MSK		USBDP_V3_REG_MSK(4, 2)
#define USBDP_V3_CMN_PCS_REF_FREQ_SEL_CLR		USBDP_V3_REG_CLR(4, 2)
#define USBDP_V3_CMN_PCS_REF_FREQ_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 4, 2)
#define USBDP_V3_CMN_PCS_REF_FREQ_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 4, 2)
#define USBDP_V3_CMN_OVRD_PCS_RX_CTLE_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_CTLE_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_CTLE_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_CTLE_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_PCS_RX_CTLE_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_PCS_RX_CTLE_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_PCS_RX_CTLE_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_PCS_RX_CTLE_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_DFE_ADAP_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_DFE_ADAP_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_DFE_ADAP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_DFE_ADAP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PCS_RX_DFE_ADAP_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PCS_RX_DFE_ADAP_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PCS_RX_DFE_ADAP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PCS_RX_DFE_ADAP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG024C	(0x0930)
#define USBDP_V3_TRSV_LN0_RX_DES_DATA_WIDTH_SEL_HBR2_MSK		USBDP_V3_REG_MSK(6, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_DATA_WIDTH_SEL_HBR2_CLR		USBDP_V3_REG_CLR(6, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_DATA_WIDTH_SEL_HBR2_SET(_x)	USBDP_V3_REG_SET(_x, 6, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_DATA_WIDTH_SEL_HBR2_GET(_R)	USBDP_V3_REG_GET(_R, 6, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_DATA_WIDTH_SEL_HBR3_MSK		USBDP_V3_REG_MSK(4, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_DATA_WIDTH_SEL_HBR3_CLR		USBDP_V3_REG_CLR(4, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_DATA_WIDTH_SEL_HBR3_SET(_x)	USBDP_V3_REG_SET(_x, 4, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_DATA_WIDTH_SEL_HBR3_GET(_R)	USBDP_V3_REG_GET(_R, 4, 2)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN0_RX_DES_EN_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_EN_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_NON_DATA_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_NON_DATA_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_NON_DATA_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_NON_DATA_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_RX_DES_NON_DATA_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_RX_DES_NON_DATA_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_RX_DES_NON_DATA_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_RX_DES_NON_DATA_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG024D	(0x0934)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_RSTN_MSK		USBDP_V3_REG_MSK(3, 2)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_RSTN_CLR		USBDP_V3_REG_CLR(3, 2)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 2)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DES_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 2)
#define USBDP_V3_TRSV_LN0_RX_DES_RSTN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN0_RX_DES_RSTN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN0_RX_DES_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN0_RX_DES_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_DES_DATA_CLEAR_DELAY_SEL_MSK		USBDP_V3_REG_MSK(0, 2)
#define USBDP_V3_TRSV_LN0_ANA_RX_DES_DATA_CLEAR_DELAY_SEL_CLR		USBDP_V3_REG_CLR(0, 2)
#define USBDP_V3_TRSV_LN0_ANA_RX_DES_DATA_CLEAR_DELAY_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_LN0_ANA_RX_DES_DATA_CLEAR_DELAY_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 2)


#define EXYNOS_USBDP_V3_TRSV_REG064C	(0x1930)
#define USBDP_V3_TRSV_LN2_RX_DES_DATA_WIDTH_SEL_HBR2_MSK		USBDP_V3_REG_MSK(6, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_DATA_WIDTH_SEL_HBR2_CLR		USBDP_V3_REG_CLR(6, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_DATA_WIDTH_SEL_HBR2_SET(_x)	USBDP_V3_REG_SET(_x, 6, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_DATA_WIDTH_SEL_HBR2_GET(_R)	USBDP_V3_REG_GET(_R, 6, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_DATA_WIDTH_SEL_HBR3_MSK		USBDP_V3_REG_MSK(4, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_DATA_WIDTH_SEL_HBR3_CLR		USBDP_V3_REG_CLR(4, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_DATA_WIDTH_SEL_HBR3_SET(_x)	USBDP_V3_REG_SET(_x, 4, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_DATA_WIDTH_SEL_HBR3_GET(_R)	USBDP_V3_REG_GET(_R, 4, 2)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN2_RX_DES_EN_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_EN_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_NON_DATA_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_NON_DATA_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_NON_DATA_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_NON_DATA_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_RX_DES_NON_DATA_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_RX_DES_NON_DATA_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_RX_DES_NON_DATA_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_RX_DES_NON_DATA_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG064D	(0x1934)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_RSTN_MSK		USBDP_V3_REG_MSK(3, 2)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_RSTN_CLR		USBDP_V3_REG_CLR(3, 2)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 2)
#define USBDP_V3_TRSV_OVRD_LN2_RX_DES_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 2)
#define USBDP_V3_TRSV_LN2_RX_DES_RSTN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN2_RX_DES_RSTN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN2_RX_DES_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN2_RX_DES_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_DES_DATA_CLEAR_DELAY_SEL_MSK		USBDP_V3_REG_MSK(0, 2)
#define USBDP_V3_TRSV_LN2_ANA_RX_DES_DATA_CLEAR_DELAY_SEL_CLR		USBDP_V3_REG_CLR(0, 2)
#define USBDP_V3_TRSV_LN2_ANA_RX_DES_DATA_CLEAR_DELAY_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_LN2_ANA_RX_DES_DATA_CLEAR_DELAY_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 2)



#define EXYNOS_USBDP_V3_TRSV_REG02B3	(0x0ACC)
#define USBDP_V3_TRSV_LN0_RX_EFOM_SETTLE_TIME_MSK		USBDP_V3_REG_MSK(4, 4)
#define USBDP_V3_TRSV_LN0_RX_EFOM_SETTLE_TIME_CLR		USBDP_V3_REG_CLR(4, 4)
#define USBDP_V3_TRSV_LN0_RX_EFOM_SETTLE_TIME_SET(_x)	USBDP_V3_REG_SET(_x, 4, 4)
#define USBDP_V3_TRSV_LN0_RX_EFOM_SETTLE_TIME_GET(_R)	USBDP_V3_REG_GET(_R, 4, 4)
#define USBDP_V3_TRSV_LN0_RX_EFOM_BIT_WIDTH_SEL_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_BIT_WIDTH_SEL_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_BIT_WIDTH_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_BIT_WIDTH_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_LN0_RX_EFOM_RSTN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_RSTN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_RX_EFOM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06B3	(0x1ACC)
#define USBDP_V3_TRSV_LN2_RX_EFOM_SETTLE_TIME_MSK		USBDP_V3_REG_MSK(4, 4)
#define USBDP_V3_TRSV_LN2_RX_EFOM_SETTLE_TIME_CLR		USBDP_V3_REG_CLR(4, 4)
#define USBDP_V3_TRSV_LN2_RX_EFOM_SETTLE_TIME_SET(_x)	USBDP_V3_REG_SET(_x, 4, 4)
#define USBDP_V3_TRSV_LN2_RX_EFOM_SETTLE_TIME_GET(_R)	USBDP_V3_REG_GET(_R, 4, 4)
#define USBDP_V3_TRSV_LN2_RX_EFOM_BIT_WIDTH_SEL_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_BIT_WIDTH_SEL_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_BIT_WIDTH_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_BIT_WIDTH_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_LN2_RX_EFOM_RSTN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_RSTN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_RX_EFOM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG0155	(0x0554)
#define USBDP_V3_CMN_TXCLK_GMUX_RSTN_BIAS_EN_DOWN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_TXCLK_GMUX_RSTN_BIAS_EN_DOWN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_TXCLK_GMUX_RSTN_BIAS_EN_DOWN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_TXCLK_GMUX_RSTN_BIAS_EN_DOWN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_RX_SSLMS_WAIT_OFS_CAL_DONE_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_RX_SSLMS_WAIT_OFS_CAL_DONE_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_RX_SSLMS_WAIT_OFS_CAL_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_RX_SSLMS_WAIT_OFS_CAL_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_EFOM_LEGACY_MODE_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_EFOM_LEGACY_MODE_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_EFOM_LEGACY_MODE_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_EFOM_LEGACY_MODE_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_RX_OC_LEGACY_MODE_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_RX_OC_LEGACY_MODE_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_RX_OC_LEGACY_MODE_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_RX_OC_LEGACY_MODE_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_CMN_RSTN_MASKING_LEGACY_MODE_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_CMN_RSTN_MASKING_LEGACY_MODE_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_CMN_RSTN_MASKING_LEGACY_MODE_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_CMN_RSTN_MASKING_LEGACY_MODE_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)





#define EXYNOS_USBDP_V3_CMN_REG0121	(0x0484)
#define USBDP_V3_CMN_POWER_OFF_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_CMN_POWER_OFF_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_CMN_POWER_OFF_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_CMN_POWER_OFF_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_CMN_PCS_RX_CLK_INV_SP_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_CMN_PCS_RX_CLK_INV_SP_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_CMN_PCS_RX_CLK_INV_SP_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_CMN_PCS_RX_CLK_INV_SP_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_CMN_PCS_RX_CLK_INV_SSP_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_CMN_PCS_RX_CLK_INV_SSP_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_CMN_PCS_RX_CLK_INV_SSP_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_CMN_PCS_RX_CLK_INV_SSP_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_CMN_LANE_SSM_LEGACY_MODE_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_LANE_SSM_LEGACY_MODE_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_LANE_SSM_LEGACY_MODE_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_LANE_SSM_LEGACY_MODE_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_LCPLL_RATE_CHANGE_RESTART_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_LCPLL_RATE_CHANGE_RESTART_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_LCPLL_RATE_CHANGE_RESTART_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_LCPLL_RATE_CHANGE_RESTART_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_CDR_RATE_CHANGE_RESTART_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_CDR_RATE_CHANGE_RESTART_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_CDR_RATE_CHANGE_RESTART_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_CDR_RATE_CHANGE_RESTART_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_OFS_CAL_RATE_CHANGE_RESTART_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_OFS_CAL_RATE_CHANGE_RESTART_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_OFS_CAL_RATE_CHANGE_RESTART_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_OFS_CAL_RATE_CHANGE_RESTART_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0260	(0x0980)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_ODD_CTRL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_ODD_CTRL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_ODD_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_ODD_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0262	(0x0988)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_EVEN_CTRL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_EVEN_CTRL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_EVEN_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_DFE_VREF_EVEN_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG02BA	(0x0AE8)
#define USBDP_V3_TRSV_LN0_RX_EFOM_EOM_PH_SEL_MSK		USBDP_V3_REG_MSK(1, 7)
#define USBDP_V3_TRSV_LN0_RX_EFOM_EOM_PH_SEL_CLR		USBDP_V3_REG_CLR(1, 7)
#define USBDP_V3_TRSV_LN0_RX_EFOM_EOM_PH_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 1, 7)
#define USBDP_V3_TRSV_LN0_RX_EFOM_EOM_PH_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 1, 7)
#define USBDP_V3_TRSV_LN0_RXD_ALIGN_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_RXD_ALIGN_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_RXD_ALIGN_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_RXD_ALIGN_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06BA	(0x1AE8)
#define USBDP_V3_TRSV_LN2_RX_EFOM_EOM_PH_SEL_MSK		USBDP_V3_REG_MSK(1, 7)
#define USBDP_V3_TRSV_LN2_RX_EFOM_EOM_PH_SEL_CLR		USBDP_V3_REG_CLR(1, 7)
#define USBDP_V3_TRSV_LN2_RX_EFOM_EOM_PH_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 1, 7)
#define USBDP_V3_TRSV_LN2_RX_EFOM_EOM_PH_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 1, 7)
#define USBDP_V3_TRSV_LN2_RXD_ALIGN_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_RXD_ALIGN_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_RXD_ALIGN_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_RXD_ALIGN_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0261	(0x0984)
#define USBDP_V3_TRSV_LN0_RX_DFE_VREF_ODD_CTRL__7_0_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_TRSV_LN0_RX_DFE_VREF_ODD_CTRL__7_0_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_TRSV_LN0_RX_DFE_VREF_ODD_CTRL__7_0_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_LN0_RX_DFE_VREF_ODD_CTRL__7_0_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0263	(0x098C)
#define USBDP_V3_TRSV_LN0_RX_DFE_VREF_EVEN_CTRL__7_0_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_TRSV_LN0_RX_DFE_VREF_EVEN_CTRL__7_0_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_TRSV_LN0_RX_DFE_VREF_EVEN_CTRL__7_0_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_LN0_RX_DFE_VREF_EVEN_CTRL__7_0_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0661	(0x1984)
#define USBDP_V3_TRSV_LN2_RX_DFE_VREF_ODD_CTRL__7_0_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_TRSV_LN2_RX_DFE_VREF_ODD_CTRL__7_0_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_TRSV_LN2_RX_DFE_VREF_ODD_CTRL__7_0_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_LN2_RX_DFE_VREF_ODD_CTRL__7_0_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0663	(0x198C)
#define USBDP_V3_TRSV_LN2_RX_DFE_VREF_EVEN_CTRL__7_0_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_TRSV_LN2_RX_DFE_VREF_EVEN_CTRL__7_0_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_TRSV_LN2_RX_DFE_VREF_EVEN_CTRL__7_0_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_TRSV_LN2_RX_DFE_VREF_EVEN_CTRL__7_0_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_TRSV_REG0304	(0x0C10)
#define USBDP_V3_TRSV_LN0_MON_RX_SSLMS_VGA_MSK		USBDP_V3_REG_MSK(2, 5)
#define USBDP_V3_TRSV_LN0_MON_RX_SSLMS_VGA_CLR		USBDP_V3_REG_CLR(2, 5)
#define USBDP_V3_TRSV_LN0_MON_RX_SSLMS_VGA_SET(_x)	USBDP_V3_REG_SET(_x, 2, 5)
#define USBDP_V3_TRSV_LN0_MON_RX_SSLMS_VGA_GET(_R)	USBDP_V3_REG_GET(_R, 2, 5)
#define USBDP_V3_TRSV_LN0_MON_RX_SSLMS_ADAP_DONE_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_MON_RX_SSLMS_ADAP_DONE_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_MON_RX_SSLMS_ADAP_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_MON_RX_SSLMS_ADAP_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_MON_RX_EFOM_DONE_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_MON_RX_EFOM_DONE_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_MON_RX_EFOM_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_MON_RX_EFOM_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0704	(0x1C10)
#define USBDP_V3_TRSV_LN2_MON_RX_SSLMS_VGA_MSK		USBDP_V3_REG_MSK(2, 5)
#define USBDP_V3_TRSV_LN2_MON_RX_SSLMS_VGA_CLR		USBDP_V3_REG_CLR(2, 5)
#define USBDP_V3_TRSV_LN2_MON_RX_SSLMS_VGA_SET(_x)	USBDP_V3_REG_SET(_x, 2, 5)
#define USBDP_V3_TRSV_LN2_MON_RX_SSLMS_VGA_GET(_R)	USBDP_V3_REG_GET(_R, 2, 5)
#define USBDP_V3_TRSV_LN2_MON_RX_SSLMS_ADAP_DONE_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_MON_RX_SSLMS_ADAP_DONE_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_MON_RX_SSLMS_ADAP_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_MON_RX_SSLMS_ADAP_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_MON_RX_EFOM_DONE_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_MON_RX_EFOM_DONE_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_MON_RX_EFOM_DONE_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_MON_RX_EFOM_DONE_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG03C3	(0x0F0C)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__7_0_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__7_0_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__7_0_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__7_0_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)


#define EXYNOS_USBDP_V3_CMN_REG03BD	(0x0EF4)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__52_48_MSK		USBDP_V3_REG_MSK(0, 5)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__52_48_CLR		USBDP_V3_REG_CLR(0, 5)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__52_48_SET(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__52_48_GET(_R)	USBDP_V3_REG_GET(_R, 0, 5)

#define EXYNOS_USBDP_V3_CMN_REG03BE	(0x0EF8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__47_40_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__47_40_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__47_40_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__47_40_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG03BF	(0x0EFC)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__39_32_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__39_32_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__39_32_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__39_32_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG03C0	(0x0F00)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__31_24_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__31_24_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__31_24_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__31_24_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG03C1	(0x0F04)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__23_16_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__23_16_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__23_16_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__23_16_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG03C2	(0x0F08)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__15_8_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__15_8_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__15_8_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN0_MON_RX_EFOM_ERR_CNT__15_8_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG07BD	(0x1EF4)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__52_48_MSK		USBDP_V3_REG_MSK(0, 5)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__52_48_CLR		USBDP_V3_REG_CLR(0, 5)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__52_48_SET(_x)	USBDP_V3_REG_SET(_x, 0, 5)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__52_48_GET(_R)	USBDP_V3_REG_GET(_R, 0, 5)

#define EXYNOS_USBDP_V3_CMN_REG07BE	(0x1EF8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__47_40_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__47_40_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__47_40_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__47_40_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG07BF	(0x1EFC)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__39_32_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__39_32_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__39_32_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__39_32_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG07C0	(0x1F00)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__31_24_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__31_24_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__31_24_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__31_24_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG07C1	(0x1F04)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__23_16_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__23_16_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__23_16_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__23_16_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG07C2	(0x1F08)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__15_8_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__15_8_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__15_8_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__15_8_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)

#define EXYNOS_USBDP_V3_CMN_REG07C3	(0x1F0C)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__7_0_MSK		USBDP_V3_REG_MSK(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__7_0_CLR		USBDP_V3_REG_CLR(0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__7_0_SET(_x)	USBDP_V3_REG_SET(_x, 0, 8)
#define USBDP_V3_CMN_LN2_MON_RX_EFOM_ERR_CNT__7_0_GET(_R)	USBDP_V3_REG_GET(_R, 0, 8)


/* Loopback - bist test 2019.07.11 */
#define EXYNOS_USBDP_V3_CMN_REG00A3_EOM	(0x028C)
#define USBDP_V3_CMN_CMN_RESERVED1_MSK		USBDP_V3_REG_MSK(6, 2)
#define USBDP_V3_CMN_CMN_RESERVED1_CLR		USBDP_V3_REG_CLR(6, 2)
#define USBDP_V3_CMN_CMN_RESERVED1_SET(_x)	USBDP_V3_REG_SET(_x, 6, 2)
#define USBDP_V3_CMN_CMN_RESERVED1_GET(_R)	USBDP_V3_REG_GET(_R, 6, 2)
#define USBDP_V3_CMN_DP_TX_LINK_BW_MSK		USBDP_V3_REG_MSK(4, 2)
#define USBDP_V3_CMN_DP_TX_LINK_BW_CLR		USBDP_V3_REG_CLR(4, 2)
#define USBDP_V3_CMN_DP_TX_LINK_BW_SET(_x)	USBDP_V3_REG_SET(_x, 4, 2)
#define USBDP_V3_CMN_DP_TX_LINK_BW_GET(_R)	USBDP_V3_REG_GET(_R, 4, 2)
#define USBDP_V3_CMN_DP_LANE_EN_MSK		USBDP_V3_REG_MSK(0, 4)
#define USBDP_V3_CMN_DP_LANE_EN_CLR		USBDP_V3_REG_CLR(0, 4)
#define USBDP_V3_CMN_DP_LANE_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_CMN_DP_LANE_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 4)


#define EXYNOS_USBDP_V3_CMN_REG00B7	(0x02DC)
#define USBDP_V3_CMN_DP_BIST_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_DP_BIST_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_DP_BIST_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_DP_BIST_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_DP_BIST_USER_PATTERN_EN_MSK		USBDP_V3_REG_MSK(, 1)
#define USBDP_V3_CMN_DP_BIST_USER_PATTERN_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_DP_BIST_USER_PATTERN_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_DP_BIST_USER_PATTERN_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_CMN_REG00C4	(0x0310)
#define USBDP_V3_CMN_OVRD_PCS_INIT_RSTN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_INIT_RSTN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_INIT_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_CMN_OVRD_PCS_INIT_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_CMN_PCS_INIT_RSTN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_PCS_INIT_RSTN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_PCS_INIT_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_PCS_INIT_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_OVRD_PCS_LANE_RSTN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_LANE_RSTN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_LANE_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_OVRD_PCS_LANE_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_PCS_LANE_RSTN_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_CMN_PCS_LANE_RSTN_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_CMN_PCS_LANE_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_CMN_PCS_LANE_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_CMN_OVRD_PCS_PLL_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_PLL_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_PLL_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_OVRD_PCS_PLL_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PCS_PLL_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PCS_PLL_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PCS_PLL_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PCS_PLL_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_CMN_REG00C6	(0x0318)
#define USBDP_V3_CMN_OVRD_PCS_RX_DFE_ADAP_HOLD_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_DFE_ADAP_HOLD_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_DFE_ADAP_HOLD_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_DFE_ADAP_HOLD_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_CMN_PCS_RX_DFE_ADAP_HOLD_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_CMN_PCS_RX_DFE_ADAP_HOLD_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_CMN_PCS_RX_DFE_ADAP_HOLD_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_CMN_PCS_RX_DFE_ADAP_HOLD_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_FOM_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_FOM_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_FOM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_FOM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_CMN_PCS_RX_FOM_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_PCS_RX_FOM_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_PCS_RX_FOM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_PCS_RX_FOM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_SQHS_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_SQHS_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_SQHS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_SQHS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_PCS_RX_SQHS_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_PCS_RX_SQHS_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_PCS_RX_SQHS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_PCS_RX_SQHS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_TERM_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_TERM_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_TERM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_TERM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PCS_RX_TERM_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PCS_RX_TERM_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PCS_RX_TERM_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PCS_RX_TERM_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG021F	(0x087C)
#define USBDP_V3_TRSV_OVRD_LN0_RX_CDR_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_CDR_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_CDR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_CDR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN0_RX_CDR_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN0_RX_CDR_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN0_RX_CDR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN0_RX_CDR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_CDR_MODE_CTRL_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_CDR_MODE_CTRL_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_CDR_MODE_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_CDR_MODE_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN0_RX_CDR_MODE_CTRL_MSK		USBDP_V3_REG_MSK(0, 2)
#define USBDP_V3_TRSV_LN0_RX_CDR_MODE_CTRL_CLR		USBDP_V3_REG_CLR(0, 2)
#define USBDP_V3_TRSV_LN0_RX_CDR_MODE_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_LN0_RX_CDR_MODE_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 2)

#define EXYNOS_USBDP_V3_TRSV_REG061F	(0x187C)
#define USBDP_V3_TRSV_OVRD_LN2_RX_CDR_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_CDR_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_CDR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_CDR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN2_RX_CDR_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN2_RX_CDR_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN2_RX_CDR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN2_RX_CDR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_CDR_MODE_CTRL_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_CDR_MODE_CTRL_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_CDR_MODE_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_CDR_MODE_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN2_RX_CDR_MODE_CTRL_MSK		USBDP_V3_REG_MSK(0, 2)
#define USBDP_V3_TRSV_LN2_RX_CDR_MODE_CTRL_CLR		USBDP_V3_REG_CLR(0, 2)
#define USBDP_V3_TRSV_LN2_RX_CDR_MODE_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_LN2_RX_CDR_MODE_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 2)

#define EXYNOS_USBDP_V3_TRSV_REG02D0	(0x0B40)
#define USBDP_V3_TRSV_LN0_BIST_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_LN0_BIST_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_LN0_BIST_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_LN0_BIST_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN0_BIST_DATA_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN0_BIST_DATA_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN0_BIST_DATA_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN0_BIST_DATA_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_HOLD_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_HOLD_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_HOLD_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_HOLD_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_START_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_START_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_START_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_START_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_ERRINJ_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_ERRINJ_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_ERRINJ_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_ERRINJ_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_START_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_START_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_START_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_START_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06D0	(0x1B40)
#define USBDP_V3_TRSV_LN2_BIST_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_LN2_BIST_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_LN2_BIST_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_LN2_BIST_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN2_BIST_DATA_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN2_BIST_DATA_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN2_BIST_DATA_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN2_BIST_DATA_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_HOLD_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_HOLD_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_HOLD_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_HOLD_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_START_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_START_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_START_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_START_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_ERRINJ_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_ERRINJ_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_ERRINJ_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_ERRINJ_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_START_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_START_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_START_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_START_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG02CE	(0x0B38)
#define USBDP_V3_TRSV_LN0_TXD_DESKEW_FIX_DB_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_LN0_TXD_DESKEW_FIX_DB_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_LN0_TXD_DESKEW_FIX_DB_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_LN0_TXD_DESKEW_FIX_DB_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN0_TXD_DESKEW_BYPASS_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN0_TXD_DESKEW_BYPASS_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN0_TXD_DESKEW_BYPASS_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN0_TXD_DESKEW_BYPASS_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN0_TXD_DATA_CLK_TYPE_MAN_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN0_TXD_DATA_CLK_TYPE_MAN_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN0_TXD_DATA_CLK_TYPE_MAN_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN0_TXD_DATA_CLK_TYPE_MAN_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN0_TXD_CLK_TYPE_MSK		USBDP_V3_REG_MSK(3, 2)
#define USBDP_V3_TRSV_LN0_TXD_CLK_TYPE_CLR		USBDP_V3_REG_CLR(3, 2)
#define USBDP_V3_TRSV_LN0_TXD_CLK_TYPE_SET(_x)	USBDP_V3_REG_SET(_x, 3, 2)
#define USBDP_V3_TRSV_LN0_TXD_CLK_TYPE_GET(_R)	USBDP_V3_REG_GET(_R, 3, 2)
#define USBDP_V3_TRSV_LN0_TXD_DATA_TYPE_MSK		USBDP_V3_REG_MSK(1, 2)
#define USBDP_V3_TRSV_LN0_TXD_DATA_TYPE_CLR		USBDP_V3_REG_CLR(1, 2)
#define USBDP_V3_TRSV_LN0_TXD_DATA_TYPE_SET(_x)	USBDP_V3_REG_SET(_x, 1, 2)
#define USBDP_V3_TRSV_LN0_TXD_DATA_TYPE_GET(_R)	USBDP_V3_REG_GET(_R, 1, 2)
#define USBDP_V3_TRSV_LN0_RETIMEDLB_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_RETIMEDLB_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_RETIMEDLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_RETIMEDLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06CE	(0x1B38)
#define USBDP_V3_TRSV_LN2_TXD_DESKEW_FIX_DB_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_LN2_TXD_DESKEW_FIX_DB_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_LN2_TXD_DESKEW_FIX_DB_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_LN2_TXD_DESKEW_FIX_DB_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN2_TXD_DESKEW_BYPASS_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN2_TXD_DESKEW_BYPASS_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN2_TXD_DESKEW_BYPASS_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN2_TXD_DESKEW_BYPASS_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN2_TXD_DATA_CLK_TYPE_MAN_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN2_TXD_DATA_CLK_TYPE_MAN_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN2_TXD_DATA_CLK_TYPE_MAN_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN2_TXD_DATA_CLK_TYPE_MAN_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN2_TXD_CLK_TYPE_MSK		USBDP_V3_REG_MSK(3, 2)
#define USBDP_V3_TRSV_LN2_TXD_CLK_TYPE_CLR		USBDP_V3_REG_CLR(3, 2)
#define USBDP_V3_TRSV_LN2_TXD_CLK_TYPE_SET(_x)	USBDP_V3_REG_SET(_x, 3, 2)
#define USBDP_V3_TRSV_LN2_TXD_CLK_TYPE_GET(_R)	USBDP_V3_REG_GET(_R, 3, 2)
#define USBDP_V3_TRSV_LN2_TXD_DATA_TYPE_MSK		USBDP_V3_REG_MSK(1, 2)
#define USBDP_V3_TRSV_LN2_TXD_DATA_TYPE_CLR		USBDP_V3_REG_CLR(1, 2)
#define USBDP_V3_TRSV_LN2_TXD_DATA_TYPE_SET(_x)	USBDP_V3_REG_SET(_x, 1, 2)
#define USBDP_V3_TRSV_LN2_TXD_DATA_TYPE_GET(_R)	USBDP_V3_REG_GET(_R, 1, 2)
#define USBDP_V3_TRSV_LN2_RETIMEDLB_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_RETIMEDLB_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_RETIMEDLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_RETIMEDLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0207_EOM	(0x081C)
#define USBDP_V3_TRSV_LN0_TX_DRV_IDRV_IUP_CTRL_MSK		USBDP_V3_REG_MSK(5, 3)
#define USBDP_V3_TRSV_LN0_TX_DRV_IDRV_IUP_CTRL_CLR		USBDP_V3_REG_CLR(5, 3)
#define USBDP_V3_TRSV_LN0_TX_DRV_IDRV_IUP_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_LN0_TX_DRV_IDRV_IUP_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 3)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_ACCDRV_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_ACCDRV_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_ACCDRV_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_ACCDRV_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_ACCDRV_POL_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_ACCDRV_POL_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_ACCDRV_POL_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_DRV_ACCDRV_POL_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0407	(0x101C)
#define USBDP_V3_TRSV_LN1_TX_DRV_IDRV_IUP_CTRL_MSK		USBDP_V3_REG_MSK(5, 3)
#define USBDP_V3_TRSV_LN1_TX_DRV_IDRV_IUP_CTRL_CLR		USBDP_V3_REG_CLR(5, 3)
#define USBDP_V3_TRSV_LN1_TX_DRV_IDRV_IUP_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_LN1_TX_DRV_IDRV_IUP_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 3)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_ACCDRV_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_ACCDRV_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_ACCDRV_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_ACCDRV_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_ACCDRV_POL_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_ACCDRV_POL_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_ACCDRV_POL_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_DRV_ACCDRV_POL_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG0607_EOM	(0x181C)
#define USBDP_V3_TRSV_LN2_TX_DRV_IDRV_IUP_CTRL_MSK		USBDP_V3_REG_MSK(5, 3)
#define USBDP_V3_TRSV_LN2_TX_DRV_IDRV_IUP_CTRL_CLR		USBDP_V3_REG_CLR(5, 3)
#define USBDP_V3_TRSV_LN2_TX_DRV_IDRV_IUP_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_LN2_TX_DRV_IDRV_IUP_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 3)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_ACCDRV_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_ACCDRV_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_ACCDRV_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_ACCDRV_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_ACCDRV_POL_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_ACCDRV_POL_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_ACCDRV_POL_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_DRV_ACCDRV_POL_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG0807	(0x201C)
#define USBDP_V3_TRSV_LN3_TX_DRV_IDRV_IUP_CTRL_MSK		USBDP_V3_REG_MSK(5, 3)
#define USBDP_V3_TRSV_LN3_TX_DRV_IDRV_IUP_CTRL_CLR		USBDP_V3_REG_CLR(5, 3)
#define USBDP_V3_TRSV_LN3_TX_DRV_IDRV_IUP_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 3)
#define USBDP_V3_TRSV_LN3_TX_DRV_IDRV_IUP_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 3)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_BEACON_IDRV_DELAY_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_MSK		USBDP_V3_REG_MSK(2, 2)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_CLR		USBDP_V3_REG_CLR(2, 2)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 2)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_BEACON_IDRV_DELAY_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 2)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_ACCDRV_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_ACCDRV_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_ACCDRV_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_ACCDRV_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_ACCDRV_POL_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_ACCDRV_POL_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_ACCDRV_POL_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_DRV_ACCDRV_POL_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG0219	(0x0864)
#define USBDP_V3_TRSV_LN0_ANA_TX_ATB_SEL_MSK		USBDP_V3_REG_MSK(3, 5)
#define USBDP_V3_TRSV_LN0_ANA_TX_ATB_SEL_CLR		USBDP_V3_REG_CLR(3, 5)
#define USBDP_V3_TRSV_LN0_ANA_TX_ATB_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 3, 5)
#define USBDP_V3_TRSV_LN0_ANA_TX_ATB_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 3, 5)
#define USBDP_V3_TRSV_LN0_ANA_TX_ATB_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_ATB_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_ATB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_ATB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_SLB_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_SLB_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_SLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_SLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_LLB_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_LLB_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_LLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_ANA_TX_LLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0419	(0x1064)
#define USBDP_V3_TRSV_LN1_ANA_TX_ATB_SEL_MSK		USBDP_V3_REG_MSK(3, 5)
#define USBDP_V3_TRSV_LN1_ANA_TX_ATB_SEL_CLR		USBDP_V3_REG_CLR(3, 5)
#define USBDP_V3_TRSV_LN1_ANA_TX_ATB_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 3, 5)
#define USBDP_V3_TRSV_LN1_ANA_TX_ATB_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 3, 5)
#define USBDP_V3_TRSV_LN1_ANA_TX_ATB_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_ATB_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_ATB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_ATB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_SLB_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_SLB_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_SLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_SLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_LLB_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_LLB_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_LLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_LLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0619	(0x1864)
#define USBDP_V3_TRSV_LN2_ANA_TX_ATB_SEL_MSK		USBDP_V3_REG_MSK(3, 5)
#define USBDP_V3_TRSV_LN2_ANA_TX_ATB_SEL_CLR		USBDP_V3_REG_CLR(3, 5)
#define USBDP_V3_TRSV_LN2_ANA_TX_ATB_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 3, 5)
#define USBDP_V3_TRSV_LN2_ANA_TX_ATB_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 3, 5)
#define USBDP_V3_TRSV_LN2_ANA_TX_ATB_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_ATB_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_ATB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_ATB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_SLB_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_SLB_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_SLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_SLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_LLB_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_LLB_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_LLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_ANA_TX_LLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0819	(0x2064)
#define USBDP_V3_TRSV_LN3_ANA_TX_ATB_SEL_MSK		USBDP_V3_REG_MSK(3, 5)
#define USBDP_V3_TRSV_LN3_ANA_TX_ATB_SEL_CLR		USBDP_V3_REG_CLR(3, 5)
#define USBDP_V3_TRSV_LN3_ANA_TX_ATB_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 3, 5)
#define USBDP_V3_TRSV_LN3_ANA_TX_ATB_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 3, 5)
#define USBDP_V3_TRSV_LN3_ANA_TX_ATB_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_ATB_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_ATB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_ATB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_SLB_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_SLB_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_SLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_SLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_LLB_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_LLB_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_LLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_LLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG02CF	(0x0B3C)
#define USBDP_V3_TRSV_LN0_BIST_AUTO_RUN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_LN0_BIST_AUTO_RUN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_LN0_BIST_AUTO_RUN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_LN0_BIST_AUTO_RUN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN0_BIST_COMDET_NUM_MSK		USBDP_V3_REG_MSK(5, 2)
#define USBDP_V3_TRSV_LN0_BIST_COMDET_NUM_CLR		USBDP_V3_REG_CLR(5, 2)
#define USBDP_V3_TRSV_LN0_BIST_COMDET_NUM_SET(_x)	USBDP_V3_REG_SET(_x, 5, 2)
#define USBDP_V3_TRSV_LN0_BIST_COMDET_NUM_GET(_R)	USBDP_V3_REG_GET(_R, 5, 2)
#define USBDP_V3_TRSV_LN0_BIST_SEED_SEL_MSK		USBDP_V3_REG_MSK(2, 3)
#define USBDP_V3_TRSV_LN0_BIST_SEED_SEL_CLR		USBDP_V3_REG_CLR(2, 3)
#define USBDP_V3_TRSV_LN0_BIST_SEED_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 3)
#define USBDP_V3_TRSV_LN0_BIST_SEED_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 3)
#define USBDP_V3_TRSV_LN0_BIST_PRBS_MODE_MSK		USBDP_V3_REG_MSK(0, 2)
#define USBDP_V3_TRSV_LN0_BIST_PRBS_MODE_CLR		USBDP_V3_REG_CLR(0, 2)
#define USBDP_V3_TRSV_LN0_BIST_PRBS_MODE_SET(_x)	USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_LN0_BIST_PRBS_MODE_GET(_R)	USBDP_V3_REG_GET(_R, 0, 2)

#define EXYNOS_USBDP_V3_TRSV_REG06CF	(0x1B3C)
#define USBDP_V3_TRSV_LN2_BIST_AUTO_RUN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_LN2_BIST_AUTO_RUN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_LN2_BIST_AUTO_RUN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_LN2_BIST_AUTO_RUN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN2_BIST_COMDET_NUM_MSK		USBDP_V3_REG_MSK(5, 2)
#define USBDP_V3_TRSV_LN2_BIST_COMDET_NUM_CLR		USBDP_V3_REG_CLR(5, 2)
#define USBDP_V3_TRSV_LN2_BIST_COMDET_NUM_SET(_x)	USBDP_V3_REG_SET(_x, 5, 2)
#define USBDP_V3_TRSV_LN2_BIST_COMDET_NUM_GET(_R)	USBDP_V3_REG_GET(_R, 5, 2)
#define USBDP_V3_TRSV_LN2_BIST_SEED_SEL_MSK		USBDP_V3_REG_MSK(2, 3)
#define USBDP_V3_TRSV_LN2_BIST_SEED_SEL_CLR		USBDP_V3_REG_CLR(2, 3)
#define USBDP_V3_TRSV_LN2_BIST_SEED_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 3)
#define USBDP_V3_TRSV_LN2_BIST_SEED_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 3)
#define USBDP_V3_TRSV_LN2_BIST_PRBS_MODE_MSK		USBDP_V3_REG_MSK(0, 2)
#define USBDP_V3_TRSV_LN2_BIST_PRBS_MODE_CLR		USBDP_V3_REG_CLR(0, 2)
#define USBDP_V3_TRSV_LN2_BIST_PRBS_MODE_SET(_x)	USBDP_V3_REG_SET(_x, 0, 2)
#define USBDP_V3_TRSV_LN2_BIST_PRBS_MODE_GET(_R)	USBDP_V3_REG_GET(_R, 0, 2)

#define EXYNOS_USBDP_V3_TRSV_REG0271	(0x09C4)
#define USBDP_V3_TRSV_OVRD_LN0_RX_BIAS_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_BIAS_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_BIAS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_OVRD_LN0_RX_BIAS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN0_RX_BIAS_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN0_RX_BIAS_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN0_RX_BIAS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN0_RX_BIAS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SLB_D_LANE_SEL_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SLB_D_LANE_SEL_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SLB_D_LANE_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SLB_D_LANE_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SLB_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SLB_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_EVEN_ODD_SEL_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_EVEN_ODD_SEL_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_EVEN_ODD_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_EVEN_ODD_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_DATA_EDGE_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_DATA_EDGE_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_DATA_EDGE_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_SRLB_DATA_EDGE_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_CDR_CLK_MON_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_CDR_CLK_MON_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_CDR_CLK_MON_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_ANA_RX_CDR_CLK_MON_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG0671	(0x19C4)
#define USBDP_V3_TRSV_OVRD_LN2_RX_BIAS_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_BIAS_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_BIAS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_OVRD_LN2_RX_BIAS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN2_RX_BIAS_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN2_RX_BIAS_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN2_RX_BIAS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN2_RX_BIAS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SLB_D_LANE_SEL_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SLB_D_LANE_SEL_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SLB_D_LANE_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SLB_D_LANE_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SLB_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SLB_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_EVEN_ODD_SEL_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_EVEN_ODD_SEL_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_EVEN_ODD_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_EVEN_ODD_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_DATA_EDGE_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_DATA_EDGE_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_DATA_EDGE_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_SRLB_DATA_EDGE_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_CDR_CLK_MON_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_CDR_CLK_MON_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_CDR_CLK_MON_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_ANA_RX_CDR_CLK_MON_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_TRSV_REG02D0	(0x0B40)
#define USBDP_V3_TRSV_LN0_BIST_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_LN0_BIST_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_LN0_BIST_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_LN0_BIST_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN0_BIST_DATA_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN0_BIST_DATA_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN0_BIST_DATA_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN0_BIST_DATA_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_HOLD_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_HOLD_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_HOLD_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_HOLD_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_START_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_START_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_START_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN0_BIST_RX_START_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_ERRINJ_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_ERRINJ_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_ERRINJ_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_ERRINJ_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_START_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_START_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_START_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_BIST_TX_START_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06D0	(0x1B40)
#define USBDP_V3_TRSV_LN2_BIST_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_LN2_BIST_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_LN2_BIST_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_LN2_BIST_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN2_BIST_DATA_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN2_BIST_DATA_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN2_BIST_DATA_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN2_BIST_DATA_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_HOLD_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_HOLD_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_HOLD_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_HOLD_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_START_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_START_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_START_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN2_BIST_RX_START_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_ERRINJ_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_ERRINJ_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_ERRINJ_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_ERRINJ_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_START_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_START_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_START_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_BIST_TX_START_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG02E4	(0x0B90)
#define USBDP_V3_TRSV_LN0_MON_BIST_COMP_TEST_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN0_MON_BIST_COMP_TEST_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN0_MON_BIST_COMP_TEST_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN0_MON_BIST_COMP_TEST_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)

#define EXYNOS_USBDP_V3_TRSV_REG02E5	(0x0B94)
#define USBDP_V3_TRSV_LN0_MON_BIST_COMP_START_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN0_MON_BIST_COMP_START_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN0_MON_BIST_COMP_START_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN0_MON_BIST_COMP_START_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06E4	(0x1B90)
#define USBDP_V3_TRSV_LN2_MON_BIST_COMP_TEST_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_TRSV_LN2_MON_BIST_COMP_TEST_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_TRSV_LN2_MON_BIST_COMP_TEST_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_TRSV_LN2_MON_BIST_COMP_TEST_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)

#define EXYNOS_USBDP_V3_TRSV_REG06E5	(0x1B94)
#define USBDP_V3_TRSV_LN2_MON_BIST_COMP_START_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN2_MON_BIST_COMP_START_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN2_MON_BIST_COMP_START_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN2_MON_BIST_COMP_START_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG00C2	(0x0308)
#define USBDP_V3_CMN_OVRD_PCS_PM_STATE_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_CMN_OVRD_PCS_PM_STATE_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_CMN_OVRD_PCS_PM_STATE_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_CMN_OVRD_PCS_PM_STATE_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_CMN_PCS_PM_STATE_MSK		USBDP_V3_REG_MSK(4, 3)
#define USBDP_V3_CMN_PCS_PM_STATE_CLR		USBDP_V3_REG_CLR(4, 3)
#define USBDP_V3_CMN_PCS_PM_STATE_SET(_x)	USBDP_V3_REG_SET(_x, 4, 3)
#define USBDP_V3_CMN_PCS_PM_STATE_GET(_R)	USBDP_V3_REG_GET(_R, 4, 3)
#define USBDP_V3_CMN_OVRD_PCS_BGR_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_BGR_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_BGR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_OVRD_PCS_BGR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_PCS_BGR_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_PCS_BGR_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_PCS_BGR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_PCS_BGR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_OVRD_PCS_BIAS_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_BIAS_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_BIAS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_OVRD_PCS_BIAS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PCS_BIAS_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PCS_BIAS_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PCS_BIAS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PCS_BIAS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG00C9	(0x0324)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRVR_POST_LVL_CTRL_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRVR_POST_LVL_CTRL_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRVR_POST_LVL_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRVR_POST_LVL_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_PCS_TX_DRVR_POST_LVL_CTRL_MSK		USBDP_V3_REG_MSK(0, 4)
#define USBDP_V3_CMN_PCS_TX_DRVR_POST_LVL_CTRL_CLR		USBDP_V3_REG_CLR(0, 4)
#define USBDP_V3_CMN_PCS_TX_DRVR_POST_LVL_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 4)
#define USBDP_V3_CMN_PCS_TX_DRVR_POST_LVL_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 4)

#define EXYNOS_USBDP_V3_TRSV_REG0413	(0x104C)
#define USBDP_V3_TRSV_OVRD_LN1_TX_RXD_COMP_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_OVRD_LN1_TX_RXD_COMP_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_OVRD_LN1_TX_RXD_COMP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_OVRD_LN1_TX_RXD_COMP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN1_TX_RXD_COMP_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN1_TX_RXD_COMP_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN1_TX_RXD_COMP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN1_TX_RXD_COMP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_OVRD_LN1_TX_RXD_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_OVRD_LN1_TX_RXD_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_OVRD_LN1_TX_RXD_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_OVRD_LN1_TX_RXD_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN1_TX_RXD_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN1_TX_RXD_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN1_TX_RXD_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN1_TX_RXD_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_RXD_COMP_I_CTRL_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_RXD_COMP_I_CTRL_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_RXD_COMP_I_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN1_ANA_TX_RXD_COMP_I_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_SP_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_SP_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_SP_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_SP_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_SSP_MSK		USBDP_V3_REG_MSK(1, 2)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_SSP_CLR		USBDP_V3_REG_CLR(1, 2)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_SSP_SET(_x)	USBDP_V3_REG_SET(_x, 1, 2)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_SSP_GET(_R)	USBDP_V3_REG_GET(_R, 1, 2)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_RBR_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_RBR_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_RBR_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN1_TX_SER_40BIT_EN_RBR_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_TRSV_REG0813	(0x204C)
#define USBDP_V3_TRSV_OVRD_LN3_TX_RXD_COMP_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_TRSV_OVRD_LN3_TX_RXD_COMP_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_TRSV_OVRD_LN3_TX_RXD_COMP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_TRSV_OVRD_LN3_TX_RXD_COMP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_TRSV_LN3_TX_RXD_COMP_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_TRSV_LN3_TX_RXD_COMP_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_TRSV_LN3_TX_RXD_COMP_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_TRSV_LN3_TX_RXD_COMP_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_TRSV_OVRD_LN3_TX_RXD_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_TRSV_OVRD_LN3_TX_RXD_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_TRSV_OVRD_LN3_TX_RXD_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_TRSV_OVRD_LN3_TX_RXD_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_TRSV_LN3_TX_RXD_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_TRSV_LN3_TX_RXD_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_TRSV_LN3_TX_RXD_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_TRSV_LN3_TX_RXD_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_RXD_COMP_I_CTRL_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_RXD_COMP_I_CTRL_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_RXD_COMP_I_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_TRSV_LN3_ANA_TX_RXD_COMP_I_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_SP_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_SP_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_SP_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_SP_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_SSP_MSK		USBDP_V3_REG_MSK(1, 2)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_SSP_CLR		USBDP_V3_REG_CLR(1, 2)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_SSP_SET(_x)	USBDP_V3_REG_SET(_x, 1, 2)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_SSP_GET(_R)	USBDP_V3_REG_GET(_R, 1, 2)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_RBR_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_RBR_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_RBR_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_TRSV_LN3_TX_SER_40BIT_EN_RBR_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG00CA	(0x0328)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRVR_PRE_LVL_CTRL_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRVR_PRE_LVL_CTRL_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRVR_PRE_LVL_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRVR_PRE_LVL_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_CMN_PCS_TX_DRVR_PRE_LVL_CTRL_MSK		USBDP_V3_REG_MSK(2, 4)
#define USBDP_V3_CMN_PCS_TX_DRVR_PRE_LVL_CTRL_CLR		USBDP_V3_REG_CLR(2, 4)
#define USBDP_V3_CMN_PCS_TX_DRVR_PRE_LVL_CTRL_SET(_x)	USBDP_V3_REG_SET(_x, 2, 4)
#define USBDP_V3_CMN_PCS_TX_DRVR_PRE_LVL_CTRL_GET(_R)	USBDP_V3_REG_GET(_R, 2, 4)
#define USBDP_V3_CMN_OVRD_PCS_TX_ELECIDLE_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_ELECIDLE_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_ELECIDLE_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_ELECIDLE_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PCS_TX_ELECIDLE_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PCS_TX_ELECIDLE_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PCS_TX_ELECIDLE_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PCS_TX_ELECIDLE_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG00CB	(0x032C)
#define USBDP_V3_CMN_OVRD_PCS_TX_LFPS_EN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_LFPS_EN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_LFPS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_LFPS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_CMN_PCS_TX_LFPS_EN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_CMN_PCS_TX_LFPS_EN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_CMN_PCS_TX_LFPS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_CMN_PCS_TX_LFPS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_LFPS_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_LFPS_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_LFPS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_CMN_OVRD_PCS_RX_LFPS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_CMN_PCS_RX_LFPS_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_PCS_RX_LFPS_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_PCS_RX_LFPS_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_PCS_RX_LFPS_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_RCV_DET_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_RCV_DET_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_RCV_DET_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_RCV_DET_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_PCS_TX_RCV_DET_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_PCS_TX_RCV_DET_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_PCS_TX_RCV_DET_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_PCS_TX_RCV_DET_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_SER_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_SER_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_SER_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_SER_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PCS_TX_SER_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PCS_TX_SER_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PCS_TX_SER_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PCS_TX_SER_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG00C3	(0x030C)
#define USBDP_V3_CMN_OVRD_PCS_POWERDOWN_MSK		USBDP_V3_REG_MSK(7, 1)
#define USBDP_V3_CMN_OVRD_PCS_POWERDOWN_CLR		USBDP_V3_REG_CLR(7, 1)
#define USBDP_V3_CMN_OVRD_PCS_POWERDOWN_SET(_x)	USBDP_V3_REG_SET(_x, 7, 1)
#define USBDP_V3_CMN_OVRD_PCS_POWERDOWN_GET(_R)	USBDP_V3_REG_GET(_R, 7, 1)
#define USBDP_V3_CMN_PCS_POWERDOWN_MSK		USBDP_V3_REG_MSK(6, 1)
#define USBDP_V3_CMN_PCS_POWERDOWN_CLR		USBDP_V3_REG_CLR(6, 1)
#define USBDP_V3_CMN_PCS_POWERDOWN_SET(_x)	USBDP_V3_REG_SET(_x, 6, 1)
#define USBDP_V3_CMN_PCS_POWERDOWN_GET(_R)	USBDP_V3_REG_GET(_R, 6, 1)
#define USBDP_V3_CMN_OVRD_PCS_CDR_EN_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_CDR_EN_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_CDR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_CMN_OVRD_PCS_CDR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_CMN_PCS_CDR_EN_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_PCS_CDR_EN_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_PCS_CDR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_PCS_CDR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_OVRD_PCS_CMN_RSTN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_CMN_RSTN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_CMN_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_OVRD_PCS_CMN_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_PCS_CMN_RSTN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_PCS_CMN_RSTN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_PCS_CMN_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_PCS_CMN_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_OVRD_PCS_DES_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_DES_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_DES_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_OVRD_PCS_DES_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PCS_DES_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PCS_DES_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PCS_DES_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PCS_DES_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG00C7	(0x031C)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_BEACON_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_BEACON_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_BEACON_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_BEACON_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_BEACON_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_BEACON_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_BEACON_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_BEACON_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_CM_KEEPER_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_CM_KEEPER_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_CM_KEEPER_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_CM_KEEPER_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_CM_KEEPER_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_CM_KEEPER_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_CM_KEEPER_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_CM_KEEPER_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_OVRD_PCS_TX_DRV_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PCS_TX_DRV_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG0007	(0x001C)
#define USBDP_V3_CMN_OVRD_AUX_RX_TX_SEL_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_CMN_OVRD_AUX_RX_TX_SEL_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_CMN_OVRD_AUX_RX_TX_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_CMN_OVRD_AUX_RX_TX_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_CMN_AUX_RX_TX_SEL_MSK		USBDP_V3_REG_MSK(4, 1)
#define USBDP_V3_CMN_AUX_RX_TX_SEL_CLR		USBDP_V3_REG_CLR(4, 1)
#define USBDP_V3_CMN_AUX_RX_TX_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 4, 1)
#define USBDP_V3_CMN_AUX_RX_TX_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 4, 1)
#define USBDP_V3_CMN_OVRD_AUX_EN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_OVRD_AUX_EN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_OVRD_AUX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_OVRD_AUX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_AUX_EN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_AUX_EN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_AUX_EN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_AUX_EN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_ANA_AUX_RX_CAP_BYPASS_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_ANA_AUX_RX_CAP_BYPASS_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_ANA_AUX_RX_CAP_BYPASS_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_ANA_AUX_RX_CAP_BYPASS_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_ANA_AUX_RX_TERM_GND_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_ANA_AUX_RX_TERM_GND_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_ANA_AUX_RX_TERM_GND_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_ANA_AUX_RX_TERM_GND_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)

#define EXYNOS_USBDP_V3_CMN_REG0096	(0x0258)
#define USBDP_V3_CMN_OVRD_CMN_RATE_MSK		USBDP_V3_REG_MSK(5, 1)
#define USBDP_V3_CMN_OVRD_CMN_RATE_CLR		USBDP_V3_REG_CLR(5, 1)
#define USBDP_V3_CMN_OVRD_CMN_RATE_SET(_x)	USBDP_V3_REG_SET(_x, 5, 1)
#define USBDP_V3_CMN_OVRD_CMN_RATE_GET(_R)	USBDP_V3_REG_GET(_R, 5, 1)
#define USBDP_V3_CMN_CMN_RATE_MSK		USBDP_V3_REG_MSK(3, 2)
#define USBDP_V3_CMN_CMN_RATE_CLR		USBDP_V3_REG_CLR(3, 2)
#define USBDP_V3_CMN_CMN_RATE_SET(_x)	USBDP_V3_REG_SET(_x, 3, 2)
#define USBDP_V3_CMN_CMN_RATE_GET(_R)	USBDP_V3_REG_GET(_R, 3, 2)
#define USBDP_V3_CMN_CMN_LCPLL_ALONE_MODE_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_CMN_LCPLL_ALONE_MODE_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_CMN_LCPLL_ALONE_MODE_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_CMN_LCPLL_ALONE_MODE_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_CMN_TIMER_SEL_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_CMN_TIMER_SEL_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_CMN_TIMER_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_CMN_TIMER_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_PLL_LC12_RO34_GEN_SEL_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_PLL_LC12_RO34_GEN_SEL_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_PLL_LC12_RO34_GEN_SEL_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_PLL_LC12_RO34_GEN_SEL_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#define EXYNOS_USBDP_V3_CMN_REG00E3	(0x038c)
#define USBDP_V3_CMN_DP_INIT_RSTN_MSK		USBDP_V3_REG_MSK(3, 1)
#define USBDP_V3_CMN_DP_INIT_RSTN_CLR		USBDP_V3_REG_CLR(3, 1)
#define USBDP_V3_CMN_DP_INIT_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 3, 1)
#define USBDP_V3_CMN_DP_INIT_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 3, 1)
#define USBDP_V3_CMN_DP_CMN_RSTN_MSK		USBDP_V3_REG_MSK(2, 1)
#define USBDP_V3_CMN_DP_CMN_RSTN_CLR		USBDP_V3_REG_CLR(2, 1)
#define USBDP_V3_CMN_DP_CMN_RSTN_SET(_x)	USBDP_V3_REG_SET(_x, 2, 1)
#define USBDP_V3_CMN_DP_CMN_RSTN_GET(_R)	USBDP_V3_REG_GET(_R, 2, 1)
#define USBDP_V3_CMN_CDR_WATCHDOG_EN_MSK		USBDP_V3_REG_MSK(1, 1)
#define USBDP_V3_CMN_CDR_WATCHDOG_EN_CLR		USBDP_V3_REG_CLR(1, 1)
#define USBDP_V3_CMN_CDR_WATCHDOG_EN_SET(_x)	USBDP_V3_REG_SET(_x, 1, 1)
#define USBDP_V3_CMN_CDR_WATCHDOG_EN_GET(_R)	USBDP_V3_REG_GET(_R, 1, 1)
#define USBDP_V3_CMN_CDR_WATCHDOG_MASK_CDR_EN_MSK		USBDP_V3_REG_MSK(0, 1)
#define USBDP_V3_CMN_CDR_WATCHDOG_MASK_CDR_EN_CLR		USBDP_V3_REG_CLR(0, 1)
#define USBDP_V3_CMN_CDR_WATCHDOG_MASK_CDR_EN_SET(_x)	USBDP_V3_REG_SET(_x, 0, 1)
#define USBDP_V3_CMN_CDR_WATCHDOG_MASK_CDR_EN_GET(_R)	USBDP_V3_REG_GET(_R, 0, 1)


#endif /* DRIVER_USB_USBPHY_CAL_PHY_EXYNOS_USBDP_V3_GEN2_V3_REG_H_ */
