INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sim_1/new/ALU_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_testbench
