<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_1EDFC307-2CF3-4DAC-9335-F15307071E24"><title>VCCPRIM_VNNAON (T3 PCB)</title><body><section id="SECTION_CD10027C-E6DE-4AA7-B551-C99642B6D02F" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_250AD981-7E3E-4178-80CC-29084A8FB53B_CD10027C-E6DE-4AA7-B551-C99642B6D02F_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_250AD981-7E3E-4178-80CC-29084A8FB53B_CD10027C-E6DE-4AA7-B551-C99642B6D02F_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>To meet Rpath of &lt;3.5mΩ from VRM to VCCPRIM_VNNAON BGA groups, route VCCPRIM_VNNAON plane on at least three 30um-thick copper layers from VRM output to processor BGA with the following conditions :</p><p>► When routing on the top or bottom layer, keep plane width at least 15mm at VRM region &amp; not lesser than 7mm upon approaching BGA region </p><p>► When routing on buildup layers (minimum 2 layers), keep plane width at least 10mm at VRM region &amp; not lesser than 6mm upon approaching BGA region </p></entry><entry><p>VCCPRIM_VNNAON_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Short all VCCPRIM_VNNAON BGAs with plane on at least of two 30um-thick copper layers</p></entry><entry><p>VCCPRIM_VNNAON_2</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCPRIM_VNNAON VRM uses pseudo differential sensing to compensate for voltage drops along the power delivery path. The PWR &amp; GND sense lines are connected to BP14 &amp; BP12 BGAs respectively</p></entry><entry><p>VCCPRIM_VNNAON_3</p></entry></row><row><entry><p>4</p></entry><entry><p>Short both VCCPRIM_VNNAON_FLTR BGAs (CM16 &amp; CM18) with plane</p></entry><entry><p>VCCPRIM_VNNAON_4</p></entry></row><row><entry><p>5</p></entry><entry><p>Merge both VCCPRIM_VNNAON_FLTR &amp; VCCPRIM_VNNAON power planes using 1 x 0603 1uH (120mΩ max DCR) inductor &amp; 1 x 0603 22uF cap to form an LC-filter with the following conditions :</p><p>► Place the LC-filter &lt;1mm distance from or underneath VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR BGAs</p><p>► Ensure the merging point for both VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR planes are  &lt;1mm distance from or underneath VCCPRIM_VNNAON_FLTR BGAs </p><p>Note : Refer diagram for design implementation guidance</p></entry><entry><p>VCCPRIM_VNNAON_5</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_vnnaon_1_2"><title>VCCPRIM_VNNAON_1</title><image href="FIG_vccprim_vnnaon_1_2.png" scalefit="yes" id="IMG_vccprim_vnnaon_1_2_png" /></fig><fig id="FIG_vccprim_vnnaon_2_2"><title>VCCPRIM_VNNAON_2</title><image href="FIG_vccprim_vnnaon_2_2.png" scalefit="yes" id="IMG_vccprim_vnnaon_2_2_png" /></fig><fig id="FIG_vccprim_vnnaon_3_2"><title>VCCPRIM_VNNAON_3</title><image href="FIG_vccprim_vnnaon_3_2.png" scalefit="yes" id="IMG_vccprim_vnnaon_3_2_png" /></fig><fig id="FIG_vccprim_vnnaon_4_2"><title>VCCPRIM_VNNAON_4</title><image href="FIG_vccprim_vnnaon_4_2.png" scalefit="yes" id="IMG_vccprim_vnnaon_4_2_png" /></fig><fig id="FIG_vccprim_vnnaon_5_2"><title>VCCPRIM_VNNAON_5</title><image href="FIG_vccprim_vnnaon_5_2.png" scalefit="yes" id="IMG_vccprim_vnnaon_5_2_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_250AD981-7E3E-4178-80CC-29084A8FB53B_CD10027C-E6DE-4AA7-B551-C99642B6D02F_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</p></entry></row><row><entry><p>Heighten capacitor effectiveness by placing them from VRM output to package in the following order : 0402 → 0603 → 0805 → Bulk</p></entry></row><row><entry><p>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</p></entry></row><row><entry><p>When placing capacitors, align their pads to the current path flowing from VR to package</p></entry></row><row><entry><p>Customers can choose capacitors of any form factor provided the caps meet the recommended parasitic capacitance. </p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_250AD981-7E3E-4178-80CC-29084A8FB53B_CD10027C-E6DE-4AA7-B551-C99642B6D02F_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary Side</p></entry><entry><p>7343</p></entry><entry><p>330uF</p></entry><entry><p>1</p></entry><entry><p>Place bulk cap near to VRM output</p></entry><entry><p>VCCPRIM_VNNAON_6</p></entry></row><row><entry><p>Primary Side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>6</p></entry><entry><p>Place caps near to VRM output</p></entry><entry><p>VCCPRIM_VNNAON_6</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>6</p></entry><entry><p>Place caps near to VRM output</p></entry><entry><p>VCCPRIM_VNNAON_7</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>47uF</p></entry><entry><p>1</p></entry><entry><p>Place 1 x 0603 47uF cap under processor die shadow of VCCPRIM_VNNAON BGAs</p><p /></entry><entry><p /></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>47uF</p></entry><entry><p>2</p></entry><entry><p>Place 2 x 0603 47uF caps &lt;1mm from VCCPRIM_VNNAON PTH located underneath BGA</p></entry><entry><p>VCCPRIM_VNNAON_8</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>5</p></entry><entry><p>Place 5 x 0603 22uF caps &lt;10mm from package edge. Make sure PWR-GND PTH pair is placed very close to cap terminals</p><p /></entry><entry><p>VCCPRIM_VNNAON_8</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0402</p></entry><entry><p>10uF</p></entry><entry><p>4</p></entry><entry><p>Place 4 x 0402 10uF caps underneath BGA or &lt;1mm from package edge. Make sure PWR-GND PTH pair is placed very close to cap terminals</p><p /></entry><entry><p>VCCPRIM_VNNAON_8</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>1</p></entry><entry><p>Pair 1 x 0603 22uF VCCPRIM_VNNAON_FLTR cap with 1 x 0603 1uH (120mΩ max DCR) inductor  &lt;1mm from or underneath VCCPRIM_VNNAON_FLTR BGAs to form an LC-filter</p></entry><entry><p>VCCPRIM_VNNAON_8</p></entry></row><row><entry><p>Secondary Side</p></entry><entry><p>0603</p></entry><entry><p>1 uH_120mΩ DCR</p></entry><entry><p>1</p></entry><entry><p>Merge both VCCPRIM_VNNAON_FLTR &amp; VCCPRIM_VNNAON power planes using 1 x 0603 1uH (120mΩ max DCR) inductor &amp; 1 x 0603 22uF cap to form an LC-filter with the following conditions :</p><p>► Place the LC-filter &lt;1mm distance from or underneath VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR BGAs</p><p>► Ensure the merging point for both VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR planes are  &lt;1mm distance from or underneath VCCPRIM_VNNAON_FLTR BGAs </p></entry><entry><p>VCCPRIM_VNNAON_8</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_vnnaon_6_2"><title>VCCPRIM_VNNAON_6</title><image href="FIG_vccprim_vnnaon_6_2.png" scalefit="yes" id="IMG_vccprim_vnnaon_6_2_png" /></fig><fig id="FIG_vccprim_vnnaon_7_2"><title>VCCPRIM_VNNAON_7</title><image href="FIG_vccprim_vnnaon_7_2.png" scalefit="yes" id="IMG_vccprim_vnnaon_7_2_png" /></fig><fig id="FIG_vccprim_vnnaon_8_2"><title>VCCPRIM_VNNAON_8</title><image href="FIG_vccprim_vnnaon_8_2.png" scalefit="yes" id="IMG_vccprim_vnnaon_8_2_png" /></fig></section></body></topic>