
EZ_simulation_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b694  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002be4  0800b86c  0800b86c  0000c86c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e450  0800e450  00010068  2**0
                  CONTENTS
  4 .ARM          00000008  0800e450  0800e450  0000f450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e458  0800e458  00010068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e458  0800e458  0000f458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800e460  0800e460  0000f460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800e468  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ffc  20000068  0800e4d0  00010068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002064  0800e4d0  00011064  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000395be  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005dd9  00000000  00000000  00049656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022d0  00000000  00000000  0004f430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a22  00000000  00000000  00051700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002eeb6  00000000  00000000  00053122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029efa  00000000  00000000  00081fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00147b0d  00000000  00000000  000abed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001f39df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b0f8  00000000  00000000  001f3a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001feb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000399c  00000000  00000000  001febf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001a8  00000000  00000000  00202594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b854 	.word	0x0800b854

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	0800b854 	.word	0x0800b854

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b96a 	b.w	8000d40 <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9d08      	ldr	r5, [sp, #32]
 8000a8a:	460c      	mov	r4, r1
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d14e      	bne.n	8000b2e <__udivmoddi4+0xaa>
 8000a90:	4694      	mov	ip, r2
 8000a92:	458c      	cmp	ip, r1
 8000a94:	4686      	mov	lr, r0
 8000a96:	fab2 f282 	clz	r2, r2
 8000a9a:	d962      	bls.n	8000b62 <__udivmoddi4+0xde>
 8000a9c:	b14a      	cbz	r2, 8000ab2 <__udivmoddi4+0x2e>
 8000a9e:	f1c2 0320 	rsb	r3, r2, #32
 8000aa2:	4091      	lsls	r1, r2
 8000aa4:	fa20 f303 	lsr.w	r3, r0, r3
 8000aa8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aac:	4319      	orrs	r1, r3
 8000aae:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ab2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ab6:	fa1f f68c 	uxth.w	r6, ip
 8000aba:	fbb1 f4f7 	udiv	r4, r1, r7
 8000abe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ac2:	fb07 1114 	mls	r1, r7, r4, r1
 8000ac6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000aca:	fb04 f106 	mul.w	r1, r4, r6
 8000ace:	4299      	cmp	r1, r3
 8000ad0:	d90a      	bls.n	8000ae8 <__udivmoddi4+0x64>
 8000ad2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ad6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ada:	f080 8112 	bcs.w	8000d02 <__udivmoddi4+0x27e>
 8000ade:	4299      	cmp	r1, r3
 8000ae0:	f240 810f 	bls.w	8000d02 <__udivmoddi4+0x27e>
 8000ae4:	3c02      	subs	r4, #2
 8000ae6:	4463      	add	r3, ip
 8000ae8:	1a59      	subs	r1, r3, r1
 8000aea:	fa1f f38e 	uxth.w	r3, lr
 8000aee:	fbb1 f0f7 	udiv	r0, r1, r7
 8000af2:	fb07 1110 	mls	r1, r7, r0, r1
 8000af6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000afa:	fb00 f606 	mul.w	r6, r0, r6
 8000afe:	429e      	cmp	r6, r3
 8000b00:	d90a      	bls.n	8000b18 <__udivmoddi4+0x94>
 8000b02:	eb1c 0303 	adds.w	r3, ip, r3
 8000b06:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b0a:	f080 80fc 	bcs.w	8000d06 <__udivmoddi4+0x282>
 8000b0e:	429e      	cmp	r6, r3
 8000b10:	f240 80f9 	bls.w	8000d06 <__udivmoddi4+0x282>
 8000b14:	4463      	add	r3, ip
 8000b16:	3802      	subs	r0, #2
 8000b18:	1b9b      	subs	r3, r3, r6
 8000b1a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b1e:	2100      	movs	r1, #0
 8000b20:	b11d      	cbz	r5, 8000b2a <__udivmoddi4+0xa6>
 8000b22:	40d3      	lsrs	r3, r2
 8000b24:	2200      	movs	r2, #0
 8000b26:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d905      	bls.n	8000b3e <__udivmoddi4+0xba>
 8000b32:	b10d      	cbz	r5, 8000b38 <__udivmoddi4+0xb4>
 8000b34:	e9c5 0100 	strd	r0, r1, [r5]
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4608      	mov	r0, r1
 8000b3c:	e7f5      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000b3e:	fab3 f183 	clz	r1, r3
 8000b42:	2900      	cmp	r1, #0
 8000b44:	d146      	bne.n	8000bd4 <__udivmoddi4+0x150>
 8000b46:	42a3      	cmp	r3, r4
 8000b48:	d302      	bcc.n	8000b50 <__udivmoddi4+0xcc>
 8000b4a:	4290      	cmp	r0, r2
 8000b4c:	f0c0 80f0 	bcc.w	8000d30 <__udivmoddi4+0x2ac>
 8000b50:	1a86      	subs	r6, r0, r2
 8000b52:	eb64 0303 	sbc.w	r3, r4, r3
 8000b56:	2001      	movs	r0, #1
 8000b58:	2d00      	cmp	r5, #0
 8000b5a:	d0e6      	beq.n	8000b2a <__udivmoddi4+0xa6>
 8000b5c:	e9c5 6300 	strd	r6, r3, [r5]
 8000b60:	e7e3      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000b62:	2a00      	cmp	r2, #0
 8000b64:	f040 8090 	bne.w	8000c88 <__udivmoddi4+0x204>
 8000b68:	eba1 040c 	sub.w	r4, r1, ip
 8000b6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b70:	fa1f f78c 	uxth.w	r7, ip
 8000b74:	2101      	movs	r1, #1
 8000b76:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b7a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b7e:	fb08 4416 	mls	r4, r8, r6, r4
 8000b82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b86:	fb07 f006 	mul.w	r0, r7, r6
 8000b8a:	4298      	cmp	r0, r3
 8000b8c:	d908      	bls.n	8000ba0 <__udivmoddi4+0x11c>
 8000b8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b92:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b96:	d202      	bcs.n	8000b9e <__udivmoddi4+0x11a>
 8000b98:	4298      	cmp	r0, r3
 8000b9a:	f200 80cd 	bhi.w	8000d38 <__udivmoddi4+0x2b4>
 8000b9e:	4626      	mov	r6, r4
 8000ba0:	1a1c      	subs	r4, r3, r0
 8000ba2:	fa1f f38e 	uxth.w	r3, lr
 8000ba6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000baa:	fb08 4410 	mls	r4, r8, r0, r4
 8000bae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bb2:	fb00 f707 	mul.w	r7, r0, r7
 8000bb6:	429f      	cmp	r7, r3
 8000bb8:	d908      	bls.n	8000bcc <__udivmoddi4+0x148>
 8000bba:	eb1c 0303 	adds.w	r3, ip, r3
 8000bbe:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bc2:	d202      	bcs.n	8000bca <__udivmoddi4+0x146>
 8000bc4:	429f      	cmp	r7, r3
 8000bc6:	f200 80b0 	bhi.w	8000d2a <__udivmoddi4+0x2a6>
 8000bca:	4620      	mov	r0, r4
 8000bcc:	1bdb      	subs	r3, r3, r7
 8000bce:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bd2:	e7a5      	b.n	8000b20 <__udivmoddi4+0x9c>
 8000bd4:	f1c1 0620 	rsb	r6, r1, #32
 8000bd8:	408b      	lsls	r3, r1
 8000bda:	fa22 f706 	lsr.w	r7, r2, r6
 8000bde:	431f      	orrs	r7, r3
 8000be0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000be4:	fa04 f301 	lsl.w	r3, r4, r1
 8000be8:	ea43 030c 	orr.w	r3, r3, ip
 8000bec:	40f4      	lsrs	r4, r6
 8000bee:	fa00 f801 	lsl.w	r8, r0, r1
 8000bf2:	0c38      	lsrs	r0, r7, #16
 8000bf4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000bf8:	fbb4 fef0 	udiv	lr, r4, r0
 8000bfc:	fa1f fc87 	uxth.w	ip, r7
 8000c00:	fb00 441e 	mls	r4, r0, lr, r4
 8000c04:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c08:	fb0e f90c 	mul.w	r9, lr, ip
 8000c0c:	45a1      	cmp	r9, r4
 8000c0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c12:	d90a      	bls.n	8000c2a <__udivmoddi4+0x1a6>
 8000c14:	193c      	adds	r4, r7, r4
 8000c16:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c1a:	f080 8084 	bcs.w	8000d26 <__udivmoddi4+0x2a2>
 8000c1e:	45a1      	cmp	r9, r4
 8000c20:	f240 8081 	bls.w	8000d26 <__udivmoddi4+0x2a2>
 8000c24:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c28:	443c      	add	r4, r7
 8000c2a:	eba4 0409 	sub.w	r4, r4, r9
 8000c2e:	fa1f f983 	uxth.w	r9, r3
 8000c32:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c36:	fb00 4413 	mls	r4, r0, r3, r4
 8000c3a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c3e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c42:	45a4      	cmp	ip, r4
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x1d2>
 8000c46:	193c      	adds	r4, r7, r4
 8000c48:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c4c:	d267      	bcs.n	8000d1e <__udivmoddi4+0x29a>
 8000c4e:	45a4      	cmp	ip, r4
 8000c50:	d965      	bls.n	8000d1e <__udivmoddi4+0x29a>
 8000c52:	3b02      	subs	r3, #2
 8000c54:	443c      	add	r4, r7
 8000c56:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c5a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	429c      	cmp	r4, r3
 8000c64:	46ce      	mov	lr, r9
 8000c66:	469c      	mov	ip, r3
 8000c68:	d351      	bcc.n	8000d0e <__udivmoddi4+0x28a>
 8000c6a:	d04e      	beq.n	8000d0a <__udivmoddi4+0x286>
 8000c6c:	b155      	cbz	r5, 8000c84 <__udivmoddi4+0x200>
 8000c6e:	ebb8 030e 	subs.w	r3, r8, lr
 8000c72:	eb64 040c 	sbc.w	r4, r4, ip
 8000c76:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7a:	40cb      	lsrs	r3, r1
 8000c7c:	431e      	orrs	r6, r3
 8000c7e:	40cc      	lsrs	r4, r1
 8000c80:	e9c5 6400 	strd	r6, r4, [r5]
 8000c84:	2100      	movs	r1, #0
 8000c86:	e750      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000c88:	f1c2 0320 	rsb	r3, r2, #32
 8000c8c:	fa20 f103 	lsr.w	r1, r0, r3
 8000c90:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c94:	fa24 f303 	lsr.w	r3, r4, r3
 8000c98:	4094      	lsls	r4, r2
 8000c9a:	430c      	orrs	r4, r1
 8000c9c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca4:	fa1f f78c 	uxth.w	r7, ip
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3110 	mls	r1, r8, r0, r3
 8000cb0:	0c23      	lsrs	r3, r4, #16
 8000cb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb6:	fb00 f107 	mul.w	r1, r0, r7
 8000cba:	4299      	cmp	r1, r3
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x24c>
 8000cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cc6:	d22c      	bcs.n	8000d22 <__udivmoddi4+0x29e>
 8000cc8:	4299      	cmp	r1, r3
 8000cca:	d92a      	bls.n	8000d22 <__udivmoddi4+0x29e>
 8000ccc:	3802      	subs	r0, #2
 8000cce:	4463      	add	r3, ip
 8000cd0:	1a5b      	subs	r3, r3, r1
 8000cd2:	b2a4      	uxth	r4, r4
 8000cd4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cd8:	fb08 3311 	mls	r3, r8, r1, r3
 8000cdc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce0:	fb01 f307 	mul.w	r3, r1, r7
 8000ce4:	42a3      	cmp	r3, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x276>
 8000ce8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cec:	f101 36ff 	add.w	r6, r1, #4294967295
 8000cf0:	d213      	bcs.n	8000d1a <__udivmoddi4+0x296>
 8000cf2:	42a3      	cmp	r3, r4
 8000cf4:	d911      	bls.n	8000d1a <__udivmoddi4+0x296>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	4464      	add	r4, ip
 8000cfa:	1ae4      	subs	r4, r4, r3
 8000cfc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d00:	e739      	b.n	8000b76 <__udivmoddi4+0xf2>
 8000d02:	4604      	mov	r4, r0
 8000d04:	e6f0      	b.n	8000ae8 <__udivmoddi4+0x64>
 8000d06:	4608      	mov	r0, r1
 8000d08:	e706      	b.n	8000b18 <__udivmoddi4+0x94>
 8000d0a:	45c8      	cmp	r8, r9
 8000d0c:	d2ae      	bcs.n	8000c6c <__udivmoddi4+0x1e8>
 8000d0e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d12:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d16:	3801      	subs	r0, #1
 8000d18:	e7a8      	b.n	8000c6c <__udivmoddi4+0x1e8>
 8000d1a:	4631      	mov	r1, r6
 8000d1c:	e7ed      	b.n	8000cfa <__udivmoddi4+0x276>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	e799      	b.n	8000c56 <__udivmoddi4+0x1d2>
 8000d22:	4630      	mov	r0, r6
 8000d24:	e7d4      	b.n	8000cd0 <__udivmoddi4+0x24c>
 8000d26:	46d6      	mov	lr, sl
 8000d28:	e77f      	b.n	8000c2a <__udivmoddi4+0x1a6>
 8000d2a:	4463      	add	r3, ip
 8000d2c:	3802      	subs	r0, #2
 8000d2e:	e74d      	b.n	8000bcc <__udivmoddi4+0x148>
 8000d30:	4606      	mov	r6, r0
 8000d32:	4623      	mov	r3, r4
 8000d34:	4608      	mov	r0, r1
 8000d36:	e70f      	b.n	8000b58 <__udivmoddi4+0xd4>
 8000d38:	3e02      	subs	r6, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	e730      	b.n	8000ba0 <__udivmoddi4+0x11c>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_idiv0>:
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop

08000d44 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
	if (hadc != &hadc1)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a08      	ldr	r2, [pc, #32]	@ (8000d70 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d109      	bne.n	8000d68 <HAL_ADC_ConvCpltCallback+0x24>
		return;
	adc_ongoing = 0;
 8000d54:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <HAL_ADC_ConvCpltCallback+0x30>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
	HAL_ADC_Stop_DMA(hadc);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f002 fd52 	bl	8003804 <HAL_ADC_Stop_DMA>
	HAL_TIM_Base_Stop(&htim6);
 8000d60:	4805      	ldr	r0, [pc, #20]	@ (8000d78 <HAL_ADC_ConvCpltCallback+0x34>)
 8000d62:	f007 f813 	bl	8007d8c <HAL_TIM_Base_Stop>
 8000d66:	e000      	b.n	8000d6a <HAL_ADC_ConvCpltCallback+0x26>
		return;
 8000d68:	bf00      	nop
}
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000084 	.word	0x20000084
 8000d74:	20001cec 	.word	0x20001cec
 8000d78:	200002fc 	.word	0x200002fc

08000d7c <AFE_Offset_LDAC_Init>:
void AFE_Offset_LDAC_Init()
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
  uint8_t cmd[2]={144,0};
 8000d82:	2390      	movs	r3, #144	@ 0x90
 8000d84:	80bb      	strh	r3, [r7, #4]
  HAL_GPIO_WritePin(XDAC_CS_GPIO_Port, XDAC_CS_Pin, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d8c:	4809      	ldr	r0, [pc, #36]	@ (8000db4 <AFE_Offset_LDAC_Init+0x38>)
 8000d8e:	f005 f9f1 	bl	8006174 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, cmd, 2, 1000);
 8000d92:	1d39      	adds	r1, r7, #4
 8000d94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d98:	2202      	movs	r2, #2
 8000d9a:	4807      	ldr	r0, [pc, #28]	@ (8000db8 <AFE_Offset_LDAC_Init+0x3c>)
 8000d9c:	f006 fc55 	bl	800764a <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(XDAC_CS_GPIO_Port, XDAC_CS_Pin, GPIO_PIN_SET);
 8000da0:	2201      	movs	r2, #1
 8000da2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000da6:	4803      	ldr	r0, [pc, #12]	@ (8000db4 <AFE_Offset_LDAC_Init+0x38>)
 8000da8:	f005 f9e4 	bl	8006174 <HAL_GPIO_WritePin>
}
 8000dac:	bf00      	nop
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	48000400 	.word	0x48000400
 8000db8:	20000200 	.word	0x20000200

08000dbc <AFE_Gain>:
/**
  * @brief  set AFE gain
  * @param  gain_level uint8_t from 1 to 6, bigger number bigger gain, gain is 1/3, 1, 3, 9.5, 19, 39,
  *                    with a extra 1/5 decrease
  */
void AFE_Gain(uint8_t gain_level){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]
    if (gain_level<=0 || gain_level>6){
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d02a      	beq.n	8000e22 <AFE_Gain+0x66>
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	2b06      	cmp	r3, #6
 8000dd0:	d827      	bhi.n	8000e22 <AFE_Gain+0x66>
        return;
    }
    else {
    uint8_t Gain_Levels[6]={
 8000dd2:	4a16      	ldr	r2, [pc, #88]	@ (8000e2c <AFE_Gain+0x70>)
 8000dd4:	f107 0308 	add.w	r3, r7, #8
 8000dd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ddc:	6018      	str	r0, [r3, #0]
 8000dde:	3304      	adds	r3, #4
 8000de0:	8019      	strh	r1, [r3, #0]
        AFE_GAIN_1, AFE_GAIN_2, AFE_GAIN_3,
        AFE_GAIN_4, AFE_GAIN_5, AFE_GAIN_6
    };
    gain_state |= Gain_Levels[gain_level-1];
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	3b01      	subs	r3, #1
 8000de6:	3310      	adds	r3, #16
 8000de8:	443b      	add	r3, r7
 8000dea:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <AFE_Gain+0x74>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <AFE_Gain+0x74>)
 8000df8:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(SIPO_CS_GPIO_Port, SIPO_CS_Pin, GPIO_PIN_RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e00:	480c      	ldr	r0, [pc, #48]	@ (8000e34 <AFE_Gain+0x78>)
 8000e02:	f005 f9b7 	bl	8006174 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, &gain_state, 1, 1000);
 8000e06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	4908      	ldr	r1, [pc, #32]	@ (8000e30 <AFE_Gain+0x74>)
 8000e0e:	480a      	ldr	r0, [pc, #40]	@ (8000e38 <AFE_Gain+0x7c>)
 8000e10:	f006 fc1b 	bl	800764a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SIPO_CS_GPIO_Port, SIPO_CS_Pin, GPIO_PIN_SET);
 8000e14:	2201      	movs	r2, #1
 8000e16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e1a:	4806      	ldr	r0, [pc, #24]	@ (8000e34 <AFE_Gain+0x78>)
 8000e1c:	f005 f9aa 	bl	8006174 <HAL_GPIO_WritePin>
 8000e20:	e000      	b.n	8000e24 <AFE_Gain+0x68>
        return;
 8000e22:	bf00      	nop
    }
}
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	0800b86c 	.word	0x0800b86c
 8000e30:	20000cea 	.word	0x20000cea
 8000e34:	48000400 	.word	0x48000400
 8000e38:	20000200 	.word	0x20000200

08000e3c <AFE_Offset>:
/**
  * @brief  set AFE offset
  * @param  offset_level uint16_t from 0 to 4095, 12bit DAC with Vref is 5V
  */
void AFE_Offset(uint16_t offset_level){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	80fb      	strh	r3, [r7, #6]
  if (offset_level <0 || offset_level >= 4096) {
 8000e46:	88fb      	ldrh	r3, [r7, #6]
 8000e48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000e4c:	d21e      	bcs.n	8000e8c <AFE_Offset+0x50>
    return ;
  }
  else {
    uint8_t AFE_cmd[2];
    AFE_cmd[0]= DAC_AFE_OFF2*16+offset_level/256;
 8000e4e:	88fb      	ldrh	r3, [r7, #6]
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	3310      	adds	r3, #16
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	733b      	strb	r3, [r7, #12]
    AFE_cmd[1]= offset_level%256;
 8000e5c:	88fb      	ldrh	r3, [r7, #6]
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(XDAC_CS_GPIO_Port, XDAC_CS_Pin, GPIO_PIN_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e68:	480a      	ldr	r0, [pc, #40]	@ (8000e94 <AFE_Offset+0x58>)
 8000e6a:	f005 f983 	bl	8006174 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, AFE_cmd, 2, 1000);
 8000e6e:	f107 010c 	add.w	r1, r7, #12
 8000e72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e76:	2202      	movs	r2, #2
 8000e78:	4807      	ldr	r0, [pc, #28]	@ (8000e98 <AFE_Offset+0x5c>)
 8000e7a:	f006 fbe6 	bl	800764a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(XDAC_CS_GPIO_Port, XDAC_CS_Pin, GPIO_PIN_SET);
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e84:	4803      	ldr	r0, [pc, #12]	@ (8000e94 <AFE_Offset+0x58>)
 8000e86:	f005 f975 	bl	8006174 <HAL_GPIO_WritePin>
 8000e8a:	e000      	b.n	8000e8e <AFE_Offset+0x52>
    return ;
 8000e8c:	bf00      	nop
  }
}
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	48000400 	.word	0x48000400
 8000e98:	20000200 	.word	0x20000200

08000e9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	f5ad 5d60 	sub.w	sp, sp, #14336	@ 0x3800
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea6:	f001 ff40 	bl	8002d2a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eaa:	f000 f919 	bl	80010e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eae:	f000 fcb1 	bl	8001814 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eb2:	f000 fc69 	bl	8001788 <MX_DMA_Init>
  MX_CRC_Init();
 8000eb6:	f000 fa03 	bl	80012c0 <MX_CRC_Init>
  MX_USART2_UART_Init();
 8000eba:	f000 fc19 	bl	80016f0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000ebe:	f000 f961 	bl	8001184 <MX_ADC1_Init>
  MX_SPI3_Init();
 8000ec2:	f000 faa3 	bl	800140c <MX_SPI3_Init>
  MX_TIM6_Init();
 8000ec6:	f000 fba7 	bl	8001618 <MX_TIM6_Init>
  MX_I2C1_Init();
 8000eca:	f000 fa5f 	bl	800138c <MX_I2C1_Init>
  MX_DAC1_Init();
 8000ece:	f000 fa23 	bl	8001318 <MX_DAC1_Init>
  MX_COMP3_Init();
 8000ed2:	f000 f9cf 	bl	8001274 <MX_COMP3_Init>
  MX_TIM3_Init();
 8000ed6:	f000 fb51 	bl	800157c <MX_TIM3_Init>
  MX_TIM2_Init();
 8000eda:	f000 fad5 	bl	8001488 <MX_TIM2_Init>
  MX_TIM7_Init();
 8000ede:	f000 fbd1 	bl	8001684 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  for (int i = 0; i < N; ++i)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f507 5260 	add.w	r2, r7, #14336	@ 0x3800
 8000ee8:	f102 020c 	add.w	r2, r2, #12
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	e03c      	b.n	8000f6a <main+0xce>
  {
	  window[i] = 0.5 - 0.5 * arm_cos_f32(i * (2 * PI / (N - 1)));
 8000ef0:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 8000ef4:	f103 030c 	add.w	r3, r3, #12
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f02:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 80010c4 <main+0x228>
 8000f06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f0a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0e:	f009 ff4d 	bl	800adac <arm_cos_f32>
 8000f12:	ee10 3a10 	vmov	r3, s0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fae2 	bl	80004e0 <__aeabi_f2d>
 8000f1c:	f04f 0200 	mov.w	r2, #0
 8000f20:	4b69      	ldr	r3, [pc, #420]	@ (80010c8 <main+0x22c>)
 8000f22:	f7ff fb35 	bl	8000590 <__aeabi_dmul>
 8000f26:	4602      	mov	r2, r0
 8000f28:	460b      	mov	r3, r1
 8000f2a:	f04f 0000 	mov.w	r0, #0
 8000f2e:	4966      	ldr	r1, [pc, #408]	@ (80010c8 <main+0x22c>)
 8000f30:	f7ff f976 	bl	8000220 <__aeabi_dsub>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4610      	mov	r0, r2
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f7ff fd3a 	bl	80009b4 <__aeabi_d2f>
 8000f40:	4602      	mov	r2, r0
 8000f42:	4962      	ldr	r1, [pc, #392]	@ (80010cc <main+0x230>)
 8000f44:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 8000f48:	f103 030c 	add.w	r3, r3, #12
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	440b      	add	r3, r1
 8000f52:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < N; ++i)
 8000f54:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 8000f58:	f103 030c 	add.w	r3, r3, #12
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	f507 5260 	add.w	r2, r7, #14336	@ 0x3800
 8000f64:	f102 020c 	add.w	r2, r2, #12
 8000f68:	6013      	str	r3, [r2, #0]
 8000f6a:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 8000f6e:	f103 030c 	add.w	r3, r3, #12
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f78:	dbba      	blt.n	8000ef0 <main+0x54>
  }

  AFE_Offset_LDAC_Init();
 8000f7a:	f7ff feff 	bl	8000d7c <AFE_Offset_LDAC_Init>
  AFE_Gain(3);
 8000f7e:	2003      	movs	r0, #3
 8000f80:	f7ff ff1c 	bl	8000dbc <AFE_Gain>
  AFE_Offset(256);
 8000f84:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f88:	f7ff ff58 	bl	8000e3c <AFE_Offset>
  float fft_in[N] = {0};
 8000f8c:	f507 5320 	add.w	r3, r7, #10240	@ 0x2800
 8000f90:	f103 0310 	add.w	r3, r3, #16
 8000f94:	3b0c      	subs	r3, #12
 8000f96:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f00a fb87 	bl	800b6b0 <memset>
  float fft_out[N] = {0};
 8000fa2:	f507 53c0 	add.w	r3, r7, #6144	@ 0x1800
 8000fa6:	f103 0310 	add.w	r3, r3, #16
 8000faa:	3b0c      	subs	r3, #12
 8000fac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f00a fb7c 	bl	800b6b0 <memset>
  float fft_mag[N] = {0};
 8000fb8:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8000fbc:	3b0c      	subs	r3, #12
 8000fbe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f00a fb73 	bl	800b6b0 <memset>
  float max_mag = 0;
 8000fca:	f04f 0300 	mov.w	r3, #0
 8000fce:	f507 5260 	add.w	r2, r7, #14336	@ 0x3800
 8000fd2:	f102 0204 	add.w	r2, r2, #4
 8000fd6:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  set_sm_freq(1e6 , &htim6);
 8000fd8:	493d      	ldr	r1, [pc, #244]	@ (80010d0 <main+0x234>)
 8000fda:	483e      	ldr	r0, [pc, #248]	@ (80010d4 <main+0x238>)
 8000fdc:	f000 fd18 	bl	8001a10 <set_sm_freq>
	  samp(adc_buffer, 1025, &htim6, &hadc1);
 8000fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80010d8 <main+0x23c>)
 8000fe2:	4a3b      	ldr	r2, [pc, #236]	@ (80010d0 <main+0x234>)
 8000fe4:	f240 4101 	movw	r1, #1025	@ 0x401
 8000fe8:	483c      	ldr	r0, [pc, #240]	@ (80010dc <main+0x240>)
 8000fea:	f000 fcf3 	bl	80019d4 <samp>
	  uint16_t temp_buffer[1025];
	  make_8to16(adc_buffer, 2050, temp_buffer);
 8000fee:	f107 0310 	add.w	r3, r7, #16
 8000ff2:	3b10      	subs	r3, #16
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	f640 0102 	movw	r1, #2050	@ 0x802
 8000ffa:	4838      	ldr	r0, [pc, #224]	@ (80010dc <main+0x240>)
 8000ffc:	f000 fcb4 	bl	8001968 <make_8to16>
	  int_to_float(temp_buffer+1, fft_in);
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	3b10      	subs	r3, #16
 8001006:	3302      	adds	r3, #2
 8001008:	f507 5220 	add.w	r2, r7, #10240	@ 0x2800
 800100c:	f102 0210 	add.w	r2, r2, #16
 8001010:	3a0c      	subs	r2, #12
 8001012:	4611      	mov	r1, r2
 8001014:	4618      	mov	r0, r3
 8001016:	f000 fd19 	bl	8001a4c <int_to_float>
	  for (int i = 0; i < N; ++i)
 800101a:	2300      	movs	r3, #0
 800101c:	f507 5260 	add.w	r2, r7, #14336	@ 0x3800
 8001020:	f102 0208 	add.w	r2, r2, #8
 8001024:	6013      	str	r3, [r2, #0]
 8001026:	e034      	b.n	8001092 <main+0x1f6>
	  {
	  	  fft_in[i] *= window[i];
 8001028:	f507 5320 	add.w	r3, r7, #10240	@ 0x2800
 800102c:	f103 0310 	add.w	r3, r3, #16
 8001030:	461a      	mov	r2, r3
 8001032:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 8001036:	f103 0308 	add.w	r3, r3, #8
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	4413      	add	r3, r2
 8001040:	3b0c      	subs	r3, #12
 8001042:	ed93 7a00 	vldr	s14, [r3]
 8001046:	4a21      	ldr	r2, [pc, #132]	@ (80010cc <main+0x230>)
 8001048:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 800104c:	f103 0308 	add.w	r3, r3, #8
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	edd3 7a00 	vldr	s15, [r3]
 800105a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800105e:	f507 5320 	add.w	r3, r7, #10240	@ 0x2800
 8001062:	f103 0310 	add.w	r3, r3, #16
 8001066:	461a      	mov	r2, r3
 8001068:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 800106c:	f103 0308 	add.w	r3, r3, #8
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	4413      	add	r3, r2
 8001076:	3b0c      	subs	r3, #12
 8001078:	edc3 7a00 	vstr	s15, [r3]
	  for (int i = 0; i < N; ++i)
 800107c:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 8001080:	f103 0308 	add.w	r3, r3, #8
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	3301      	adds	r3, #1
 8001088:	f507 5260 	add.w	r2, r7, #14336	@ 0x3800
 800108c:	f102 0208 	add.w	r2, r2, #8
 8001090:	6013      	str	r3, [r2, #0]
 8001092:	f507 5360 	add.w	r3, r7, #14336	@ 0x3800
 8001096:	f103 0308 	add.w	r3, r3, #8
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010a0:	dbc2      	blt.n	8001028 <main+0x18c>
	  }
	  fft_transfer(fft_in, fft_out, fft_mag);
 80010a2:	f507 6201 	add.w	r2, r7, #2064	@ 0x810
 80010a6:	3a0c      	subs	r2, #12
 80010a8:	f507 51c0 	add.w	r1, r7, #6144	@ 0x1800
 80010ac:	f101 0110 	add.w	r1, r1, #16
 80010b0:	390c      	subs	r1, #12
 80010b2:	f507 5320 	add.w	r3, r7, #10240	@ 0x2800
 80010b6:	f103 0310 	add.w	r3, r3, #16
 80010ba:	3b0c      	subs	r3, #12
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 fcea 	bl	8001a96 <fft_transfer>
  {
 80010c2:	e789      	b.n	8000fd8 <main+0x13c>
 80010c4:	3bc9422c 	.word	0x3bc9422c
 80010c8:	3fe00000 	.word	0x3fe00000
 80010cc:	20000cec 	.word	0x20000cec
 80010d0:	200002fc 	.word	0x200002fc
 80010d4:	000f4240 	.word	0x000f4240
 80010d8:	20000084 	.word	0x20000084
 80010dc:	200004e8 	.word	0x200004e8

080010e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b094      	sub	sp, #80	@ 0x50
 80010e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e6:	f107 0318 	add.w	r3, r7, #24
 80010ea:	2238      	movs	r2, #56	@ 0x38
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f00a fade 	bl	800b6b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
 8001100:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001102:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001106:	f005 f97f 	bl	8006408 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800110a:	2301      	movs	r3, #1
 800110c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800110e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001112:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001114:	2302      	movs	r3, #2
 8001116:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001118:	2303      	movs	r3, #3
 800111a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV5;
 800111c:	2305      	movs	r3, #5
 800111e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001120:	233c      	movs	r3, #60	@ 0x3c
 8001122:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8001124:	2305      	movs	r3, #5
 8001126:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001128:	2302      	movs	r3, #2
 800112a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001130:	f107 0318 	add.w	r3, r7, #24
 8001134:	4618      	mov	r0, r3
 8001136:	f005 fa1b 	bl	8006570 <HAL_RCC_OscConfig>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001140:	f000 fc0c 	bl	800195c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001144:	230f      	movs	r3, #15
 8001146:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001148:	2303      	movs	r3, #3
 800114a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	2104      	movs	r1, #4
 800115c:	4618      	mov	r0, r3
 800115e:	f005 fd19 	bl	8006b94 <HAL_RCC_ClockConfig>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001168:	f000 fbf8 	bl	800195c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO_PG10, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 800116c:	2200      	movs	r2, #0
 800116e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8001172:	4803      	ldr	r0, [pc, #12]	@ (8001180 <SystemClock_Config+0xa0>)
 8001174:	f005 fe4a 	bl	8006e0c <HAL_RCC_MCOConfig>
}
 8001178:	bf00      	nop
 800117a:	3750      	adds	r7, #80	@ 0x50
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	00060400 	.word	0x00060400

08001184 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08c      	sub	sp, #48	@ 0x30
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800118a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001196:	1d3b      	adds	r3, r7, #4
 8001198:	2220      	movs	r2, #32
 800119a:	2100      	movs	r1, #0
 800119c:	4618      	mov	r0, r3
 800119e:	f00a fa87 	bl	800b6b0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011a2:	4b32      	ldr	r3, [pc, #200]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80011a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011aa:	4b30      	ldr	r3, [pc, #192]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011b0:	4b2e      	ldr	r3, [pc, #184]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011b6:	4b2d      	ldr	r3, [pc, #180]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80011bc:	4b2b      	ldr	r3, [pc, #172]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011c2:	4b2a      	ldr	r3, [pc, #168]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011c8:	4b28      	ldr	r3, [pc, #160]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011ca:	2204      	movs	r2, #4
 80011cc:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011ce:	4b27      	ldr	r3, [pc, #156]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011d4:	4b25      	ldr	r3, [pc, #148]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80011da:	4b24      	ldr	r3, [pc, #144]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011dc:	2201      	movs	r2, #1
 80011de:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011e0:	4b22      	ldr	r3, [pc, #136]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80011e8:	4b20      	ldr	r3, [pc, #128]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011ea:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80011ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011f8:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <MX_ADC1_Init+0xe8>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001200:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <MX_ADC1_Init+0xe8>)
 8001202:	2200      	movs	r2, #0
 8001204:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001206:	4b19      	ldr	r3, [pc, #100]	@ (800126c <MX_ADC1_Init+0xe8>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800120e:	4817      	ldr	r0, [pc, #92]	@ (800126c <MX_ADC1_Init+0xe8>)
 8001210:	f002 f868 	bl	80032e4 <HAL_ADC_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 800121a:	f000 fb9f 	bl	800195c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800121e:	2300      	movs	r3, #0
 8001220:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001222:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001226:	4619      	mov	r1, r3
 8001228:	4810      	ldr	r0, [pc, #64]	@ (800126c <MX_ADC1_Init+0xe8>)
 800122a:	f003 fa0d 	bl	8004648 <HAL_ADCEx_MultiModeConfigChannel>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001234:	f000 fb92 	bl	800195c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001238:	4b0d      	ldr	r3, [pc, #52]	@ (8001270 <MX_ADC1_Init+0xec>)
 800123a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800123c:	2306      	movs	r3, #6
 800123e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001244:	237f      	movs	r3, #127	@ 0x7f
 8001246:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001248:	2304      	movs	r3, #4
 800124a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	@ (800126c <MX_ADC1_Init+0xe8>)
 8001256:	f002 fb4b 	bl	80038f0 <HAL_ADC_ConfigChannel>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001260:	f000 fb7c 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001264:	bf00      	nop
 8001266:	3730      	adds	r7, #48	@ 0x30
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000084 	.word	0x20000084
 8001270:	04300002 	.word	0x04300002

08001274 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 8001278:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <MX_COMP3_Init+0x44>)
 800127a:	4a10      	ldr	r2, [pc, #64]	@ (80012bc <MX_COMP3_Init+0x48>)
 800127c:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800127e:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <MX_COMP3_Init+0x44>)
 8001280:	2200      	movs	r2, #0
 8001282:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8001284:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <MX_COMP3_Init+0x44>)
 8001286:	2250      	movs	r2, #80	@ 0x50
 8001288:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800128a:	4b0b      	ldr	r3, [pc, #44]	@ (80012b8 <MX_COMP3_Init+0x44>)
 800128c:	2200      	movs	r2, #0
 800128e:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_70MV;
 8001290:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <MX_COMP3_Init+0x44>)
 8001292:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001296:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001298:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <MX_COMP3_Init+0x44>)
 800129a:	2200      	movs	r2, #0
 800129c:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <MX_COMP3_Init+0x44>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <MX_COMP3_Init+0x44>)
 80012a6:	f003 fc27 	bl	8004af8 <HAL_COMP_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_COMP3_Init+0x40>
  {
    Error_Handler();
 80012b0:	f000 fb54 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000150 	.word	0x20000150
 80012bc:	40010208 	.word	0x40010208

080012c0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80012c4:	4b12      	ldr	r3, [pc, #72]	@ (8001310 <MX_CRC_Init+0x50>)
 80012c6:	4a13      	ldr	r2, [pc, #76]	@ (8001314 <MX_CRC_Init+0x54>)
 80012c8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 80012ca:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <MX_CRC_Init+0x50>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 80012d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <MX_CRC_Init+0x50>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 4129;
 80012d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <MX_CRC_Init+0x50>)
 80012d8:	f241 0221 	movw	r2, #4129	@ 0x1021
 80012dc:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
 80012de:	4b0c      	ldr	r3, [pc, #48]	@ (8001310 <MX_CRC_Init+0x50>)
 80012e0:	2208      	movs	r2, #8
 80012e2:	60da      	str	r2, [r3, #12]
  hcrc.Init.InitValue = 0;
 80012e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001310 <MX_CRC_Init+0x50>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80012ea:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <MX_CRC_Init+0x50>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80012f0:	4b07      	ldr	r3, [pc, #28]	@ (8001310 <MX_CRC_Init+0x50>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80012f6:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <MX_CRC_Init+0x50>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80012fc:	4804      	ldr	r0, [pc, #16]	@ (8001310 <MX_CRC_Init+0x50>)
 80012fe:	f003 fea5 	bl	800504c <HAL_CRC_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_CRC_Init+0x4c>
  {
    Error_Handler();
 8001308:	f000 fb28 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800130c:	bf00      	nop
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000174 	.word	0x20000174
 8001314:	40023000 	.word	0x40023000

08001318 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08c      	sub	sp, #48	@ 0x30
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800131e:	463b      	mov	r3, r7
 8001320:	2230      	movs	r2, #48	@ 0x30
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f00a f9c3 	bl	800b6b0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800132a:	4b16      	ldr	r3, [pc, #88]	@ (8001384 <MX_DAC1_Init+0x6c>)
 800132c:	4a16      	ldr	r2, [pc, #88]	@ (8001388 <MX_DAC1_Init+0x70>)
 800132e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001330:	4814      	ldr	r0, [pc, #80]	@ (8001384 <MX_DAC1_Init+0x6c>)
 8001332:	f004 f891 	bl	8005458 <HAL_DAC_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800133c:	f000 fb0e 	bl	800195c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001340:	2302      	movs	r3, #2
 8001342:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001344:	2300      	movs	r3, #0
 8001346:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001348:	2300      	movs	r3, #0
 800134a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800134c:	2300      	movs	r3, #0
 800134e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001354:	2300      	movs	r3, #0
 8001356:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001358:	2302      	movs	r3, #2
 800135a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800135c:	2302      	movs	r3, #2
 800135e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001360:	2300      	movs	r3, #0
 8001362:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001364:	463b      	mov	r3, r7
 8001366:	2200      	movs	r2, #0
 8001368:	4619      	mov	r1, r3
 800136a:	4806      	ldr	r0, [pc, #24]	@ (8001384 <MX_DAC1_Init+0x6c>)
 800136c:	f004 f896 	bl	800549c <HAL_DAC_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001376:	f000 faf1 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	3730      	adds	r7, #48	@ 0x30
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000198 	.word	0x20000198
 8001388:	50000800 	.word	0x50000800

0800138c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001390:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <MX_I2C1_Init+0x74>)
 8001392:	4a1c      	ldr	r2, [pc, #112]	@ (8001404 <MX_I2C1_Init+0x78>)
 8001394:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10E32879;
 8001396:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <MX_I2C1_Init+0x74>)
 8001398:	4a1b      	ldr	r2, [pc, #108]	@ (8001408 <MX_I2C1_Init+0x7c>)
 800139a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800139c:	4b18      	ldr	r3, [pc, #96]	@ (8001400 <MX_I2C1_Init+0x74>)
 800139e:	2200      	movs	r2, #0
 80013a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013a2:	4b17      	ldr	r3, [pc, #92]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013a8:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013ae:	4b14      	ldr	r3, [pc, #80]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013b4:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ba:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013c6:	480e      	ldr	r0, [pc, #56]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013c8:	f004 feec 	bl	80061a4 <HAL_I2C_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013d2:	f000 fac3 	bl	800195c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013d6:	2100      	movs	r1, #0
 80013d8:	4809      	ldr	r0, [pc, #36]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013da:	f004 ff7e 	bl	80062da <HAL_I2CEx_ConfigAnalogFilter>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013e4:	f000 faba 	bl	800195c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013e8:	2100      	movs	r1, #0
 80013ea:	4805      	ldr	r0, [pc, #20]	@ (8001400 <MX_I2C1_Init+0x74>)
 80013ec:	f004 ffc0 	bl	8006370 <HAL_I2CEx_ConfigDigitalFilter>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80013f6:	f000 fab1 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200001ac 	.word	0x200001ac
 8001404:	40005400 	.word	0x40005400
 8001408:	10e32879 	.word	0x10e32879

0800140c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001410:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001412:	4a1c      	ldr	r2, [pc, #112]	@ (8001484 <MX_SPI3_Init+0x78>)
 8001414:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001416:	4b1a      	ldr	r3, [pc, #104]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001418:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800141c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800141e:	4b18      	ldr	r3, [pc, #96]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001424:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001426:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800142a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800142c:	4b14      	ldr	r3, [pc, #80]	@ (8001480 <MX_SPI3_Init+0x74>)
 800142e:	2200      	movs	r2, #0
 8001430:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001432:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001434:	2200      	movs	r2, #0
 8001436:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001438:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <MX_SPI3_Init+0x74>)
 800143a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800143e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001440:	4b0f      	ldr	r3, [pc, #60]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001442:	2218      	movs	r2, #24
 8001444:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001446:	4b0e      	ldr	r3, [pc, #56]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800144c:	4b0c      	ldr	r3, [pc, #48]	@ (8001480 <MX_SPI3_Init+0x74>)
 800144e:	2200      	movs	r2, #0
 8001450:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001452:	4b0b      	ldr	r3, [pc, #44]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001458:	4b09      	ldr	r3, [pc, #36]	@ (8001480 <MX_SPI3_Init+0x74>)
 800145a:	2207      	movs	r2, #7
 800145c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800145e:	4b08      	ldr	r3, [pc, #32]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001460:	2200      	movs	r2, #0
 8001462:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001464:	4b06      	ldr	r3, [pc, #24]	@ (8001480 <MX_SPI3_Init+0x74>)
 8001466:	2208      	movs	r2, #8
 8001468:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800146a:	4805      	ldr	r0, [pc, #20]	@ (8001480 <MX_SPI3_Init+0x74>)
 800146c:	f006 f842 	bl	80074f4 <HAL_SPI_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001476:	f000 fa71 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000200 	.word	0x20000200
 8001484:	40003c00 	.word	0x40003c00

08001488 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08c      	sub	sp, #48	@ 0x30
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800148e:	f107 0320 	add.w	r3, r7, #32
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014b4:	4b30      	ldr	r3, [pc, #192]	@ (8001578 <MX_TIM2_Init+0xf0>)
 80014b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001578 <MX_TIM2_Init+0xf0>)
 80014be:	2200      	movs	r2, #0
 80014c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001578 <MX_TIM2_Init+0xf0>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80014c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001578 <MX_TIM2_Init+0xf0>)
 80014ca:	f04f 32ff 	mov.w	r2, #4294967295
 80014ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014d0:	4b29      	ldr	r3, [pc, #164]	@ (8001578 <MX_TIM2_Init+0xf0>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d6:	4b28      	ldr	r3, [pc, #160]	@ (8001578 <MX_TIM2_Init+0xf0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014dc:	4826      	ldr	r0, [pc, #152]	@ (8001578 <MX_TIM2_Init+0xf0>)
 80014de:	f006 fb8d 	bl	8007bfc <HAL_TIM_Base_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80014e8:	f000 fa38 	bl	800195c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014f0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014f2:	f107 0320 	add.w	r3, r7, #32
 80014f6:	4619      	mov	r1, r3
 80014f8:	481f      	ldr	r0, [pc, #124]	@ (8001578 <MX_TIM2_Init+0xf0>)
 80014fa:	f006 fd6b 	bl	8007fd4 <HAL_TIM_ConfigClockSource>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001504:	f000 fa2a 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001508:	481b      	ldr	r0, [pc, #108]	@ (8001578 <MX_TIM2_Init+0xf0>)
 800150a:	f006 fc66 	bl	8007dda <HAL_TIM_IC_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001514:	f000 fa22 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	4619      	mov	r1, r3
 8001526:	4814      	ldr	r0, [pc, #80]	@ (8001578 <MX_TIM2_Init+0xf0>)
 8001528:	f007 f8e4 	bl	80086f4 <HAL_TIMEx_MasterConfigSynchronization>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8001532:	f000 fa13 	bl	800195c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800153a:	2301      	movs	r3, #1
 800153c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	2200      	movs	r2, #0
 800154a:	4619      	mov	r1, r3
 800154c:	480a      	ldr	r0, [pc, #40]	@ (8001578 <MX_TIM2_Init+0xf0>)
 800154e:	f006 fca5 	bl	8007e9c <HAL_TIM_IC_ConfigChannel>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8001558:	f000 fa00 	bl	800195c <Error_Handler>
  }
  if (HAL_TIMEx_TISelection(&htim2, TIM_TIM2_TI1_COMP3, TIM_CHANNEL_1) != HAL_OK)
 800155c:	2200      	movs	r2, #0
 800155e:	2103      	movs	r1, #3
 8001560:	4805      	ldr	r0, [pc, #20]	@ (8001578 <MX_TIM2_Init+0xf0>)
 8001562:	f007 f95d 	bl	8008820 <HAL_TIMEx_TISelection>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 800156c:	f000 f9f6 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	3730      	adds	r7, #48	@ 0x30
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000264 	.word	0x20000264

0800157c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001582:	f107 0310 	add.w	r3, r7, #16
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800159a:	4b1d      	ldr	r3, [pc, #116]	@ (8001610 <MX_TIM3_Init+0x94>)
 800159c:	4a1d      	ldr	r2, [pc, #116]	@ (8001614 <MX_TIM3_Init+0x98>)
 800159e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015ac:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b4:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ba:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015c0:	4813      	ldr	r0, [pc, #76]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015c2:	f006 fb1b 	bl	8007bfc <HAL_TIM_Base_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80015cc:	f000 f9c6 	bl	800195c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015d6:	f107 0310 	add.w	r3, r7, #16
 80015da:	4619      	mov	r1, r3
 80015dc:	480c      	ldr	r0, [pc, #48]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015de:	f006 fcf9 	bl	8007fd4 <HAL_TIM_ConfigClockSource>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80015e8:	f000 f9b8 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ec:	2300      	movs	r3, #0
 80015ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015f4:	1d3b      	adds	r3, r7, #4
 80015f6:	4619      	mov	r1, r3
 80015f8:	4805      	ldr	r0, [pc, #20]	@ (8001610 <MX_TIM3_Init+0x94>)
 80015fa:	f007 f87b 	bl	80086f4 <HAL_TIMEx_MasterConfigSynchronization>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001604:	f000 f9aa 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001608:	bf00      	nop
 800160a:	3720      	adds	r7, #32
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	200002b0 	.word	0x200002b0
 8001614:	40000400 	.word	0x40000400

08001618 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	605a      	str	r2, [r3, #4]
 8001626:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001628:	4b14      	ldr	r3, [pc, #80]	@ (800167c <MX_TIM6_Init+0x64>)
 800162a:	4a15      	ldr	r2, [pc, #84]	@ (8001680 <MX_TIM6_Init+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800162e:	4b13      	ldr	r3, [pc, #76]	@ (800167c <MX_TIM6_Init+0x64>)
 8001630:	2200      	movs	r2, #0
 8001632:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001634:	4b11      	ldr	r3, [pc, #68]	@ (800167c <MX_TIM6_Init+0x64>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 149;
 800163a:	4b10      	ldr	r3, [pc, #64]	@ (800167c <MX_TIM6_Init+0x64>)
 800163c:	2295      	movs	r2, #149	@ 0x95
 800163e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001640:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <MX_TIM6_Init+0x64>)
 8001642:	2200      	movs	r2, #0
 8001644:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001646:	480d      	ldr	r0, [pc, #52]	@ (800167c <MX_TIM6_Init+0x64>)
 8001648:	f006 fad8 	bl	8007bfc <HAL_TIM_Base_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001652:	f000 f983 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001656:	2320      	movs	r3, #32
 8001658:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	4619      	mov	r1, r3
 8001662:	4806      	ldr	r0, [pc, #24]	@ (800167c <MX_TIM6_Init+0x64>)
 8001664:	f007 f846 	bl	80086f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800166e:	f000 f975 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001672:	bf00      	nop
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	200002fc 	.word	0x200002fc
 8001680:	40001000 	.word	0x40001000

08001684 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800168a:	1d3b      	adds	r3, r7, #4
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001694:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <MX_TIM7_Init+0x64>)
 8001696:	4a15      	ldr	r2, [pc, #84]	@ (80016ec <MX_TIM7_Init+0x68>)
 8001698:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800169a:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <MX_TIM7_Init+0x64>)
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <MX_TIM7_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <MX_TIM7_Init+0x64>)
 80016a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ac:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <MX_TIM7_Init+0x64>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80016b4:	480c      	ldr	r0, [pc, #48]	@ (80016e8 <MX_TIM7_Init+0x64>)
 80016b6:	f006 faa1 	bl	8007bfc <HAL_TIM_Base_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80016c0:	f000 f94c 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c4:	2300      	movs	r3, #0
 80016c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	4619      	mov	r1, r3
 80016d0:	4805      	ldr	r0, [pc, #20]	@ (80016e8 <MX_TIM7_Init+0x64>)
 80016d2:	f007 f80f 	bl	80086f4 <HAL_TIMEx_MasterConfigSynchronization>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80016dc:	f000 f93e 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000348 	.word	0x20000348
 80016ec:	40001400 	.word	0x40001400

080016f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016f4:	4b22      	ldr	r3, [pc, #136]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 80016f6:	4a23      	ldr	r2, [pc, #140]	@ (8001784 <MX_USART2_UART_Init+0x94>)
 80016f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016fa:	4b21      	ldr	r3, [pc, #132]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 80016fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001700:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001702:	4b1f      	ldr	r3, [pc, #124]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 8001704:	2200      	movs	r2, #0
 8001706:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001708:	4b1d      	ldr	r3, [pc, #116]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 800170a:	2200      	movs	r2, #0
 800170c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800170e:	4b1c      	ldr	r3, [pc, #112]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 8001710:	2200      	movs	r2, #0
 8001712:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001714:	4b1a      	ldr	r3, [pc, #104]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 8001716:	220c      	movs	r2, #12
 8001718:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800171a:	4b19      	ldr	r3, [pc, #100]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 800171c:	2200      	movs	r2, #0
 800171e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001720:	4b17      	ldr	r3, [pc, #92]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 8001722:	2200      	movs	r2, #0
 8001724:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001726:	4b16      	ldr	r3, [pc, #88]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 8001728:	2200      	movs	r2, #0
 800172a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800172c:	4b14      	ldr	r3, [pc, #80]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 800172e:	2200      	movs	r2, #0
 8001730:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001732:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 8001734:	2200      	movs	r2, #0
 8001736:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001738:	4811      	ldr	r0, [pc, #68]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 800173a:	f007 f8ff 	bl	800893c <HAL_UART_Init>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001744:	f000 f90a 	bl	800195c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001748:	2100      	movs	r1, #0
 800174a:	480d      	ldr	r0, [pc, #52]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 800174c:	f008 fc40 	bl	8009fd0 <HAL_UARTEx_SetTxFifoThreshold>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001756:	f000 f901 	bl	800195c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800175a:	2100      	movs	r1, #0
 800175c:	4808      	ldr	r0, [pc, #32]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 800175e:	f008 fc75 	bl	800a04c <HAL_UARTEx_SetRxFifoThreshold>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001768:	f000 f8f8 	bl	800195c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800176c:	4804      	ldr	r0, [pc, #16]	@ (8001780 <MX_USART2_UART_Init+0x90>)
 800176e:	f008 fbf6 	bl	8009f5e <HAL_UARTEx_DisableFifoMode>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001778:	f000 f8f0 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}
 8001780:	200003f4 	.word	0x200003f4
 8001784:	40004400 	.word	0x40004400

08001788 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800178e:	4b20      	ldr	r3, [pc, #128]	@ (8001810 <MX_DMA_Init+0x88>)
 8001790:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001792:	4a1f      	ldr	r2, [pc, #124]	@ (8001810 <MX_DMA_Init+0x88>)
 8001794:	f043 0304 	orr.w	r3, r3, #4
 8001798:	6493      	str	r3, [r2, #72]	@ 0x48
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <MX_DMA_Init+0x88>)
 800179c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800179e:	f003 0304 	and.w	r3, r3, #4
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <MX_DMA_Init+0x88>)
 80017a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017aa:	4a19      	ldr	r2, [pc, #100]	@ (8001810 <MX_DMA_Init+0x88>)
 80017ac:	f043 0302 	orr.w	r3, r3, #2
 80017b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80017b2:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <MX_DMA_Init+0x88>)
 80017b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017be:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <MX_DMA_Init+0x88>)
 80017c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017c2:	4a13      	ldr	r2, [pc, #76]	@ (8001810 <MX_DMA_Init+0x88>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80017ca:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <MX_DMA_Init+0x88>)
 80017cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80017d6:	2200      	movs	r2, #0
 80017d8:	2100      	movs	r1, #0
 80017da:	200b      	movs	r0, #11
 80017dc:	f003 fc01 	bl	8004fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80017e0:	200b      	movs	r0, #11
 80017e2:	f003 fc18 	bl	8005016 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80017e6:	2200      	movs	r2, #0
 80017e8:	2100      	movs	r1, #0
 80017ea:	200c      	movs	r0, #12
 80017ec:	f003 fbf9 	bl	8004fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80017f0:	200c      	movs	r0, #12
 80017f2:	f003 fc10 	bl	8005016 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel8_IRQn, 0, 0);
 80017f6:	2200      	movs	r2, #0
 80017f8:	2100      	movs	r1, #0
 80017fa:	2063      	movs	r0, #99	@ 0x63
 80017fc:	f003 fbf1 	bl	8004fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel8_IRQn);
 8001800:	2063      	movs	r0, #99	@ 0x63
 8001802:	f003 fc08 	bl	8005016 <HAL_NVIC_EnableIRQ>

}
 8001806:	bf00      	nop
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40021000 	.word	0x40021000

08001814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08a      	sub	sp, #40	@ 0x28
 8001818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
 8001828:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800182a:	4b48      	ldr	r3, [pc, #288]	@ (800194c <MX_GPIO_Init+0x138>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182e:	4a47      	ldr	r2, [pc, #284]	@ (800194c <MX_GPIO_Init+0x138>)
 8001830:	f043 0320 	orr.w	r3, r3, #32
 8001834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001836:	4b45      	ldr	r3, [pc, #276]	@ (800194c <MX_GPIO_Init+0x138>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183a:	f003 0320 	and.w	r3, r3, #32
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001842:	4b42      	ldr	r3, [pc, #264]	@ (800194c <MX_GPIO_Init+0x138>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001846:	4a41      	ldr	r2, [pc, #260]	@ (800194c <MX_GPIO_Init+0x138>)
 8001848:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800184c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800184e:	4b3f      	ldr	r3, [pc, #252]	@ (800194c <MX_GPIO_Init+0x138>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800185a:	4b3c      	ldr	r3, [pc, #240]	@ (800194c <MX_GPIO_Init+0x138>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185e:	4a3b      	ldr	r2, [pc, #236]	@ (800194c <MX_GPIO_Init+0x138>)
 8001860:	f043 0304 	orr.w	r3, r3, #4
 8001864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001866:	4b39      	ldr	r3, [pc, #228]	@ (800194c <MX_GPIO_Init+0x138>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186a:	f003 0304 	and.w	r3, r3, #4
 800186e:	60bb      	str	r3, [r7, #8]
 8001870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001872:	4b36      	ldr	r3, [pc, #216]	@ (800194c <MX_GPIO_Init+0x138>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001876:	4a35      	ldr	r2, [pc, #212]	@ (800194c <MX_GPIO_Init+0x138>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187e:	4b33      	ldr	r3, [pc, #204]	@ (800194c <MX_GPIO_Init+0x138>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	607b      	str	r3, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800188a:	4b30      	ldr	r3, [pc, #192]	@ (800194c <MX_GPIO_Init+0x138>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188e:	4a2f      	ldr	r2, [pc, #188]	@ (800194c <MX_GPIO_Init+0x138>)
 8001890:	f043 0302 	orr.w	r3, r3, #2
 8001894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001896:	4b2d      	ldr	r3, [pc, #180]	@ (800194c <MX_GPIO_Init+0x138>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	603b      	str	r3, [r7, #0]
 80018a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(con_GPIO_Port, con_Pin, GPIO_PIN_RESET);
 80018a2:	2200      	movs	r2, #0
 80018a4:	2101      	movs	r1, #1
 80018a6:	482a      	ldr	r0, [pc, #168]	@ (8001950 <MX_GPIO_Init+0x13c>)
 80018a8:	f004 fc64 	bl	8006174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80018ac:	2200      	movs	r2, #0
 80018ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b6:	f004 fc5d 	bl	8006174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SIPO_CS_Pin|XDAC_CS_Pin, GPIO_PIN_RESET);
 80018ba:	2200      	movs	r2, #0
 80018bc:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80018c0:	4824      	ldr	r0, [pc, #144]	@ (8001954 <MX_GPIO_Init+0x140>)
 80018c2:	f004 fc57 	bl	8006174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d4:	2300      	movs	r3, #0
 80018d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80018d8:	2300      	movs	r3, #0
 80018da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	481d      	ldr	r0, [pc, #116]	@ (8001958 <MX_GPIO_Init+0x144>)
 80018e4:	f004 fac4 	bl	8005e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : con_Pin */
  GPIO_InitStruct.Pin = con_Pin;
 80018e8:	2301      	movs	r3, #1
 80018ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ec:	2301      	movs	r3, #1
 80018ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f4:	2300      	movs	r3, #0
 80018f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(con_GPIO_Port, &GPIO_InitStruct);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4619      	mov	r1, r3
 80018fe:	4814      	ldr	r0, [pc, #80]	@ (8001950 <MX_GPIO_Init+0x13c>)
 8001900:	f004 fab6 	bl	8005e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190a:	2301      	movs	r3, #1
 800190c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001912:	2300      	movs	r3, #0
 8001914:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001916:	f107 0314 	add.w	r3, r7, #20
 800191a:	4619      	mov	r1, r3
 800191c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001920:	f004 faa6 	bl	8005e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIPO_CS_Pin XDAC_CS_Pin */
  GPIO_InitStruct.Pin = SIPO_CS_Pin|XDAC_CS_Pin;
 8001924:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192a:	2301      	movs	r3, #1
 800192c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192e:	2300      	movs	r3, #0
 8001930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001932:	2300      	movs	r3, #0
 8001934:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	4805      	ldr	r0, [pc, #20]	@ (8001954 <MX_GPIO_Init+0x140>)
 800193e:	f004 fa97 	bl	8005e70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001942:	bf00      	nop
 8001944:	3728      	adds	r7, #40	@ 0x28
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40021000 	.word	0x40021000
 8001950:	48000800 	.word	0x48000800
 8001954:	48000400 	.word	0x48000400
 8001958:	48001800 	.word	0x48001800

0800195c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001960:	b672      	cpsid	i
}
 8001962:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001964:	bf00      	nop
 8001966:	e7fd      	b.n	8001964 <Error_Handler+0x8>

08001968 <make_8to16>:
volatile uint32_t yichu_counter = 0;
uint32_t sys_clock = 150e6;
#define N 1024

uint16_t *make_8to16(uint8_t *buffer, size_t size , uint16_t *new_buffer)
{
 8001968:	b480      	push	{r7}
 800196a:	b087      	sub	sp, #28
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
	int i = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]
	if (size % 2 != 0)
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b00      	cmp	r3, #0
 8001980:	d01b      	beq.n	80019ba <make_8to16+0x52>
		return 0;
 8001982:	2300      	movs	r3, #0
 8001984:	e01f      	b.n	80019c6 <make_8to16+0x5e>
	//uint16_t buffer_16[size / 2];
	while (i < size / 2)
	{
		new_buffer[i] = buffer[2*i] | buffer[2 * i + 1] << 8;
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	461a      	mov	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	4413      	add	r3, r2
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	b21a      	sxth	r2, r3
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	3301      	adds	r3, #1
 800199a:	68f9      	ldr	r1, [r7, #12]
 800199c:	440b      	add	r3, r1
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	021b      	lsls	r3, r3, #8
 80019a2:	b21b      	sxth	r3, r3
 80019a4:	4313      	orrs	r3, r2
 80019a6:	b219      	sxth	r1, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	4413      	add	r3, r2
 80019b0:	b28a      	uxth	r2, r1
 80019b2:	801a      	strh	r2, [r3, #0]
		++i;
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	3301      	adds	r3, #1
 80019b8:	617b      	str	r3, [r7, #20]
	while (i < size / 2)
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	085a      	lsrs	r2, r3, #1
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d8e0      	bhi.n	8001986 <make_8to16+0x1e>
	}
	return new_buffer;
 80019c4:	687b      	ldr	r3, [r7, #4]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	371c      	adds	r7, #28
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <samp>:
	uint16_t ampl = max - min;
	return ampl;
}

void samp(uint8_t *buffer, size_t size, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
 80019e0:	603b      	str	r3, [r7, #0]
	HAL_TIM_Base_Start(htim);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f006 f962 	bl	8007cac <HAL_TIM_Base_Start>
	HAL_ADC_Start_DMA(hadc, (uint32_t *)buffer, size);
 80019e8:	68ba      	ldr	r2, [r7, #8]
 80019ea:	68f9      	ldr	r1, [r7, #12]
 80019ec:	6838      	ldr	r0, [r7, #0]
 80019ee:	f001 fe35 	bl	800365c <HAL_ADC_Start_DMA>
    adc_ongoing = 1;
 80019f2:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <samp+0x38>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	601a      	str	r2, [r3, #0]
    while (1)
    {
    	if (adc_ongoing == 0)
 80019f8:	4b04      	ldr	r3, [pc, #16]	@ (8001a0c <samp+0x38>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d000      	beq.n	8001a02 <samp+0x2e>
 8001a00:	e7fa      	b.n	80019f8 <samp+0x24>
    		break;
 8001a02:	bf00      	nop
    }
    return;
 8001a04:	bf00      	nop
}
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20001cec 	.word	0x20001cec

08001a10 <set_sm_freq>:

void set_sm_freq(uint32_t freq, TIM_HandleTypeDef *htim)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
	uint32_t set = sys_clock / freq - 1;
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a48 <set_sm_freq+0x38>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a24:	3b01      	subs	r3, #1
 8001a26:	60fb      	str	r3, [r7, #12]
	if (set <38)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b25      	cmp	r3, #37	@ 0x25
 8001a2c:	d801      	bhi.n	8001a32 <set_sm_freq+0x22>
		set = 38;
 8001a2e:	2326      	movs	r3, #38	@ 0x26
 8001a30:	60fb      	str	r3, [r7, #12]
	htim->Instance->ARR = set;
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001a3a:	bf00      	nop
 8001a3c:	3714      	adds	r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	20000000 	.word	0x20000000

08001a4c <int_to_float>:
	uint32_t a = freq ;
	return a*1e3/4;
}

void int_to_float(uint16_t* buffer, float* fft_in)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
	for(int i = 0;i != N;i++){
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	e011      	b.n	8001a80 <int_to_float+0x34>
		fft_in[i] = buffer[i];
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	4413      	add	r3, r2
 8001a64:	8819      	ldrh	r1, [r3, #0]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	ee07 1a90 	vmov	s15, r1
 8001a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a76:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0;i != N;i++){
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a86:	d1e9      	bne.n	8001a5c <int_to_float+0x10>
	}
}
 8001a88:	bf00      	nop
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <fft_transfer>:
void fft_transfer(float* fft_in, float* fft_out, float* fft_mag)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b08a      	sub	sp, #40	@ 0x28
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
	//float fft_in[N];
	//float fft_out[N];
	//float fft_mag[N];
	arm_rfft_fast_instance_f32 S;
	arm_rfft_1024_fast_init_f32(&S);
 8001aa2:	f107 0310 	add.w	r3, r7, #16
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f008 fbb0 	bl	800a20c <arm_rfft_1024_fast_init_f32>
	arm_rfft_fast_f32(&S, fft_in, fft_out, 0);
 8001aac:	f107 0010 	add.w	r0, r7, #16
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	68f9      	ldr	r1, [r7, #12]
 8001ab6:	f008 fc77 	bl	800a3a8 <arm_rfft_fast_f32>
	arm_cmplx_mag_f32(fft_out, fft_mag, N);
 8001aba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	68b8      	ldr	r0, [r7, #8]
 8001ac2:	f009 f84f 	bl	800ab64 <arm_cmplx_mag_f32>
}
 8001ac6:	bf00      	nop
 8001ac8:	3728      	adds	r7, #40	@ 0x28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <HAL_MspInit+0x44>)
 8001ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ada:	4a0e      	ldr	r2, [pc, #56]	@ (8001b14 <HAL_MspInit+0x44>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <HAL_MspInit+0x44>)
 8001ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	4b09      	ldr	r3, [pc, #36]	@ (8001b14 <HAL_MspInit+0x44>)
 8001af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af2:	4a08      	ldr	r2, [pc, #32]	@ (8001b14 <HAL_MspInit+0x44>)
 8001af4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001afa:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <HAL_MspInit+0x44>)
 8001afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001b06:	f004 fd23 	bl	8006550 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40021000 	.word	0x40021000

08001b18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b09e      	sub	sp, #120	@ 0x78
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b30:	f107 0310 	add.w	r3, r7, #16
 8001b34:	2254      	movs	r2, #84	@ 0x54
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f009 fdb9 	bl	800b6b0 <memset>
  if(hadc->Instance==ADC1)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b46:	d15f      	bne.n	8001c08 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001b48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b4c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001b4e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001b52:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b54:	f107 0310 	add.w	r3, r7, #16
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f005 fa7d 	bl	8007058 <HAL_RCCEx_PeriphCLKConfig>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001b64:	f7ff fefa 	bl	800195c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001b68:	4b29      	ldr	r3, [pc, #164]	@ (8001c10 <HAL_ADC_MspInit+0xf8>)
 8001b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6c:	4a28      	ldr	r2, [pc, #160]	@ (8001c10 <HAL_ADC_MspInit+0xf8>)
 8001b6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b74:	4b26      	ldr	r3, [pc, #152]	@ (8001c10 <HAL_ADC_MspInit+0xf8>)
 8001b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b80:	4b23      	ldr	r3, [pc, #140]	@ (8001c10 <HAL_ADC_MspInit+0xf8>)
 8001b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b84:	4a22      	ldr	r2, [pc, #136]	@ (8001c10 <HAL_ADC_MspInit+0xf8>)
 8001b86:	f043 0301 	orr.w	r3, r3, #1
 8001b8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b8c:	4b20      	ldr	r3, [pc, #128]	@ (8001c10 <HAL_ADC_MspInit+0xf8>)
 8001b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b90:	f003 0301 	and.w	r3, r3, #1
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ba8:	4619      	mov	r1, r3
 8001baa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bae:	f004 f95f 	bl	8005e70 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001bb2:	4b18      	ldr	r3, [pc, #96]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001bb4:	4a18      	ldr	r2, [pc, #96]	@ (8001c18 <HAL_ADC_MspInit+0x100>)
 8001bb6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001bb8:	4b16      	ldr	r3, [pc, #88]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001bba:	2205      	movs	r2, #5
 8001bbc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bbe:	4b15      	ldr	r3, [pc, #84]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bc4:	4b13      	ldr	r3, [pc, #76]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001bca:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001bcc:	2280      	movs	r2, #128	@ 0x80
 8001bce:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bd0:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001bd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bd6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001bda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bde:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001be6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bec:	4809      	ldr	r0, [pc, #36]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001bee:	f003 fe0d 	bl	800580c <HAL_DMA_Init>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001bf8:	f7ff feb0 	bl	800195c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a05      	ldr	r2, [pc, #20]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001c00:	655a      	str	r2, [r3, #84]	@ 0x54
 8001c02:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <HAL_ADC_MspInit+0xfc>)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c08:	bf00      	nop
 8001c0a:	3778      	adds	r7, #120	@ 0x78
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40021000 	.word	0x40021000
 8001c14:	200000f0 	.word	0x200000f0
 8001c18:	40020008 	.word	0x40020008

08001c1c <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08a      	sub	sp, #40	@ 0x28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP3)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a1d      	ldr	r2, [pc, #116]	@ (8001cb0 <HAL_COMP_MspInit+0x94>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d134      	bne.n	8001ca8 <HAL_COMP_MspInit+0x8c>
  {
  /* USER CODE BEGIN COMP3_MspInit 0 */

  /* USER CODE END COMP3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb4 <HAL_COMP_MspInit+0x98>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	4a1c      	ldr	r2, [pc, #112]	@ (8001cb4 <HAL_COMP_MspInit+0x98>)
 8001c44:	f043 0304 	orr.w	r3, r3, #4
 8001c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <HAL_COMP_MspInit+0x98>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c56:	4b17      	ldr	r3, [pc, #92]	@ (8001cb4 <HAL_COMP_MspInit+0x98>)
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	4a16      	ldr	r2, [pc, #88]	@ (8001cb4 <HAL_COMP_MspInit+0x98>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c62:	4b14      	ldr	r3, [pc, #80]	@ (8001cb4 <HAL_COMP_MspInit+0x98>)
 8001c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
    /**COMP3 GPIO Configuration
    PC2     ------> COMP3_OUT
    PA0     ------> COMP3_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c6e:	2304      	movs	r3, #4
 8001c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c72:	2302      	movs	r3, #2
 8001c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_COMP3;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c82:	f107 0314 	add.w	r3, r7, #20
 8001c86:	4619      	mov	r1, r3
 8001c88:	480b      	ldr	r0, [pc, #44]	@ (8001cb8 <HAL_COMP_MspInit+0x9c>)
 8001c8a:	f004 f8f1 	bl	8005e70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c92:	2303      	movs	r3, #3
 8001c94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9a:	f107 0314 	add.w	r3, r7, #20
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ca4:	f004 f8e4 	bl	8005e70 <HAL_GPIO_Init>

  /* USER CODE END COMP3_MspInit 1 */

  }

}
 8001ca8:	bf00      	nop
 8001caa:	3728      	adds	r7, #40	@ 0x28
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40010208 	.word	0x40010208
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	48000800 	.word	0x48000800

08001cbc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf4 <HAL_CRC_MspInit+0x38>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d10b      	bne.n	8001ce6 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001cce:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf8 <HAL_CRC_MspInit+0x3c>)
 8001cd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd2:	4a09      	ldr	r2, [pc, #36]	@ (8001cf8 <HAL_CRC_MspInit+0x3c>)
 8001cd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cd8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001cda:	4b07      	ldr	r3, [pc, #28]	@ (8001cf8 <HAL_CRC_MspInit+0x3c>)
 8001cdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 8001ce6:	bf00      	nop
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40023000 	.word	0x40023000
 8001cf8:	40021000 	.word	0x40021000

08001cfc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a0a      	ldr	r2, [pc, #40]	@ (8001d34 <HAL_DAC_MspInit+0x38>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d10b      	bne.n	8001d26 <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <HAL_DAC_MspInit+0x3c>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d12:	4a09      	ldr	r2, [pc, #36]	@ (8001d38 <HAL_DAC_MspInit+0x3c>)
 8001d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d1a:	4b07      	ldr	r3, [pc, #28]	@ (8001d38 <HAL_DAC_MspInit+0x3c>)
 8001d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001d26:	bf00      	nop
 8001d28:	3714      	adds	r7, #20
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	50000800 	.word	0x50000800
 8001d38:	40021000 	.word	0x40021000

08001d3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b0a0      	sub	sp, #128	@ 0x80
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d54:	f107 0318 	add.w	r3, r7, #24
 8001d58:	2254      	movs	r2, #84	@ 0x54
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f009 fca7 	bl	800b6b0 <memset>
  if(hi2c->Instance==I2C1)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a2d      	ldr	r2, [pc, #180]	@ (8001e1c <HAL_I2C_MspInit+0xe0>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d153      	bne.n	8001e14 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d6c:	2340      	movs	r3, #64	@ 0x40
 8001d6e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d70:	2300      	movs	r3, #0
 8001d72:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d74:	f107 0318 	add.w	r3, r7, #24
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f005 f96d 	bl	8007058 <HAL_RCCEx_PeriphCLKConfig>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d84:	f7ff fdea 	bl	800195c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d88:	4b25      	ldr	r3, [pc, #148]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8c:	4a24      	ldr	r2, [pc, #144]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d94:	4b22      	ldr	r3, [pc, #136]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	617b      	str	r3, [r7, #20]
 8001d9e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da4:	4a1e      	ldr	r2, [pc, #120]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001da6:	f043 0302 	orr.w	r3, r3, #2
 8001daa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dac:	4b1c      	ldr	r3, [pc, #112]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	613b      	str	r3, [r7, #16]
 8001db6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001db8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dbe:	2312      	movs	r3, #18
 8001dc0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dca:	2304      	movs	r3, #4
 8001dcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dce:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dd8:	f004 f84a 	bl	8005e70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ddc:	2380      	movs	r3, #128	@ 0x80
 8001dde:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001de0:	2312      	movs	r3, #18
 8001de2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de8:	2300      	movs	r3, #0
 8001dea:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dec:	2304      	movs	r3, #4
 8001dee:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001df4:	4619      	mov	r1, r3
 8001df6:	480b      	ldr	r0, [pc, #44]	@ (8001e24 <HAL_I2C_MspInit+0xe8>)
 8001df8:	f004 f83a 	bl	8005e70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dfc:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e00:	4a07      	ldr	r2, [pc, #28]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001e02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e06:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e08:	4b05      	ldr	r3, [pc, #20]	@ (8001e20 <HAL_I2C_MspInit+0xe4>)
 8001e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e14:	bf00      	nop
 8001e16:	3780      	adds	r7, #128	@ 0x80
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40005400 	.word	0x40005400
 8001e20:	40021000 	.word	0x40021000
 8001e24:	48000400 	.word	0x48000400

08001e28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	@ 0x28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a17      	ldr	r2, [pc, #92]	@ (8001ea4 <HAL_SPI_MspInit+0x7c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d128      	bne.n	8001e9c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e4a:	4b17      	ldr	r3, [pc, #92]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4e:	4a16      	ldr	r2, [pc, #88]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e56:	4b14      	ldr	r3, [pc, #80]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e62:	4b11      	ldr	r3, [pc, #68]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e66:	4a10      	ldr	r2, [pc, #64]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e68:	f043 0304 	orr.w	r3, r3, #4
 8001e6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea8 <HAL_SPI_MspInit+0x80>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	f003 0304 	and.w	r3, r3, #4
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001e7a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e80:	2302      	movs	r3, #2
 8001e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e8c:	2306      	movs	r3, #6
 8001e8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	4619      	mov	r1, r3
 8001e96:	4805      	ldr	r0, [pc, #20]	@ (8001eac <HAL_SPI_MspInit+0x84>)
 8001e98:	f003 ffea 	bl	8005e70 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001e9c:	bf00      	nop
 8001e9e:	3728      	adds	r7, #40	@ 0x28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40003c00 	.word	0x40003c00
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	48000800 	.word	0x48000800

08001eb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ec0:	d138      	bne.n	8001f34 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ec2:	4b39      	ldr	r3, [pc, #228]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec6:	4a38      	ldr	r2, [pc, #224]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ece:	4b36      	ldr	r3, [pc, #216]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel2;
 8001eda:	4b34      	ldr	r3, [pc, #208]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001edc:	4a34      	ldr	r2, [pc, #208]	@ (8001fb0 <HAL_TIM_Base_MspInit+0x100>)
 8001ede:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8001ee0:	4b32      	ldr	r3, [pc, #200]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001ee2:	2238      	movs	r2, #56	@ 0x38
 8001ee4:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ee6:	4b31      	ldr	r3, [pc, #196]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eec:	4b2f      	ldr	r3, [pc, #188]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001ef2:	4b2e      	ldr	r3, [pc, #184]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001ef4:	2280      	movs	r2, #128	@ 0x80
 8001ef6:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ef8:	4b2c      	ldr	r3, [pc, #176]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001efa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001efe:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f00:	4b2a      	ldr	r3, [pc, #168]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001f02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f06:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001f08:	4b28      	ldr	r3, [pc, #160]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001f0e:	4b27      	ldr	r3, [pc, #156]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001f10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001f16:	4825      	ldr	r0, [pc, #148]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001f18:	f003 fc78 	bl	800580c <HAL_DMA_Init>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 8001f22:	f7ff fd1b 	bl	800195c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a20      	ldr	r2, [pc, #128]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001f2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8001fac <HAL_TIM_Base_MspInit+0xfc>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001f32:	e034      	b.n	8001f9e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM3)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a1e      	ldr	r2, [pc, #120]	@ (8001fb4 <HAL_TIM_Base_MspInit+0x104>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d10c      	bne.n	8001f58 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f42:	4a19      	ldr	r2, [pc, #100]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f44:	f043 0302 	orr.w	r3, r3, #2
 8001f48:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f4a:	4b17      	ldr	r3, [pc, #92]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	613b      	str	r3, [r7, #16]
 8001f54:	693b      	ldr	r3, [r7, #16]
}
 8001f56:	e022      	b.n	8001f9e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM6)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a16      	ldr	r2, [pc, #88]	@ (8001fb8 <HAL_TIM_Base_MspInit+0x108>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d10c      	bne.n	8001f7c <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f62:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f66:	4a10      	ldr	r2, [pc, #64]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f68:	f043 0310 	orr.w	r3, r3, #16
 8001f6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
}
 8001f7a:	e010      	b.n	8001f9e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM7)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a0e      	ldr	r2, [pc, #56]	@ (8001fbc <HAL_TIM_Base_MspInit+0x10c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d10b      	bne.n	8001f9e <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001f86:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8a:	4a07      	ldr	r2, [pc, #28]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f8c:	f043 0320 	orr.w	r3, r3, #32
 8001f90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f92:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <HAL_TIM_Base_MspInit+0xf8>)
 8001f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f96:	f003 0320 	and.w	r3, r3, #32
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
}
 8001f9e:	bf00      	nop
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	20000394 	.word	0x20000394
 8001fb0:	4002001c 	.word	0x4002001c
 8001fb4:	40000400 	.word	0x40000400
 8001fb8:	40001000 	.word	0x40001000
 8001fbc:	40001400 	.word	0x40001400

08001fc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b09e      	sub	sp, #120	@ 0x78
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	2254      	movs	r2, #84	@ 0x54
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f009 fb65 	bl	800b6b0 <memset>
  if(huart->Instance==USART2)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a37      	ldr	r2, [pc, #220]	@ (80020c8 <HAL_UART_MspInit+0x108>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d167      	bne.n	80020c0 <HAL_UART_MspInit+0x100>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001ff4:	2304      	movs	r3, #4
 8001ff6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f005 f82b 	bl	8007058 <HAL_RCCEx_PeriphCLKConfig>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002008:	f7ff fca8 	bl	800195c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800200c:	4b2f      	ldr	r3, [pc, #188]	@ (80020cc <HAL_UART_MspInit+0x10c>)
 800200e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002010:	4a2e      	ldr	r2, [pc, #184]	@ (80020cc <HAL_UART_MspInit+0x10c>)
 8002012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002016:	6593      	str	r3, [r2, #88]	@ 0x58
 8002018:	4b2c      	ldr	r3, [pc, #176]	@ (80020cc <HAL_UART_MspInit+0x10c>)
 800201a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002024:	4b29      	ldr	r3, [pc, #164]	@ (80020cc <HAL_UART_MspInit+0x10c>)
 8002026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002028:	4a28      	ldr	r2, [pc, #160]	@ (80020cc <HAL_UART_MspInit+0x10c>)
 800202a:	f043 0302 	orr.w	r3, r3, #2
 800202e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002030:	4b26      	ldr	r3, [pc, #152]	@ (80020cc <HAL_UART_MspInit+0x10c>)
 8002032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	60bb      	str	r3, [r7, #8]
 800203a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800203c:	2318      	movs	r3, #24
 800203e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002040:	2302      	movs	r3, #2
 8002042:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002048:	2300      	movs	r3, #0
 800204a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800204c:	2307      	movs	r3, #7
 800204e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002050:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002054:	4619      	mov	r1, r3
 8002056:	481e      	ldr	r0, [pc, #120]	@ (80020d0 <HAL_UART_MspInit+0x110>)
 8002058:	f003 ff0a 	bl	8005e70 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA2_Channel8;
 800205c:	4b1d      	ldr	r3, [pc, #116]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 800205e:	4a1e      	ldr	r2, [pc, #120]	@ (80020d8 <HAL_UART_MspInit+0x118>)
 8002060:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002062:	4b1c      	ldr	r3, [pc, #112]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 8002064:	221a      	movs	r2, #26
 8002066:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002068:	4b1a      	ldr	r3, [pc, #104]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800206e:	4b19      	ldr	r3, [pc, #100]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 8002070:	2200      	movs	r2, #0
 8002072:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002074:	4b17      	ldr	r3, [pc, #92]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 8002076:	2280      	movs	r2, #128	@ 0x80
 8002078:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800207a:	4b16      	ldr	r3, [pc, #88]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 800207c:	2200      	movs	r2, #0
 800207e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002080:	4b14      	ldr	r3, [pc, #80]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 8002082:	2200      	movs	r2, #0
 8002084:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002086:	4b13      	ldr	r3, [pc, #76]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 8002088:	2200      	movs	r2, #0
 800208a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800208c:	4b11      	ldr	r3, [pc, #68]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 800208e:	2200      	movs	r2, #0
 8002090:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002092:	4810      	ldr	r0, [pc, #64]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 8002094:	f003 fbba 	bl	800580c <HAL_DMA_Init>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 800209e:	f7ff fc5d 	bl	800195c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a0b      	ldr	r2, [pc, #44]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 80020a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80020aa:	4a0a      	ldr	r2, [pc, #40]	@ (80020d4 <HAL_UART_MspInit+0x114>)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 14, 0);
 80020b0:	2200      	movs	r2, #0
 80020b2:	210e      	movs	r1, #14
 80020b4:	2026      	movs	r0, #38	@ 0x26
 80020b6:	f002 ff94 	bl	8004fe2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020ba:	2026      	movs	r0, #38	@ 0x26
 80020bc:	f002 ffab 	bl	8005016 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80020c0:	bf00      	nop
 80020c2:	3778      	adds	r7, #120	@ 0x78
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40004400 	.word	0x40004400
 80020cc:	40021000 	.word	0x40021000
 80020d0:	48000400 	.word	0x48000400
 80020d4:	20000488 	.word	0x20000488
 80020d8:	40020494 	.word	0x40020494

080020dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020e0:	bf00      	nop
 80020e2:	e7fd      	b.n	80020e0 <NMI_Handler+0x4>

080020e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <HardFault_Handler+0x4>

080020ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <MemManage_Handler+0x4>

080020f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <BusFault_Handler+0x4>

080020fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <UsageFault_Handler+0x4>

08002104 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002132:	f000 fe4d 	bl	8002dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
	...

0800213c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <DMA1_Channel1_IRQHandler+0x10>)
 8002142:	f003 fd46 	bl	8005bd2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	200000f0 	.word	0x200000f0

08002150 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002154:	4802      	ldr	r0, [pc, #8]	@ (8002160 <DMA1_Channel2_IRQHandler+0x10>)
 8002156:	f003 fd3c 	bl	8005bd2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000394 	.word	0x20000394

08002164 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002168:	4802      	ldr	r0, [pc, #8]	@ (8002174 <USART2_IRQHandler+0x10>)
 800216a:	f006 fc37 	bl	80089dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	200003f4 	.word	0x200003f4

08002178 <DMA2_Channel8_IRQHandler>:

/**
  * @brief This function handles DMA2 channel8 global interrupt.
  */
void DMA2_Channel8_IRQHandler(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel8_IRQn 0 */

  /* USER CODE END DMA2_Channel8_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800217c:	4802      	ldr	r0, [pc, #8]	@ (8002188 <DMA2_Channel8_IRQHandler+0x10>)
 800217e:	f003 fd28 	bl	8005bd2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel8_IRQn 1 */

  /* USER CODE END DMA2_Channel8_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20000488 	.word	0x20000488

0800218c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  return 1;
 8002190:	2301      	movs	r3, #1
}
 8002192:	4618      	mov	r0, r3
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <_kill>:

int _kill(int pid, int sig)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021a6:	f009 fadf 	bl	800b768 <__errno>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2216      	movs	r2, #22
 80021ae:	601a      	str	r2, [r3, #0]
  return -1;
 80021b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <_exit>:

void _exit (int status)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021c4:	f04f 31ff 	mov.w	r1, #4294967295
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f7ff ffe7 	bl	800219c <_kill>
  while (1) {}    /* Make sure we hang here */
 80021ce:	bf00      	nop
 80021d0:	e7fd      	b.n	80021ce <_exit+0x12>
	...

080021d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021dc:	4a14      	ldr	r2, [pc, #80]	@ (8002230 <_sbrk+0x5c>)
 80021de:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <_sbrk+0x60>)
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e8:	4b13      	ldr	r3, [pc, #76]	@ (8002238 <_sbrk+0x64>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d102      	bne.n	80021f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021f0:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <_sbrk+0x64>)
 80021f2:	4a12      	ldr	r2, [pc, #72]	@ (800223c <_sbrk+0x68>)
 80021f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021f6:	4b10      	ldr	r3, [pc, #64]	@ (8002238 <_sbrk+0x64>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	429a      	cmp	r2, r3
 8002202:	d207      	bcs.n	8002214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002204:	f009 fab0 	bl	800b768 <__errno>
 8002208:	4603      	mov	r3, r0
 800220a:	220c      	movs	r2, #12
 800220c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800220e:	f04f 33ff 	mov.w	r3, #4294967295
 8002212:	e009      	b.n	8002228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002214:	4b08      	ldr	r3, [pc, #32]	@ (8002238 <_sbrk+0x64>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800221a:	4b07      	ldr	r3, [pc, #28]	@ (8002238 <_sbrk+0x64>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4413      	add	r3, r2
 8002222:	4a05      	ldr	r2, [pc, #20]	@ (8002238 <_sbrk+0x64>)
 8002224:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002226:	68fb      	ldr	r3, [r7, #12]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20020000 	.word	0x20020000
 8002234:	00000400 	.word	0x00000400
 8002238:	20001cf0 	.word	0x20001cf0
 800223c:	20002068 	.word	0x20002068

08002240 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002244:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <SystemInit+0x20>)
 8002246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800224a:	4a05      	ldr	r2, [pc, #20]	@ (8002260 <SystemInit+0x20>)
 800224c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002250:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
	  std::construct_at(__builtin_addressof(__c1), __c2);
	else
#endif
	__c1 = __c2;
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	781a      	ldrb	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	701a      	strb	r2, [r3, #0]
      }
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <_ZNSt15_Rb_tree_headerC1Ev>:
  struct _Rb_tree_header
  {
    _Rb_tree_node_base	_M_header;
    size_t		_M_node_count; // Keeps track of size of tree.

    _Rb_tree_header() _GLIBCXX_NOEXCEPT
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
    {
      _M_header._M_color = _S_red;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	701a      	strb	r2, [r3, #0]
      _M_reset();
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 f805 	bl	80022a0 <_ZNSt15_Rb_tree_header8_M_resetEv>
    }
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <_ZNSt15_Rb_tree_header8_M_resetEv>:

      __from._M_reset();
    }

    void
    _M_reset()
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
    {
      _M_header._M_parent = 0;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	605a      	str	r2, [r3, #4]
      _M_header._M_left = &_M_header;
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	609a      	str	r2, [r3, #8]
      _M_header._M_right = &_M_header;
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	60da      	str	r2, [r3, #12]
      _M_node_count = 0;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
    }
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE13_Rb_tree_implISF_Lb1EED1Ev>:
#else
      // Unused _Is_pod_comparator is kept as it is part of mangled name.
      template<typename _Key_compare,
	       bool /* _Is_pod_comparator */ = __is_pod(_Key_compare)>
#endif
	struct _Rb_tree_impl
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f000 f940 	bl	800255a <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEED1Ev>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4618      	mov	r0, r3
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EEC1Ev>:
    public:
      // allocation/deallocation
#if __cplusplus < 201103L
      _Rb_tree() { }
#else
      _Rb_tree() = default;
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 f91e 	bl	8002530 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE13_Rb_tree_implISF_Lb1EEC1Ev>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEEC1Ev>:
       *  @brief  Default constructor creates no elements.
       */
#if __cplusplus < 201103L
      map() : _M_t() { }
#else
      map() = default;
 80022fe:	b580      	push	{r7, lr}
 8002300:	b082      	sub	sp, #8
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff ffeb 	bl	80022e4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EEC1Ev>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <_ZL12uart_managerPhS_>:
{
  handler_map[cmd] = cb;
}

static int uart_manager(uint8_t* begin, uint8_t* end)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b090      	sub	sp, #64	@ 0x40
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  if (end - begin < 8)
 8002322:	683a      	ldr	r2, [r7, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b07      	cmp	r3, #7
 800232a:	dc02      	bgt.n	8002332 <_ZL12uart_managerPhS_+0x1a>
    return -1;
 800232c:	f04f 33ff 	mov.w	r3, #4294967295
 8002330:	e0aa      	b.n	8002488 <_ZL12uart_managerPhS_+0x170>

  if (*begin++ != 0x55)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	1c5a      	adds	r2, r3, #1
 8002336:	607a      	str	r2, [r7, #4]
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b55      	cmp	r3, #85	@ 0x55
 800233c:	bf14      	ite	ne
 800233e:	2301      	movne	r3, #1
 8002340:	2300      	moveq	r3, #0
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	d002      	beq.n	800234e <_ZL12uart_managerPhS_+0x36>
    return -1;
 8002348:	f04f 33ff 	mov.w	r3, #4294967295
 800234c:	e09c      	b.n	8002488 <_ZL12uart_managerPhS_+0x170>
  if (*begin++ != 0xA5)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	1c5a      	adds	r2, r3, #1
 8002352:	607a      	str	r2, [r7, #4]
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2ba5      	cmp	r3, #165	@ 0xa5
 8002358:	bf14      	ite	ne
 800235a:	2301      	movne	r3, #1
 800235c:	2300      	moveq	r3, #0
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b00      	cmp	r3, #0
 8002362:	d002      	beq.n	800236a <_ZL12uart_managerPhS_+0x52>
    return -1;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295
 8002368:	e08e      	b.n	8002488 <_ZL12uart_managerPhS_+0x170>

  int size = *begin++;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	1c5a      	adds	r2, r3, #1
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	63bb      	str	r3, [r7, #56]	@ 0x38
  size += *begin++ << 8;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	1c5a      	adds	r2, r3, #1
 8002378:	607a      	str	r2, [r7, #4]
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002380:	4413      	add	r3, r2
 8002382:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (size > end - begin + 2 || size < 2)
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	3302      	adds	r3, #2
 800238c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800238e:	429a      	cmp	r2, r3
 8002390:	dc02      	bgt.n	8002398 <_ZL12uart_managerPhS_+0x80>
 8002392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002394:	2b01      	cmp	r3, #1
 8002396:	dc02      	bgt.n	800239e <_ZL12uart_managerPhS_+0x86>
    return -1;
 8002398:	f04f 33ff 	mov.w	r3, #4294967295
 800239c:	e074      	b.n	8002488 <_ZL12uart_managerPhS_+0x170>

  int crc = begin[size] + (begin[size+1] << 8);
 800239e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	4413      	add	r3, r2
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	4619      	mov	r1, r3
 80023a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023aa:	3301      	adds	r3, #1
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	4413      	add	r3, r2
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	440b      	add	r3, r1
 80023b6:	637b      	str	r3, [r7, #52]	@ 0x34
  int calc = HAL_CRC_Calculate(&hcrc, (uint32_t*)begin, size);
 80023b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ba:	461a      	mov	r2, r3
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4834      	ldr	r0, [pc, #208]	@ (8002490 <_ZL12uart_managerPhS_+0x178>)
 80023c0:	f002 fea8 	bl	8005114 <HAL_CRC_Calculate>
 80023c4:	4603      	mov	r3, r0
 80023c6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (calc != crc)
 80023c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d002      	beq.n	80023d6 <_ZL12uart_managerPhS_+0xbe>
    return -1;
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
 80023d4:	e058      	b.n	8002488 <_ZL12uart_managerPhS_+0x170>

  end = begin + size;
 80023d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	4413      	add	r3, r2
 80023dc:	603b      	str	r3, [r7, #0]
  auto p = begin;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  for (; p != end; ++p)
 80023e2:	e006      	b.n	80023f2 <_ZL12uart_managerPhS_+0xda>
  {
    if (*p == ':')
 80023e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b3a      	cmp	r3, #58	@ 0x3a
 80023ea:	d007      	beq.n	80023fc <_ZL12uart_managerPhS_+0xe4>
  for (; p != end; ++p)
 80023ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023ee:	3301      	adds	r3, #1
 80023f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023f2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d1f4      	bne.n	80023e4 <_ZL12uart_managerPhS_+0xcc>
 80023fa:	e000      	b.n	80023fe <_ZL12uart_managerPhS_+0xe6>
      break;
 80023fc:	bf00      	nop
  }

  if (p != end)
 80023fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d03e      	beq.n	8002484 <_ZL12uart_managerPhS_+0x16c>
  {
    std::string cmd(begin, p);
 8002406:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800240a:	4618      	mov	r0, r3
 800240c:	f008 ffeb 	bl	800b3e6 <_ZNSaIcEC1Ev>
 8002410:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002414:	f107 0010 	add.w	r0, r7, #16
 8002418:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	f000 f8be 	bl	800259c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPhvEET_S7_RKS3_>
 8002420:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002424:	4618      	mov	r0, r3
 8002426:	f008 ffdf 	bl	800b3e8 <_ZNSaIcED1Ev>
    auto it = handler_map.find(cmd);
 800242a:	f107 0310 	add.w	r3, r7, #16
 800242e:	4619      	mov	r1, r3
 8002430:	4818      	ldr	r0, [pc, #96]	@ (8002494 <_ZL12uart_managerPhS_+0x17c>)
 8002432:	f000 f8d8 	bl	80025e6 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEE4findERSC_>
 8002436:	4603      	mov	r3, r0
 8002438:	60fb      	str	r3, [r7, #12]
    if (it != handler_map.end())
 800243a:	4816      	ldr	r0, [pc, #88]	@ (8002494 <_ZL12uart_managerPhS_+0x17c>)
 800243c:	f000 f8e2 	bl	8002604 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEE3endEv>
 8002440:	4603      	mov	r3, r0
 8002442:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002444:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002448:	f107 030c 	add.w	r3, r7, #12
 800244c:	4611      	mov	r1, r2
 800244e:	4618      	mov	r0, r3
 8002450:	f000 f8e5 	bl	800261e <_ZStneRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEESE_>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00f      	beq.n	800247a <_ZL12uart_managerPhS_+0x162>
    {
      ++p;
 800245a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800245c:	3301      	adds	r3, #1
 800245e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      it->second(p, end-p);
 8002460:	f107 030c 	add.w	r3, r7, #12
 8002464:	4618      	mov	r0, r3
 8002466:	f000 f8ee 	bl	8002646 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEptEv>
 800246a:	4603      	mov	r3, r0
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	6839      	ldr	r1, [r7, #0]
 8002470:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002472:	1a8a      	subs	r2, r1, r2
 8002474:	4611      	mov	r1, r2
 8002476:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002478:	4798      	blx	r3
    }
  }
 800247a:	f107 0310 	add.w	r3, r7, #16
 800247e:	4618      	mov	r0, r3
 8002480:	f008 ffff 	bl	800b482 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

  return size + 6;
 8002484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002486:	3306      	adds	r3, #6
}
 8002488:	4618      	mov	r0, r3
 800248a:	3740      	adds	r7, #64	@ 0x40
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000174 	.word	0x20000174
 8002494:	20001efc 	.word	0x20001efc

08002498 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	807b      	strh	r3, [r7, #2]
  if (huart != huart_reg)
 80024a4:	4b12      	ldr	r3, [pc, #72]	@ (80024f0 <HAL_UARTEx_RxEventCallback+0x58>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d11b      	bne.n	80024e6 <HAL_UARTEx_RxEventCallback+0x4e>
    return;

  auto end = rx_buf + Size;
 80024ae:	887b      	ldrh	r3, [r7, #2]
 80024b0:	4a10      	ldr	r2, [pc, #64]	@ (80024f4 <HAL_UARTEx_RxEventCallback+0x5c>)
 80024b2:	4413      	add	r3, r2
 80024b4:	613b      	str	r3, [r7, #16]
  for (auto* p = rx_buf; p < end; )
 80024b6:	4b0f      	ldr	r3, [pc, #60]	@ (80024f4 <HAL_UARTEx_RxEventCallback+0x5c>)
 80024b8:	617b      	str	r3, [r7, #20]
 80024ba:	e00b      	b.n	80024d4 <HAL_UARTEx_RxEventCallback+0x3c>
  {
    int res = uart_manager(p, end);
 80024bc:	6939      	ldr	r1, [r7, #16]
 80024be:	6978      	ldr	r0, [r7, #20]
 80024c0:	f7ff ff2a 	bl	8002318 <_ZL12uart_managerPhS_>
 80024c4:	60f8      	str	r0, [r7, #12]
    if (res < 0)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	db08      	blt.n	80024de <HAL_UARTEx_RxEventCallback+0x46>
      break;
    p += res;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	4413      	add	r3, r2
 80024d2:	617b      	str	r3, [r7, #20]
  for (auto* p = rx_buf; p < end; )
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d3ef      	bcc.n	80024bc <HAL_UARTEx_RxEventCallback+0x24>
 80024dc:	e000      	b.n	80024e0 <HAL_UARTEx_RxEventCallback+0x48>
      break;
 80024de:	bf00      	nop
  }

  uart_receive_start();
 80024e0:	f000 f80a 	bl	80024f8 <_ZL18uart_receive_startv>
 80024e4:	e000      	b.n	80024e8 <HAL_UARTEx_RxEventCallback+0x50>
    return;
 80024e6:	bf00      	nop
}
 80024e8:	3718      	adds	r7, #24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000008 	.word	0x20000008
 80024f4:	20001cf4 	.word	0x20001cf4

080024f8 <_ZL18uart_receive_startv>:

static void uart_receive_start()
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  HAL_UARTEx_ReceiveToIdle_DMA(huart_reg, rx_buf, sizeof(rx_buf)/sizeof(*rx_buf));
 80024fc:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <_ZL18uart_receive_startv+0x2c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8002504:	4908      	ldr	r1, [pc, #32]	@ (8002528 <_ZL18uart_receive_startv+0x30>)
 8002506:	4618      	mov	r0, r3
 8002508:	f007 fdde 	bl	800a0c8 <HAL_UARTEx_ReceiveToIdle_DMA>
  hdma_rx->Instance->CCR &= ~DMA_CCR_HTIE;
 800250c:	4b07      	ldr	r3, [pc, #28]	@ (800252c <_ZL18uart_receive_startv+0x34>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b05      	ldr	r3, [pc, #20]	@ (800252c <_ZL18uart_receive_startv+0x34>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f022 0204 	bic.w	r2, r2, #4
 800251e:	601a      	str	r2, [r3, #0]
}
 8002520:	bf00      	nop
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000008 	.word	0x20000008
 8002528:	20001cf4 	.word	0x20001cf4
 800252c:	2000000c 	.word	0x2000000c

08002530 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE13_Rb_tree_implISF_Lb1EEC1Ev>:
	  _Rb_tree_impl()
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
	  : _Node_allocator()
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 f892 	bl	8002662 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEC1Ev>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4618      	mov	r0, r3
 8002542:	f000 f89a 	bl	800267a <_ZNSt20_Rb_tree_key_compareISt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3304      	adds	r3, #4
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fe99 	bl	8002282 <_ZNSt15_Rb_tree_headerC1Ev>
	  { }
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f894 	bl	8002690 <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEED1Ev>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EED1Ev>:
      : _Rb_tree(std::move(__x), std::move(__a),
		 typename _Alloc_traits::is_always_equal{})
      { }
#endif

      ~_Rb_tree() _GLIBCXX_NOEXCEPT
 8002572:	b580      	push	{r7, lr}
 8002574:	b082      	sub	sp, #8
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
      { _M_erase(_M_begin()); }
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f8b3 	bl	80026e6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_beginEv>
 8002580:	4603      	mov	r3, r0
 8002582:	4619      	mov	r1, r3
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f000 f88e 	bl	80026a6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff fe9d 	bl	80022cc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE13_Rb_tree_implISF_Lb1EED1Ev>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4618      	mov	r0, r3
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPhvEET_S7_RKS3_>:
	       typename = std::_RequireInputIter<_InputIterator>>
#else
      template<typename _InputIterator>
#endif
	_GLIBCXX20_CONSTEXPR
        basic_string(_InputIterator __beg, _InputIterator __end,
 800259c:	b5b0      	push	{r4, r5, r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
 80025a8:	603b      	str	r3, [r7, #0]
		     const _Alloc& __a = _Alloc())
	: _M_dataplus(_M_local_data(), __a), _M_string_length(0)
 80025aa:	68fc      	ldr	r4, [r7, #12]
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f008 ff2b 	bl	800b408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80025b2:	4603      	mov	r3, r0
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	4619      	mov	r1, r3
 80025b8:	4620      	mov	r0, r4
 80025ba:	f008 ff76 	bl	800b4aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2200      	movs	r2, #0
 80025c2:	605a      	str	r2, [r3, #4]
	{
#if __cplusplus >= 201103L
	  _M_construct(__beg, __end, std::__iterator_category(__beg));
 80025c4:	68bc      	ldr	r4, [r7, #8]
 80025c6:	f107 0308 	add.w	r3, r7, #8
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 f8ba 	bl	8002744 <_ZSt19__iterator_categoryIPhENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
 80025d0:	462b      	mov	r3, r5
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	4621      	mov	r1, r4
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 f8e0 	bl	800279c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tag>
#else
	  typedef typename std::__is_integer<_InputIterator>::__type _Integral;
	  _M_construct_aux(__beg, __end, _Integral());
#endif
	}
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4618      	mov	r0, r3
 80025e0:	3718      	adds	r7, #24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bdb0      	pop	{r4, r5, r7, pc}

080025e6 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEE4findERSC_>:
       *  pointing to the sought after %pair.  If unsuccessful it returns the
       *  past-the-end ( @c end() ) iterator.
       */

      iterator
      find(const key_type& __x)
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
 80025ee:	6039      	str	r1, [r7, #0]
      { return _M_t.find(__x); }
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6839      	ldr	r1, [r7, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f000 f917 	bl	8002828 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_>
 80025fa:	4603      	mov	r3, r0
 80025fc:	4618      	mov	r0, r3
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
      { return _M_t.end(); }
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4618      	mov	r0, r3
 8002610:	f000 f946 	bl	80028a0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE3endEv>
 8002614:	4603      	mov	r3, r0
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <_ZStneRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEESE_>:
      operator!=(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
 8002626:	6039      	str	r1, [r7, #0]
      { return __x._M_node != __y._M_node; }
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	429a      	cmp	r2, r3
 8002632:	bf14      	ite	ne
 8002634:	2301      	movne	r3, #1
 8002636:	2300      	moveq	r3, #0
 8002638:	b2db      	uxtb	r3, r3
 800263a:	4618      	mov	r0, r3
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEptEv>:
      operator->() const _GLIBCXX_NOEXCEPT
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
      { return static_cast<_Link_type> (_M_node)->_M_valptr(); }
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f000 f935 	bl	80028c2 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>
 8002658:	4603      	mov	r3, r0
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8002662:	b580      	push	{r7, lr}
 8002664:	b082      	sub	sp, #8
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 f937 	bl	80028de <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEC1Ev>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <_ZNSt20_Rb_tree_key_compareISt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
      _Rb_tree_key_compare()
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
      { }
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4618      	mov	r0, r3
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	__new_allocator(const __new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	4618      	mov	r0, r3
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr

080026a6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E>:
      }

  template<typename _Key, typename _Val, typename _KeyOfValue,
	   typename _Compare, typename _Alloc>
    void
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b084      	sub	sp, #16
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
 80026ae:	6039      	str	r1, [r7, #0]
    _M_erase(_Link_type __x)
    {
      // Erase without rebalancing.
      while (__x != 0)
 80026b0:	e011      	b.n	80026d6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E+0x30>
	{
	  _M_erase(_S_right(__x));
 80026b2:	6838      	ldr	r0, [r7, #0]
 80026b4:	f000 f91e 	bl	80028f4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_S_rightEPSt18_Rb_tree_node_base>
 80026b8:	4603      	mov	r3, r0
 80026ba:	4619      	mov	r1, r3
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff fff2 	bl	80026a6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E>
	  _Link_type __y = _S_left(__x);
 80026c2:	6838      	ldr	r0, [r7, #0]
 80026c4:	f000 f922 	bl	800290c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE7_S_leftEPSt18_Rb_tree_node_base>
 80026c8:	60f8      	str	r0, [r7, #12]
	  _M_drop_node(__x);
 80026ca:	6839      	ldr	r1, [r7, #0]
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f929 	bl	8002924 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISB_E>
	  __x = __y;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	603b      	str	r3, [r7, #0]
      while (__x != 0)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1ea      	bne.n	80026b2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E+0xc>
	}
    }
 80026dc:	bf00      	nop
 80026de:	bf00      	nop
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_beginEv>:
      _M_begin() _GLIBCXX_NOEXCEPT
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b082      	sub	sp, #8
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
      { return _M_mbegin(); }
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 f929 	bl	8002946 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE9_M_mbeginEv>
 80026f4:	4603      	mov	r3, r0
 80026f6:	4618      	mov	r0, r3
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEESE_>:
      operator==(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 80026fe:	b480      	push	{r7}
 8002700:	b083      	sub	sp, #12
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
 8002706:	6039      	str	r1, [r7, #0]
      { return __x._M_node == __y._M_node; }
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	bf0c      	ite	eq
 8002714:	2301      	moveq	r3, #1
 8002716:	2300      	movne	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>:
  template<typename _Tp>
    struct less : public binary_function<_Tp, _Tp, bool>
    {
      _GLIBCXX14_CONSTEXPR
      bool
      operator()(const _Tp& __x, const _Tp& __y) const
 8002726:	b580      	push	{r7, lr}
 8002728:	b084      	sub	sp, #16
 800272a:	af00      	add	r7, sp, #0
 800272c:	60f8      	str	r0, [r7, #12]
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	607a      	str	r2, [r7, #4]
      { return __x < __y; }
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	68b8      	ldr	r0, [r7, #8]
 8002736:	f000 f912 	bl	800295e <_ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>
 800273a:	4603      	mov	r3, r0
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <_ZSt19__iterator_categoryIPhENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 800274c:	bf00      	nop
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardC1EPS4_>:

	// Check for out_of_range and length_error exceptions.
	struct _Guard
	{
	  _GLIBCXX20_CONSTEXPR
	  explicit _Guard(basic_string* __s) : _M_guarded(__s) { }
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	6039      	str	r1, [r7, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	683a      	ldr	r2, [r7, #0]
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4618      	mov	r0, r3
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev>:

	  _GLIBCXX20_CONSTEXPR
	  ~_Guard() { if (_M_guarded) _M_guarded->_M_dispose(); }
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d004      	beq.n	8002792 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev+0x1a>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4618      	mov	r0, r3
 800278e:	f008 fe6d 	bl	800b46c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4618      	mov	r0, r3
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tag>:
      basic_string<_CharT, _Traits, _Alloc>::
 800279c:	b580      	push	{r7, lr}
 800279e:	b088      	sub	sp, #32
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
 80027a8:	703b      	strb	r3, [r7, #0]
	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	68b8      	ldr	r0, [r7, #8]
 80027ae:	f000 f8f5 	bl	800299c <_ZSt8distanceIPhENSt15iterator_traitsIT_E15difference_typeES2_S2_>
 80027b2:	4603      	mov	r3, r0
 80027b4:	61bb      	str	r3, [r7, #24]
	if (__dnew > size_type(_S_local_capacity))
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	2b0f      	cmp	r3, #15
 80027ba:	d911      	bls.n	80027e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tag+0x44>
	    _M_data(_M_create(__dnew, size_type(0)));
 80027bc:	f107 0318 	add.w	r3, r7, #24
 80027c0:	2200      	movs	r2, #0
 80027c2:	4619      	mov	r1, r3
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f008 fe2f 	bl	800b428 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80027ca:	4603      	mov	r3, r0
 80027cc:	4619      	mov	r1, r3
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f008 fe16 	bl	800b400 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__dnew);
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	4619      	mov	r1, r3
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f008 fe17 	bl	800b40c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 80027de:	e005      	b.n	80027ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tag+0x50>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	61fb      	str	r3, [r7, #28]
	return _M_local_data();
 80027e4:	69f8      	ldr	r0, [r7, #28]
 80027e6:	f008 fe0f 	bl	800b408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80027ea:	bf00      	nop

	  basic_string* _M_guarded;
	} __guard(this);
 80027ec:	f107 0314 	add.w	r3, r7, #20
 80027f0:	68f9      	ldr	r1, [r7, #12]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff ffb1 	bl	800275a <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardC1EPS4_>

	this->_S_copy_chars(_M_data(), __beg, __end);
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f008 fe03 	bl	800b404 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80027fe:	4603      	mov	r3, r0
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	68b9      	ldr	r1, [r7, #8]
 8002804:	4618      	mov	r0, r3
 8002806:	f000 f8dd 	bl	80029c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsIPhEEvPcT_S8_>

	__guard._M_guarded = 0;
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]

	_M_set_length(__dnew);
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	4619      	mov	r1, r3
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f008 fdfc 	bl	800b410 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 8002818:	f107 0314 	add.w	r3, r7, #20
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff ffab 	bl	8002778 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev>
 8002822:	3720      	adds	r7, #32
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_>:

  template<typename _Key, typename _Val, typename _KeyOfValue,
	   typename _Compare, typename _Alloc>
    typename _Rb_tree<_Key, _Val, _KeyOfValue,
		      _Compare, _Alloc>::iterator
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 8002828:	b590      	push	{r4, r7, lr}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
    find(const _Key& __k)
    {
      iterator __j = _M_lower_bound(_M_begin(), _M_end(), __k);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f7ff ff57 	bl	80026e6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_beginEv>
 8002838:	4604      	mov	r4, r0
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f8e1 	bl	8002a02 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_M_endEv>
 8002840:	4602      	mov	r2, r0
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	4621      	mov	r1, r4
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f8e7 	bl	8002a1a <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_>
 800284c:	4603      	mov	r3, r0
 800284e:	60bb      	str	r3, [r7, #8]
      return (__j == end()
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 f825 	bl	80028a0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE3endEv>
 8002856:	4603      	mov	r3, r0
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	f107 020c 	add.w	r2, r7, #12
 800285e:	f107 0308 	add.w	r3, r7, #8
 8002862:	4611      	mov	r1, r2
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff4a 	bl	80026fe <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEESE_>
 800286a:	4603      	mov	r3, r0
	      || _M_impl._M_key_compare(__k,
					_S_key(__j._M_node))) ? end() : __j;
 800286c:	2b00      	cmp	r3, #0
 800286e:	d10d      	bne.n	800288c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_+0x64>
	      || _M_impl._M_key_compare(__k,
 8002870:	687c      	ldr	r4, [r7, #4]
					_S_key(__j._M_node))) ? end() : __j;
 8002872:	68bb      	ldr	r3, [r7, #8]
	      || _M_impl._M_key_compare(__k,
 8002874:	4618      	mov	r0, r3
 8002876:	f000 f901 	bl	8002a7c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt18_Rb_tree_node_base>
 800287a:	4603      	mov	r3, r0
 800287c:	461a      	mov	r2, r3
 800287e:	6839      	ldr	r1, [r7, #0]
 8002880:	4620      	mov	r0, r4
 8002882:	f7ff ff50 	bl	8002726 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d004      	beq.n	8002896 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_+0x6e>
					_S_key(__j._M_node))) ? end() : __j;
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f807 	bl	80028a0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE3endEv>
 8002892:	4603      	mov	r3, r0
 8002894:	e000      	b.n	8002898 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_+0x70>
 8002896:	68bb      	ldr	r3, [r7, #8]
    }
 8002898:	4618      	mov	r0, r3
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	bd90      	pop	{r4, r7, pc}

080028a0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
      { return iterator(&this->_M_impl._M_header); }
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	1d1a      	adds	r2, r3, #4
 80028ac:	f107 030c 	add.w	r3, r7, #12
 80028b0:	4611      	mov	r1, r2
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 f863 	bl	800297e <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEC1EPSt18_Rb_tree_node_base>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>:
      _M_valptr()
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b082      	sub	sp, #8
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3310      	adds	r3, #16
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 f8e0 	bl	8002a94 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE6_M_ptrEv>
 80028d4:	4603      	mov	r3, r0
 80028d6:	4618      	mov	r0, r3
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80028de:	b480      	push	{r7}
 80028e0:	b083      	sub	sp, #12
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_S_rightEPSt18_Rb_tree_node_base>:
      _S_right(_Base_ptr __x) _GLIBCXX_NOEXCEPT
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
      { return static_cast<_Link_type>(__x->_M_right); }
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	4618      	mov	r0, r3
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE7_S_leftEPSt18_Rb_tree_node_base>:
      _S_left(_Base_ptr __x) _GLIBCXX_NOEXCEPT
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
      { return static_cast<_Link_type>(__x->_M_left); }
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	4618      	mov	r0, r3
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISB_E>:
      _M_drop_node(_Link_type __p) _GLIBCXX_NOEXCEPT
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
	_M_destroy_node(__p);
 800292e:	6839      	ldr	r1, [r7, #0]
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f8bb 	bl	8002aac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeISB_E>
	_M_put_node(__p);
 8002936:	6839      	ldr	r1, [r7, #0]
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 f8cc 	bl	8002ad6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE11_M_put_nodeEPSt13_Rb_tree_nodeISB_E>
      }
 800293e:	bf00      	nop
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE9_M_mbeginEv>:
      _M_mbegin() const _GLIBCXX_NOEXCEPT
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	4618      	mov	r0, r3
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <_ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>:
   *  @param __rhs  Second string.
   *  @return  True if @a __lhs precedes @a __rhs.  False otherwise.
   */
  template<typename _CharT, typename _Traits, typename _Alloc>
    inline bool
    operator<(const basic_string<_CharT, _Traits, _Alloc>& __lhs,
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
 8002966:	6039      	str	r1, [r7, #0]
	      const basic_string<_CharT, _Traits, _Alloc>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.compare(__rhs) < 0; }
 8002968:	6839      	ldr	r1, [r7, #0]
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f008 fd8f 	bl	800b48e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
 8002970:	4603      	mov	r3, r0
 8002972:	0fdb      	lsrs	r3, r3, #31
 8002974:	b2db      	uxtb	r3, r3
 8002976:	4618      	mov	r0, r3
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEC1EPSt18_Rb_tree_node_base>:
      _Rb_tree_iterator(_Base_ptr __x) _GLIBCXX_NOEXCEPT
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
 8002986:	6039      	str	r1, [r7, #0]
      : _M_node(__x) { }
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	683a      	ldr	r2, [r7, #0]
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <_ZSt8distanceIPhENSt15iterator_traitsIT_E15difference_typeES2_S2_>:
  */
  template<typename _InputIterator>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 800299c:	b5b0      	push	{r4, r5, r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 80029a6:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 80029a8:	1d3b      	adds	r3, r7, #4
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff feca 	bl	8002744 <_ZSt19__iterator_categoryIPhENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
      return std::__distance(__first, __last,
 80029b0:	462a      	mov	r2, r5
 80029b2:	6839      	ldr	r1, [r7, #0]
 80029b4:	4620      	mov	r0, r4
 80029b6:	f000 f8b3 	bl	8002b20 <_ZSt10__distanceIPhENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>
 80029ba:	4603      	mov	r3, r0
    }
 80029bc:	4618      	mov	r0, r3
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bdb0      	pop	{r4, r5, r7, pc}

080029c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsIPhEEvPcT_S8_>:
        _S_copy_chars(_CharT* __p, _Iterator __k1, _Iterator __k2)
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
	  for (; __k1 != __k2; ++__k1, (void)++__p)
 80029d0:	e00e      	b.n	80029f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsIPhEEvPcT_S8_+0x2c>
	    traits_type::assign(*__p, *__k1); // These types are off.
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	75fb      	strb	r3, [r7, #23]
 80029d8:	f107 0317 	add.w	r3, r7, #23
 80029dc:	4619      	mov	r1, r3
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f7ff fc40 	bl	8002264 <_ZNSt11char_traitsIcE6assignERcRKc>
	  for (; __k1 != __k2; ++__k1, (void)++__p)
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	3301      	adds	r3, #1
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	3301      	adds	r3, #1
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d1ec      	bne.n	80029d2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsIPhEEvPcT_S8_+0xe>
	}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_M_endEv>:
      _M_end() _GLIBCXX_NOEXCEPT
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
      { return &this->_M_impl._M_header; }
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	4618      	mov	r0, r3
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 8002a1a:	b590      	push	{r4, r7, lr}
 8002a1c:	b087      	sub	sp, #28
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	603b      	str	r3, [r7, #0]
      while (__x != 0)
 8002a28:	e01a      	b.n	8002a60 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_+0x46>
	if (!_M_impl._M_key_compare(_S_key(__x), __k))
 8002a2a:	68fc      	ldr	r4, [r7, #12]
 8002a2c:	68b8      	ldr	r0, [r7, #8]
 8002a2e:	f000 f864 	bl	8002afa <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt13_Rb_tree_nodeISB_E>
 8002a32:	4603      	mov	r3, r0
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	4619      	mov	r1, r3
 8002a38:	4620      	mov	r0, r4
 8002a3a:	f7ff fe74 	bl	8002726 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	f083 0301 	eor.w	r3, r3, #1
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d006      	beq.n	8002a58 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_+0x3e>
	  __y = __x, __x = _S_left(__x);
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	607b      	str	r3, [r7, #4]
 8002a4e:	68b8      	ldr	r0, [r7, #8]
 8002a50:	f7ff ff5c 	bl	800290c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE7_S_leftEPSt18_Rb_tree_node_base>
 8002a54:	60b8      	str	r0, [r7, #8]
 8002a56:	e003      	b.n	8002a60 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_+0x46>
	  __x = _S_right(__x);
 8002a58:	68b8      	ldr	r0, [r7, #8]
 8002a5a:	f7ff ff4b 	bl	80028f4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_S_rightEPSt18_Rb_tree_node_base>
 8002a5e:	60b8      	str	r0, [r7, #8]
      while (__x != 0)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1e1      	bne.n	8002a2a <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_+0x10>
      return iterator(__y);
 8002a66:	f107 0314 	add.w	r3, r7, #20
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff86 	bl	800297e <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEC1EPSt18_Rb_tree_node_base>
 8002a72:	697b      	ldr	r3, [r7, #20]
    }
 8002a74:	4618      	mov	r0, r3
 8002a76:	371c      	adds	r7, #28
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd90      	pop	{r4, r7, pc}

08002a7c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt18_Rb_tree_node_base>:
      _S_key(_Const_Base_ptr __x)
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
      { return _S_key(static_cast<_Const_Link_type>(__x)); }
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 f838 	bl	8002afa <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt13_Rb_tree_nodeISB_E>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE6_M_ptrEv>:
      const void*
      _M_addr() const noexcept
      { return static_cast<const void*>(&_M_storage); }

      _Tp*
      _M_ptr() noexcept
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f000 f84e 	bl	8002b3e <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE7_M_addrEv>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeISB_E>:
      _M_destroy_node(_Link_type __p) _GLIBCXX_NOEXCEPT
 8002aac:	b590      	push	{r4, r7, lr}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
	_Alloc_traits::destroy(_M_get_Node_allocator(), __p->_M_valptr());
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f84c 	bl	8002b54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE21_M_get_Node_allocatorEv>
 8002abc:	4604      	mov	r4, r0
 8002abe:	6838      	ldr	r0, [r7, #0]
 8002ac0:	f7ff feff 	bl	80028c2 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4620      	mov	r0, r4
 8002aca:	f000 f84e 	bl	8002b6a <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEE7destroyISC_EEvRSE_PT_>
      }
 8002ace:	bf00      	nop
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd90      	pop	{r4, r7, pc}

08002ad6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE11_M_put_nodeEPSt13_Rb_tree_nodeISB_E>:
      _M_put_node(_Link_type __p) _GLIBCXX_NOEXCEPT
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b082      	sub	sp, #8
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_Node_allocator(), __p, 1); }
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f837 	bl	8002b54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE21_M_get_Node_allocatorEv>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2201      	movs	r2, #1
 8002aea:	6839      	ldr	r1, [r7, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f000 f849 	bl	8002b84 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEE10deallocateERSE_PSD_j>
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt13_Rb_tree_nodeISB_E>:
      _S_key(_Const_Link_type __x)
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b084      	sub	sp, #16
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
	return _KeyOfValue()(*__x->_M_valptr());
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f84d 	bl	8002ba2 <_ZNKSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	f107 030c 	add.w	r3, r7, #12
 8002b0e:	4611      	mov	r1, r2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f000 f854 	bl	8002bbe <_ZNKSt10_Select1stISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEclERKSB_>
 8002b16:	4603      	mov	r3, r0
      }
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <_ZSt10__distanceIPhENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	1ad3      	subs	r3, r2, r3
    }
 8002b32:	4618      	mov	r0, r3
 8002b34:	3714      	adds	r7, #20
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE7_M_addrEv>:
      _M_addr() noexcept
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
      { return static_cast<void*>(&_M_storage); }
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE21_M_get_Node_allocatorEv>:
      _M_get_Node_allocator() _GLIBCXX_NOEXCEPT
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEE7destroyISC_EEvRSE_PT_>:
       *
       *  Calls @c __a.destroy(__p).
      */
      template<typename _Up>
	static _GLIBCXX20_CONSTEXPR void
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b082      	sub	sp, #8
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
 8002b72:	6039      	str	r1, [r7, #0]
	noexcept(is_nothrow_destructible<_Up>::value)
	{
#if __cplusplus <= 201703L
	  __a.destroy(__p);
 8002b74:	6839      	ldr	r1, [r7, #0]
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f83a 	bl	8002bf0 <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEE7destroyISC_EEvPT_>
#else
	  std::destroy_at(__p);
#endif
	}
 8002b7c:	bf00      	nop
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEE10deallocateERSE_PSD_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	68b9      	ldr	r1, [r7, #8]
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 f837 	bl	8002c08 <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEE10deallocateEPSD_j>
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <_ZNKSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>:
      _M_valptr() const
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b082      	sub	sp, #8
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3310      	adds	r3, #16
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f000 f83c 	bl	8002c2c <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE6_M_ptrEv>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <_ZNKSt10_Select1stISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEclERKSB_>:
      typename _Pair::first_type&
      operator()(_Pair& __x) const
      { return __x.first; }

      const typename _Pair::first_type&
      operator()(const _Pair& __x) const
 8002bbe:	b480      	push	{r7}
 8002bc0:	b083      	sub	sp, #12
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
 8002bc6:	6039      	str	r1, [r7, #0]
      { return __x.first; }
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEED1Ev>:
   *  @tparam _T2  Type of second object.
   *
   *  <https://gcc.gnu.org/onlinedocs/libstdc++/manual/utilities.html>
   */
  template<typename _T1, typename _T2>
    struct pair
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f008 fc4e 	bl	800b482 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4618      	mov	r0, r3
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEE7destroyISC_EEvPT_>:
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }

      template<typename _Up>
	void
	destroy(_Up* __p)
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
	noexcept(std::is_nothrow_destructible<_Up>::value)
	{ __p->~_Up(); }
 8002bfa:	6838      	ldr	r0, [r7, #0]
 8002bfc:	f7ff ffeb 	bl	8002bd6 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEED1Ev>
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEE10deallocateEPSD_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	222c      	movs	r2, #44	@ 0x2c
 8002c18:	fb02 f303 	mul.w	r3, r2, r3
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	68b8      	ldr	r0, [r7, #8]
 8002c20:	f008 fbce 	bl	800b3c0 <_ZdlPvj>
      }
 8002c24:	bf00      	nop
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE6_M_ptrEv>:

      const _Tp*
      _M_ptr() const noexcept
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
      { return static_cast<const _Tp*>(_M_addr()); }
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f000 f805 	bl	8002c44 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE7_M_addrEv>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE7_M_addrEv>:
      _M_addr() const noexcept
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
      { return static_cast<const void*>(&_M_storage); }
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEED1Ev>:
      ~map() = default;
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b082      	sub	sp, #8
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fc84 	bl	8002572 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EED1Ev>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <_Z41__static_initialization_and_destruction_0ii>:
  volatile uint32_t* reg = (volatile uint32_t*)addr;
  uint32_t value = *(uint32_t*)(data+4);
  uint32_t mask = *(uint32_t*)(data+8);

  *reg = (*reg & ~mask) | value;
}
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d107      	bne.n	8002c94 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d102      	bne.n	8002c94 <_Z41__static_initialization_and_destruction_0ii+0x20>
static std::map<std::string, void(*)(uint8_t*, size_t)> handler_map;
 8002c8e:	4809      	ldr	r0, [pc, #36]	@ (8002cb4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002c90:	f7ff fb35 	bl	80022fe <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEEC1Ev>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d107      	bne.n	8002caa <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d102      	bne.n	8002caa <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002ca4:	4803      	ldr	r0, [pc, #12]	@ (8002cb4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002ca6:	f7ff ffd8 	bl	8002c5a <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEED1Ev>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	20001efc 	.word	0x20001efc

08002cb8 <_GLOBAL__sub_I_huart_reg>:
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002cc0:	2001      	movs	r0, #1
 8002cc2:	f7ff ffd7 	bl	8002c74 <_Z41__static_initialization_and_destruction_0ii>
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <_GLOBAL__sub_D_huart_reg>:
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002cd0:	2000      	movs	r0, #0
 8002cd2:	f7ff ffcf 	bl	8002c74 <_Z41__static_initialization_and_destruction_0ii>
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002cd8:	480d      	ldr	r0, [pc, #52]	@ (8002d10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cda:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002cdc:	f7ff fab0 	bl	8002240 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ce0:	480c      	ldr	r0, [pc, #48]	@ (8002d14 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ce2:	490d      	ldr	r1, [pc, #52]	@ (8002d18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8002d1c <LoopForever+0xe>)
  movs r3, #0
 8002ce6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002ce8:	e002      	b.n	8002cf0 <LoopCopyDataInit>

08002cea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cee:	3304      	adds	r3, #4

08002cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cf4:	d3f9      	bcc.n	8002cea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cf8:	4c0a      	ldr	r4, [pc, #40]	@ (8002d24 <LoopForever+0x16>)
  movs r3, #0
 8002cfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cfc:	e001      	b.n	8002d02 <LoopFillZerobss>

08002cfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d00:	3204      	adds	r2, #4

08002d02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d04:	d3fb      	bcc.n	8002cfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d06:	f008 fd35 	bl	800b774 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d0a:	f7fe f8c7 	bl	8000e9c <main>

08002d0e <LoopForever>:

LoopForever:
    b LoopForever
 8002d0e:	e7fe      	b.n	8002d0e <LoopForever>
  ldr   r0, =_estack
 8002d10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d18:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002d1c:	0800e468 	.word	0x0800e468
  ldr r2, =_sbss
 8002d20:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002d24:	20002064 	.word	0x20002064

08002d28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d28:	e7fe      	b.n	8002d28 <ADC1_2_IRQHandler>

08002d2a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d30:	2300      	movs	r3, #0
 8002d32:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d34:	2003      	movs	r0, #3
 8002d36:	f002 f949 	bl	8004fcc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d3a:	200f      	movs	r0, #15
 8002d3c:	f000 f80e 	bl	8002d5c <HAL_InitTick>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d002      	beq.n	8002d4c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	71fb      	strb	r3, [r7, #7]
 8002d4a:	e001      	b.n	8002d50 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d4c:	f7fe fec0 	bl	8001ad0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d50:	79fb      	ldrb	r3, [r7, #7]

}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002d68:	4b16      	ldr	r3, [pc, #88]	@ (8002dc4 <HAL_InitTick+0x68>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d022      	beq.n	8002db6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002d70:	4b15      	ldr	r3, [pc, #84]	@ (8002dc8 <HAL_InitTick+0x6c>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	4b13      	ldr	r3, [pc, #76]	@ (8002dc4 <HAL_InitTick+0x68>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002d7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d84:	4618      	mov	r0, r3
 8002d86:	f002 f954 	bl	8005032 <HAL_SYSTICK_Config>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10f      	bne.n	8002db0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b0f      	cmp	r3, #15
 8002d94:	d809      	bhi.n	8002daa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d96:	2200      	movs	r2, #0
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9e:	f002 f920 	bl	8004fe2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002da2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dcc <HAL_InitTick+0x70>)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6013      	str	r3, [r2, #0]
 8002da8:	e007      	b.n	8002dba <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	73fb      	strb	r3, [r7, #15]
 8002dae:	e004      	b.n	8002dba <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
 8002db4:	e001      	b.n	8002dba <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	20000014 	.word	0x20000014
 8002dc8:	20000004 	.word	0x20000004
 8002dcc:	20000010 	.word	0x20000010

08002dd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dd4:	4b05      	ldr	r3, [pc, #20]	@ (8002dec <HAL_IncTick+0x1c>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4b05      	ldr	r3, [pc, #20]	@ (8002df0 <HAL_IncTick+0x20>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4413      	add	r3, r2
 8002dde:	4a03      	ldr	r2, [pc, #12]	@ (8002dec <HAL_IncTick+0x1c>)
 8002de0:	6013      	str	r3, [r2, #0]
}
 8002de2:	bf00      	nop
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	20001f14 	.word	0x20001f14
 8002df0:	20000014 	.word	0x20000014

08002df4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  return uwTick;
 8002df8:	4b03      	ldr	r3, [pc, #12]	@ (8002e08 <HAL_GetTick+0x14>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20001f14 	.word	0x20001f14

08002e0c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	431a      	orrs	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	609a      	str	r2, [r3, #8]
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	431a      	orrs	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	609a      	str	r2, [r3, #8]
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
 8002e80:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	3360      	adds	r3, #96	@ 0x60
 8002e86:	461a      	mov	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4b08      	ldr	r3, [pc, #32]	@ (8002eb8 <LL_ADC_SetOffset+0x44>)
 8002e96:	4013      	ands	r3, r2
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002eac:	bf00      	nop
 8002eae:	371c      	adds	r7, #28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	03fff000 	.word	0x03fff000

08002ebc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3360      	adds	r3, #96	@ 0x60
 8002eca:	461a      	mov	r2, r3
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b087      	sub	sp, #28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	3360      	adds	r3, #96	@ 0x60
 8002ef8:	461a      	mov	r2, r3
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002f12:	bf00      	nop
 8002f14:	371c      	adds	r7, #28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b087      	sub	sp, #28
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	60f8      	str	r0, [r7, #12]
 8002f26:	60b9      	str	r1, [r7, #8]
 8002f28:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	3360      	adds	r3, #96	@ 0x60
 8002f2e:	461a      	mov	r2, r3
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	431a      	orrs	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002f48:	bf00      	nop
 8002f4a:	371c      	adds	r7, #28
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b087      	sub	sp, #28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	3360      	adds	r3, #96	@ 0x60
 8002f64:	461a      	mov	r2, r3
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4413      	add	r3, r2
 8002f6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002f7e:	bf00      	nop
 8002f80:	371c      	adds	r7, #28
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	615a      	str	r2, [r3, #20]
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e000      	b.n	8002fca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b087      	sub	sp, #28
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	3330      	adds	r3, #48	@ 0x30
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	0a1b      	lsrs	r3, r3, #8
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	4413      	add	r3, r2
 8002ff4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	f003 031f 	and.w	r3, r3, #31
 8003000:	211f      	movs	r1, #31
 8003002:	fa01 f303 	lsl.w	r3, r1, r3
 8003006:	43db      	mvns	r3, r3
 8003008:	401a      	ands	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	0e9b      	lsrs	r3, r3, #26
 800300e:	f003 011f 	and.w	r1, r3, #31
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	f003 031f 	and.w	r3, r3, #31
 8003018:	fa01 f303 	lsl.w	r3, r1, r3
 800301c:	431a      	orrs	r2, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003022:	bf00      	nop
 8003024:	371c      	adds	r7, #28
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800302e:	b480      	push	{r7}
 8003030:	b087      	sub	sp, #28
 8003032:	af00      	add	r7, sp, #0
 8003034:	60f8      	str	r0, [r7, #12]
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	3314      	adds	r3, #20
 800303e:	461a      	mov	r2, r3
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	0e5b      	lsrs	r3, r3, #25
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	4413      	add	r3, r2
 800304c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	0d1b      	lsrs	r3, r3, #20
 8003056:	f003 031f 	and.w	r3, r3, #31
 800305a:	2107      	movs	r1, #7
 800305c:	fa01 f303 	lsl.w	r3, r1, r3
 8003060:	43db      	mvns	r3, r3
 8003062:	401a      	ands	r2, r3
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	0d1b      	lsrs	r3, r3, #20
 8003068:	f003 031f 	and.w	r3, r3, #31
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	fa01 f303 	lsl.w	r3, r1, r3
 8003072:	431a      	orrs	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003078:	bf00      	nop
 800307a:	371c      	adds	r7, #28
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800309c:	43db      	mvns	r3, r3
 800309e:	401a      	ands	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f003 0318 	and.w	r3, r3, #24
 80030a6:	4908      	ldr	r1, [pc, #32]	@ (80030c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80030a8:	40d9      	lsrs	r1, r3
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	400b      	ands	r3, r1
 80030ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b2:	431a      	orrs	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80030ba:	bf00      	nop
 80030bc:	3714      	adds	r7, #20
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	0007ffff 	.word	0x0007ffff

080030cc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 031f 	and.w	r3, r3, #31
}
 80030dc:	4618      	mov	r0, r3
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80030f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6093      	str	r3, [r2, #8]
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800311c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003120:	d101      	bne.n	8003126 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003144:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003148:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800316c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003170:	d101      	bne.n	8003176 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003172:	2301      	movs	r3, #1
 8003174:	e000      	b.n	8003178 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003194:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003198:	f043 0201 	orr.w	r2, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031c0:	f043 0202 	orr.w	r2, r3, #2
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <LL_ADC_IsEnabled+0x18>
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <LL_ADC_IsEnabled+0x1a>
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b02      	cmp	r3, #2
 800320c:	d101      	bne.n	8003212 <LL_ADC_IsDisableOngoing+0x18>
 800320e:	2301      	movs	r3, #1
 8003210:	e000      	b.n	8003214 <LL_ADC_IsDisableOngoing+0x1a>
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003230:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003234:	f043 0204 	orr.w	r2, r3, #4
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003258:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800325c:	f043 0210 	orr.w	r2, r3, #16
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	2b04      	cmp	r3, #4
 8003282:	d101      	bne.n	8003288 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003284:	2301      	movs	r3, #1
 8003286:	e000      	b.n	800328a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032a6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032aa:	f043 0220 	orr.w	r2, r3, #32
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr

080032be <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80032be:	b480      	push	{r7}
 80032c0:	b083      	sub	sp, #12
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 0308 	and.w	r3, r3, #8
 80032ce:	2b08      	cmp	r3, #8
 80032d0:	d101      	bne.n	80032d6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80032d2:	2301      	movs	r3, #1
 80032d4:	e000      	b.n	80032d8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032e4:	b590      	push	{r4, r7, lr}
 80032e6:	b089      	sub	sp, #36	@ 0x24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ec:	2300      	movs	r3, #0
 80032ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80032f0:	2300      	movs	r3, #0
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e1a9      	b.n	8003652 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003308:	2b00      	cmp	r3, #0
 800330a:	d109      	bne.n	8003320 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f7fe fc03 	bl	8001b18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff fef1 	bl	800310c <LL_ADC_IsDeepPowerDownEnabled>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d004      	beq.n	800333a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff fed7 	bl	80030e8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff ff0c 	bl	800315c <LL_ADC_IsInternalRegulatorEnabled>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d115      	bne.n	8003376 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff fef0 	bl	8003134 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003354:	4b9c      	ldr	r3, [pc, #624]	@ (80035c8 <HAL_ADC_Init+0x2e4>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	099b      	lsrs	r3, r3, #6
 800335a:	4a9c      	ldr	r2, [pc, #624]	@ (80035cc <HAL_ADC_Init+0x2e8>)
 800335c:	fba2 2303 	umull	r2, r3, r2, r3
 8003360:	099b      	lsrs	r3, r3, #6
 8003362:	3301      	adds	r3, #1
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003368:	e002      	b.n	8003370 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	3b01      	subs	r3, #1
 800336e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1f9      	bne.n	800336a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff feee 	bl	800315c <LL_ADC_IsInternalRegulatorEnabled>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d10d      	bne.n	80033a2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338a:	f043 0210 	orr.w	r2, r3, #16
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003396:	f043 0201 	orr.w	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff ff62 	bl	8003270 <LL_ADC_REG_IsConversionOngoing>
 80033ac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b2:	f003 0310 	and.w	r3, r3, #16
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f040 8142 	bne.w	8003640 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f040 813e 	bne.w	8003640 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80033cc:	f043 0202 	orr.w	r2, r3, #2
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4618      	mov	r0, r3
 80033da:	f7ff fefb 	bl	80031d4 <LL_ADC_IsEnabled>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d141      	bne.n	8003468 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033ec:	d004      	beq.n	80033f8 <HAL_ADC_Init+0x114>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a77      	ldr	r2, [pc, #476]	@ (80035d0 <HAL_ADC_Init+0x2ec>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d10f      	bne.n	8003418 <HAL_ADC_Init+0x134>
 80033f8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80033fc:	f7ff feea 	bl	80031d4 <LL_ADC_IsEnabled>
 8003400:	4604      	mov	r4, r0
 8003402:	4873      	ldr	r0, [pc, #460]	@ (80035d0 <HAL_ADC_Init+0x2ec>)
 8003404:	f7ff fee6 	bl	80031d4 <LL_ADC_IsEnabled>
 8003408:	4603      	mov	r3, r0
 800340a:	4323      	orrs	r3, r4
 800340c:	2b00      	cmp	r3, #0
 800340e:	bf0c      	ite	eq
 8003410:	2301      	moveq	r3, #1
 8003412:	2300      	movne	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	e012      	b.n	800343e <HAL_ADC_Init+0x15a>
 8003418:	486e      	ldr	r0, [pc, #440]	@ (80035d4 <HAL_ADC_Init+0x2f0>)
 800341a:	f7ff fedb 	bl	80031d4 <LL_ADC_IsEnabled>
 800341e:	4604      	mov	r4, r0
 8003420:	486d      	ldr	r0, [pc, #436]	@ (80035d8 <HAL_ADC_Init+0x2f4>)
 8003422:	f7ff fed7 	bl	80031d4 <LL_ADC_IsEnabled>
 8003426:	4603      	mov	r3, r0
 8003428:	431c      	orrs	r4, r3
 800342a:	486c      	ldr	r0, [pc, #432]	@ (80035dc <HAL_ADC_Init+0x2f8>)
 800342c:	f7ff fed2 	bl	80031d4 <LL_ADC_IsEnabled>
 8003430:	4603      	mov	r3, r0
 8003432:	4323      	orrs	r3, r4
 8003434:	2b00      	cmp	r3, #0
 8003436:	bf0c      	ite	eq
 8003438:	2301      	moveq	r3, #1
 800343a:	2300      	movne	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d012      	beq.n	8003468 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800344a:	d004      	beq.n	8003456 <HAL_ADC_Init+0x172>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a5f      	ldr	r2, [pc, #380]	@ (80035d0 <HAL_ADC_Init+0x2ec>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d101      	bne.n	800345a <HAL_ADC_Init+0x176>
 8003456:	4a62      	ldr	r2, [pc, #392]	@ (80035e0 <HAL_ADC_Init+0x2fc>)
 8003458:	e000      	b.n	800345c <HAL_ADC_Init+0x178>
 800345a:	4a62      	ldr	r2, [pc, #392]	@ (80035e4 <HAL_ADC_Init+0x300>)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	4619      	mov	r1, r3
 8003462:	4610      	mov	r0, r2
 8003464:	f7ff fcd2 	bl	8002e0c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	7f5b      	ldrb	r3, [r3, #29]
 800346c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003472:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003478:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800347e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003486:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003488:	4313      	orrs	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003492:	2b01      	cmp	r3, #1
 8003494:	d106      	bne.n	80034a4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349a:	3b01      	subs	r3, #1
 800349c:	045b      	lsls	r3, r3, #17
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d009      	beq.n	80034c0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	4b48      	ldr	r3, [pc, #288]	@ (80035e8 <HAL_ADC_Init+0x304>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	69b9      	ldr	r1, [r7, #24]
 80034d0:	430b      	orrs	r3, r1
 80034d2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7ff fee5 	bl	80032be <LL_ADC_INJ_IsConversionOngoing>
 80034f4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d17f      	bne.n	80035fc <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d17c      	bne.n	80035fc <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003506:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800350e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003510:	4313      	orrs	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800351e:	f023 0302 	bic.w	r3, r3, #2
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6812      	ldr	r2, [r2, #0]
 8003526:	69b9      	ldr	r1, [r7, #24]
 8003528:	430b      	orrs	r3, r1
 800352a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d017      	beq.n	8003564 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	691a      	ldr	r2, [r3, #16]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003542:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800354c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003550:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	6911      	ldr	r1, [r2, #16]
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	430b      	orrs	r3, r1
 800355e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003562:	e013      	b.n	800358c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	691a      	ldr	r2, [r3, #16]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003572:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6812      	ldr	r2, [r2, #0]
 8003580:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003584:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003588:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003592:	2b01      	cmp	r3, #1
 8003594:	d12a      	bne.n	80035ec <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80035a0:	f023 0304 	bic.w	r3, r3, #4
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80035ac:	4311      	orrs	r1, r2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80035b2:	4311      	orrs	r1, r2
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80035b8:	430a      	orrs	r2, r1
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f042 0201 	orr.w	r2, r2, #1
 80035c4:	611a      	str	r2, [r3, #16]
 80035c6:	e019      	b.n	80035fc <HAL_ADC_Init+0x318>
 80035c8:	20000004 	.word	0x20000004
 80035cc:	053e2d63 	.word	0x053e2d63
 80035d0:	50000100 	.word	0x50000100
 80035d4:	50000400 	.word	0x50000400
 80035d8:	50000500 	.word	0x50000500
 80035dc:	50000600 	.word	0x50000600
 80035e0:	50000300 	.word	0x50000300
 80035e4:	50000700 	.word	0x50000700
 80035e8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691a      	ldr	r2, [r3, #16]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d10c      	bne.n	800361e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360a:	f023 010f 	bic.w	r1, r3, #15
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	1e5a      	subs	r2, r3, #1
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	631a      	str	r2, [r3, #48]	@ 0x30
 800361c:	e007      	b.n	800362e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 020f 	bic.w	r2, r2, #15
 800362c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003632:	f023 0303 	bic.w	r3, r3, #3
 8003636:	f043 0201 	orr.w	r2, r3, #1
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800363e:	e007      	b.n	8003650 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003644:	f043 0210 	orr.w	r2, r3, #16
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003650:	7ffb      	ldrb	r3, [r7, #31]
}
 8003652:	4618      	mov	r0, r3
 8003654:	3724      	adds	r7, #36	@ 0x24
 8003656:	46bd      	mov	sp, r7
 8003658:	bd90      	pop	{r4, r7, pc}
 800365a:	bf00      	nop

0800365c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003670:	d004      	beq.n	800367c <HAL_ADC_Start_DMA+0x20>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a5a      	ldr	r2, [pc, #360]	@ (80037e0 <HAL_ADC_Start_DMA+0x184>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d101      	bne.n	8003680 <HAL_ADC_Start_DMA+0x24>
 800367c:	4b59      	ldr	r3, [pc, #356]	@ (80037e4 <HAL_ADC_Start_DMA+0x188>)
 800367e:	e000      	b.n	8003682 <HAL_ADC_Start_DMA+0x26>
 8003680:	4b59      	ldr	r3, [pc, #356]	@ (80037e8 <HAL_ADC_Start_DMA+0x18c>)
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff fd22 	bl	80030cc <LL_ADC_GetMultimode>
 8003688:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff fdee 	bl	8003270 <LL_ADC_REG_IsConversionOngoing>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	f040 809b 	bne.w	80037d2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d101      	bne.n	80036aa <HAL_ADC_Start_DMA+0x4e>
 80036a6:	2302      	movs	r3, #2
 80036a8:	e096      	b.n	80037d8 <HAL_ADC_Start_DMA+0x17c>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a4d      	ldr	r2, [pc, #308]	@ (80037ec <HAL_ADC_Start_DMA+0x190>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d008      	beq.n	80036ce <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d005      	beq.n	80036ce <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	2b05      	cmp	r3, #5
 80036c6:	d002      	beq.n	80036ce <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	2b09      	cmp	r3, #9
 80036cc:	d17a      	bne.n	80037c4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 fe0a 	bl	80042e8 <ADC_Enable>
 80036d4:	4603      	mov	r3, r0
 80036d6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80036d8:	7dfb      	ldrb	r3, [r7, #23]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d16d      	bne.n	80037ba <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80036e6:	f023 0301 	bic.w	r3, r3, #1
 80036ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a3a      	ldr	r2, [pc, #232]	@ (80037e0 <HAL_ADC_Start_DMA+0x184>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d009      	beq.n	8003710 <HAL_ADC_Start_DMA+0xb4>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a3b      	ldr	r2, [pc, #236]	@ (80037f0 <HAL_ADC_Start_DMA+0x194>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d002      	beq.n	800370c <HAL_ADC_Start_DMA+0xb0>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	e003      	b.n	8003714 <HAL_ADC_Start_DMA+0xb8>
 800370c:	4b39      	ldr	r3, [pc, #228]	@ (80037f4 <HAL_ADC_Start_DMA+0x198>)
 800370e:	e001      	b.n	8003714 <HAL_ADC_Start_DMA+0xb8>
 8003710:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	6812      	ldr	r2, [r2, #0]
 8003718:	4293      	cmp	r3, r2
 800371a:	d002      	beq.n	8003722 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d105      	bne.n	800372e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003726:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003732:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d006      	beq.n	8003748 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800373e:	f023 0206 	bic.w	r2, r3, #6
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	661a      	str	r2, [r3, #96]	@ 0x60
 8003746:	e002      	b.n	800374e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003752:	4a29      	ldr	r2, [pc, #164]	@ (80037f8 <HAL_ADC_Start_DMA+0x19c>)
 8003754:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375a:	4a28      	ldr	r2, [pc, #160]	@ (80037fc <HAL_ADC_Start_DMA+0x1a0>)
 800375c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003762:	4a27      	ldr	r2, [pc, #156]	@ (8003800 <HAL_ADC_Start_DMA+0x1a4>)
 8003764:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	221c      	movs	r2, #28
 800376c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f042 0210 	orr.w	r2, r2, #16
 8003784:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68da      	ldr	r2, [r3, #12]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f042 0201 	orr.w	r2, r2, #1
 8003794:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	3340      	adds	r3, #64	@ 0x40
 80037a0:	4619      	mov	r1, r3
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f002 f8d9 	bl	800595c <HAL_DMA_Start_IT>
 80037aa:	4603      	mov	r3, r0
 80037ac:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff fd34 	bl	8003220 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80037b8:	e00d      	b.n	80037d6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80037c2:	e008      	b.n	80037d6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80037d0:	e001      	b.n	80037d6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80037d2:	2302      	movs	r3, #2
 80037d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80037d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3718      	adds	r7, #24
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	50000100 	.word	0x50000100
 80037e4:	50000300 	.word	0x50000300
 80037e8:	50000700 	.word	0x50000700
 80037ec:	50000600 	.word	0x50000600
 80037f0:	50000500 	.word	0x50000500
 80037f4:	50000400 	.word	0x50000400
 80037f8:	080044d3 	.word	0x080044d3
 80037fc:	080045ab 	.word	0x080045ab
 8003800:	080045c7 	.word	0x080045c7

08003804 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_ADC_Stop_DMA+0x16>
 8003816:	2302      	movs	r3, #2
 8003818:	e051      	b.n	80038be <HAL_ADC_Stop_DMA+0xba>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003822:	2103      	movs	r1, #3
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f000 fca3 	bl	8004170 <ADC_ConversionStop>
 800382a:	4603      	mov	r3, r0
 800382c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800382e:	7bfb      	ldrb	r3, [r7, #15]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d13f      	bne.n	80038b4 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0201 	bic.w	r2, r2, #1
 8003842:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003848:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d10f      	bne.n	8003872 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003856:	4618      	mov	r0, r3
 8003858:	f002 f8fb 	bl	8005a52 <HAL_DMA_Abort>
 800385c:	4603      	mov	r3, r0
 800385e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003860:	7bfb      	ldrb	r3, [r7, #15]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d005      	beq.n	8003872 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0210 	bic.w	r2, r2, #16
 8003880:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8003882:	7bfb      	ldrb	r3, [r7, #15]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d105      	bne.n	8003894 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 fdc3 	bl	8004414 <ADC_Disable>
 800388e:	4603      	mov	r3, r0
 8003890:	73fb      	strb	r3, [r7, #15]
 8003892:	e002      	b.n	800389a <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f000 fdbd 	bl	8004414 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800389a:	7bfb      	ldrb	r3, [r7, #15]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d109      	bne.n	80038b4 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80038a8:	f023 0301 	bic.w	r3, r3, #1
 80038ac:	f043 0201 	orr.w	r2, r3, #1
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80038bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038c6:	b480      	push	{r7}
 80038c8:	b083      	sub	sp, #12
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80038ce:	bf00      	nop
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr

080038da <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80038da:	b480      	push	{r7}
 80038dc:	b083      	sub	sp, #12
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
	...

080038f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b0b6      	sub	sp, #216	@ 0xd8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003900:	2300      	movs	r3, #0
 8003902:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800390a:	2b01      	cmp	r3, #1
 800390c:	d102      	bne.n	8003914 <HAL_ADC_ConfigChannel+0x24>
 800390e:	2302      	movs	r3, #2
 8003910:	f000 bc13 	b.w	800413a <HAL_ADC_ConfigChannel+0x84a>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff fca5 	bl	8003270 <LL_ADC_REG_IsConversionOngoing>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	f040 83f3 	bne.w	8004114 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6818      	ldr	r0, [r3, #0]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	6859      	ldr	r1, [r3, #4]
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	f7ff fb4b 	bl	8002fd6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff fc93 	bl	8003270 <LL_ADC_REG_IsConversionOngoing>
 800394a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff fcb3 	bl	80032be <LL_ADC_INJ_IsConversionOngoing>
 8003958:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800395c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003960:	2b00      	cmp	r3, #0
 8003962:	f040 81d9 	bne.w	8003d18 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003966:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800396a:	2b00      	cmp	r3, #0
 800396c:	f040 81d4 	bne.w	8003d18 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003978:	d10f      	bne.n	800399a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6818      	ldr	r0, [r3, #0]
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2200      	movs	r2, #0
 8003984:	4619      	mov	r1, r3
 8003986:	f7ff fb52 	bl	800302e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff faf9 	bl	8002f8a <LL_ADC_SetSamplingTimeCommonConfig>
 8003998:	e00e      	b.n	80039b8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6818      	ldr	r0, [r3, #0]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	6819      	ldr	r1, [r3, #0]
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	461a      	mov	r2, r3
 80039a8:	f7ff fb41 	bl	800302e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2100      	movs	r1, #0
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff fae9 	bl	8002f8a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	695a      	ldr	r2, [r3, #20]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	08db      	lsrs	r3, r3, #3
 80039c4:	f003 0303 	and.w	r3, r3, #3
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d022      	beq.n	8003a20 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6818      	ldr	r0, [r3, #0]
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	6919      	ldr	r1, [r3, #16]
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80039ea:	f7ff fa43 	bl	8002e74 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6818      	ldr	r0, [r3, #0]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	6919      	ldr	r1, [r3, #16]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	461a      	mov	r2, r3
 80039fc:	f7ff fa8f 	bl	8002f1e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6818      	ldr	r0, [r3, #0]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d102      	bne.n	8003a16 <HAL_ADC_ConfigChannel+0x126>
 8003a10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a14:	e000      	b.n	8003a18 <HAL_ADC_ConfigChannel+0x128>
 8003a16:	2300      	movs	r3, #0
 8003a18:	461a      	mov	r2, r3
 8003a1a:	f7ff fa9b 	bl	8002f54 <LL_ADC_SetOffsetSaturation>
 8003a1e:	e17b      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2100      	movs	r1, #0
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7ff fa48 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10a      	bne.n	8003a4c <HAL_ADC_ConfigChannel+0x15c>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff fa3d 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003a42:	4603      	mov	r3, r0
 8003a44:	0e9b      	lsrs	r3, r3, #26
 8003a46:	f003 021f 	and.w	r2, r3, #31
 8003a4a:	e01e      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x19a>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2100      	movs	r1, #0
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7ff fa32 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003a6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003a72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003a7a:	2320      	movs	r3, #32
 8003a7c:	e004      	b.n	8003a88 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003a7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a82:	fab3 f383 	clz	r3, r3
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d105      	bne.n	8003aa2 <HAL_ADC_ConfigChannel+0x1b2>
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	0e9b      	lsrs	r3, r3, #26
 8003a9c:	f003 031f 	and.w	r3, r3, #31
 8003aa0:	e018      	b.n	8003ad4 <HAL_ADC_ConfigChannel+0x1e4>
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003aae:	fa93 f3a3 	rbit	r3, r3
 8003ab2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003ab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003aba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003abe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003ac6:	2320      	movs	r3, #32
 8003ac8:	e004      	b.n	8003ad4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003aca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ace:	fab3 f383 	clz	r3, r3
 8003ad2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d106      	bne.n	8003ae6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2200      	movs	r2, #0
 8003ade:	2100      	movs	r1, #0
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff fa01 	bl	8002ee8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2101      	movs	r1, #1
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7ff f9e5 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003af2:	4603      	mov	r3, r0
 8003af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d10a      	bne.n	8003b12 <HAL_ADC_ConfigChannel+0x222>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2101      	movs	r1, #1
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff f9da 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	0e9b      	lsrs	r3, r3, #26
 8003b0c:	f003 021f 	and.w	r2, r3, #31
 8003b10:	e01e      	b.n	8003b50 <HAL_ADC_ConfigChannel+0x260>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2101      	movs	r1, #1
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7ff f9cf 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b28:	fa93 f3a3 	rbit	r3, r3
 8003b2c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003b30:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003b38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003b40:	2320      	movs	r3, #32
 8003b42:	e004      	b.n	8003b4e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003b44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b48:	fab3 f383 	clz	r3, r3
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d105      	bne.n	8003b68 <HAL_ADC_ConfigChannel+0x278>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	0e9b      	lsrs	r3, r3, #26
 8003b62:	f003 031f 	and.w	r3, r3, #31
 8003b66:	e018      	b.n	8003b9a <HAL_ADC_ConfigChannel+0x2aa>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b74:	fa93 f3a3 	rbit	r3, r3
 8003b78:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003b7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003b84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d101      	bne.n	8003b90 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003b8c:	2320      	movs	r3, #32
 8003b8e:	e004      	b.n	8003b9a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003b90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b94:	fab3 f383 	clz	r3, r3
 8003b98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d106      	bne.n	8003bac <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff f99e 	bl	8002ee8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2102      	movs	r1, #2
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7ff f982 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10a      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x2e8>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2102      	movs	r1, #2
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff f977 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	0e9b      	lsrs	r3, r3, #26
 8003bd2:	f003 021f 	and.w	r2, r3, #31
 8003bd6:	e01e      	b.n	8003c16 <HAL_ADC_ConfigChannel+0x326>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2102      	movs	r1, #2
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7ff f96c 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003be4:	4603      	mov	r3, r0
 8003be6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bee:	fa93 f3a3 	rbit	r3, r3
 8003bf2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003bf6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003bfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003c06:	2320      	movs	r3, #32
 8003c08:	e004      	b.n	8003c14 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003c0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003c0e:	fab3 f383 	clz	r3, r3
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d105      	bne.n	8003c2e <HAL_ADC_ConfigChannel+0x33e>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	0e9b      	lsrs	r3, r3, #26
 8003c28:	f003 031f 	and.w	r3, r3, #31
 8003c2c:	e016      	b.n	8003c5c <HAL_ADC_ConfigChannel+0x36c>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c36:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003c3a:	fa93 f3a3 	rbit	r3, r3
 8003c3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003c40:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003c46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003c4e:	2320      	movs	r3, #32
 8003c50:	e004      	b.n	8003c5c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003c52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c56:	fab3 f383 	clz	r3, r3
 8003c5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d106      	bne.n	8003c6e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2200      	movs	r2, #0
 8003c66:	2102      	movs	r1, #2
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7ff f93d 	bl	8002ee8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2103      	movs	r1, #3
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7ff f921 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10a      	bne.n	8003c9a <HAL_ADC_ConfigChannel+0x3aa>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2103      	movs	r1, #3
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7ff f916 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003c90:	4603      	mov	r3, r0
 8003c92:	0e9b      	lsrs	r3, r3, #26
 8003c94:	f003 021f 	and.w	r2, r3, #31
 8003c98:	e017      	b.n	8003cca <HAL_ADC_ConfigChannel+0x3da>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2103      	movs	r1, #3
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7ff f90b 	bl	8002ebc <LL_ADC_GetOffsetChannel>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003caa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cac:	fa93 f3a3 	rbit	r3, r3
 8003cb0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003cb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003cb4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003cb6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d101      	bne.n	8003cc0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003cbc:	2320      	movs	r3, #32
 8003cbe:	e003      	b.n	8003cc8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003cc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003cc2:	fab3 f383 	clz	r3, r3
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d105      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x3f2>
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	0e9b      	lsrs	r3, r3, #26
 8003cdc:	f003 031f 	and.w	r3, r3, #31
 8003ce0:	e011      	b.n	8003d06 <HAL_ADC_ConfigChannel+0x416>
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003cea:	fa93 f3a3 	rbit	r3, r3
 8003cee:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003cf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003cf2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003cf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003cfa:	2320      	movs	r3, #32
 8003cfc:	e003      	b.n	8003d06 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003cfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d00:	fab3 f383 	clz	r3, r3
 8003d04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d106      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	2103      	movs	r1, #3
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7ff f8e8 	bl	8002ee8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7ff fa59 	bl	80031d4 <LL_ADC_IsEnabled>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f040 813d 	bne.w	8003fa4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6818      	ldr	r0, [r3, #0]
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	6819      	ldr	r1, [r3, #0]
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	461a      	mov	r2, r3
 8003d38:	f7ff f9a4 	bl	8003084 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	4aa2      	ldr	r2, [pc, #648]	@ (8003fcc <HAL_ADC_ConfigChannel+0x6dc>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	f040 812e 	bne.w	8003fa4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10b      	bne.n	8003d70 <HAL_ADC_ConfigChannel+0x480>
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	0e9b      	lsrs	r3, r3, #26
 8003d5e:	3301      	adds	r3, #1
 8003d60:	f003 031f 	and.w	r3, r3, #31
 8003d64:	2b09      	cmp	r3, #9
 8003d66:	bf94      	ite	ls
 8003d68:	2301      	movls	r3, #1
 8003d6a:	2300      	movhi	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	e019      	b.n	8003da4 <HAL_ADC_ConfigChannel+0x4b4>
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d78:	fa93 f3a3 	rbit	r3, r3
 8003d7c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003d7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d80:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003d82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003d88:	2320      	movs	r3, #32
 8003d8a:	e003      	b.n	8003d94 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003d8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d8e:	fab3 f383 	clz	r3, r3
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	3301      	adds	r3, #1
 8003d96:	f003 031f 	and.w	r3, r3, #31
 8003d9a:	2b09      	cmp	r3, #9
 8003d9c:	bf94      	ite	ls
 8003d9e:	2301      	movls	r3, #1
 8003da0:	2300      	movhi	r3, #0
 8003da2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d079      	beq.n	8003e9c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d107      	bne.n	8003dc4 <HAL_ADC_ConfigChannel+0x4d4>
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	0e9b      	lsrs	r3, r3, #26
 8003dba:	3301      	adds	r3, #1
 8003dbc:	069b      	lsls	r3, r3, #26
 8003dbe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003dc2:	e015      	b.n	8003df0 <HAL_ADC_ConfigChannel+0x500>
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dcc:	fa93 f3a3 	rbit	r3, r3
 8003dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003dd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dd4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003ddc:	2320      	movs	r3, #32
 8003dde:	e003      	b.n	8003de8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003de0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003de2:	fab3 f383 	clz	r3, r3
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	3301      	adds	r3, #1
 8003dea:	069b      	lsls	r3, r3, #26
 8003dec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d109      	bne.n	8003e10 <HAL_ADC_ConfigChannel+0x520>
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	0e9b      	lsrs	r3, r3, #26
 8003e02:	3301      	adds	r3, #1
 8003e04:	f003 031f 	and.w	r3, r3, #31
 8003e08:	2101      	movs	r1, #1
 8003e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e0e:	e017      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x550>
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e18:	fa93 f3a3 	rbit	r3, r3
 8003e1c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e20:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003e22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d101      	bne.n	8003e2c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003e28:	2320      	movs	r3, #32
 8003e2a:	e003      	b.n	8003e34 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003e2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e2e:	fab3 f383 	clz	r3, r3
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	3301      	adds	r3, #1
 8003e36:	f003 031f 	and.w	r3, r3, #31
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e40:	ea42 0103 	orr.w	r1, r2, r3
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d10a      	bne.n	8003e66 <HAL_ADC_ConfigChannel+0x576>
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	0e9b      	lsrs	r3, r3, #26
 8003e56:	3301      	adds	r3, #1
 8003e58:	f003 021f 	and.w	r2, r3, #31
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	4413      	add	r3, r2
 8003e62:	051b      	lsls	r3, r3, #20
 8003e64:	e018      	b.n	8003e98 <HAL_ADC_ConfigChannel+0x5a8>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e6e:	fa93 f3a3 	rbit	r3, r3
 8003e72:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003e78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003e7e:	2320      	movs	r3, #32
 8003e80:	e003      	b.n	8003e8a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e84:	fab3 f383 	clz	r3, r3
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	f003 021f 	and.w	r2, r3, #31
 8003e90:	4613      	mov	r3, r2
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	4413      	add	r3, r2
 8003e96:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e98:	430b      	orrs	r3, r1
 8003e9a:	e07e      	b.n	8003f9a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d107      	bne.n	8003eb8 <HAL_ADC_ConfigChannel+0x5c8>
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	0e9b      	lsrs	r3, r3, #26
 8003eae:	3301      	adds	r3, #1
 8003eb0:	069b      	lsls	r3, r3, #26
 8003eb2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003eb6:	e015      	b.n	8003ee4 <HAL_ADC_ConfigChannel+0x5f4>
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ec0:	fa93 f3a3 	rbit	r3, r3
 8003ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003ed0:	2320      	movs	r3, #32
 8003ed2:	e003      	b.n	8003edc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed6:	fab3 f383 	clz	r3, r3
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	3301      	adds	r3, #1
 8003ede:	069b      	lsls	r3, r3, #26
 8003ee0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d109      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x614>
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	0e9b      	lsrs	r3, r3, #26
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	f003 031f 	and.w	r3, r3, #31
 8003efc:	2101      	movs	r1, #1
 8003efe:	fa01 f303 	lsl.w	r3, r1, r3
 8003f02:	e017      	b.n	8003f34 <HAL_ADC_ConfigChannel+0x644>
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f0a:	6a3b      	ldr	r3, [r7, #32]
 8003f0c:	fa93 f3a3 	rbit	r3, r3
 8003f10:	61fb      	str	r3, [r7, #28]
  return result;
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d101      	bne.n	8003f20 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003f1c:	2320      	movs	r3, #32
 8003f1e:	e003      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	fab3 f383 	clz	r3, r3
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	3301      	adds	r3, #1
 8003f2a:	f003 031f 	and.w	r3, r3, #31
 8003f2e:	2101      	movs	r1, #1
 8003f30:	fa01 f303 	lsl.w	r3, r1, r3
 8003f34:	ea42 0103 	orr.w	r1, r2, r3
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d10d      	bne.n	8003f60 <HAL_ADC_ConfigChannel+0x670>
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	0e9b      	lsrs	r3, r3, #26
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	f003 021f 	and.w	r2, r3, #31
 8003f50:	4613      	mov	r3, r2
 8003f52:	005b      	lsls	r3, r3, #1
 8003f54:	4413      	add	r3, r2
 8003f56:	3b1e      	subs	r3, #30
 8003f58:	051b      	lsls	r3, r3, #20
 8003f5a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f5e:	e01b      	b.n	8003f98 <HAL_ADC_ConfigChannel+0x6a8>
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	fa93 f3a3 	rbit	r3, r3
 8003f6c:	613b      	str	r3, [r7, #16]
  return result;
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d101      	bne.n	8003f7c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003f78:	2320      	movs	r3, #32
 8003f7a:	e003      	b.n	8003f84 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	fab3 f383 	clz	r3, r3
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	3301      	adds	r3, #1
 8003f86:	f003 021f 	and.w	r2, r3, #31
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	4413      	add	r3, r2
 8003f90:	3b1e      	subs	r3, #30
 8003f92:	051b      	lsls	r3, r3, #20
 8003f94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f98:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	f7ff f845 	bl	800302e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	4b09      	ldr	r3, [pc, #36]	@ (8003fd0 <HAL_ADC_ConfigChannel+0x6e0>)
 8003faa:	4013      	ands	r3, r2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 80be 	beq.w	800412e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fba:	d004      	beq.n	8003fc6 <HAL_ADC_ConfigChannel+0x6d6>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a04      	ldr	r2, [pc, #16]	@ (8003fd4 <HAL_ADC_ConfigChannel+0x6e4>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d10a      	bne.n	8003fdc <HAL_ADC_ConfigChannel+0x6ec>
 8003fc6:	4b04      	ldr	r3, [pc, #16]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x6e8>)
 8003fc8:	e009      	b.n	8003fde <HAL_ADC_ConfigChannel+0x6ee>
 8003fca:	bf00      	nop
 8003fcc:	407f0000 	.word	0x407f0000
 8003fd0:	80080000 	.word	0x80080000
 8003fd4:	50000100 	.word	0x50000100
 8003fd8:	50000300 	.word	0x50000300
 8003fdc:	4b59      	ldr	r3, [pc, #356]	@ (8004144 <HAL_ADC_ConfigChannel+0x854>)
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fe ff3a 	bl	8002e58 <LL_ADC_GetCommonPathInternalCh>
 8003fe4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a56      	ldr	r2, [pc, #344]	@ (8004148 <HAL_ADC_ConfigChannel+0x858>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d004      	beq.n	8003ffc <HAL_ADC_ConfigChannel+0x70c>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a55      	ldr	r2, [pc, #340]	@ (800414c <HAL_ADC_ConfigChannel+0x85c>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d13a      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ffc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004000:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d134      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004010:	d005      	beq.n	800401e <HAL_ADC_ConfigChannel+0x72e>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a4e      	ldr	r2, [pc, #312]	@ (8004150 <HAL_ADC_ConfigChannel+0x860>)
 8004018:	4293      	cmp	r3, r2
 800401a:	f040 8085 	bne.w	8004128 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004026:	d004      	beq.n	8004032 <HAL_ADC_ConfigChannel+0x742>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a49      	ldr	r2, [pc, #292]	@ (8004154 <HAL_ADC_ConfigChannel+0x864>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d101      	bne.n	8004036 <HAL_ADC_ConfigChannel+0x746>
 8004032:	4a49      	ldr	r2, [pc, #292]	@ (8004158 <HAL_ADC_ConfigChannel+0x868>)
 8004034:	e000      	b.n	8004038 <HAL_ADC_ConfigChannel+0x748>
 8004036:	4a43      	ldr	r2, [pc, #268]	@ (8004144 <HAL_ADC_ConfigChannel+0x854>)
 8004038:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800403c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004040:	4619      	mov	r1, r3
 8004042:	4610      	mov	r0, r2
 8004044:	f7fe fef5 	bl	8002e32 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004048:	4b44      	ldr	r3, [pc, #272]	@ (800415c <HAL_ADC_ConfigChannel+0x86c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	099b      	lsrs	r3, r3, #6
 800404e:	4a44      	ldr	r2, [pc, #272]	@ (8004160 <HAL_ADC_ConfigChannel+0x870>)
 8004050:	fba2 2303 	umull	r2, r3, r2, r3
 8004054:	099b      	lsrs	r3, r3, #6
 8004056:	1c5a      	adds	r2, r3, #1
 8004058:	4613      	mov	r3, r2
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004062:	e002      	b.n	800406a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	3b01      	subs	r3, #1
 8004068:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1f9      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004070:	e05a      	b.n	8004128 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a3b      	ldr	r2, [pc, #236]	@ (8004164 <HAL_ADC_ConfigChannel+0x874>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d125      	bne.n	80040c8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800407c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004080:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d11f      	bne.n	80040c8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a31      	ldr	r2, [pc, #196]	@ (8004154 <HAL_ADC_ConfigChannel+0x864>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d104      	bne.n	800409c <HAL_ADC_ConfigChannel+0x7ac>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a34      	ldr	r2, [pc, #208]	@ (8004168 <HAL_ADC_ConfigChannel+0x878>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d047      	beq.n	800412c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040a4:	d004      	beq.n	80040b0 <HAL_ADC_ConfigChannel+0x7c0>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a2a      	ldr	r2, [pc, #168]	@ (8004154 <HAL_ADC_ConfigChannel+0x864>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d101      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x7c4>
 80040b0:	4a29      	ldr	r2, [pc, #164]	@ (8004158 <HAL_ADC_ConfigChannel+0x868>)
 80040b2:	e000      	b.n	80040b6 <HAL_ADC_ConfigChannel+0x7c6>
 80040b4:	4a23      	ldr	r2, [pc, #140]	@ (8004144 <HAL_ADC_ConfigChannel+0x854>)
 80040b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040be:	4619      	mov	r1, r3
 80040c0:	4610      	mov	r0, r2
 80040c2:	f7fe feb6 	bl	8002e32 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80040c6:	e031      	b.n	800412c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a27      	ldr	r2, [pc, #156]	@ (800416c <HAL_ADC_ConfigChannel+0x87c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d12d      	bne.n	800412e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d127      	bne.n	800412e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a1c      	ldr	r2, [pc, #112]	@ (8004154 <HAL_ADC_ConfigChannel+0x864>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d022      	beq.n	800412e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040f0:	d004      	beq.n	80040fc <HAL_ADC_ConfigChannel+0x80c>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a17      	ldr	r2, [pc, #92]	@ (8004154 <HAL_ADC_ConfigChannel+0x864>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d101      	bne.n	8004100 <HAL_ADC_ConfigChannel+0x810>
 80040fc:	4a16      	ldr	r2, [pc, #88]	@ (8004158 <HAL_ADC_ConfigChannel+0x868>)
 80040fe:	e000      	b.n	8004102 <HAL_ADC_ConfigChannel+0x812>
 8004100:	4a10      	ldr	r2, [pc, #64]	@ (8004144 <HAL_ADC_ConfigChannel+0x854>)
 8004102:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004106:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800410a:	4619      	mov	r1, r3
 800410c:	4610      	mov	r0, r2
 800410e:	f7fe fe90 	bl	8002e32 <LL_ADC_SetCommonPathInternalCh>
 8004112:	e00c      	b.n	800412e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004118:	f043 0220 	orr.w	r2, r3, #32
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004126:	e002      	b.n	800412e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004128:	bf00      	nop
 800412a:	e000      	b.n	800412e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800412c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004136:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800413a:	4618      	mov	r0, r3
 800413c:	37d8      	adds	r7, #216	@ 0xd8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	50000700 	.word	0x50000700
 8004148:	c3210000 	.word	0xc3210000
 800414c:	90c00010 	.word	0x90c00010
 8004150:	50000600 	.word	0x50000600
 8004154:	50000100 	.word	0x50000100
 8004158:	50000300 	.word	0x50000300
 800415c:	20000004 	.word	0x20000004
 8004160:	053e2d63 	.word	0x053e2d63
 8004164:	c7520000 	.word	0xc7520000
 8004168:	50000500 	.word	0x50000500
 800416c:	cb840000 	.word	0xcb840000

08004170 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b088      	sub	sp, #32
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800417a:	2300      	movs	r3, #0
 800417c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff f872 	bl	8003270 <LL_ADC_REG_IsConversionOngoing>
 800418c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff f893 	bl	80032be <LL_ADC_INJ_IsConversionOngoing>
 8004198:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d103      	bne.n	80041a8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f000 8098 	beq.w	80042d8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d02a      	beq.n	800420c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	7f5b      	ldrb	r3, [r3, #29]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d126      	bne.n	800420c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	7f1b      	ldrb	r3, [r3, #28]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d122      	bne.n	800420c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80041c6:	2301      	movs	r3, #1
 80041c8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80041ca:	e014      	b.n	80041f6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	4a45      	ldr	r2, [pc, #276]	@ (80042e4 <ADC_ConversionStop+0x174>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d90d      	bls.n	80041f0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d8:	f043 0210 	orr.w	r2, r3, #16
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041e4:	f043 0201 	orr.w	r2, r3, #1
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e074      	b.n	80042da <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	3301      	adds	r3, #1
 80041f4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004200:	2b40      	cmp	r3, #64	@ 0x40
 8004202:	d1e3      	bne.n	80041cc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2240      	movs	r2, #64	@ 0x40
 800420a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d014      	beq.n	800423c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff f82a 	bl	8003270 <LL_ADC_REG_IsConversionOngoing>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00c      	beq.n	800423c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f7fe ffe7 	bl	80031fa <LL_ADC_IsDisableOngoing>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d104      	bne.n	800423c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4618      	mov	r0, r3
 8004238:	f7ff f806 	bl	8003248 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d014      	beq.n	800426c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4618      	mov	r0, r3
 8004248:	f7ff f839 	bl	80032be <LL_ADC_INJ_IsConversionOngoing>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00c      	beq.n	800426c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f7fe ffcf 	bl	80031fa <LL_ADC_IsDisableOngoing>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d104      	bne.n	800426c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4618      	mov	r0, r3
 8004268:	f7ff f815 	bl	8003296 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	2b02      	cmp	r3, #2
 8004270:	d005      	beq.n	800427e <ADC_ConversionStop+0x10e>
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	2b03      	cmp	r3, #3
 8004276:	d105      	bne.n	8004284 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004278:	230c      	movs	r3, #12
 800427a:	617b      	str	r3, [r7, #20]
        break;
 800427c:	e005      	b.n	800428a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800427e:	2308      	movs	r3, #8
 8004280:	617b      	str	r3, [r7, #20]
        break;
 8004282:	e002      	b.n	800428a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004284:	2304      	movs	r3, #4
 8004286:	617b      	str	r3, [r7, #20]
        break;
 8004288:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800428a:	f7fe fdb3 	bl	8002df4 <HAL_GetTick>
 800428e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004290:	e01b      	b.n	80042ca <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004292:	f7fe fdaf 	bl	8002df4 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b05      	cmp	r3, #5
 800429e:	d914      	bls.n	80042ca <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689a      	ldr	r2, [r3, #8]
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	4013      	ands	r3, r2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00d      	beq.n	80042ca <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b2:	f043 0210 	orr.w	r2, r3, #16
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042be:	f043 0201 	orr.w	r2, r3, #1
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e007      	b.n	80042da <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689a      	ldr	r2, [r3, #8]
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	4013      	ands	r3, r2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1dc      	bne.n	8004292 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3720      	adds	r7, #32
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	a33fffff 	.word	0xa33fffff

080042e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80042f0:	2300      	movs	r3, #0
 80042f2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fe ff6b 	bl	80031d4 <LL_ADC_IsEnabled>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d176      	bne.n	80043f2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689a      	ldr	r2, [r3, #8]
 800430a:	4b3c      	ldr	r3, [pc, #240]	@ (80043fc <ADC_Enable+0x114>)
 800430c:	4013      	ands	r3, r2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00d      	beq.n	800432e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004316:	f043 0210 	orr.w	r2, r3, #16
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004322:	f043 0201 	orr.w	r2, r3, #1
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e062      	b.n	80043f4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4618      	mov	r0, r3
 8004334:	f7fe ff26 	bl	8003184 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004340:	d004      	beq.n	800434c <ADC_Enable+0x64>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a2e      	ldr	r2, [pc, #184]	@ (8004400 <ADC_Enable+0x118>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d101      	bne.n	8004350 <ADC_Enable+0x68>
 800434c:	4b2d      	ldr	r3, [pc, #180]	@ (8004404 <ADC_Enable+0x11c>)
 800434e:	e000      	b.n	8004352 <ADC_Enable+0x6a>
 8004350:	4b2d      	ldr	r3, [pc, #180]	@ (8004408 <ADC_Enable+0x120>)
 8004352:	4618      	mov	r0, r3
 8004354:	f7fe fd80 	bl	8002e58 <LL_ADC_GetCommonPathInternalCh>
 8004358:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800435a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800435e:	2b00      	cmp	r3, #0
 8004360:	d013      	beq.n	800438a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004362:	4b2a      	ldr	r3, [pc, #168]	@ (800440c <ADC_Enable+0x124>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	099b      	lsrs	r3, r3, #6
 8004368:	4a29      	ldr	r2, [pc, #164]	@ (8004410 <ADC_Enable+0x128>)
 800436a:	fba2 2303 	umull	r2, r3, r2, r3
 800436e:	099b      	lsrs	r3, r3, #6
 8004370:	1c5a      	adds	r2, r3, #1
 8004372:	4613      	mov	r3, r2
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	4413      	add	r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800437c:	e002      	b.n	8004384 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	3b01      	subs	r3, #1
 8004382:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1f9      	bne.n	800437e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800438a:	f7fe fd33 	bl	8002df4 <HAL_GetTick>
 800438e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004390:	e028      	b.n	80043e4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	f7fe ff1c 	bl	80031d4 <LL_ADC_IsEnabled>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d104      	bne.n	80043ac <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7fe feec 	bl	8003184 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80043ac:	f7fe fd22 	bl	8002df4 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d914      	bls.n	80043e4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d00d      	beq.n	80043e4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043cc:	f043 0210 	orr.w	r2, r3, #16
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d8:	f043 0201 	orr.w	r2, r3, #1
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e007      	b.n	80043f4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d1cf      	bne.n	8004392 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	8000003f 	.word	0x8000003f
 8004400:	50000100 	.word	0x50000100
 8004404:	50000300 	.word	0x50000300
 8004408:	50000700 	.word	0x50000700
 800440c:	20000004 	.word	0x20000004
 8004410:	053e2d63 	.word	0x053e2d63

08004414 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f7fe feea 	bl	80031fa <LL_ADC_IsDisableOngoing>
 8004426:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7fe fed1 	bl	80031d4 <LL_ADC_IsEnabled>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d047      	beq.n	80044c8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d144      	bne.n	80044c8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 030d 	and.w	r3, r3, #13
 8004448:	2b01      	cmp	r3, #1
 800444a:	d10c      	bne.n	8004466 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4618      	mov	r0, r3
 8004452:	f7fe feab 	bl	80031ac <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2203      	movs	r2, #3
 800445c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800445e:	f7fe fcc9 	bl	8002df4 <HAL_GetTick>
 8004462:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004464:	e029      	b.n	80044ba <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800446a:	f043 0210 	orr.w	r2, r3, #16
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004476:	f043 0201 	orr.w	r2, r3, #1
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e023      	b.n	80044ca <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004482:	f7fe fcb7 	bl	8002df4 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b02      	cmp	r3, #2
 800448e:	d914      	bls.n	80044ba <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00d      	beq.n	80044ba <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a2:	f043 0210 	orr.w	r2, r3, #16
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ae:	f043 0201 	orr.w	r2, r3, #1
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e007      	b.n	80044ca <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f003 0301 	and.w	r3, r3, #1
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1dc      	bne.n	8004482 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3710      	adds	r7, #16
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}

080044d2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80044d2:	b580      	push	{r7, lr}
 80044d4:	b084      	sub	sp, #16
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044de:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d14b      	bne.n	8004584 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d021      	beq.n	800454a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4618      	mov	r0, r3
 800450c:	f7fe fd50 	bl	8002fb0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d032      	beq.n	800457c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d12b      	bne.n	800457c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004528:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004534:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d11f      	bne.n	800457c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004540:	f043 0201 	orr.w	r2, r3, #1
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004548:	e018      	b.n	800457c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f003 0302 	and.w	r3, r3, #2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d111      	bne.n	800457c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800455c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004568:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d105      	bne.n	800457c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004574:	f043 0201 	orr.w	r2, r3, #1
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f7fc fbe1 	bl	8000d44 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004582:	e00e      	b.n	80045a2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004588:	f003 0310 	and.w	r3, r3, #16
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f7ff f9a2 	bl	80038da <HAL_ADC_ErrorCallback>
}
 8004596:	e004      	b.n	80045a2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	4798      	blx	r3
}
 80045a2:	bf00      	nop
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b084      	sub	sp, #16
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f7ff f984 	bl	80038c6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045be:	bf00      	nop
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b084      	sub	sp, #16
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045e4:	f043 0204 	orr.w	r2, r3, #4
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f7ff f974 	bl	80038da <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045f2:	bf00      	nop
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <LL_ADC_IsEnabled>:
{
 80045fa:	b480      	push	{r7}
 80045fc:	b083      	sub	sp, #12
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b01      	cmp	r3, #1
 800460c:	d101      	bne.n	8004612 <LL_ADC_IsEnabled+0x18>
 800460e:	2301      	movs	r3, #1
 8004610:	e000      	b.n	8004614 <LL_ADC_IsEnabled+0x1a>
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <LL_ADC_REG_IsConversionOngoing>:
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 0304 	and.w	r3, r3, #4
 8004630:	2b04      	cmp	r3, #4
 8004632:	d101      	bne.n	8004638 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004634:	2301      	movs	r3, #1
 8004636:	e000      	b.n	800463a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
	...

08004648 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004648:	b590      	push	{r4, r7, lr}
 800464a:	b0a1      	sub	sp, #132	@ 0x84
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800465e:	2b01      	cmp	r3, #1
 8004660:	d101      	bne.n	8004666 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004662:	2302      	movs	r3, #2
 8004664:	e0e7      	b.n	8004836 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800466e:	2300      	movs	r3, #0
 8004670:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004672:	2300      	movs	r3, #0
 8004674:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800467e:	d102      	bne.n	8004686 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004680:	4b6f      	ldr	r3, [pc, #444]	@ (8004840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004682:	60bb      	str	r3, [r7, #8]
 8004684:	e009      	b.n	800469a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a6e      	ldr	r2, [pc, #440]	@ (8004844 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d102      	bne.n	8004696 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004690:	4b6d      	ldr	r3, [pc, #436]	@ (8004848 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004692:	60bb      	str	r3, [r7, #8]
 8004694:	e001      	b.n	800469a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004696:	2300      	movs	r3, #0
 8004698:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10b      	bne.n	80046b8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a4:	f043 0220 	orr.w	r2, r3, #32
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e0be      	b.n	8004836 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff ffb0 	bl	8004620 <LL_ADC_REG_IsConversionOngoing>
 80046c0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff ffaa 	bl	8004620 <LL_ADC_REG_IsConversionOngoing>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f040 80a0 	bne.w	8004814 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80046d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	f040 809c 	bne.w	8004814 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046e4:	d004      	beq.n	80046f0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a55      	ldr	r2, [pc, #340]	@ (8004840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d101      	bne.n	80046f4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80046f0:	4b56      	ldr	r3, [pc, #344]	@ (800484c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80046f2:	e000      	b.n	80046f6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80046f4:	4b56      	ldr	r3, [pc, #344]	@ (8004850 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80046f6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d04b      	beq.n	8004798 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004700:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	6859      	ldr	r1, [r3, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004712:	035b      	lsls	r3, r3, #13
 8004714:	430b      	orrs	r3, r1
 8004716:	431a      	orrs	r2, r3
 8004718:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800471a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004724:	d004      	beq.n	8004730 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a45      	ldr	r2, [pc, #276]	@ (8004840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d10f      	bne.n	8004750 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004730:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004734:	f7ff ff61 	bl	80045fa <LL_ADC_IsEnabled>
 8004738:	4604      	mov	r4, r0
 800473a:	4841      	ldr	r0, [pc, #260]	@ (8004840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800473c:	f7ff ff5d 	bl	80045fa <LL_ADC_IsEnabled>
 8004740:	4603      	mov	r3, r0
 8004742:	4323      	orrs	r3, r4
 8004744:	2b00      	cmp	r3, #0
 8004746:	bf0c      	ite	eq
 8004748:	2301      	moveq	r3, #1
 800474a:	2300      	movne	r3, #0
 800474c:	b2db      	uxtb	r3, r3
 800474e:	e012      	b.n	8004776 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004750:	483c      	ldr	r0, [pc, #240]	@ (8004844 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004752:	f7ff ff52 	bl	80045fa <LL_ADC_IsEnabled>
 8004756:	4604      	mov	r4, r0
 8004758:	483b      	ldr	r0, [pc, #236]	@ (8004848 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800475a:	f7ff ff4e 	bl	80045fa <LL_ADC_IsEnabled>
 800475e:	4603      	mov	r3, r0
 8004760:	431c      	orrs	r4, r3
 8004762:	483c      	ldr	r0, [pc, #240]	@ (8004854 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004764:	f7ff ff49 	bl	80045fa <LL_ADC_IsEnabled>
 8004768:	4603      	mov	r3, r0
 800476a:	4323      	orrs	r3, r4
 800476c:	2b00      	cmp	r3, #0
 800476e:	bf0c      	ite	eq
 8004770:	2301      	moveq	r3, #1
 8004772:	2300      	movne	r3, #0
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d056      	beq.n	8004828 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800477a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004782:	f023 030f 	bic.w	r3, r3, #15
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	6811      	ldr	r1, [r2, #0]
 800478a:	683a      	ldr	r2, [r7, #0]
 800478c:	6892      	ldr	r2, [r2, #8]
 800478e:	430a      	orrs	r2, r1
 8004790:	431a      	orrs	r2, r3
 8004792:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004794:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004796:	e047      	b.n	8004828 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004798:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047a2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047ac:	d004      	beq.n	80047b8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a23      	ldr	r2, [pc, #140]	@ (8004840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d10f      	bne.n	80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80047b8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80047bc:	f7ff ff1d 	bl	80045fa <LL_ADC_IsEnabled>
 80047c0:	4604      	mov	r4, r0
 80047c2:	481f      	ldr	r0, [pc, #124]	@ (8004840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80047c4:	f7ff ff19 	bl	80045fa <LL_ADC_IsEnabled>
 80047c8:	4603      	mov	r3, r0
 80047ca:	4323      	orrs	r3, r4
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	bf0c      	ite	eq
 80047d0:	2301      	moveq	r3, #1
 80047d2:	2300      	movne	r3, #0
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	e012      	b.n	80047fe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80047d8:	481a      	ldr	r0, [pc, #104]	@ (8004844 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80047da:	f7ff ff0e 	bl	80045fa <LL_ADC_IsEnabled>
 80047de:	4604      	mov	r4, r0
 80047e0:	4819      	ldr	r0, [pc, #100]	@ (8004848 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80047e2:	f7ff ff0a 	bl	80045fa <LL_ADC_IsEnabled>
 80047e6:	4603      	mov	r3, r0
 80047e8:	431c      	orrs	r4, r3
 80047ea:	481a      	ldr	r0, [pc, #104]	@ (8004854 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80047ec:	f7ff ff05 	bl	80045fa <LL_ADC_IsEnabled>
 80047f0:	4603      	mov	r3, r0
 80047f2:	4323      	orrs	r3, r4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	bf0c      	ite	eq
 80047f8:	2301      	moveq	r3, #1
 80047fa:	2300      	movne	r3, #0
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d012      	beq.n	8004828 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004802:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800480a:	f023 030f 	bic.w	r3, r3, #15
 800480e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004810:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004812:	e009      	b.n	8004828 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004818:	f043 0220 	orr.w	r2, r3, #32
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004826:	e000      	b.n	800482a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004828:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004832:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004836:	4618      	mov	r0, r3
 8004838:	3784      	adds	r7, #132	@ 0x84
 800483a:	46bd      	mov	sp, r7
 800483c:	bd90      	pop	{r4, r7, pc}
 800483e:	bf00      	nop
 8004840:	50000100 	.word	0x50000100
 8004844:	50000400 	.word	0x50000400
 8004848:	50000500 	.word	0x50000500
 800484c:	50000300 	.word	0x50000300
 8004850:	50000700 	.word	0x50000700
 8004854:	50000600 	.word	0x50000600

08004858 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004860:	4b05      	ldr	r3, [pc, #20]	@ (8004878 <LL_EXTI_EnableIT_0_31+0x20>)
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	4904      	ldr	r1, [pc, #16]	@ (8004878 <LL_EXTI_EnableIT_0_31+0x20>)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4313      	orrs	r3, r2
 800486a:	600b      	str	r3, [r1, #0]
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	40010400 	.word	0x40010400

0800487c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004884:	4b05      	ldr	r3, [pc, #20]	@ (800489c <LL_EXTI_EnableIT_32_63+0x20>)
 8004886:	6a1a      	ldr	r2, [r3, #32]
 8004888:	4904      	ldr	r1, [pc, #16]	@ (800489c <LL_EXTI_EnableIT_32_63+0x20>)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4313      	orrs	r3, r2
 800488e:	620b      	str	r3, [r1, #32]
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	40010400 	.word	0x40010400

080048a0 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80048a8:	4b06      	ldr	r3, [pc, #24]	@ (80048c4 <LL_EXTI_DisableIT_0_31+0x24>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	43db      	mvns	r3, r3
 80048b0:	4904      	ldr	r1, [pc, #16]	@ (80048c4 <LL_EXTI_DisableIT_0_31+0x24>)
 80048b2:	4013      	ands	r3, r2
 80048b4:	600b      	str	r3, [r1, #0]
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40010400 	.word	0x40010400

080048c8 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80048d0:	4b06      	ldr	r3, [pc, #24]	@ (80048ec <LL_EXTI_DisableIT_32_63+0x24>)
 80048d2:	6a1a      	ldr	r2, [r3, #32]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	43db      	mvns	r3, r3
 80048d8:	4904      	ldr	r1, [pc, #16]	@ (80048ec <LL_EXTI_DisableIT_32_63+0x24>)
 80048da:	4013      	ands	r3, r2
 80048dc:	620b      	str	r3, [r1, #32]
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40010400 	.word	0x40010400

080048f0 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80048f8:	4b05      	ldr	r3, [pc, #20]	@ (8004910 <LL_EXTI_EnableEvent_0_31+0x20>)
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	4904      	ldr	r1, [pc, #16]	@ (8004910 <LL_EXTI_EnableEvent_0_31+0x20>)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4313      	orrs	r3, r2
 8004902:	604b      	str	r3, [r1, #4]

}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr
 8004910:	40010400 	.word	0x40010400

08004914 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800491c:	4b05      	ldr	r3, [pc, #20]	@ (8004934 <LL_EXTI_EnableEvent_32_63+0x20>)
 800491e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004920:	4904      	ldr	r1, [pc, #16]	@ (8004934 <LL_EXTI_EnableEvent_32_63+0x20>)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4313      	orrs	r3, r2
 8004926:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr
 8004934:	40010400 	.word	0x40010400

08004938 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004940:	4b06      	ldr	r3, [pc, #24]	@ (800495c <LL_EXTI_DisableEvent_0_31+0x24>)
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	43db      	mvns	r3, r3
 8004948:	4904      	ldr	r1, [pc, #16]	@ (800495c <LL_EXTI_DisableEvent_0_31+0x24>)
 800494a:	4013      	ands	r3, r2
 800494c:	604b      	str	r3, [r1, #4]
}
 800494e:	bf00      	nop
 8004950:	370c      	adds	r7, #12
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	40010400 	.word	0x40010400

08004960 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8004968:	4b06      	ldr	r3, [pc, #24]	@ (8004984 <LL_EXTI_DisableEvent_32_63+0x24>)
 800496a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	43db      	mvns	r3, r3
 8004970:	4904      	ldr	r1, [pc, #16]	@ (8004984 <LL_EXTI_DisableEvent_32_63+0x24>)
 8004972:	4013      	ands	r3, r2
 8004974:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8004976:	bf00      	nop
 8004978:	370c      	adds	r7, #12
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40010400 	.word	0x40010400

08004988 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004990:	4b05      	ldr	r3, [pc, #20]	@ (80049a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	4904      	ldr	r1, [pc, #16]	@ (80049a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4313      	orrs	r3, r2
 800499a:	608b      	str	r3, [r1, #8]

}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	40010400 	.word	0x40010400

080049ac <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80049b4:	4b05      	ldr	r3, [pc, #20]	@ (80049cc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80049b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049b8:	4904      	ldr	r1, [pc, #16]	@ (80049cc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4313      	orrs	r3, r2
 80049be:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr
 80049cc:	40010400 	.word	0x40010400

080049d0 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80049d8:	4b06      	ldr	r3, [pc, #24]	@ (80049f4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	43db      	mvns	r3, r3
 80049e0:	4904      	ldr	r1, [pc, #16]	@ (80049f4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80049e2:	4013      	ands	r3, r2
 80049e4:	608b      	str	r3, [r1, #8]

}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	40010400 	.word	0x40010400

080049f8 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8004a00:	4b06      	ldr	r3, [pc, #24]	@ (8004a1c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8004a02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	43db      	mvns	r3, r3
 8004a08:	4904      	ldr	r1, [pc, #16]	@ (8004a1c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8004a0a:	4013      	ands	r3, r2
 8004a0c:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40010400 	.word	0x40010400

08004a20 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004a28:	4b05      	ldr	r3, [pc, #20]	@ (8004a40 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	4904      	ldr	r1, [pc, #16]	@ (8004a40 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60cb      	str	r3, [r1, #12]
}
 8004a34:	bf00      	nop
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr
 8004a40:	40010400 	.word	0x40010400

08004a44 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8004a4c:	4b05      	ldr	r3, [pc, #20]	@ (8004a64 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8004a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a50:	4904      	ldr	r1, [pc, #16]	@ (8004a64 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr
 8004a64:	40010400 	.word	0x40010400

08004a68 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004a70:	4b06      	ldr	r3, [pc, #24]	@ (8004a8c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004a72:	68da      	ldr	r2, [r3, #12]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	43db      	mvns	r3, r3
 8004a78:	4904      	ldr	r1, [pc, #16]	@ (8004a8c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	60cb      	str	r3, [r1, #12]
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	40010400 	.word	0x40010400

08004a90 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8004a98:	4b06      	ldr	r3, [pc, #24]	@ (8004ab4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8004a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	43db      	mvns	r3, r3
 8004aa0:	4904      	ldr	r1, [pc, #16]	@ (8004ab4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	40010400 	.word	0x40010400

08004ab8 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004ac0:	4a04      	ldr	r2, [pc, #16]	@ (8004ad4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6153      	str	r3, [r2, #20]
}
 8004ac6:	bf00      	nop
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40010400 	.word	0x40010400

08004ad8 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8004ae0:	4a04      	ldr	r2, [pc, #16]	@ (8004af4 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40010400 	.word	0x40010400

08004af8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b088      	sub	sp, #32
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8004b00:	2300      	movs	r3, #0
 8004b02:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d102      	bne.n	8004b14 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	77fb      	strb	r3, [r7, #31]
 8004b12:	e181      	b.n	8004e18 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b22:	d102      	bne.n	8004b2a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	77fb      	strb	r3, [r7, #31]
 8004b28:	e176      	b.n	8004e18 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	7f5b      	ldrb	r3, [r3, #29]
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d108      	bne.n	8004b46 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f7fd f86b 	bl	8001c1c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b50:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	695b      	ldr	r3, [r3, #20]
 8004b60:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	4b90      	ldr	r3, [pc, #576]	@ (8004db8 <HAL_COMP_Init+0x2c0>)
 8004b78:	4013      	ands	r3, r2
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	6812      	ldr	r2, [r2, #0]
 8004b7e:	6979      	ldr	r1, [r7, #20]
 8004b80:	430b      	orrs	r3, r1
 8004b82:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d016      	beq.n	8004bc0 <HAL_COMP_Init+0xc8>
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d113      	bne.n	8004bc0 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b98:	4b88      	ldr	r3, [pc, #544]	@ (8004dbc <HAL_COMP_Init+0x2c4>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	099b      	lsrs	r3, r3, #6
 8004b9e:	4a88      	ldr	r2, [pc, #544]	@ (8004dc0 <HAL_COMP_Init+0x2c8>)
 8004ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba4:	099b      	lsrs	r3, r3, #6
 8004ba6:	1c5a      	adds	r2, r3, #1
 8004ba8:	4613      	mov	r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	4413      	add	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004bb2:	e002      	b.n	8004bba <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1f9      	bne.n	8004bb4 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a7f      	ldr	r2, [pc, #508]	@ (8004dc4 <HAL_COMP_Init+0x2cc>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d028      	beq.n	8004c1c <HAL_COMP_Init+0x124>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a7e      	ldr	r2, [pc, #504]	@ (8004dc8 <HAL_COMP_Init+0x2d0>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d020      	beq.n	8004c16 <HAL_COMP_Init+0x11e>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a7c      	ldr	r2, [pc, #496]	@ (8004dcc <HAL_COMP_Init+0x2d4>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d018      	beq.n	8004c10 <HAL_COMP_Init+0x118>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a7b      	ldr	r2, [pc, #492]	@ (8004dd0 <HAL_COMP_Init+0x2d8>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d010      	beq.n	8004c0a <HAL_COMP_Init+0x112>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a79      	ldr	r2, [pc, #484]	@ (8004dd4 <HAL_COMP_Init+0x2dc>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d008      	beq.n	8004c04 <HAL_COMP_Init+0x10c>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a78      	ldr	r2, [pc, #480]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d101      	bne.n	8004c00 <HAL_COMP_Init+0x108>
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e00f      	b.n	8004c20 <HAL_COMP_Init+0x128>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e00d      	b.n	8004c20 <HAL_COMP_Init+0x128>
 8004c04:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004c08:	e00a      	b.n	8004c20 <HAL_COMP_Init+0x128>
 8004c0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004c0e:	e007      	b.n	8004c20 <HAL_COMP_Init+0x128>
 8004c10:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004c14:	e004      	b.n	8004c20 <HAL_COMP_Init+0x128>
 8004c16:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004c1a:	e001      	b.n	8004c20 <HAL_COMP_Init+0x128>
 8004c1c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004c20:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	f003 0303 	and.w	r3, r3, #3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 80b6 	beq.w	8004d9c <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	699b      	ldr	r3, [r3, #24]
 8004c34:	f003 0310 	and.w	r3, r3, #16
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d011      	beq.n	8004c60 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a65      	ldr	r2, [pc, #404]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d004      	beq.n	8004c50 <HAL_COMP_Init+0x158>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a64      	ldr	r2, [pc, #400]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d103      	bne.n	8004c58 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8004c50:	6938      	ldr	r0, [r7, #16]
 8004c52:	f7ff feab 	bl	80049ac <LL_EXTI_EnableRisingTrig_32_63>
 8004c56:	e014      	b.n	8004c82 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004c58:	6938      	ldr	r0, [r7, #16]
 8004c5a:	f7ff fe95 	bl	8004988 <LL_EXTI_EnableRisingTrig_0_31>
 8004c5e:	e010      	b.n	8004c82 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a5c      	ldr	r2, [pc, #368]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d004      	beq.n	8004c74 <HAL_COMP_Init+0x17c>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a5b      	ldr	r2, [pc, #364]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d103      	bne.n	8004c7c <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8004c74:	6938      	ldr	r0, [r7, #16]
 8004c76:	f7ff febf 	bl	80049f8 <LL_EXTI_DisableRisingTrig_32_63>
 8004c7a:	e002      	b.n	8004c82 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004c7c:	6938      	ldr	r0, [r7, #16]
 8004c7e:	f7ff fea7 	bl	80049d0 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	f003 0320 	and.w	r3, r3, #32
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d011      	beq.n	8004cb2 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a51      	ldr	r2, [pc, #324]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d004      	beq.n	8004ca2 <HAL_COMP_Init+0x1aa>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a4f      	ldr	r2, [pc, #316]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d103      	bne.n	8004caa <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8004ca2:	6938      	ldr	r0, [r7, #16]
 8004ca4:	f7ff fece 	bl	8004a44 <LL_EXTI_EnableFallingTrig_32_63>
 8004ca8:	e014      	b.n	8004cd4 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8004caa:	6938      	ldr	r0, [r7, #16]
 8004cac:	f7ff feb8 	bl	8004a20 <LL_EXTI_EnableFallingTrig_0_31>
 8004cb0:	e010      	b.n	8004cd4 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a48      	ldr	r2, [pc, #288]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d004      	beq.n	8004cc6 <HAL_COMP_Init+0x1ce>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a46      	ldr	r2, [pc, #280]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d103      	bne.n	8004cce <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8004cc6:	6938      	ldr	r0, [r7, #16]
 8004cc8:	f7ff fee2 	bl	8004a90 <LL_EXTI_DisableFallingTrig_32_63>
 8004ccc:	e002      	b.n	8004cd4 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8004cce:	6938      	ldr	r0, [r7, #16]
 8004cd0:	f7ff feca 	bl	8004a68 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a3f      	ldr	r2, [pc, #252]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d004      	beq.n	8004ce8 <HAL_COMP_Init+0x1f0>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a3e      	ldr	r2, [pc, #248]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d103      	bne.n	8004cf0 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8004ce8:	6938      	ldr	r0, [r7, #16]
 8004cea:	f7ff fef5 	bl	8004ad8 <LL_EXTI_ClearFlag_32_63>
 8004cee:	e002      	b.n	8004cf6 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8004cf0:	6938      	ldr	r0, [r7, #16]
 8004cf2:	f7ff fee1 	bl	8004ab8 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d011      	beq.n	8004d26 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a34      	ldr	r2, [pc, #208]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d004      	beq.n	8004d16 <HAL_COMP_Init+0x21e>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a32      	ldr	r2, [pc, #200]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d103      	bne.n	8004d1e <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8004d16:	6938      	ldr	r0, [r7, #16]
 8004d18:	f7ff fdfc 	bl	8004914 <LL_EXTI_EnableEvent_32_63>
 8004d1c:	e014      	b.n	8004d48 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8004d1e:	6938      	ldr	r0, [r7, #16]
 8004d20:	f7ff fde6 	bl	80048f0 <LL_EXTI_EnableEvent_0_31>
 8004d24:	e010      	b.n	8004d48 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a2b      	ldr	r2, [pc, #172]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d004      	beq.n	8004d3a <HAL_COMP_Init+0x242>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a29      	ldr	r2, [pc, #164]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d103      	bne.n	8004d42 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8004d3a:	6938      	ldr	r0, [r7, #16]
 8004d3c:	f7ff fe10 	bl	8004960 <LL_EXTI_DisableEvent_32_63>
 8004d40:	e002      	b.n	8004d48 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8004d42:	6938      	ldr	r0, [r7, #16]
 8004d44:	f7ff fdf8 	bl	8004938 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	f003 0301 	and.w	r3, r3, #1
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d011      	beq.n	8004d78 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a1f      	ldr	r2, [pc, #124]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d004      	beq.n	8004d68 <HAL_COMP_Init+0x270>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a1e      	ldr	r2, [pc, #120]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d103      	bne.n	8004d70 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8004d68:	6938      	ldr	r0, [r7, #16]
 8004d6a:	f7ff fd87 	bl	800487c <LL_EXTI_EnableIT_32_63>
 8004d6e:	e04b      	b.n	8004e08 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8004d70:	6938      	ldr	r0, [r7, #16]
 8004d72:	f7ff fd71 	bl	8004858 <LL_EXTI_EnableIT_0_31>
 8004d76:	e047      	b.n	8004e08 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a16      	ldr	r2, [pc, #88]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d004      	beq.n	8004d8c <HAL_COMP_Init+0x294>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a15      	ldr	r2, [pc, #84]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d103      	bne.n	8004d94 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8004d8c:	6938      	ldr	r0, [r7, #16]
 8004d8e:	f7ff fd9b 	bl	80048c8 <LL_EXTI_DisableIT_32_63>
 8004d92:	e039      	b.n	8004e08 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8004d94:	6938      	ldr	r0, [r7, #16]
 8004d96:	f7ff fd83 	bl	80048a0 <LL_EXTI_DisableIT_0_31>
 8004d9a:	e035      	b.n	8004e08 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a0d      	ldr	r2, [pc, #52]	@ (8004dd8 <HAL_COMP_Init+0x2e0>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d004      	beq.n	8004db0 <HAL_COMP_Init+0x2b8>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a0c      	ldr	r2, [pc, #48]	@ (8004ddc <HAL_COMP_Init+0x2e4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d117      	bne.n	8004de0 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8004db0:	6938      	ldr	r0, [r7, #16]
 8004db2:	f7ff fdd5 	bl	8004960 <LL_EXTI_DisableEvent_32_63>
 8004db6:	e016      	b.n	8004de6 <HAL_COMP_Init+0x2ee>
 8004db8:	ff007e0f 	.word	0xff007e0f
 8004dbc:	20000004 	.word	0x20000004
 8004dc0:	053e2d63 	.word	0x053e2d63
 8004dc4:	40010200 	.word	0x40010200
 8004dc8:	40010204 	.word	0x40010204
 8004dcc:	40010208 	.word	0x40010208
 8004dd0:	4001020c 	.word	0x4001020c
 8004dd4:	40010210 	.word	0x40010210
 8004dd8:	40010214 	.word	0x40010214
 8004ddc:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8004de0:	6938      	ldr	r0, [r7, #16]
 8004de2:	f7ff fda9 	bl	8004938 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a0e      	ldr	r2, [pc, #56]	@ (8004e24 <HAL_COMP_Init+0x32c>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d004      	beq.n	8004dfa <HAL_COMP_Init+0x302>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a0c      	ldr	r2, [pc, #48]	@ (8004e28 <HAL_COMP_Init+0x330>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d103      	bne.n	8004e02 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8004dfa:	6938      	ldr	r0, [r7, #16]
 8004dfc:	f7ff fd64 	bl	80048c8 <LL_EXTI_DisableIT_32_63>
 8004e00:	e002      	b.n	8004e08 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8004e02:	6938      	ldr	r0, [r7, #16]
 8004e04:	f7ff fd4c 	bl	80048a0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	7f5b      	ldrb	r3, [r3, #29]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d102      	bne.n	8004e18 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2201      	movs	r2, #1
 8004e16:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8004e18:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3720      	adds	r7, #32
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	40010214 	.word	0x40010214
 8004e28:	40010218 	.word	0x40010218

08004e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b085      	sub	sp, #20
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e70 <__NVIC_SetPriorityGrouping+0x44>)
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e48:	4013      	ands	r3, r2
 8004e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e5e:	4a04      	ldr	r2, [pc, #16]	@ (8004e70 <__NVIC_SetPriorityGrouping+0x44>)
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	60d3      	str	r3, [r2, #12]
}
 8004e64:	bf00      	nop
 8004e66:	3714      	adds	r7, #20
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr
 8004e70:	e000ed00 	.word	0xe000ed00

08004e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e74:	b480      	push	{r7}
 8004e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e78:	4b04      	ldr	r3, [pc, #16]	@ (8004e8c <__NVIC_GetPriorityGrouping+0x18>)
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	0a1b      	lsrs	r3, r3, #8
 8004e7e:	f003 0307 	and.w	r3, r3, #7
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	e000ed00 	.word	0xe000ed00

08004e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	4603      	mov	r3, r0
 8004e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	db0b      	blt.n	8004eba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ea2:	79fb      	ldrb	r3, [r7, #7]
 8004ea4:	f003 021f 	and.w	r2, r3, #31
 8004ea8:	4907      	ldr	r1, [pc, #28]	@ (8004ec8 <__NVIC_EnableIRQ+0x38>)
 8004eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eae:	095b      	lsrs	r3, r3, #5
 8004eb0:	2001      	movs	r0, #1
 8004eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8004eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004eba:	bf00      	nop
 8004ebc:	370c      	adds	r7, #12
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	e000e100 	.word	0xe000e100

08004ecc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	6039      	str	r1, [r7, #0]
 8004ed6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	db0a      	blt.n	8004ef6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	b2da      	uxtb	r2, r3
 8004ee4:	490c      	ldr	r1, [pc, #48]	@ (8004f18 <__NVIC_SetPriority+0x4c>)
 8004ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eea:	0112      	lsls	r2, r2, #4
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	440b      	add	r3, r1
 8004ef0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ef4:	e00a      	b.n	8004f0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	4908      	ldr	r1, [pc, #32]	@ (8004f1c <__NVIC_SetPriority+0x50>)
 8004efc:	79fb      	ldrb	r3, [r7, #7]
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	3b04      	subs	r3, #4
 8004f04:	0112      	lsls	r2, r2, #4
 8004f06:	b2d2      	uxtb	r2, r2
 8004f08:	440b      	add	r3, r1
 8004f0a:	761a      	strb	r2, [r3, #24]
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr
 8004f18:	e000e100 	.word	0xe000e100
 8004f1c:	e000ed00 	.word	0xe000ed00

08004f20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b089      	sub	sp, #36	@ 0x24
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f003 0307 	and.w	r3, r3, #7
 8004f32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	f1c3 0307 	rsb	r3, r3, #7
 8004f3a:	2b04      	cmp	r3, #4
 8004f3c:	bf28      	it	cs
 8004f3e:	2304      	movcs	r3, #4
 8004f40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	3304      	adds	r3, #4
 8004f46:	2b06      	cmp	r3, #6
 8004f48:	d902      	bls.n	8004f50 <NVIC_EncodePriority+0x30>
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	3b03      	subs	r3, #3
 8004f4e:	e000      	b.n	8004f52 <NVIC_EncodePriority+0x32>
 8004f50:	2300      	movs	r3, #0
 8004f52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f54:	f04f 32ff 	mov.w	r2, #4294967295
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5e:	43da      	mvns	r2, r3
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	401a      	ands	r2, r3
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f68:	f04f 31ff 	mov.w	r1, #4294967295
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f72:	43d9      	mvns	r1, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f78:	4313      	orrs	r3, r2
         );
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3724      	adds	r7, #36	@ 0x24
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
	...

08004f88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	3b01      	subs	r3, #1
 8004f94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f98:	d301      	bcc.n	8004f9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e00f      	b.n	8004fbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8004fc8 <SysTick_Config+0x40>)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004fa6:	210f      	movs	r1, #15
 8004fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fac:	f7ff ff8e 	bl	8004ecc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004fb0:	4b05      	ldr	r3, [pc, #20]	@ (8004fc8 <SysTick_Config+0x40>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004fb6:	4b04      	ldr	r3, [pc, #16]	@ (8004fc8 <SysTick_Config+0x40>)
 8004fb8:	2207      	movs	r2, #7
 8004fba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	e000e010 	.word	0xe000e010

08004fcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f7ff ff29 	bl	8004e2c <__NVIC_SetPriorityGrouping>
}
 8004fda:	bf00      	nop
 8004fdc:	3708      	adds	r7, #8
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b086      	sub	sp, #24
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	4603      	mov	r3, r0
 8004fea:	60b9      	str	r1, [r7, #8]
 8004fec:	607a      	str	r2, [r7, #4]
 8004fee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004ff0:	f7ff ff40 	bl	8004e74 <__NVIC_GetPriorityGrouping>
 8004ff4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	68b9      	ldr	r1, [r7, #8]
 8004ffa:	6978      	ldr	r0, [r7, #20]
 8004ffc:	f7ff ff90 	bl	8004f20 <NVIC_EncodePriority>
 8005000:	4602      	mov	r2, r0
 8005002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005006:	4611      	mov	r1, r2
 8005008:	4618      	mov	r0, r3
 800500a:	f7ff ff5f 	bl	8004ecc <__NVIC_SetPriority>
}
 800500e:	bf00      	nop
 8005010:	3718      	adds	r7, #24
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b082      	sub	sp, #8
 800501a:	af00      	add	r7, sp, #0
 800501c:	4603      	mov	r3, r0
 800501e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005024:	4618      	mov	r0, r3
 8005026:	f7ff ff33 	bl	8004e90 <__NVIC_EnableIRQ>
}
 800502a:	bf00      	nop
 800502c:	3708      	adds	r7, #8
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005032:	b580      	push	{r7, lr}
 8005034:	b082      	sub	sp, #8
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7ff ffa4 	bl	8004f88 <SysTick_Config>
 8005040:	4603      	mov	r3, r0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
	...

0800504c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e054      	b.n	8005108 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	7f5b      	ldrb	r3, [r3, #29]
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	d105      	bne.n	8005074 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f7fc fe24 	bl	8001cbc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2202      	movs	r2, #2
 8005078:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	791b      	ldrb	r3, [r3, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10c      	bne.n	800509c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a22      	ldr	r2, [pc, #136]	@ (8005110 <HAL_CRC_Init+0xc4>)
 8005088:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689a      	ldr	r2, [r3, #8]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 0218 	bic.w	r2, r2, #24
 8005098:	609a      	str	r2, [r3, #8]
 800509a:	e00c      	b.n	80050b6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6899      	ldr	r1, [r3, #8]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	461a      	mov	r2, r3
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f948 	bl	800533c <HAL_CRCEx_Polynomial_Set>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e028      	b.n	8005108 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	795b      	ldrb	r3, [r3, #5]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d105      	bne.n	80050ca <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f04f 32ff 	mov.w	r2, #4294967295
 80050c6:	611a      	str	r2, [r3, #16]
 80050c8:	e004      	b.n	80050d4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	6912      	ldr	r2, [r2, #16]
 80050d2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	695a      	ldr	r2, [r3, #20]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	430a      	orrs	r2, r1
 80050e8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	699a      	ldr	r2, [r3, #24]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	430a      	orrs	r2, r1
 80050fe:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	04c11db7 	.word	0x04c11db7

08005114 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b086      	sub	sp, #24
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8005120:	2300      	movs	r3, #0
 8005122:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2202      	movs	r2, #2
 8005128:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	689a      	ldr	r2, [r3, #8]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f042 0201 	orr.w	r2, r2, #1
 8005138:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	2b03      	cmp	r3, #3
 8005140:	d006      	beq.n	8005150 <HAL_CRC_Calculate+0x3c>
 8005142:	2b03      	cmp	r3, #3
 8005144:	d829      	bhi.n	800519a <HAL_CRC_Calculate+0x86>
 8005146:	2b01      	cmp	r3, #1
 8005148:	d019      	beq.n	800517e <HAL_CRC_Calculate+0x6a>
 800514a:	2b02      	cmp	r3, #2
 800514c:	d01e      	beq.n	800518c <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800514e:	e024      	b.n	800519a <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8005150:	2300      	movs	r3, #0
 8005152:	617b      	str	r3, [r7, #20]
 8005154:	e00a      	b.n	800516c <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	441a      	add	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	6812      	ldr	r2, [r2, #0]
 8005164:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	3301      	adds	r3, #1
 800516a:	617b      	str	r3, [r7, #20]
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	429a      	cmp	r2, r3
 8005172:	d3f0      	bcc.n	8005156 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	613b      	str	r3, [r7, #16]
      break;
 800517c:	e00e      	b.n	800519c <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	68b9      	ldr	r1, [r7, #8]
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 f812 	bl	80051ac <CRC_Handle_8>
 8005188:	6138      	str	r0, [r7, #16]
      break;
 800518a:	e007      	b.n	800519c <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	68b9      	ldr	r1, [r7, #8]
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 f899 	bl	80052c8 <CRC_Handle_16>
 8005196:	6138      	str	r0, [r7, #16]
      break;
 8005198:	e000      	b.n	800519c <HAL_CRC_Calculate+0x88>
      break;
 800519a:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2201      	movs	r2, #1
 80051a0:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80051a2:	693b      	ldr	r3, [r7, #16]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b089      	sub	sp, #36	@ 0x24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80051b8:	2300      	movs	r3, #0
 80051ba:	61fb      	str	r3, [r7, #28]
 80051bc:	e023      	b.n	8005206 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	4413      	add	r3, r2
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	3301      	adds	r3, #1
 80051d0:	68b9      	ldr	r1, [r7, #8]
 80051d2:	440b      	add	r3, r1
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80051d8:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	3302      	adds	r3, #2
 80051e0:	68b9      	ldr	r1, [r7, #8]
 80051e2:	440b      	add	r3, r1
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80051e8:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	3303      	adds	r3, #3
 80051f0:	68b9      	ldr	r1, [r7, #8]
 80051f2:	440b      	add	r3, r1
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80051fc:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80051fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	3301      	adds	r3, #1
 8005204:	61fb      	str	r3, [r7, #28]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	089b      	lsrs	r3, r3, #2
 800520a:	69fa      	ldr	r2, [r7, #28]
 800520c:	429a      	cmp	r2, r3
 800520e:	d3d6      	bcc.n	80051be <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f003 0303 	and.w	r3, r3, #3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d04d      	beq.n	80052b6 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f003 0303 	and.w	r3, r3, #3
 8005220:	2b01      	cmp	r3, #1
 8005222:	d107      	bne.n	8005234 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	4413      	add	r3, r2
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f003 0303 	and.w	r3, r3, #3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d116      	bne.n	800526c <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	4413      	add	r3, r2
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	021b      	lsls	r3, r3, #8
 800524a:	b21a      	sxth	r2, r3
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	3301      	adds	r3, #1
 8005252:	68b9      	ldr	r1, [r7, #8]
 8005254:	440b      	add	r3, r1
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	b21b      	sxth	r3, r3
 800525a:	4313      	orrs	r3, r2
 800525c:	b21b      	sxth	r3, r3
 800525e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	8b7a      	ldrh	r2, [r7, #26]
 800526a:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	2b03      	cmp	r3, #3
 8005274:	d11f      	bne.n	80052b6 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	4413      	add	r3, r2
 800527e:	781b      	ldrb	r3, [r3, #0]
 8005280:	021b      	lsls	r3, r3, #8
 8005282:	b21a      	sxth	r2, r3
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	3301      	adds	r3, #1
 800528a:	68b9      	ldr	r1, [r7, #8]
 800528c:	440b      	add	r3, r1
 800528e:	781b      	ldrb	r3, [r3, #0]
 8005290:	b21b      	sxth	r3, r3
 8005292:	4313      	orrs	r3, r2
 8005294:	b21b      	sxth	r3, r3
 8005296:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	8b7a      	ldrh	r2, [r7, #26]
 80052a2:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	3302      	adds	r3, #2
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	4413      	add	r3, r2
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	6812      	ldr	r2, [r2, #0]
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3724      	adds	r7, #36	@ 0x24
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80052d4:	2300      	movs	r3, #0
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	e013      	b.n	8005302 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	009b      	lsls	r3, r3, #2
 80052de:	68ba      	ldr	r2, [r7, #8]
 80052e0:	4413      	add	r3, r2
 80052e2:	881b      	ldrh	r3, [r3, #0]
 80052e4:	041a      	lsls	r2, r3, #16
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	3302      	adds	r3, #2
 80052ec:	68b9      	ldr	r1, [r7, #8]
 80052ee:	440b      	add	r3, r1
 80052f0:	881b      	ldrh	r3, [r3, #0]
 80052f2:	4619      	mov	r1, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	3301      	adds	r3, #1
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	085b      	lsrs	r3, r3, #1
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	429a      	cmp	r2, r3
 800530a:	d3e6      	bcc.n	80052da <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	d009      	beq.n	800532a <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	4413      	add	r3, r2
 8005324:	881a      	ldrh	r2, [r3, #0]
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
}
 8005330:	4618      	mov	r0, r3
 8005332:	371c      	adds	r7, #28
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800533c:	b480      	push	{r7}
 800533e:	b087      	sub	sp, #28
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005348:	2300      	movs	r3, #0
 800534a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800534c:	231f      	movs	r3, #31
 800534e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d102      	bne.n	8005360 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	75fb      	strb	r3, [r7, #23]
 800535e:	e063      	b.n	8005428 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005360:	bf00      	nop
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	1e5a      	subs	r2, r3, #1
 8005366:	613a      	str	r2, [r7, #16]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d009      	beq.n	8005380 <HAL_CRCEx_Polynomial_Set+0x44>
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	f003 031f 	and.w	r3, r3, #31
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	fa22 f303 	lsr.w	r3, r2, r3
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	2b00      	cmp	r3, #0
 800537e:	d0f0      	beq.n	8005362 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2b18      	cmp	r3, #24
 8005384:	d846      	bhi.n	8005414 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005386:	a201      	add	r2, pc, #4	@ (adr r2, 800538c <HAL_CRCEx_Polynomial_Set+0x50>)
 8005388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800538c:	0800541b 	.word	0x0800541b
 8005390:	08005415 	.word	0x08005415
 8005394:	08005415 	.word	0x08005415
 8005398:	08005415 	.word	0x08005415
 800539c:	08005415 	.word	0x08005415
 80053a0:	08005415 	.word	0x08005415
 80053a4:	08005415 	.word	0x08005415
 80053a8:	08005415 	.word	0x08005415
 80053ac:	08005409 	.word	0x08005409
 80053b0:	08005415 	.word	0x08005415
 80053b4:	08005415 	.word	0x08005415
 80053b8:	08005415 	.word	0x08005415
 80053bc:	08005415 	.word	0x08005415
 80053c0:	08005415 	.word	0x08005415
 80053c4:	08005415 	.word	0x08005415
 80053c8:	08005415 	.word	0x08005415
 80053cc:	080053fd 	.word	0x080053fd
 80053d0:	08005415 	.word	0x08005415
 80053d4:	08005415 	.word	0x08005415
 80053d8:	08005415 	.word	0x08005415
 80053dc:	08005415 	.word	0x08005415
 80053e0:	08005415 	.word	0x08005415
 80053e4:	08005415 	.word	0x08005415
 80053e8:	08005415 	.word	0x08005415
 80053ec:	080053f1 	.word	0x080053f1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	2b06      	cmp	r3, #6
 80053f4:	d913      	bls.n	800541e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80053fa:	e010      	b.n	800541e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	2b07      	cmp	r3, #7
 8005400:	d90f      	bls.n	8005422 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005406:	e00c      	b.n	8005422 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	2b0f      	cmp	r3, #15
 800540c:	d90b      	bls.n	8005426 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005412:	e008      	b.n	8005426 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	75fb      	strb	r3, [r7, #23]
        break;
 8005418:	e006      	b.n	8005428 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800541a:	bf00      	nop
 800541c:	e004      	b.n	8005428 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800541e:	bf00      	nop
 8005420:	e002      	b.n	8005428 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005422:	bf00      	nop
 8005424:	e000      	b.n	8005428 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005426:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005428:	7dfb      	ldrb	r3, [r7, #23]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10d      	bne.n	800544a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f023 0118 	bic.w	r1, r3, #24
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	430a      	orrs	r2, r1
 8005448:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800544a:	7dfb      	ldrb	r3, [r7, #23]
}
 800544c:	4618      	mov	r0, r3
 800544e:	371c      	adds	r7, #28
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e014      	b.n	8005494 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	791b      	ldrb	r3, [r3, #4]
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b00      	cmp	r3, #0
 8005472:	d105      	bne.n	8005480 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7fc fc3e 	bl	8001cfc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b08a      	sub	sp, #40	@ 0x28
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054a8:	2300      	movs	r3, #0
 80054aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d002      	beq.n	80054b8 <HAL_DAC_ConfigChannel+0x1c>
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d101      	bne.n	80054bc <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e19e      	b.n	80057fa <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	795b      	ldrb	r3, [r3, #5]
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d101      	bne.n	80054c8 <HAL_DAC_ConfigChannel+0x2c>
 80054c4:	2302      	movs	r3, #2
 80054c6:	e198      	b.n	80057fa <HAL_DAC_ConfigChannel+0x35e>
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2201      	movs	r2, #1
 80054cc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2202      	movs	r2, #2
 80054d2:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	2b04      	cmp	r3, #4
 80054da:	d17a      	bne.n	80055d2 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80054dc:	f7fd fc8a 	bl	8002df4 <HAL_GetTick>
 80054e0:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d13d      	bne.n	8005564 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80054e8:	e018      	b.n	800551c <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80054ea:	f7fd fc83 	bl	8002df4 <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d911      	bls.n	800551c <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	f043 0208 	orr.w	r2, r3, #8
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2203      	movs	r2, #3
 8005516:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e16e      	b.n	80057fa <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005522:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1df      	bne.n	80054ea <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005532:	641a      	str	r2, [r3, #64]	@ 0x40
 8005534:	e020      	b.n	8005578 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005536:	f7fd fc5d 	bl	8002df4 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	69bb      	ldr	r3, [r7, #24]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b01      	cmp	r3, #1
 8005542:	d90f      	bls.n	8005564 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800554a:	2b00      	cmp	r3, #0
 800554c:	da0a      	bge.n	8005564 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	f043 0208 	orr.w	r2, r3, #8
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2203      	movs	r2, #3
 800555e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e14a      	b.n	80057fa <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800556a:	2b00      	cmp	r3, #0
 800556c:	dbe3      	blt.n	8005536 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005576:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f003 0310 	and.w	r3, r3, #16
 8005584:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005588:	fa01 f303 	lsl.w	r3, r1, r3
 800558c:	43db      	mvns	r3, r3
 800558e:	ea02 0103 	and.w	r1, r2, r3
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f003 0310 	and.w	r3, r3, #16
 800559c:	409a      	lsls	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	430a      	orrs	r2, r1
 80055a4:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f003 0310 	and.w	r3, r3, #16
 80055b2:	21ff      	movs	r1, #255	@ 0xff
 80055b4:	fa01 f303 	lsl.w	r3, r1, r3
 80055b8:	43db      	mvns	r3, r3
 80055ba:	ea02 0103 	and.w	r1, r2, r3
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f003 0310 	and.w	r3, r3, #16
 80055c8:	409a      	lsls	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	430a      	orrs	r2, r1
 80055d0:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d11d      	bne.n	8005616 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f003 0310 	and.w	r3, r3, #16
 80055e8:	221f      	movs	r2, #31
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	43db      	mvns	r3, r3
 80055f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055f2:	4013      	ands	r3, r2
 80055f4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f003 0310 	and.w	r3, r3, #16
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800560a:	4313      	orrs	r3, r2
 800560c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005614:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800561c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f003 0310 	and.w	r3, r3, #16
 8005624:	2207      	movs	r2, #7
 8005626:	fa02 f303 	lsl.w	r3, r2, r3
 800562a:	43db      	mvns	r3, r3
 800562c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800562e:	4013      	ands	r3, r2
 8005630:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d102      	bne.n	8005640 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 800563a:	2300      	movs	r3, #0
 800563c:	623b      	str	r3, [r7, #32]
 800563e:	e00f      	b.n	8005660 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	2b02      	cmp	r3, #2
 8005646:	d102      	bne.n	800564e <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005648:	2301      	movs	r3, #1
 800564a:	623b      	str	r3, [r7, #32]
 800564c:	e008      	b.n	8005660 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d102      	bne.n	800565c <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005656:	2301      	movs	r3, #1
 8005658:	623b      	str	r3, [r7, #32]
 800565a:	e001      	b.n	8005660 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800565c:	2300      	movs	r3, #0
 800565e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	4313      	orrs	r3, r2
 800566a:	6a3a      	ldr	r2, [r7, #32]
 800566c:	4313      	orrs	r3, r2
 800566e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800567a:	fa02 f303 	lsl.w	r3, r2, r3
 800567e:	43db      	mvns	r3, r3
 8005680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005682:	4013      	ands	r3, r2
 8005684:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	791b      	ldrb	r3, [r3, #4]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d102      	bne.n	8005694 <HAL_DAC_ConfigChannel+0x1f8>
 800568e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005692:	e000      	b.n	8005696 <HAL_DAC_ConfigChannel+0x1fa>
 8005694:	2300      	movs	r3, #0
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	4313      	orrs	r3, r2
 800569a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f003 0310 	and.w	r3, r3, #16
 80056a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056a6:	fa02 f303 	lsl.w	r3, r2, r3
 80056aa:	43db      	mvns	r3, r3
 80056ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056ae:	4013      	ands	r3, r2
 80056b0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	795b      	ldrb	r3, [r3, #5]
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d102      	bne.n	80056c0 <HAL_DAC_ConfigChannel+0x224>
 80056ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056be:	e000      	b.n	80056c2 <HAL_DAC_ConfigChannel+0x226>
 80056c0:	2300      	movs	r3, #0
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80056ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d114      	bne.n	8005702 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80056d8:	f001 fc40 	bl	8006f5c <HAL_RCC_GetHCLKFreq>
 80056dc:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	4a48      	ldr	r2, [pc, #288]	@ (8005804 <HAL_DAC_ConfigChannel+0x368>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d904      	bls.n	80056f0 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80056e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80056ee:	e00f      	b.n	8005710 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	4a45      	ldr	r2, [pc, #276]	@ (8005808 <HAL_DAC_ConfigChannel+0x36c>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d90a      	bls.n	800570e <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80056f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005700:	e006      	b.n	8005710 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005708:	4313      	orrs	r3, r2
 800570a:	627b      	str	r3, [r7, #36]	@ 0x24
 800570c:	e000      	b.n	8005710 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800570e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f003 0310 	and.w	r3, r3, #16
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	fa02 f303 	lsl.w	r3, r2, r3
 800571c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800571e:	4313      	orrs	r3, r2
 8005720:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005728:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6819      	ldr	r1, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f003 0310 	and.w	r3, r3, #16
 8005736:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800573a:	fa02 f303 	lsl.w	r3, r2, r3
 800573e:	43da      	mvns	r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	400a      	ands	r2, r1
 8005746:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f003 0310 	and.w	r3, r3, #16
 8005756:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800575a:	fa02 f303 	lsl.w	r3, r2, r3
 800575e:	43db      	mvns	r3, r3
 8005760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005762:	4013      	ands	r3, r2
 8005764:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f003 0310 	and.w	r3, r3, #16
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	fa02 f303 	lsl.w	r3, r2, r3
 8005778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800577a:	4313      	orrs	r3, r2
 800577c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005784:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6819      	ldr	r1, [r3, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f003 0310 	and.w	r3, r3, #16
 8005792:	22c0      	movs	r2, #192	@ 0xc0
 8005794:	fa02 f303 	lsl.w	r3, r2, r3
 8005798:	43da      	mvns	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	400a      	ands	r2, r1
 80057a0:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	089b      	lsrs	r3, r3, #2
 80057a8:	f003 030f 	and.w	r3, r3, #15
 80057ac:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	089b      	lsrs	r3, r3, #2
 80057b4:	021b      	lsls	r3, r3, #8
 80057b6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80057d0:	fa01 f303 	lsl.w	r3, r1, r3
 80057d4:	43db      	mvns	r3, r3
 80057d6:	ea02 0103 	and.w	r1, r2, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f003 0310 	and.w	r3, r3, #16
 80057e0:	697a      	ldr	r2, [r7, #20]
 80057e2:	409a      	lsls	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	430a      	orrs	r2, r1
 80057ea:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2201      	movs	r2, #1
 80057f0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80057f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3728      	adds	r7, #40	@ 0x28
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	09896800 	.word	0x09896800
 8005808:	04c4b400 	.word	0x04c4b400

0800580c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e08d      	b.n	800593a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	461a      	mov	r2, r3
 8005824:	4b47      	ldr	r3, [pc, #284]	@ (8005944 <HAL_DMA_Init+0x138>)
 8005826:	429a      	cmp	r2, r3
 8005828:	d80f      	bhi.n	800584a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	461a      	mov	r2, r3
 8005830:	4b45      	ldr	r3, [pc, #276]	@ (8005948 <HAL_DMA_Init+0x13c>)
 8005832:	4413      	add	r3, r2
 8005834:	4a45      	ldr	r2, [pc, #276]	@ (800594c <HAL_DMA_Init+0x140>)
 8005836:	fba2 2303 	umull	r2, r3, r2, r3
 800583a:	091b      	lsrs	r3, r3, #4
 800583c:	009a      	lsls	r2, r3, #2
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a42      	ldr	r2, [pc, #264]	@ (8005950 <HAL_DMA_Init+0x144>)
 8005846:	641a      	str	r2, [r3, #64]	@ 0x40
 8005848:	e00e      	b.n	8005868 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	461a      	mov	r2, r3
 8005850:	4b40      	ldr	r3, [pc, #256]	@ (8005954 <HAL_DMA_Init+0x148>)
 8005852:	4413      	add	r3, r2
 8005854:	4a3d      	ldr	r2, [pc, #244]	@ (800594c <HAL_DMA_Init+0x140>)
 8005856:	fba2 2303 	umull	r2, r3, r2, r3
 800585a:	091b      	lsrs	r3, r3, #4
 800585c:	009a      	lsls	r2, r3, #2
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a3c      	ldr	r2, [pc, #240]	@ (8005958 <HAL_DMA_Init+0x14c>)
 8005866:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2202      	movs	r2, #2
 800586c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800587e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005882:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800588c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005898:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 fa76 	bl	8005dac <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058c8:	d102      	bne.n	80058d0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80058e4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d010      	beq.n	8005910 <HAL_DMA_Init+0x104>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d80c      	bhi.n	8005910 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 fa96 	bl	8005e28 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005900:	2200      	movs	r2, #0
 8005902:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800590c:	605a      	str	r2, [r3, #4]
 800590e:	e008      	b.n	8005922 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	40020407 	.word	0x40020407
 8005948:	bffdfff8 	.word	0xbffdfff8
 800594c:	cccccccd 	.word	0xcccccccd
 8005950:	40020000 	.word	0x40020000
 8005954:	bffdfbf8 	.word	0xbffdfbf8
 8005958:	40020400 	.word	0x40020400

0800595c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b086      	sub	sp, #24
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800596a:	2300      	movs	r3, #0
 800596c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005974:	2b01      	cmp	r3, #1
 8005976:	d101      	bne.n	800597c <HAL_DMA_Start_IT+0x20>
 8005978:	2302      	movs	r3, #2
 800597a:	e066      	b.n	8005a4a <HAL_DMA_Start_IT+0xee>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b01      	cmp	r3, #1
 800598e:	d155      	bne.n	8005a3c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f022 0201 	bic.w	r2, r2, #1
 80059ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	68b9      	ldr	r1, [r7, #8]
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f9bb 	bl	8005d30 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d008      	beq.n	80059d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f042 020e 	orr.w	r2, r2, #14
 80059d0:	601a      	str	r2, [r3, #0]
 80059d2:	e00f      	b.n	80059f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 0204 	bic.w	r2, r2, #4
 80059e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f042 020a 	orr.w	r2, r2, #10
 80059f2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a10:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d007      	beq.n	8005a2a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a28:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f042 0201 	orr.w	r2, r2, #1
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	e005      	b.n	8005a48 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005a44:	2302      	movs	r3, #2
 8005a46:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005a48:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3718      	adds	r7, #24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a52:	b480      	push	{r7}
 8005a54:	b085      	sub	sp, #20
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d005      	beq.n	8005a76 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2204      	movs	r2, #4
 8005a6e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	73fb      	strb	r3, [r7, #15]
 8005a74:	e037      	b.n	8005ae6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f022 020e 	bic.w	r2, r2, #14
 8005a84:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a94:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 0201 	bic.w	r2, r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aaa:	f003 021f 	and.w	r2, r3, #31
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab2:	2101      	movs	r1, #1
 8005ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8005ab8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ac2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00c      	beq.n	8005ae6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ada:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005ae4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3714      	adds	r7, #20
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d00d      	beq.n	8005b38 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2204      	movs	r2, #4
 8005b20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	73fb      	strb	r3, [r7, #15]
 8005b36:	e047      	b.n	8005bc8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 020e 	bic.w	r2, r2, #14
 8005b46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 0201 	bic.w	r2, r2, #1
 8005b56:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6c:	f003 021f 	and.w	r2, r3, #31
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b74:	2101      	movs	r1, #1
 8005b76:	fa01 f202 	lsl.w	r2, r1, r2
 8005b7a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005b84:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00c      	beq.n	8005ba8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b9c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005ba6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d003      	beq.n	8005bc8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	4798      	blx	r3
    }
  }
  return status;
 8005bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bee:	f003 031f 	and.w	r3, r3, #31
 8005bf2:	2204      	movs	r2, #4
 8005bf4:	409a      	lsls	r2, r3
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d026      	beq.n	8005c4c <HAL_DMA_IRQHandler+0x7a>
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d021      	beq.n	8005c4c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0320 	and.w	r3, r3, #32
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d107      	bne.n	8005c26 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 0204 	bic.w	r2, r2, #4
 8005c24:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2a:	f003 021f 	and.w	r2, r3, #31
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c32:	2104      	movs	r1, #4
 8005c34:	fa01 f202 	lsl.w	r2, r1, r2
 8005c38:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d071      	beq.n	8005d26 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005c4a:	e06c      	b.n	8005d26 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c50:	f003 031f 	and.w	r3, r3, #31
 8005c54:	2202      	movs	r2, #2
 8005c56:	409a      	lsls	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d02e      	beq.n	8005cbe <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	f003 0302 	and.w	r3, r3, #2
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d029      	beq.n	8005cbe <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0320 	and.w	r3, r3, #32
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10b      	bne.n	8005c90 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 020a 	bic.w	r2, r2, #10
 8005c86:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c94:	f003 021f 	and.w	r2, r3, #31
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9c:	2102      	movs	r1, #2
 8005c9e:	fa01 f202 	lsl.w	r2, r1, r2
 8005ca2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d038      	beq.n	8005d26 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005cbc:	e033      	b.n	8005d26 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cc2:	f003 031f 	and.w	r3, r3, #31
 8005cc6:	2208      	movs	r2, #8
 8005cc8:	409a      	lsls	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	4013      	ands	r3, r2
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d02a      	beq.n	8005d28 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	f003 0308 	and.w	r3, r3, #8
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d025      	beq.n	8005d28 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f022 020e 	bic.w	r2, r2, #14
 8005cea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cf0:	f003 021f 	and.w	r2, r3, #31
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf8:	2101      	movs	r1, #1
 8005cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8005cfe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d004      	beq.n	8005d28 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005d26:	bf00      	nop
 8005d28:	bf00      	nop
}
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b085      	sub	sp, #20
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]
 8005d3c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005d46:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d004      	beq.n	8005d5a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005d58:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5e:	f003 021f 	and.w	r2, r3, #31
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d66:	2101      	movs	r1, #1
 8005d68:	fa01 f202 	lsl.w	r2, r1, r2
 8005d6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	2b10      	cmp	r3, #16
 8005d7c:	d108      	bne.n	8005d90 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005d8e:	e007      	b.n	8005da0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	60da      	str	r2, [r3, #12]
}
 8005da0:	bf00      	nop
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	461a      	mov	r2, r3
 8005dba:	4b16      	ldr	r3, [pc, #88]	@ (8005e14 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d802      	bhi.n	8005dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005dc0:	4b15      	ldr	r3, [pc, #84]	@ (8005e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005dc2:	617b      	str	r3, [r7, #20]
 8005dc4:	e001      	b.n	8005dca <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005dc6:	4b15      	ldr	r3, [pc, #84]	@ (8005e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005dc8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	3b08      	subs	r3, #8
 8005dd6:	4a12      	ldr	r2, [pc, #72]	@ (8005e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ddc:	091b      	lsrs	r3, r3, #4
 8005dde:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005de4:	089b      	lsrs	r3, r3, #2
 8005de6:	009a      	lsls	r2, r3, #2
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	4413      	add	r3, r2
 8005dec:	461a      	mov	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a0b      	ldr	r2, [pc, #44]	@ (8005e24 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005df6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f003 031f 	and.w	r3, r3, #31
 8005dfe:	2201      	movs	r2, #1
 8005e00:	409a      	lsls	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005e06:	bf00      	nop
 8005e08:	371c      	adds	r7, #28
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	40020407 	.word	0x40020407
 8005e18:	40020800 	.word	0x40020800
 8005e1c:	40020820 	.word	0x40020820
 8005e20:	cccccccd 	.word	0xcccccccd
 8005e24:	40020880 	.word	0x40020880

08005e28 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005e3c:	4413      	add	r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	461a      	mov	r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a08      	ldr	r2, [pc, #32]	@ (8005e6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005e4a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	f003 031f 	and.w	r3, r3, #31
 8005e54:	2201      	movs	r2, #1
 8005e56:	409a      	lsls	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005e5c:	bf00      	nop
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	1000823f 	.word	0x1000823f
 8005e6c:	40020940 	.word	0x40020940

08005e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b087      	sub	sp, #28
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005e7e:	e15a      	b.n	8006136 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	2101      	movs	r1, #1
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	fa01 f303 	lsl.w	r3, r1, r3
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f000 814c 	beq.w	8006130 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f003 0303 	and.w	r3, r3, #3
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d005      	beq.n	8005eb0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d130      	bne.n	8005f12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	2203      	movs	r2, #3
 8005ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec0:	43db      	mvns	r3, r3
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	005b      	lsls	r3, r3, #1
 8005ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	fa02 f303 	lsl.w	r3, r2, r3
 8005eee:	43db      	mvns	r3, r3
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	091b      	lsrs	r3, r3, #4
 8005efc:	f003 0201 	and.w	r2, r3, #1
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	693a      	ldr	r2, [r7, #16]
 8005f10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	f003 0303 	and.w	r3, r3, #3
 8005f1a:	2b03      	cmp	r3, #3
 8005f1c:	d017      	beq.n	8005f4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	005b      	lsls	r3, r3, #1
 8005f28:	2203      	movs	r2, #3
 8005f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2e:	43db      	mvns	r3, r3
 8005f30:	693a      	ldr	r2, [r7, #16]
 8005f32:	4013      	ands	r3, r2
 8005f34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	689a      	ldr	r2, [r3, #8]
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	005b      	lsls	r3, r3, #1
 8005f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d123      	bne.n	8005fa2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	08da      	lsrs	r2, r3, #3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	3208      	adds	r2, #8
 8005f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f003 0307 	and.w	r3, r3, #7
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	220f      	movs	r2, #15
 8005f72:	fa02 f303 	lsl.w	r3, r2, r3
 8005f76:	43db      	mvns	r3, r3
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	f003 0307 	and.w	r3, r3, #7
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	08da      	lsrs	r2, r3, #3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	3208      	adds	r2, #8
 8005f9c:	6939      	ldr	r1, [r7, #16]
 8005f9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	005b      	lsls	r3, r3, #1
 8005fac:	2203      	movs	r2, #3
 8005fae:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb2:	43db      	mvns	r3, r3
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f003 0203 	and.w	r2, r3, #3
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	005b      	lsls	r3, r3, #1
 8005fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f000 80a6 	beq.w	8006130 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fe4:	4b5b      	ldr	r3, [pc, #364]	@ (8006154 <HAL_GPIO_Init+0x2e4>)
 8005fe6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fe8:	4a5a      	ldr	r2, [pc, #360]	@ (8006154 <HAL_GPIO_Init+0x2e4>)
 8005fea:	f043 0301 	orr.w	r3, r3, #1
 8005fee:	6613      	str	r3, [r2, #96]	@ 0x60
 8005ff0:	4b58      	ldr	r3, [pc, #352]	@ (8006154 <HAL_GPIO_Init+0x2e4>)
 8005ff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ff4:	f003 0301 	and.w	r3, r3, #1
 8005ff8:	60bb      	str	r3, [r7, #8]
 8005ffa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ffc:	4a56      	ldr	r2, [pc, #344]	@ (8006158 <HAL_GPIO_Init+0x2e8>)
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	089b      	lsrs	r3, r3, #2
 8006002:	3302      	adds	r3, #2
 8006004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006008:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	f003 0303 	and.w	r3, r3, #3
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	220f      	movs	r2, #15
 8006014:	fa02 f303 	lsl.w	r3, r2, r3
 8006018:	43db      	mvns	r3, r3
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	4013      	ands	r3, r2
 800601e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006026:	d01f      	beq.n	8006068 <HAL_GPIO_Init+0x1f8>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a4c      	ldr	r2, [pc, #304]	@ (800615c <HAL_GPIO_Init+0x2ec>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d019      	beq.n	8006064 <HAL_GPIO_Init+0x1f4>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a4b      	ldr	r2, [pc, #300]	@ (8006160 <HAL_GPIO_Init+0x2f0>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d013      	beq.n	8006060 <HAL_GPIO_Init+0x1f0>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a4a      	ldr	r2, [pc, #296]	@ (8006164 <HAL_GPIO_Init+0x2f4>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d00d      	beq.n	800605c <HAL_GPIO_Init+0x1ec>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a49      	ldr	r2, [pc, #292]	@ (8006168 <HAL_GPIO_Init+0x2f8>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d007      	beq.n	8006058 <HAL_GPIO_Init+0x1e8>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a48      	ldr	r2, [pc, #288]	@ (800616c <HAL_GPIO_Init+0x2fc>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d101      	bne.n	8006054 <HAL_GPIO_Init+0x1e4>
 8006050:	2305      	movs	r3, #5
 8006052:	e00a      	b.n	800606a <HAL_GPIO_Init+0x1fa>
 8006054:	2306      	movs	r3, #6
 8006056:	e008      	b.n	800606a <HAL_GPIO_Init+0x1fa>
 8006058:	2304      	movs	r3, #4
 800605a:	e006      	b.n	800606a <HAL_GPIO_Init+0x1fa>
 800605c:	2303      	movs	r3, #3
 800605e:	e004      	b.n	800606a <HAL_GPIO_Init+0x1fa>
 8006060:	2302      	movs	r3, #2
 8006062:	e002      	b.n	800606a <HAL_GPIO_Init+0x1fa>
 8006064:	2301      	movs	r3, #1
 8006066:	e000      	b.n	800606a <HAL_GPIO_Init+0x1fa>
 8006068:	2300      	movs	r3, #0
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	f002 0203 	and.w	r2, r2, #3
 8006070:	0092      	lsls	r2, r2, #2
 8006072:	4093      	lsls	r3, r2
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	4313      	orrs	r3, r2
 8006078:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800607a:	4937      	ldr	r1, [pc, #220]	@ (8006158 <HAL_GPIO_Init+0x2e8>)
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	089b      	lsrs	r3, r3, #2
 8006080:	3302      	adds	r3, #2
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006088:	4b39      	ldr	r3, [pc, #228]	@ (8006170 <HAL_GPIO_Init+0x300>)
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	43db      	mvns	r3, r3
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	4013      	ands	r3, r2
 8006096:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d003      	beq.n	80060ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80060ac:	4a30      	ldr	r2, [pc, #192]	@ (8006170 <HAL_GPIO_Init+0x300>)
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80060b2:	4b2f      	ldr	r3, [pc, #188]	@ (8006170 <HAL_GPIO_Init+0x300>)
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	43db      	mvns	r3, r3
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	4013      	ands	r3, r2
 80060c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d003      	beq.n	80060d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80060d6:	4a26      	ldr	r2, [pc, #152]	@ (8006170 <HAL_GPIO_Init+0x300>)
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80060dc:	4b24      	ldr	r3, [pc, #144]	@ (8006170 <HAL_GPIO_Init+0x300>)
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	43db      	mvns	r3, r3
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	4013      	ands	r3, r2
 80060ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d003      	beq.n	8006100 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006100:	4a1b      	ldr	r2, [pc, #108]	@ (8006170 <HAL_GPIO_Init+0x300>)
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006106:	4b1a      	ldr	r3, [pc, #104]	@ (8006170 <HAL_GPIO_Init+0x300>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	43db      	mvns	r3, r3
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	4013      	ands	r3, r2
 8006114:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d003      	beq.n	800612a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006122:	693a      	ldr	r2, [r7, #16]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	4313      	orrs	r3, r2
 8006128:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800612a:	4a11      	ldr	r2, [pc, #68]	@ (8006170 <HAL_GPIO_Init+0x300>)
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	3301      	adds	r3, #1
 8006134:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	fa22 f303 	lsr.w	r3, r2, r3
 8006140:	2b00      	cmp	r3, #0
 8006142:	f47f ae9d 	bne.w	8005e80 <HAL_GPIO_Init+0x10>
  }
}
 8006146:	bf00      	nop
 8006148:	bf00      	nop
 800614a:	371c      	adds	r7, #28
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr
 8006154:	40021000 	.word	0x40021000
 8006158:	40010000 	.word	0x40010000
 800615c:	48000400 	.word	0x48000400
 8006160:	48000800 	.word	0x48000800
 8006164:	48000c00 	.word	0x48000c00
 8006168:	48001000 	.word	0x48001000
 800616c:	48001400 	.word	0x48001400
 8006170:	40010400 	.word	0x40010400

08006174 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	460b      	mov	r3, r1
 800617e:	807b      	strh	r3, [r7, #2]
 8006180:	4613      	mov	r3, r2
 8006182:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006184:	787b      	ldrb	r3, [r7, #1]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d003      	beq.n	8006192 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800618a:	887a      	ldrh	r2, [r7, #2]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006190:	e002      	b.n	8006198 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006192:	887a      	ldrh	r2, [r7, #2]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006198:	bf00      	nop
 800619a:	370c      	adds	r7, #12
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e08d      	b.n	80062d2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d106      	bne.n	80061d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f7fb fdb6 	bl	8001d3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2224      	movs	r2, #36	@ 0x24
 80061d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 0201 	bic.w	r2, r2, #1
 80061e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80061f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006204:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d107      	bne.n	800621e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	689a      	ldr	r2, [r3, #8]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800621a:	609a      	str	r2, [r3, #8]
 800621c:	e006      	b.n	800622c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	689a      	ldr	r2, [r3, #8]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800622a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	2b02      	cmp	r3, #2
 8006232:	d108      	bne.n	8006246 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	685a      	ldr	r2, [r3, #4]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006242:	605a      	str	r2, [r3, #4]
 8006244:	e007      	b.n	8006256 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	685a      	ldr	r2, [r3, #4]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006254:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6812      	ldr	r2, [r2, #0]
 8006260:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006264:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006268:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68da      	ldr	r2, [r3, #12]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006278:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	691a      	ldr	r2, [r3, #16]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	695b      	ldr	r3, [r3, #20]
 8006282:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	69d9      	ldr	r1, [r3, #28]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a1a      	ldr	r2, [r3, #32]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	430a      	orrs	r2, r1
 80062a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f042 0201 	orr.w	r2, r2, #1
 80062b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2220      	movs	r2, #32
 80062be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3708      	adds	r7, #8
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
 80062e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b20      	cmp	r3, #32
 80062ee:	d138      	bne.n	8006362 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d101      	bne.n	80062fe <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80062fa:	2302      	movs	r3, #2
 80062fc:	e032      	b.n	8006364 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2224      	movs	r2, #36	@ 0x24
 800630a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 0201 	bic.w	r2, r2, #1
 800631c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800632c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	6819      	ldr	r1, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	683a      	ldr	r2, [r7, #0]
 800633a:	430a      	orrs	r2, r1
 800633c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f042 0201 	orr.w	r2, r2, #1
 800634c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2220      	movs	r2, #32
 8006352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800635e:	2300      	movs	r3, #0
 8006360:	e000      	b.n	8006364 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006362:	2302      	movs	r3, #2
  }
}
 8006364:	4618      	mov	r0, r3
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b20      	cmp	r3, #32
 8006384:	d139      	bne.n	80063fa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800638c:	2b01      	cmp	r3, #1
 800638e:	d101      	bne.n	8006394 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006390:	2302      	movs	r3, #2
 8006392:	e033      	b.n	80063fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2224      	movs	r2, #36	@ 0x24
 80063a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f022 0201 	bic.w	r2, r2, #1
 80063b2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80063c2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	021b      	lsls	r3, r3, #8
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f042 0201 	orr.w	r2, r2, #1
 80063e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2220      	movs	r2, #32
 80063ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80063f6:	2300      	movs	r3, #0
 80063f8:	e000      	b.n	80063fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80063fa:	2302      	movs	r3, #2
  }
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3714      	adds	r7, #20
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d141      	bne.n	800649a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006416:	4b4b      	ldr	r3, [pc, #300]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800641e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006422:	d131      	bne.n	8006488 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006424:	4b47      	ldr	r3, [pc, #284]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800642a:	4a46      	ldr	r2, [pc, #280]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800642c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006430:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006434:	4b43      	ldr	r3, [pc, #268]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800643c:	4a41      	ldr	r2, [pc, #260]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800643e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006442:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006444:	4b40      	ldr	r3, [pc, #256]	@ (8006548 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2232      	movs	r2, #50	@ 0x32
 800644a:	fb02 f303 	mul.w	r3, r2, r3
 800644e:	4a3f      	ldr	r2, [pc, #252]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006450:	fba2 2303 	umull	r2, r3, r2, r3
 8006454:	0c9b      	lsrs	r3, r3, #18
 8006456:	3301      	adds	r3, #1
 8006458:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800645a:	e002      	b.n	8006462 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	3b01      	subs	r3, #1
 8006460:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006462:	4b38      	ldr	r3, [pc, #224]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800646a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800646e:	d102      	bne.n	8006476 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1f2      	bne.n	800645c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006476:	4b33      	ldr	r3, [pc, #204]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800647e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006482:	d158      	bne.n	8006536 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e057      	b.n	8006538 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006488:	4b2e      	ldr	r3, [pc, #184]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800648a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800648e:	4a2d      	ldr	r2, [pc, #180]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006490:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006494:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006498:	e04d      	b.n	8006536 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064a0:	d141      	bne.n	8006526 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80064a2:	4b28      	ldr	r3, [pc, #160]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80064aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064ae:	d131      	bne.n	8006514 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80064b0:	4b24      	ldr	r3, [pc, #144]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064b6:	4a23      	ldr	r2, [pc, #140]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80064c0:	4b20      	ldr	r3, [pc, #128]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80064c8:	4a1e      	ldr	r2, [pc, #120]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80064ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006548 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2232      	movs	r2, #50	@ 0x32
 80064d6:	fb02 f303 	mul.w	r3, r2, r3
 80064da:	4a1c      	ldr	r2, [pc, #112]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80064dc:	fba2 2303 	umull	r2, r3, r2, r3
 80064e0:	0c9b      	lsrs	r3, r3, #18
 80064e2:	3301      	adds	r3, #1
 80064e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064e6:	e002      	b.n	80064ee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	3b01      	subs	r3, #1
 80064ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064ee:	4b15      	ldr	r3, [pc, #84]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064f0:	695b      	ldr	r3, [r3, #20]
 80064f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064fa:	d102      	bne.n	8006502 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1f2      	bne.n	80064e8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006502:	4b10      	ldr	r3, [pc, #64]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800650a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800650e:	d112      	bne.n	8006536 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e011      	b.n	8006538 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006514:	4b0b      	ldr	r3, [pc, #44]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800651a:	4a0a      	ldr	r2, [pc, #40]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800651c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006520:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006524:	e007      	b.n	8006536 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006526:	4b07      	ldr	r3, [pc, #28]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800652e:	4a05      	ldr	r2, [pc, #20]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006530:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006534:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	3714      	adds	r7, #20
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr
 8006544:	40007000 	.word	0x40007000
 8006548:	20000004 	.word	0x20000004
 800654c:	431bde83 	.word	0x431bde83

08006550 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006550:	b480      	push	{r7}
 8006552:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006554:	4b05      	ldr	r3, [pc, #20]	@ (800656c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	4a04      	ldr	r2, [pc, #16]	@ (800656c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800655a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800655e:	6093      	str	r3, [r2, #8]
}
 8006560:	bf00      	nop
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	40007000 	.word	0x40007000

08006570 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b088      	sub	sp, #32
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d101      	bne.n	8006582 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e2fe      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 0301 	and.w	r3, r3, #1
 800658a:	2b00      	cmp	r3, #0
 800658c:	d075      	beq.n	800667a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800658e:	4b97      	ldr	r3, [pc, #604]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	f003 030c 	and.w	r3, r3, #12
 8006596:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006598:	4b94      	ldr	r3, [pc, #592]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	f003 0303 	and.w	r3, r3, #3
 80065a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b0c      	cmp	r3, #12
 80065a6:	d102      	bne.n	80065ae <HAL_RCC_OscConfig+0x3e>
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	2b03      	cmp	r3, #3
 80065ac:	d002      	beq.n	80065b4 <HAL_RCC_OscConfig+0x44>
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d10b      	bne.n	80065cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b4:	4b8d      	ldr	r3, [pc, #564]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d05b      	beq.n	8006678 <HAL_RCC_OscConfig+0x108>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d157      	bne.n	8006678 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e2d9      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065d4:	d106      	bne.n	80065e4 <HAL_RCC_OscConfig+0x74>
 80065d6:	4b85      	ldr	r3, [pc, #532]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a84      	ldr	r2, [pc, #528]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80065dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065e0:	6013      	str	r3, [r2, #0]
 80065e2:	e01d      	b.n	8006620 <HAL_RCC_OscConfig+0xb0>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065ec:	d10c      	bne.n	8006608 <HAL_RCC_OscConfig+0x98>
 80065ee:	4b7f      	ldr	r3, [pc, #508]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a7e      	ldr	r2, [pc, #504]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80065f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80065f8:	6013      	str	r3, [r2, #0]
 80065fa:	4b7c      	ldr	r3, [pc, #496]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a7b      	ldr	r2, [pc, #492]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006604:	6013      	str	r3, [r2, #0]
 8006606:	e00b      	b.n	8006620 <HAL_RCC_OscConfig+0xb0>
 8006608:	4b78      	ldr	r3, [pc, #480]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a77      	ldr	r2, [pc, #476]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 800660e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006612:	6013      	str	r3, [r2, #0]
 8006614:	4b75      	ldr	r3, [pc, #468]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a74      	ldr	r2, [pc, #464]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 800661a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800661e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d013      	beq.n	8006650 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006628:	f7fc fbe4 	bl	8002df4 <HAL_GetTick>
 800662c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800662e:	e008      	b.n	8006642 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006630:	f7fc fbe0 	bl	8002df4 <HAL_GetTick>
 8006634:	4602      	mov	r2, r0
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	1ad3      	subs	r3, r2, r3
 800663a:	2b64      	cmp	r3, #100	@ 0x64
 800663c:	d901      	bls.n	8006642 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e29e      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006642:	4b6a      	ldr	r3, [pc, #424]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800664a:	2b00      	cmp	r3, #0
 800664c:	d0f0      	beq.n	8006630 <HAL_RCC_OscConfig+0xc0>
 800664e:	e014      	b.n	800667a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006650:	f7fc fbd0 	bl	8002df4 <HAL_GetTick>
 8006654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006656:	e008      	b.n	800666a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006658:	f7fc fbcc 	bl	8002df4 <HAL_GetTick>
 800665c:	4602      	mov	r2, r0
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	1ad3      	subs	r3, r2, r3
 8006662:	2b64      	cmp	r3, #100	@ 0x64
 8006664:	d901      	bls.n	800666a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006666:	2303      	movs	r3, #3
 8006668:	e28a      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800666a:	4b60      	ldr	r3, [pc, #384]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1f0      	bne.n	8006658 <HAL_RCC_OscConfig+0xe8>
 8006676:	e000      	b.n	800667a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006678:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0302 	and.w	r3, r3, #2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d075      	beq.n	8006772 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006686:	4b59      	ldr	r3, [pc, #356]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	f003 030c 	and.w	r3, r3, #12
 800668e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006690:	4b56      	ldr	r3, [pc, #344]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	f003 0303 	and.w	r3, r3, #3
 8006698:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2b0c      	cmp	r3, #12
 800669e:	d102      	bne.n	80066a6 <HAL_RCC_OscConfig+0x136>
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d002      	beq.n	80066ac <HAL_RCC_OscConfig+0x13c>
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	2b04      	cmp	r3, #4
 80066aa:	d11f      	bne.n	80066ec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066ac:	4b4f      	ldr	r3, [pc, #316]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d005      	beq.n	80066c4 <HAL_RCC_OscConfig+0x154>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d101      	bne.n	80066c4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	e25d      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066c4:	4b49      	ldr	r3, [pc, #292]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	691b      	ldr	r3, [r3, #16]
 80066d0:	061b      	lsls	r3, r3, #24
 80066d2:	4946      	ldr	r1, [pc, #280]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80066d4:	4313      	orrs	r3, r2
 80066d6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80066d8:	4b45      	ldr	r3, [pc, #276]	@ (80067f0 <HAL_RCC_OscConfig+0x280>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4618      	mov	r0, r3
 80066de:	f7fc fb3d 	bl	8002d5c <HAL_InitTick>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d043      	beq.n	8006770 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e249      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d023      	beq.n	800673c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066f4:	4b3d      	ldr	r3, [pc, #244]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a3c      	ldr	r2, [pc, #240]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80066fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006700:	f7fc fb78 	bl	8002df4 <HAL_GetTick>
 8006704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006706:	e008      	b.n	800671a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006708:	f7fc fb74 	bl	8002df4 <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	2b02      	cmp	r3, #2
 8006714:	d901      	bls.n	800671a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e232      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800671a:	4b34      	ldr	r3, [pc, #208]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006722:	2b00      	cmp	r3, #0
 8006724:	d0f0      	beq.n	8006708 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006726:	4b31      	ldr	r3, [pc, #196]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	061b      	lsls	r3, r3, #24
 8006734:	492d      	ldr	r1, [pc, #180]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006736:	4313      	orrs	r3, r2
 8006738:	604b      	str	r3, [r1, #4]
 800673a:	e01a      	b.n	8006772 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800673c:	4b2b      	ldr	r3, [pc, #172]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a2a      	ldr	r2, [pc, #168]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006742:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006746:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006748:	f7fc fb54 	bl	8002df4 <HAL_GetTick>
 800674c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800674e:	e008      	b.n	8006762 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006750:	f7fc fb50 	bl	8002df4 <HAL_GetTick>
 8006754:	4602      	mov	r2, r0
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	1ad3      	subs	r3, r2, r3
 800675a:	2b02      	cmp	r3, #2
 800675c:	d901      	bls.n	8006762 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e20e      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006762:	4b22      	ldr	r3, [pc, #136]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1f0      	bne.n	8006750 <HAL_RCC_OscConfig+0x1e0>
 800676e:	e000      	b.n	8006772 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006770:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0308 	and.w	r3, r3, #8
 800677a:	2b00      	cmp	r3, #0
 800677c:	d041      	beq.n	8006802 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d01c      	beq.n	80067c0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006786:	4b19      	ldr	r3, [pc, #100]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 8006788:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800678c:	4a17      	ldr	r2, [pc, #92]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 800678e:	f043 0301 	orr.w	r3, r3, #1
 8006792:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006796:	f7fc fb2d 	bl	8002df4 <HAL_GetTick>
 800679a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800679c:	e008      	b.n	80067b0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800679e:	f7fc fb29 	bl	8002df4 <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d901      	bls.n	80067b0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e1e7      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80067b0:	4b0e      	ldr	r3, [pc, #56]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80067b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0ef      	beq.n	800679e <HAL_RCC_OscConfig+0x22e>
 80067be:	e020      	b.n	8006802 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067c0:	4b0a      	ldr	r3, [pc, #40]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80067c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067c6:	4a09      	ldr	r2, [pc, #36]	@ (80067ec <HAL_RCC_OscConfig+0x27c>)
 80067c8:	f023 0301 	bic.w	r3, r3, #1
 80067cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d0:	f7fc fb10 	bl	8002df4 <HAL_GetTick>
 80067d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067d6:	e00d      	b.n	80067f4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067d8:	f7fc fb0c 	bl	8002df4 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d906      	bls.n	80067f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e1ca      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
 80067ea:	bf00      	nop
 80067ec:	40021000 	.word	0x40021000
 80067f0:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067f4:	4b8c      	ldr	r3, [pc, #560]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80067f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1ea      	bne.n	80067d8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0304 	and.w	r3, r3, #4
 800680a:	2b00      	cmp	r3, #0
 800680c:	f000 80a6 	beq.w	800695c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006810:	2300      	movs	r3, #0
 8006812:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006814:	4b84      	ldr	r3, [pc, #528]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800681c:	2b00      	cmp	r3, #0
 800681e:	d101      	bne.n	8006824 <HAL_RCC_OscConfig+0x2b4>
 8006820:	2301      	movs	r3, #1
 8006822:	e000      	b.n	8006826 <HAL_RCC_OscConfig+0x2b6>
 8006824:	2300      	movs	r3, #0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00d      	beq.n	8006846 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800682a:	4b7f      	ldr	r3, [pc, #508]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 800682c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800682e:	4a7e      	ldr	r2, [pc, #504]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006834:	6593      	str	r3, [r2, #88]	@ 0x58
 8006836:	4b7c      	ldr	r3, [pc, #496]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800683a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800683e:	60fb      	str	r3, [r7, #12]
 8006840:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006842:	2301      	movs	r3, #1
 8006844:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006846:	4b79      	ldr	r3, [pc, #484]	@ (8006a2c <HAL_RCC_OscConfig+0x4bc>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800684e:	2b00      	cmp	r3, #0
 8006850:	d118      	bne.n	8006884 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006852:	4b76      	ldr	r3, [pc, #472]	@ (8006a2c <HAL_RCC_OscConfig+0x4bc>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a75      	ldr	r2, [pc, #468]	@ (8006a2c <HAL_RCC_OscConfig+0x4bc>)
 8006858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800685c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800685e:	f7fc fac9 	bl	8002df4 <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006864:	e008      	b.n	8006878 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006866:	f7fc fac5 	bl	8002df4 <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	2b02      	cmp	r3, #2
 8006872:	d901      	bls.n	8006878 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e183      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006878:	4b6c      	ldr	r3, [pc, #432]	@ (8006a2c <HAL_RCC_OscConfig+0x4bc>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006880:	2b00      	cmp	r3, #0
 8006882:	d0f0      	beq.n	8006866 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	2b01      	cmp	r3, #1
 800688a:	d108      	bne.n	800689e <HAL_RCC_OscConfig+0x32e>
 800688c:	4b66      	ldr	r3, [pc, #408]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 800688e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006892:	4a65      	ldr	r2, [pc, #404]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006894:	f043 0301 	orr.w	r3, r3, #1
 8006898:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800689c:	e024      	b.n	80068e8 <HAL_RCC_OscConfig+0x378>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	2b05      	cmp	r3, #5
 80068a4:	d110      	bne.n	80068c8 <HAL_RCC_OscConfig+0x358>
 80068a6:	4b60      	ldr	r3, [pc, #384]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80068a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ac:	4a5e      	ldr	r2, [pc, #376]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80068ae:	f043 0304 	orr.w	r3, r3, #4
 80068b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068b6:	4b5c      	ldr	r3, [pc, #368]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80068b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068bc:	4a5a      	ldr	r2, [pc, #360]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80068be:	f043 0301 	orr.w	r3, r3, #1
 80068c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068c6:	e00f      	b.n	80068e8 <HAL_RCC_OscConfig+0x378>
 80068c8:	4b57      	ldr	r3, [pc, #348]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80068ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ce:	4a56      	ldr	r2, [pc, #344]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80068d0:	f023 0301 	bic.w	r3, r3, #1
 80068d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068d8:	4b53      	ldr	r3, [pc, #332]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80068da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068de:	4a52      	ldr	r2, [pc, #328]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80068e0:	f023 0304 	bic.w	r3, r3, #4
 80068e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d016      	beq.n	800691e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f0:	f7fc fa80 	bl	8002df4 <HAL_GetTick>
 80068f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068f6:	e00a      	b.n	800690e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068f8:	f7fc fa7c 	bl	8002df4 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006906:	4293      	cmp	r3, r2
 8006908:	d901      	bls.n	800690e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e138      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800690e:	4b46      	ldr	r3, [pc, #280]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b00      	cmp	r3, #0
 800691a:	d0ed      	beq.n	80068f8 <HAL_RCC_OscConfig+0x388>
 800691c:	e015      	b.n	800694a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800691e:	f7fc fa69 	bl	8002df4 <HAL_GetTick>
 8006922:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006924:	e00a      	b.n	800693c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006926:	f7fc fa65 	bl	8002df4 <HAL_GetTick>
 800692a:	4602      	mov	r2, r0
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	1ad3      	subs	r3, r2, r3
 8006930:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006934:	4293      	cmp	r3, r2
 8006936:	d901      	bls.n	800693c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006938:	2303      	movs	r3, #3
 800693a:	e121      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800693c:	4b3a      	ldr	r3, [pc, #232]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 800693e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d1ed      	bne.n	8006926 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800694a:	7ffb      	ldrb	r3, [r7, #31]
 800694c:	2b01      	cmp	r3, #1
 800694e:	d105      	bne.n	800695c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006950:	4b35      	ldr	r3, [pc, #212]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006954:	4a34      	ldr	r2, [pc, #208]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800695a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 0320 	and.w	r3, r3, #32
 8006964:	2b00      	cmp	r3, #0
 8006966:	d03c      	beq.n	80069e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d01c      	beq.n	80069aa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006970:	4b2d      	ldr	r3, [pc, #180]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006972:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006976:	4a2c      	ldr	r2, [pc, #176]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006978:	f043 0301 	orr.w	r3, r3, #1
 800697c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006980:	f7fc fa38 	bl	8002df4 <HAL_GetTick>
 8006984:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006986:	e008      	b.n	800699a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006988:	f7fc fa34 	bl	8002df4 <HAL_GetTick>
 800698c:	4602      	mov	r2, r0
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	2b02      	cmp	r3, #2
 8006994:	d901      	bls.n	800699a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e0f2      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800699a:	4b23      	ldr	r3, [pc, #140]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 800699c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d0ef      	beq.n	8006988 <HAL_RCC_OscConfig+0x418>
 80069a8:	e01b      	b.n	80069e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80069aa:	4b1f      	ldr	r3, [pc, #124]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80069ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80069b2:	f023 0301 	bic.w	r3, r3, #1
 80069b6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069ba:	f7fc fa1b 	bl	8002df4 <HAL_GetTick>
 80069be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80069c0:	e008      	b.n	80069d4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80069c2:	f7fc fa17 	bl	8002df4 <HAL_GetTick>
 80069c6:	4602      	mov	r2, r0
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	1ad3      	subs	r3, r2, r3
 80069cc:	2b02      	cmp	r3, #2
 80069ce:	d901      	bls.n	80069d4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	e0d5      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80069d4:	4b14      	ldr	r3, [pc, #80]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80069d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069da:	f003 0302 	and.w	r3, r3, #2
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1ef      	bne.n	80069c2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	69db      	ldr	r3, [r3, #28]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	f000 80c9 	beq.w	8006b7e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f003 030c 	and.w	r3, r3, #12
 80069f4:	2b0c      	cmp	r3, #12
 80069f6:	f000 8083 	beq.w	8006b00 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	69db      	ldr	r3, [r3, #28]
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d15e      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a02:	4b09      	ldr	r3, [pc, #36]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a08      	ldr	r2, [pc, #32]	@ (8006a28 <HAL_RCC_OscConfig+0x4b8>)
 8006a08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0e:	f7fc f9f1 	bl	8002df4 <HAL_GetTick>
 8006a12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a14:	e00c      	b.n	8006a30 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a16:	f7fc f9ed 	bl	8002df4 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d905      	bls.n	8006a30 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e0ab      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
 8006a28:	40021000 	.word	0x40021000
 8006a2c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a30:	4b55      	ldr	r3, [pc, #340]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d1ec      	bne.n	8006a16 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a3c:	4b52      	ldr	r3, [pc, #328]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006a3e:	68da      	ldr	r2, [r3, #12]
 8006a40:	4b52      	ldr	r3, [pc, #328]	@ (8006b8c <HAL_RCC_OscConfig+0x61c>)
 8006a42:	4013      	ands	r3, r2
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	6a11      	ldr	r1, [r2, #32]
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a4c:	3a01      	subs	r2, #1
 8006a4e:	0112      	lsls	r2, r2, #4
 8006a50:	4311      	orrs	r1, r2
 8006a52:	687a      	ldr	r2, [r7, #4]
 8006a54:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006a56:	0212      	lsls	r2, r2, #8
 8006a58:	4311      	orrs	r1, r2
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006a5e:	0852      	lsrs	r2, r2, #1
 8006a60:	3a01      	subs	r2, #1
 8006a62:	0552      	lsls	r2, r2, #21
 8006a64:	4311      	orrs	r1, r2
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a6a:	0852      	lsrs	r2, r2, #1
 8006a6c:	3a01      	subs	r2, #1
 8006a6e:	0652      	lsls	r2, r2, #25
 8006a70:	4311      	orrs	r1, r2
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a76:	06d2      	lsls	r2, r2, #27
 8006a78:	430a      	orrs	r2, r1
 8006a7a:	4943      	ldr	r1, [pc, #268]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a80:	4b41      	ldr	r3, [pc, #260]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a40      	ldr	r2, [pc, #256]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006a86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a8a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a8c:	4b3e      	ldr	r3, [pc, #248]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	4a3d      	ldr	r2, [pc, #244]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006a92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a96:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a98:	f7fc f9ac 	bl	8002df4 <HAL_GetTick>
 8006a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a9e:	e008      	b.n	8006ab2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006aa0:	f7fc f9a8 	bl	8002df4 <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d901      	bls.n	8006ab2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006aae:	2303      	movs	r3, #3
 8006ab0:	e066      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ab2:	4b35      	ldr	r3, [pc, #212]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d0f0      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x530>
 8006abe:	e05e      	b.n	8006b7e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ac0:	4b31      	ldr	r3, [pc, #196]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a30      	ldr	r2, [pc, #192]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006ac6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006aca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006acc:	f7fc f992 	bl	8002df4 <HAL_GetTick>
 8006ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ad2:	e008      	b.n	8006ae6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ad4:	f7fc f98e 	bl	8002df4 <HAL_GetTick>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d901      	bls.n	8006ae6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e04c      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ae6:	4b28      	ldr	r3, [pc, #160]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1f0      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006af2:	4b25      	ldr	r3, [pc, #148]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006af4:	68da      	ldr	r2, [r3, #12]
 8006af6:	4924      	ldr	r1, [pc, #144]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006af8:	4b25      	ldr	r3, [pc, #148]	@ (8006b90 <HAL_RCC_OscConfig+0x620>)
 8006afa:	4013      	ands	r3, r2
 8006afc:	60cb      	str	r3, [r1, #12]
 8006afe:	e03e      	b.n	8006b7e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	69db      	ldr	r3, [r3, #28]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d101      	bne.n	8006b0c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e039      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8006b88 <HAL_RCC_OscConfig+0x618>)
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f003 0203 	and.w	r2, r3, #3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a1b      	ldr	r3, [r3, #32]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d12c      	bne.n	8006b7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b2a:	3b01      	subs	r3, #1
 8006b2c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d123      	bne.n	8006b7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b3c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d11b      	bne.n	8006b7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d113      	bne.n	8006b7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b5c:	085b      	lsrs	r3, r3, #1
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d109      	bne.n	8006b7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b70:	085b      	lsrs	r3, r3, #1
 8006b72:	3b01      	subs	r3, #1
 8006b74:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d001      	beq.n	8006b7e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e000      	b.n	8006b80 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3720      	adds	r7, #32
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	40021000 	.word	0x40021000
 8006b8c:	019f800c 	.word	0x019f800c
 8006b90:	feeefffc 	.word	0xfeeefffc

08006b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b086      	sub	sp, #24
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d101      	bne.n	8006bac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e11e      	b.n	8006dea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bac:	4b91      	ldr	r3, [pc, #580]	@ (8006df4 <HAL_RCC_ClockConfig+0x260>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 030f 	and.w	r3, r3, #15
 8006bb4:	683a      	ldr	r2, [r7, #0]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d910      	bls.n	8006bdc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bba:	4b8e      	ldr	r3, [pc, #568]	@ (8006df4 <HAL_RCC_ClockConfig+0x260>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f023 020f 	bic.w	r2, r3, #15
 8006bc2:	498c      	ldr	r1, [pc, #560]	@ (8006df4 <HAL_RCC_ClockConfig+0x260>)
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bca:	4b8a      	ldr	r3, [pc, #552]	@ (8006df4 <HAL_RCC_ClockConfig+0x260>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 030f 	and.w	r3, r3, #15
 8006bd2:	683a      	ldr	r2, [r7, #0]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d001      	beq.n	8006bdc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e106      	b.n	8006dea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d073      	beq.n	8006cd0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	2b03      	cmp	r3, #3
 8006bee:	d129      	bne.n	8006c44 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bf0:	4b81      	ldr	r3, [pc, #516]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e0f4      	b.n	8006dea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006c00:	f000 f9e4 	bl	8006fcc <RCC_GetSysClockFreqFromPLLSource>
 8006c04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	4a7c      	ldr	r2, [pc, #496]	@ (8006dfc <HAL_RCC_ClockConfig+0x268>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d93f      	bls.n	8006c8e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006c0e:	4b7a      	ldr	r3, [pc, #488]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d009      	beq.n	8006c2e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d033      	beq.n	8006c8e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d12f      	bne.n	8006c8e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c2e:	4b72      	ldr	r3, [pc, #456]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c36:	4a70      	ldr	r2, [pc, #448]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c3c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006c3e:	2380      	movs	r3, #128	@ 0x80
 8006c40:	617b      	str	r3, [r7, #20]
 8006c42:	e024      	b.n	8006c8e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d107      	bne.n	8006c5c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c4c:	4b6a      	ldr	r3, [pc, #424]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d109      	bne.n	8006c6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e0c6      	b.n	8006dea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c5c:	4b66      	ldr	r3, [pc, #408]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e0be      	b.n	8006dea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006c6c:	f000 f914 	bl	8006e98 <HAL_RCC_GetSysClockFreq>
 8006c70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	4a61      	ldr	r2, [pc, #388]	@ (8006dfc <HAL_RCC_ClockConfig+0x268>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d909      	bls.n	8006c8e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c7a:	4b5f      	ldr	r3, [pc, #380]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c82:	4a5d      	ldr	r2, [pc, #372]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c88:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006c8a:	2380      	movs	r3, #128	@ 0x80
 8006c8c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c8e:	4b5a      	ldr	r3, [pc, #360]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f023 0203 	bic.w	r2, r3, #3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	4957      	ldr	r1, [pc, #348]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ca0:	f7fc f8a8 	bl	8002df4 <HAL_GetTick>
 8006ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ca6:	e00a      	b.n	8006cbe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ca8:	f7fc f8a4 	bl	8002df4 <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d901      	bls.n	8006cbe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	e095      	b.n	8006dea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cbe:	4b4e      	ldr	r3, [pc, #312]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	f003 020c 	and.w	r2, r3, #12
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d1eb      	bne.n	8006ca8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0302 	and.w	r3, r3, #2
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d023      	beq.n	8006d24 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0304 	and.w	r3, r3, #4
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d005      	beq.n	8006cf4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ce8:	4b43      	ldr	r3, [pc, #268]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	4a42      	ldr	r2, [pc, #264]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006cee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006cf2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0308 	and.w	r3, r3, #8
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d007      	beq.n	8006d10 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006d00:	4b3d      	ldr	r3, [pc, #244]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006d08:	4a3b      	ldr	r2, [pc, #236]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006d0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006d0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d10:	4b39      	ldr	r3, [pc, #228]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	4936      	ldr	r1, [pc, #216]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	608b      	str	r3, [r1, #8]
 8006d22:	e008      	b.n	8006d36 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	2b80      	cmp	r3, #128	@ 0x80
 8006d28:	d105      	bne.n	8006d36 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006d2a:	4b33      	ldr	r3, [pc, #204]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	4a32      	ldr	r2, [pc, #200]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006d30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d34:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d36:	4b2f      	ldr	r3, [pc, #188]	@ (8006df4 <HAL_RCC_ClockConfig+0x260>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	683a      	ldr	r2, [r7, #0]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d21d      	bcs.n	8006d80 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d44:	4b2b      	ldr	r3, [pc, #172]	@ (8006df4 <HAL_RCC_ClockConfig+0x260>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f023 020f 	bic.w	r2, r3, #15
 8006d4c:	4929      	ldr	r1, [pc, #164]	@ (8006df4 <HAL_RCC_ClockConfig+0x260>)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006d54:	f7fc f84e 	bl	8002df4 <HAL_GetTick>
 8006d58:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d5a:	e00a      	b.n	8006d72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d5c:	f7fc f84a 	bl	8002df4 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d901      	bls.n	8006d72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006d6e:	2303      	movs	r3, #3
 8006d70:	e03b      	b.n	8006dea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d72:	4b20      	ldr	r3, [pc, #128]	@ (8006df4 <HAL_RCC_ClockConfig+0x260>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	683a      	ldr	r2, [r7, #0]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d1ed      	bne.n	8006d5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f003 0304 	and.w	r3, r3, #4
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d008      	beq.n	8006d9e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	4917      	ldr	r1, [pc, #92]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f003 0308 	and.w	r3, r3, #8
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d009      	beq.n	8006dbe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006daa:	4b13      	ldr	r3, [pc, #76]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	00db      	lsls	r3, r3, #3
 8006db8:	490f      	ldr	r1, [pc, #60]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006dbe:	f000 f86b 	bl	8006e98 <HAL_RCC_GetSysClockFreq>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006df8 <HAL_RCC_ClockConfig+0x264>)
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	091b      	lsrs	r3, r3, #4
 8006dca:	f003 030f 	and.w	r3, r3, #15
 8006dce:	490c      	ldr	r1, [pc, #48]	@ (8006e00 <HAL_RCC_ClockConfig+0x26c>)
 8006dd0:	5ccb      	ldrb	r3, [r1, r3]
 8006dd2:	f003 031f 	and.w	r3, r3, #31
 8006dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8006dda:	4a0a      	ldr	r2, [pc, #40]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006dde:	4b0a      	ldr	r3, [pc, #40]	@ (8006e08 <HAL_RCC_ClockConfig+0x274>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7fb ffba 	bl	8002d5c <HAL_InitTick>
 8006de8:	4603      	mov	r3, r0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3718      	adds	r7, #24
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	40022000 	.word	0x40022000
 8006df8:	40021000 	.word	0x40021000
 8006dfc:	04c4b400 	.word	0x04c4b400
 8006e00:	0800b874 	.word	0x0800b874
 8006e04:	20000004 	.word	0x20000004
 8006e08:	20000010 	.word	0x20000010

08006e0c <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b08c      	sub	sp, #48	@ 0x30
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8006e18:	2302      	movs	r3, #2
 8006e1a:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e1c:	2303      	movs	r3, #3
 8006e1e:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8006e20:	2300      	movs	r3, #0
 8006e22:	61bb      	str	r3, [r7, #24]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	0c1b      	lsrs	r3, r3, #16
 8006e30:	f003 030f 	and.w	r3, r3, #15
 8006e34:	f503 1390 	add.w	r3, r3, #1179648	@ 0x120000
 8006e38:	029b      	lsls	r3, r3, #10
 8006e3a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	0c1b      	lsrs	r3, r3, #16
 8006e40:	f003 030f 	and.w	r3, r3, #15
 8006e44:	627b      	str	r3, [r7, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8006e46:	4b13      	ldr	r3, [pc, #76]	@ (8006e94 <HAL_RCC_MCOConfig+0x88>)
 8006e48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e4a:	2101      	movs	r1, #1
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e52:	4910      	ldr	r1, [pc, #64]	@ (8006e94 <HAL_RCC_MCOConfig+0x88>)
 8006e54:	4313      	orrs	r3, r2
 8006e56:	64cb      	str	r3, [r1, #76]	@ 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	613b      	str	r3, [r7, #16]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	0d1b      	lsrs	r3, r3, #20
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8006e66:	f107 0310 	add.w	r3, r7, #16
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e6e:	f7fe ffff 	bl	8005e70 <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 8006e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d109      	bne.n	8006e8c <HAL_RCC_MCOConfig+0x80>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8006e78:	4b06      	ldr	r3, [pc, #24]	@ (8006e94 <HAL_RCC_MCOConfig+0x88>)
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006e80:	68b9      	ldr	r1, [r7, #8]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	430b      	orrs	r3, r1
 8006e86:	4903      	ldr	r1, [pc, #12]	@ (8006e94 <HAL_RCC_MCOConfig+0x88>)
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	608b      	str	r3, [r1, #8]
  }
}
 8006e8c:	bf00      	nop
 8006e8e:	3730      	adds	r7, #48	@ 0x30
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	40021000 	.word	0x40021000

08006e98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b087      	sub	sp, #28
 8006e9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8006f50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f003 030c 	and.w	r3, r3, #12
 8006ea6:	2b04      	cmp	r3, #4
 8006ea8:	d102      	bne.n	8006eb0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006eaa:	4b2a      	ldr	r3, [pc, #168]	@ (8006f54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006eac:	613b      	str	r3, [r7, #16]
 8006eae:	e047      	b.n	8006f40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006eb0:	4b27      	ldr	r3, [pc, #156]	@ (8006f50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	f003 030c 	and.w	r3, r3, #12
 8006eb8:	2b08      	cmp	r3, #8
 8006eba:	d102      	bne.n	8006ec2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006ebc:	4b26      	ldr	r3, [pc, #152]	@ (8006f58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006ebe:	613b      	str	r3, [r7, #16]
 8006ec0:	e03e      	b.n	8006f40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006ec2:	4b23      	ldr	r3, [pc, #140]	@ (8006f50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	f003 030c 	and.w	r3, r3, #12
 8006eca:	2b0c      	cmp	r3, #12
 8006ecc:	d136      	bne.n	8006f3c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006ece:	4b20      	ldr	r3, [pc, #128]	@ (8006f50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	f003 0303 	and.w	r3, r3, #3
 8006ed6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8006f50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	091b      	lsrs	r3, r3, #4
 8006ede:	f003 030f 	and.w	r3, r3, #15
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d10c      	bne.n	8006f06 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006eec:	4a1a      	ldr	r2, [pc, #104]	@ (8006f58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ef4:	4a16      	ldr	r2, [pc, #88]	@ (8006f50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ef6:	68d2      	ldr	r2, [r2, #12]
 8006ef8:	0a12      	lsrs	r2, r2, #8
 8006efa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006efe:	fb02 f303 	mul.w	r3, r2, r3
 8006f02:	617b      	str	r3, [r7, #20]
      break;
 8006f04:	e00c      	b.n	8006f20 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f06:	4a13      	ldr	r2, [pc, #76]	@ (8006f54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f0e:	4a10      	ldr	r2, [pc, #64]	@ (8006f50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f10:	68d2      	ldr	r2, [r2, #12]
 8006f12:	0a12      	lsrs	r2, r2, #8
 8006f14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006f18:	fb02 f303 	mul.w	r3, r2, r3
 8006f1c:	617b      	str	r3, [r7, #20]
      break;
 8006f1e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006f20:	4b0b      	ldr	r3, [pc, #44]	@ (8006f50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	0e5b      	lsrs	r3, r3, #25
 8006f26:	f003 0303 	and.w	r3, r3, #3
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	005b      	lsls	r3, r3, #1
 8006f2e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006f30:	697a      	ldr	r2, [r7, #20]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f38:	613b      	str	r3, [r7, #16]
 8006f3a:	e001      	b.n	8006f40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006f40:	693b      	ldr	r3, [r7, #16]
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	371c      	adds	r7, #28
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	40021000 	.word	0x40021000
 8006f54:	00f42400 	.word	0x00f42400
 8006f58:	017d7840 	.word	0x017d7840

08006f5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f60:	4b03      	ldr	r3, [pc, #12]	@ (8006f70 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f62:	681b      	ldr	r3, [r3, #0]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	20000004 	.word	0x20000004

08006f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006f78:	f7ff fff0 	bl	8006f5c <HAL_RCC_GetHCLKFreq>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	4b06      	ldr	r3, [pc, #24]	@ (8006f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	0a1b      	lsrs	r3, r3, #8
 8006f84:	f003 0307 	and.w	r3, r3, #7
 8006f88:	4904      	ldr	r1, [pc, #16]	@ (8006f9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006f8a:	5ccb      	ldrb	r3, [r1, r3]
 8006f8c:	f003 031f 	and.w	r3, r3, #31
 8006f90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	40021000 	.word	0x40021000
 8006f9c:	0800b884 	.word	0x0800b884

08006fa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006fa4:	f7ff ffda 	bl	8006f5c <HAL_RCC_GetHCLKFreq>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	4b06      	ldr	r3, [pc, #24]	@ (8006fc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	0adb      	lsrs	r3, r3, #11
 8006fb0:	f003 0307 	and.w	r3, r3, #7
 8006fb4:	4904      	ldr	r1, [pc, #16]	@ (8006fc8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006fb6:	5ccb      	ldrb	r3, [r1, r3]
 8006fb8:	f003 031f 	and.w	r3, r3, #31
 8006fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	40021000 	.word	0x40021000
 8006fc8:	0800b884 	.word	0x0800b884

08006fcc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800704c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	f003 0303 	and.w	r3, r3, #3
 8006fda:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800704c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	091b      	lsrs	r3, r3, #4
 8006fe2:	f003 030f 	and.w	r3, r3, #15
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	2b03      	cmp	r3, #3
 8006fee:	d10c      	bne.n	800700a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ff0:	4a17      	ldr	r2, [pc, #92]	@ (8007050 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ff8:	4a14      	ldr	r2, [pc, #80]	@ (800704c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ffa:	68d2      	ldr	r2, [r2, #12]
 8006ffc:	0a12      	lsrs	r2, r2, #8
 8006ffe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007002:	fb02 f303 	mul.w	r3, r2, r3
 8007006:	617b      	str	r3, [r7, #20]
    break;
 8007008:	e00c      	b.n	8007024 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800700a:	4a12      	ldr	r2, [pc, #72]	@ (8007054 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007012:	4a0e      	ldr	r2, [pc, #56]	@ (800704c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007014:	68d2      	ldr	r2, [r2, #12]
 8007016:	0a12      	lsrs	r2, r2, #8
 8007018:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800701c:	fb02 f303 	mul.w	r3, r2, r3
 8007020:	617b      	str	r3, [r7, #20]
    break;
 8007022:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007024:	4b09      	ldr	r3, [pc, #36]	@ (800704c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	0e5b      	lsrs	r3, r3, #25
 800702a:	f003 0303 	and.w	r3, r3, #3
 800702e:	3301      	adds	r3, #1
 8007030:	005b      	lsls	r3, r3, #1
 8007032:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	fbb2 f3f3 	udiv	r3, r2, r3
 800703c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800703e:	687b      	ldr	r3, [r7, #4]
}
 8007040:	4618      	mov	r0, r3
 8007042:	371c      	adds	r7, #28
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr
 800704c:	40021000 	.word	0x40021000
 8007050:	017d7840 	.word	0x017d7840
 8007054:	00f42400 	.word	0x00f42400

08007058 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b086      	sub	sp, #24
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007060:	2300      	movs	r3, #0
 8007062:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007064:	2300      	movs	r3, #0
 8007066:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007070:	2b00      	cmp	r3, #0
 8007072:	f000 8098 	beq.w	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007076:	2300      	movs	r3, #0
 8007078:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800707a:	4b43      	ldr	r3, [pc, #268]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800707c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800707e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10d      	bne.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007086:	4b40      	ldr	r3, [pc, #256]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800708a:	4a3f      	ldr	r2, [pc, #252]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800708c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007090:	6593      	str	r3, [r2, #88]	@ 0x58
 8007092:	4b3d      	ldr	r3, [pc, #244]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800709a:	60bb      	str	r3, [r7, #8]
 800709c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800709e:	2301      	movs	r3, #1
 80070a0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80070a2:	4b3a      	ldr	r3, [pc, #232]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a39      	ldr	r2, [pc, #228]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80070a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80070ae:	f7fb fea1 	bl	8002df4 <HAL_GetTick>
 80070b2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070b4:	e009      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070b6:	f7fb fe9d 	bl	8002df4 <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	d902      	bls.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80070c4:	2303      	movs	r3, #3
 80070c6:	74fb      	strb	r3, [r7, #19]
        break;
 80070c8:	e005      	b.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070ca:	4b30      	ldr	r3, [pc, #192]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d0ef      	beq.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80070d6:	7cfb      	ldrb	r3, [r7, #19]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d159      	bne.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80070dc:	4b2a      	ldr	r3, [pc, #168]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070e6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d01e      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070f2:	697a      	ldr	r2, [r7, #20]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d019      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80070f8:	4b23      	ldr	r3, [pc, #140]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007102:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007104:	4b20      	ldr	r3, [pc, #128]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800710a:	4a1f      	ldr	r2, [pc, #124]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800710c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007110:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007114:	4b1c      	ldr	r3, [pc, #112]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800711a:	4a1b      	ldr	r2, [pc, #108]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800711c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007120:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007124:	4a18      	ldr	r2, [pc, #96]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	2b00      	cmp	r3, #0
 8007134:	d016      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007136:	f7fb fe5d 	bl	8002df4 <HAL_GetTick>
 800713a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800713c:	e00b      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800713e:	f7fb fe59 	bl	8002df4 <HAL_GetTick>
 8007142:	4602      	mov	r2, r0
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	1ad3      	subs	r3, r2, r3
 8007148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800714c:	4293      	cmp	r3, r2
 800714e:	d902      	bls.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	74fb      	strb	r3, [r7, #19]
            break;
 8007154:	e006      	b.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007156:	4b0c      	ldr	r3, [pc, #48]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0ec      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007164:	7cfb      	ldrb	r3, [r7, #19]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d10b      	bne.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800716a:	4b07      	ldr	r3, [pc, #28]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800716c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007170:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007178:	4903      	ldr	r1, [pc, #12]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800717a:	4313      	orrs	r3, r2
 800717c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007180:	e008      	b.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007182:	7cfb      	ldrb	r3, [r7, #19]
 8007184:	74bb      	strb	r3, [r7, #18]
 8007186:	e005      	b.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007188:	40021000 	.word	0x40021000
 800718c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007190:	7cfb      	ldrb	r3, [r7, #19]
 8007192:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007194:	7c7b      	ldrb	r3, [r7, #17]
 8007196:	2b01      	cmp	r3, #1
 8007198:	d105      	bne.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800719a:	4ba7      	ldr	r3, [pc, #668]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800719c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800719e:	4aa6      	ldr	r2, [pc, #664]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071a4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0301 	and.w	r3, r3, #1
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00a      	beq.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80071b2:	4ba1      	ldr	r3, [pc, #644]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071b8:	f023 0203 	bic.w	r2, r3, #3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	499d      	ldr	r1, [pc, #628]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071c2:	4313      	orrs	r3, r2
 80071c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00a      	beq.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80071d4:	4b98      	ldr	r3, [pc, #608]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071da:	f023 020c 	bic.w	r2, r3, #12
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	4995      	ldr	r1, [pc, #596]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071e4:	4313      	orrs	r3, r2
 80071e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 0304 	and.w	r3, r3, #4
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d00a      	beq.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80071f6:	4b90      	ldr	r3, [pc, #576]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071fc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	498c      	ldr	r1, [pc, #560]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007206:	4313      	orrs	r3, r2
 8007208:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f003 0308 	and.w	r3, r3, #8
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00a      	beq.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007218:	4b87      	ldr	r3, [pc, #540]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800721a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800721e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	4984      	ldr	r1, [pc, #528]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007228:	4313      	orrs	r3, r2
 800722a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 0310 	and.w	r3, r3, #16
 8007236:	2b00      	cmp	r3, #0
 8007238:	d00a      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800723a:	4b7f      	ldr	r3, [pc, #508]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800723c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007240:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	695b      	ldr	r3, [r3, #20]
 8007248:	497b      	ldr	r1, [pc, #492]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800724a:	4313      	orrs	r3, r2
 800724c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0320 	and.w	r3, r3, #32
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00a      	beq.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800725c:	4b76      	ldr	r3, [pc, #472]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800725e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007262:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	699b      	ldr	r3, [r3, #24]
 800726a:	4973      	ldr	r1, [pc, #460]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800726c:	4313      	orrs	r3, r2
 800726e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00a      	beq.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800727e:	4b6e      	ldr	r3, [pc, #440]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007284:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	69db      	ldr	r3, [r3, #28]
 800728c:	496a      	ldr	r1, [pc, #424]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800728e:	4313      	orrs	r3, r2
 8007290:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00a      	beq.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80072a0:	4b65      	ldr	r3, [pc, #404]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	4962      	ldr	r1, [pc, #392]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00a      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80072c2:	4b5d      	ldr	r3, [pc, #372]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d0:	4959      	ldr	r1, [pc, #356]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072d2:	4313      	orrs	r3, r2
 80072d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00a      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80072e4:	4b54      	ldr	r3, [pc, #336]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072ea:	f023 0203 	bic.w	r2, r3, #3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f2:	4951      	ldr	r1, [pc, #324]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072f4:	4313      	orrs	r3, r2
 80072f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00a      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007306:	4b4c      	ldr	r3, [pc, #304]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800730c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007314:	4948      	ldr	r1, [pc, #288]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007316:	4313      	orrs	r3, r2
 8007318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007324:	2b00      	cmp	r3, #0
 8007326:	d015      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007328:	4b43      	ldr	r3, [pc, #268]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800732a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800732e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007336:	4940      	ldr	r1, [pc, #256]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007338:	4313      	orrs	r3, r2
 800733a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007342:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007346:	d105      	bne.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007348:	4b3b      	ldr	r3, [pc, #236]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	4a3a      	ldr	r2, [pc, #232]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800734e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007352:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800735c:	2b00      	cmp	r3, #0
 800735e:	d015      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007360:	4b35      	ldr	r3, [pc, #212]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007366:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800736e:	4932      	ldr	r1, [pc, #200]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007370:	4313      	orrs	r3, r2
 8007372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800737a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800737e:	d105      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007380:	4b2d      	ldr	r3, [pc, #180]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	4a2c      	ldr	r2, [pc, #176]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007386:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800738a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d015      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007398:	4b27      	ldr	r3, [pc, #156]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800739a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800739e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a6:	4924      	ldr	r1, [pc, #144]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073b6:	d105      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80073b8:	4b1f      	ldr	r3, [pc, #124]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	4a1e      	ldr	r2, [pc, #120]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073c2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d015      	beq.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80073d0:	4b19      	ldr	r3, [pc, #100]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073de:	4916      	ldr	r1, [pc, #88]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073ee:	d105      	bne.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80073f0:	4b11      	ldr	r3, [pc, #68]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	4a10      	ldr	r2, [pc, #64]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073fa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007404:	2b00      	cmp	r3, #0
 8007406:	d019      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007408:	4b0b      	ldr	r3, [pc, #44]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800740a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800740e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007416:	4908      	ldr	r1, [pc, #32]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007418:	4313      	orrs	r3, r2
 800741a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007422:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007426:	d109      	bne.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007428:	4b03      	ldr	r3, [pc, #12]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800742a:	68db      	ldr	r3, [r3, #12]
 800742c:	4a02      	ldr	r2, [pc, #8]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800742e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007432:	60d3      	str	r3, [r2, #12]
 8007434:	e002      	b.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007436:	bf00      	nop
 8007438:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007444:	2b00      	cmp	r3, #0
 8007446:	d015      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007448:	4b29      	ldr	r3, [pc, #164]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800744a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800744e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007456:	4926      	ldr	r1, [pc, #152]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007458:	4313      	orrs	r3, r2
 800745a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007462:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007466:	d105      	bne.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007468:	4b21      	ldr	r3, [pc, #132]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	4a20      	ldr	r2, [pc, #128]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800746e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007472:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d015      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007480:	4b1b      	ldr	r3, [pc, #108]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007486:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800748e:	4918      	ldr	r1, [pc, #96]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007490:	4313      	orrs	r3, r2
 8007492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800749a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800749e:	d105      	bne.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80074a0:	4b13      	ldr	r3, [pc, #76]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	4a12      	ldr	r2, [pc, #72]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80074a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074aa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d015      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80074b8:	4b0d      	ldr	r3, [pc, #52]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80074ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074c6:	490a      	ldr	r1, [pc, #40]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80074c8:	4313      	orrs	r3, r2
 80074ca:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074d6:	d105      	bne.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074d8:	4b05      	ldr	r3, [pc, #20]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	4a04      	ldr	r2, [pc, #16]	@ (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80074de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074e2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80074e4:	7cbb      	ldrb	r3, [r7, #18]
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3718      	adds	r7, #24
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	40021000 	.word	0x40021000

080074f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d101      	bne.n	8007506 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e09d      	b.n	8007642 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750a:	2b00      	cmp	r3, #0
 800750c:	d108      	bne.n	8007520 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007516:	d009      	beq.n	800752c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	61da      	str	r2, [r3, #28]
 800751e:	e005      	b.n	800752c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b00      	cmp	r3, #0
 800753c:	d106      	bne.n	800754c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f7fa fc6e 	bl	8001e28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2202      	movs	r2, #2
 8007550:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007562:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800756c:	d902      	bls.n	8007574 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800756e:	2300      	movs	r3, #0
 8007570:	60fb      	str	r3, [r7, #12]
 8007572:	e002      	b.n	800757a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007574:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007578:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007582:	d007      	beq.n	8007594 <HAL_SPI_Init+0xa0>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800758c:	d002      	beq.n	8007594 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80075a4:	431a      	orrs	r2, r3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	691b      	ldr	r3, [r3, #16]
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	431a      	orrs	r2, r3
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	695b      	ldr	r3, [r3, #20]
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	431a      	orrs	r2, r3
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	699b      	ldr	r3, [r3, #24]
 80075be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075c2:	431a      	orrs	r2, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80075cc:	431a      	orrs	r2, r3
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6a1b      	ldr	r3, [r3, #32]
 80075d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075d6:	ea42 0103 	orr.w	r1, r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075de:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	430a      	orrs	r2, r1
 80075e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	699b      	ldr	r3, [r3, #24]
 80075ee:	0c1b      	lsrs	r3, r3, #16
 80075f0:	f003 0204 	and.w	r2, r3, #4
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f8:	f003 0310 	and.w	r3, r3, #16
 80075fc:	431a      	orrs	r2, r3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007602:	f003 0308 	and.w	r3, r3, #8
 8007606:	431a      	orrs	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007610:	ea42 0103 	orr.w	r1, r2, r3
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	430a      	orrs	r2, r1
 8007620:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	69da      	ldr	r2, [r3, #28]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007630:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2201      	movs	r2, #1
 800763c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	3710      	adds	r7, #16
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800764a:	b580      	push	{r7, lr}
 800764c:	b088      	sub	sp, #32
 800764e:	af00      	add	r7, sp, #0
 8007650:	60f8      	str	r0, [r7, #12]
 8007652:	60b9      	str	r1, [r7, #8]
 8007654:	603b      	str	r3, [r7, #0]
 8007656:	4613      	mov	r3, r2
 8007658:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800765a:	2300      	movs	r3, #0
 800765c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007664:	2b01      	cmp	r3, #1
 8007666:	d101      	bne.n	800766c <HAL_SPI_Transmit+0x22>
 8007668:	2302      	movs	r3, #2
 800766a:	e15f      	b.n	800792c <HAL_SPI_Transmit+0x2e2>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007674:	f7fb fbbe 	bl	8002df4 <HAL_GetTick>
 8007678:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800767a:	88fb      	ldrh	r3, [r7, #6]
 800767c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007684:	b2db      	uxtb	r3, r3
 8007686:	2b01      	cmp	r3, #1
 8007688:	d002      	beq.n	8007690 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800768a:	2302      	movs	r3, #2
 800768c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800768e:	e148      	b.n	8007922 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d002      	beq.n	800769c <HAL_SPI_Transmit+0x52>
 8007696:	88fb      	ldrh	r3, [r7, #6]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d102      	bne.n	80076a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80076a0:	e13f      	b.n	8007922 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2203      	movs	r2, #3
 80076a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	88fa      	ldrh	r2, [r7, #6]
 80076ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	88fa      	ldrh	r2, [r7, #6]
 80076c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2200      	movs	r2, #0
 80076c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2200      	movs	r2, #0
 80076cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2200      	movs	r2, #0
 80076e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076ec:	d10f      	bne.n	800770e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800770c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007718:	2b40      	cmp	r3, #64	@ 0x40
 800771a:	d007      	beq.n	800772c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800772a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007734:	d94f      	bls.n	80077d6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d002      	beq.n	8007744 <HAL_SPI_Transmit+0xfa>
 800773e:	8afb      	ldrh	r3, [r7, #22]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d142      	bne.n	80077ca <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007748:	881a      	ldrh	r2, [r3, #0]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007754:	1c9a      	adds	r2, r3, #2
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800775e:	b29b      	uxth	r3, r3
 8007760:	3b01      	subs	r3, #1
 8007762:	b29a      	uxth	r2, r3
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007768:	e02f      	b.n	80077ca <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f003 0302 	and.w	r3, r3, #2
 8007774:	2b02      	cmp	r3, #2
 8007776:	d112      	bne.n	800779e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800777c:	881a      	ldrh	r2, [r3, #0]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007788:	1c9a      	adds	r2, r3, #2
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007792:	b29b      	uxth	r3, r3
 8007794:	3b01      	subs	r3, #1
 8007796:	b29a      	uxth	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800779c:	e015      	b.n	80077ca <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800779e:	f7fb fb29 	bl	8002df4 <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	683a      	ldr	r2, [r7, #0]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d803      	bhi.n	80077b6 <HAL_SPI_Transmit+0x16c>
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b4:	d102      	bne.n	80077bc <HAL_SPI_Transmit+0x172>
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d106      	bne.n	80077ca <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80077c8:	e0ab      	b.n	8007922 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1ca      	bne.n	800776a <HAL_SPI_Transmit+0x120>
 80077d4:	e080      	b.n	80078d8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d002      	beq.n	80077e4 <HAL_SPI_Transmit+0x19a>
 80077de:	8afb      	ldrh	r3, [r7, #22]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d174      	bne.n	80078ce <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d912      	bls.n	8007814 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f2:	881a      	ldrh	r2, [r3, #0]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fe:	1c9a      	adds	r2, r3, #2
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007808:	b29b      	uxth	r3, r3
 800780a:	3b02      	subs	r3, #2
 800780c:	b29a      	uxth	r2, r3
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007812:	e05c      	b.n	80078ce <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	330c      	adds	r3, #12
 800781e:	7812      	ldrb	r2, [r2, #0]
 8007820:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007826:	1c5a      	adds	r2, r3, #1
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007830:	b29b      	uxth	r3, r3
 8007832:	3b01      	subs	r3, #1
 8007834:	b29a      	uxth	r2, r3
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800783a:	e048      	b.n	80078ce <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f003 0302 	and.w	r3, r3, #2
 8007846:	2b02      	cmp	r3, #2
 8007848:	d12b      	bne.n	80078a2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800784e:	b29b      	uxth	r3, r3
 8007850:	2b01      	cmp	r3, #1
 8007852:	d912      	bls.n	800787a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007858:	881a      	ldrh	r2, [r3, #0]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007864:	1c9a      	adds	r2, r3, #2
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800786e:	b29b      	uxth	r3, r3
 8007870:	3b02      	subs	r3, #2
 8007872:	b29a      	uxth	r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007878:	e029      	b.n	80078ce <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	330c      	adds	r3, #12
 8007884:	7812      	ldrb	r2, [r2, #0]
 8007886:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788c:	1c5a      	adds	r2, r3, #1
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007896:	b29b      	uxth	r3, r3
 8007898:	3b01      	subs	r3, #1
 800789a:	b29a      	uxth	r2, r3
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80078a0:	e015      	b.n	80078ce <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078a2:	f7fb faa7 	bl	8002df4 <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d803      	bhi.n	80078ba <HAL_SPI_Transmit+0x270>
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b8:	d102      	bne.n	80078c0 <HAL_SPI_Transmit+0x276>
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d106      	bne.n	80078ce <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80078cc:	e029      	b.n	8007922 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1b1      	bne.n	800783c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	6839      	ldr	r1, [r7, #0]
 80078dc:	68f8      	ldr	r0, [r7, #12]
 80078de:	f000 f947 	bl	8007b70 <SPI_EndRxTxTransaction>
 80078e2:	4603      	mov	r3, r0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d002      	beq.n	80078ee <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2220      	movs	r2, #32
 80078ec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10a      	bne.n	800790c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078f6:	2300      	movs	r3, #0
 80078f8:	613b      	str	r3, [r7, #16]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	613b      	str	r3, [r7, #16]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	613b      	str	r3, [r7, #16]
 800790a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007910:	2b00      	cmp	r3, #0
 8007912:	d002      	beq.n	800791a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	77fb      	strb	r3, [r7, #31]
 8007918:	e003      	b.n	8007922 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800792a:	7ffb      	ldrb	r3, [r7, #31]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3720      	adds	r7, #32
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b088      	sub	sp, #32
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	603b      	str	r3, [r7, #0]
 8007940:	4613      	mov	r3, r2
 8007942:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007944:	f7fb fa56 	bl	8002df4 <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794c:	1a9b      	subs	r3, r3, r2
 800794e:	683a      	ldr	r2, [r7, #0]
 8007950:	4413      	add	r3, r2
 8007952:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007954:	f7fb fa4e 	bl	8002df4 <HAL_GetTick>
 8007958:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800795a:	4b39      	ldr	r3, [pc, #228]	@ (8007a40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	015b      	lsls	r3, r3, #5
 8007960:	0d1b      	lsrs	r3, r3, #20
 8007962:	69fa      	ldr	r2, [r7, #28]
 8007964:	fb02 f303 	mul.w	r3, r2, r3
 8007968:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800796a:	e054      	b.n	8007a16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007972:	d050      	beq.n	8007a16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007974:	f7fb fa3e 	bl	8002df4 <HAL_GetTick>
 8007978:	4602      	mov	r2, r0
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	69fa      	ldr	r2, [r7, #28]
 8007980:	429a      	cmp	r2, r3
 8007982:	d902      	bls.n	800798a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d13d      	bne.n	8007a06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	685a      	ldr	r2, [r3, #4]
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007998:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079a2:	d111      	bne.n	80079c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079ac:	d004      	beq.n	80079b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079b6:	d107      	bne.n	80079c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079d0:	d10f      	bne.n	80079f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80079e0:	601a      	str	r2, [r3, #0]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80079f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2201      	movs	r2, #1
 80079f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007a02:	2303      	movs	r3, #3
 8007a04:	e017      	b.n	8007a36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d101      	bne.n	8007a10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	3b01      	subs	r3, #1
 8007a14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	689a      	ldr	r2, [r3, #8]
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	4013      	ands	r3, r2
 8007a20:	68ba      	ldr	r2, [r7, #8]
 8007a22:	429a      	cmp	r2, r3
 8007a24:	bf0c      	ite	eq
 8007a26:	2301      	moveq	r3, #1
 8007a28:	2300      	movne	r3, #0
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d19b      	bne.n	800796c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3720      	adds	r7, #32
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	20000004 	.word	0x20000004

08007a44 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b08a      	sub	sp, #40	@ 0x28
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	607a      	str	r2, [r7, #4]
 8007a50:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007a52:	2300      	movs	r3, #0
 8007a54:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007a56:	f7fb f9cd 	bl	8002df4 <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a5e:	1a9b      	subs	r3, r3, r2
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	4413      	add	r3, r2
 8007a64:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007a66:	f7fb f9c5 	bl	8002df4 <HAL_GetTick>
 8007a6a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	330c      	adds	r3, #12
 8007a72:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007a74:	4b3d      	ldr	r3, [pc, #244]	@ (8007b6c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	00da      	lsls	r2, r3, #3
 8007a80:	1ad3      	subs	r3, r2, r3
 8007a82:	0d1b      	lsrs	r3, r3, #20
 8007a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a86:	fb02 f303 	mul.w	r3, r2, r3
 8007a8a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007a8c:	e060      	b.n	8007b50 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007a94:	d107      	bne.n	8007aa6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d104      	bne.n	8007aa6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007aa4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aac:	d050      	beq.n	8007b50 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007aae:	f7fb f9a1 	bl	8002df4 <HAL_GetTick>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	6a3b      	ldr	r3, [r7, #32]
 8007ab6:	1ad3      	subs	r3, r2, r3
 8007ab8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d902      	bls.n	8007ac4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d13d      	bne.n	8007b40 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	685a      	ldr	r2, [r3, #4]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ad2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007adc:	d111      	bne.n	8007b02 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ae6:	d004      	beq.n	8007af2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007af0:	d107      	bne.n	8007b02 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b00:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b0a:	d10f      	bne.n	8007b2c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007b1a:	601a      	str	r2, [r3, #0]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b2a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2200      	movs	r2, #0
 8007b38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007b3c:	2303      	movs	r3, #3
 8007b3e:	e010      	b.n	8007b62 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d101      	bne.n	8007b4a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	689a      	ldr	r2, [r3, #8]
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	4013      	ands	r3, r2
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d196      	bne.n	8007a8e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007b60:	2300      	movs	r3, #0
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3728      	adds	r7, #40	@ 0x28
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	20000004 	.word	0x20000004

08007b70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b086      	sub	sp, #24
 8007b74:	af02      	add	r7, sp, #8
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	2200      	movs	r2, #0
 8007b84:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f7ff ff5b 	bl	8007a44 <SPI_WaitFifoStateUntilTimeout>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d007      	beq.n	8007ba4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b98:	f043 0220 	orr.w	r2, r3, #32
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	e027      	b.n	8007bf4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	2200      	movs	r2, #0
 8007bac:	2180      	movs	r1, #128	@ 0x80
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f7ff fec0 	bl	8007934 <SPI_WaitFlagStateUntilTimeout>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d007      	beq.n	8007bca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bbe:	f043 0220 	orr.w	r2, r3, #32
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	e014      	b.n	8007bf4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f7ff ff34 	bl	8007a44 <SPI_WaitFifoStateUntilTimeout>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d007      	beq.n	8007bf2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007be6:	f043 0220 	orr.w	r2, r3, #32
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e000      	b.n	8007bf4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007bf2:	2300      	movs	r3, #0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3710      	adds	r7, #16
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d101      	bne.n	8007c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e049      	b.n	8007ca2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d106      	bne.n	8007c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7fa f944 	bl	8001eb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2202      	movs	r2, #2
 8007c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	3304      	adds	r3, #4
 8007c38:	4619      	mov	r1, r3
 8007c3a:	4610      	mov	r0, r2
 8007c3c:	f000 fae0 	bl	8008200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3708      	adds	r7, #8
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
	...

08007cac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b085      	sub	sp, #20
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d001      	beq.n	8007cc4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e04c      	b.n	8007d5e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a26      	ldr	r2, [pc, #152]	@ (8007d6c <HAL_TIM_Base_Start+0xc0>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d022      	beq.n	8007d1c <HAL_TIM_Base_Start+0x70>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cde:	d01d      	beq.n	8007d1c <HAL_TIM_Base_Start+0x70>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a22      	ldr	r2, [pc, #136]	@ (8007d70 <HAL_TIM_Base_Start+0xc4>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d018      	beq.n	8007d1c <HAL_TIM_Base_Start+0x70>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a21      	ldr	r2, [pc, #132]	@ (8007d74 <HAL_TIM_Base_Start+0xc8>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d013      	beq.n	8007d1c <HAL_TIM_Base_Start+0x70>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a1f      	ldr	r2, [pc, #124]	@ (8007d78 <HAL_TIM_Base_Start+0xcc>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d00e      	beq.n	8007d1c <HAL_TIM_Base_Start+0x70>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a1e      	ldr	r2, [pc, #120]	@ (8007d7c <HAL_TIM_Base_Start+0xd0>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d009      	beq.n	8007d1c <HAL_TIM_Base_Start+0x70>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a1c      	ldr	r2, [pc, #112]	@ (8007d80 <HAL_TIM_Base_Start+0xd4>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d004      	beq.n	8007d1c <HAL_TIM_Base_Start+0x70>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a1b      	ldr	r2, [pc, #108]	@ (8007d84 <HAL_TIM_Base_Start+0xd8>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d115      	bne.n	8007d48 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689a      	ldr	r2, [r3, #8]
 8007d22:	4b19      	ldr	r3, [pc, #100]	@ (8007d88 <HAL_TIM_Base_Start+0xdc>)
 8007d24:	4013      	ands	r3, r2
 8007d26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2b06      	cmp	r3, #6
 8007d2c:	d015      	beq.n	8007d5a <HAL_TIM_Base_Start+0xae>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d34:	d011      	beq.n	8007d5a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f042 0201 	orr.w	r2, r2, #1
 8007d44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d46:	e008      	b.n	8007d5a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f042 0201 	orr.w	r2, r2, #1
 8007d56:	601a      	str	r2, [r3, #0]
 8007d58:	e000      	b.n	8007d5c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d5a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3714      	adds	r7, #20
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	40012c00 	.word	0x40012c00
 8007d70:	40000400 	.word	0x40000400
 8007d74:	40000800 	.word	0x40000800
 8007d78:	40000c00 	.word	0x40000c00
 8007d7c:	40013400 	.word	0x40013400
 8007d80:	40014000 	.word	0x40014000
 8007d84:	40015000 	.word	0x40015000
 8007d88:	00010007 	.word	0x00010007

08007d8c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	6a1a      	ldr	r2, [r3, #32]
 8007d9a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007d9e:	4013      	ands	r3, r2
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d10f      	bne.n	8007dc4 <HAL_TIM_Base_Stop+0x38>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	6a1a      	ldr	r2, [r3, #32]
 8007daa:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007dae:	4013      	ands	r3, r2
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d107      	bne.n	8007dc4 <HAL_TIM_Base_Stop+0x38>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	681a      	ldr	r2, [r3, #0]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f022 0201 	bic.w	r2, r2, #1
 8007dc2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	370c      	adds	r7, #12
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr

08007dda <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b082      	sub	sp, #8
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d101      	bne.n	8007dec <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e049      	b.n	8007e80 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d106      	bne.n	8007e06 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 f841 	bl	8007e88 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2202      	movs	r2, #2
 8007e0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	3304      	adds	r3, #4
 8007e16:	4619      	mov	r1, r3
 8007e18:	4610      	mov	r0, r2
 8007e1a:	f000 f9f1 	bl	8008200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2201      	movs	r2, #1
 8007e22:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2201      	movs	r2, #1
 8007e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2201      	movs	r2, #1
 8007e52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2201      	movs	r2, #1
 8007e62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2201      	movs	r2, #1
 8007e6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3708      	adds	r7, #8
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007e90:	bf00      	nop
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr

08007e9c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b086      	sub	sp, #24
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d101      	bne.n	8007eba <HAL_TIM_IC_ConfigChannel+0x1e>
 8007eb6:	2302      	movs	r3, #2
 8007eb8:	e088      	b.n	8007fcc <HAL_TIM_IC_ConfigChannel+0x130>
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d11b      	bne.n	8007f00 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007ed8:	f000 fa46 	bl	8008368 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	699a      	ldr	r2, [r3, #24]
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f022 020c 	bic.w	r2, r2, #12
 8007eea:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	6999      	ldr	r1, [r3, #24]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	689a      	ldr	r2, [r3, #8]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	430a      	orrs	r2, r1
 8007efc:	619a      	str	r2, [r3, #24]
 8007efe:	e060      	b.n	8007fc2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2b04      	cmp	r3, #4
 8007f04:	d11c      	bne.n	8007f40 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007f16:	f000 faca 	bl	80084ae <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	699a      	ldr	r2, [r3, #24]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007f28:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	6999      	ldr	r1, [r3, #24]
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	021a      	lsls	r2, r3, #8
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	619a      	str	r2, [r3, #24]
 8007f3e:	e040      	b.n	8007fc2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2b08      	cmp	r3, #8
 8007f44:	d11b      	bne.n	8007f7e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007f56:	f000 fb17 	bl	8008588 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	69da      	ldr	r2, [r3, #28]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f022 020c 	bic.w	r2, r2, #12
 8007f68:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	69d9      	ldr	r1, [r3, #28]
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	689a      	ldr	r2, [r3, #8]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	61da      	str	r2, [r3, #28]
 8007f7c:	e021      	b.n	8007fc2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2b0c      	cmp	r3, #12
 8007f82:	d11c      	bne.n	8007fbe <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007f94:	f000 fb34 	bl	8008600 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	69da      	ldr	r2, [r3, #28]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007fa6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	69d9      	ldr	r1, [r3, #28]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	021a      	lsls	r2, r3, #8
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	430a      	orrs	r2, r1
 8007fba:	61da      	str	r2, [r3, #28]
 8007fbc:	e001      	b.n	8007fc2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007fca:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3718      	adds	r7, #24
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d101      	bne.n	8007ff0 <HAL_TIM_ConfigClockSource+0x1c>
 8007fec:	2302      	movs	r3, #2
 8007fee:	e0f6      	b.n	80081de <HAL_TIM_ConfigClockSource+0x20a>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2202      	movs	r2, #2
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800800e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008012:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800801a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68ba      	ldr	r2, [r7, #8]
 8008022:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a6f      	ldr	r2, [pc, #444]	@ (80081e8 <HAL_TIM_ConfigClockSource+0x214>)
 800802a:	4293      	cmp	r3, r2
 800802c:	f000 80c1 	beq.w	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 8008030:	4a6d      	ldr	r2, [pc, #436]	@ (80081e8 <HAL_TIM_ConfigClockSource+0x214>)
 8008032:	4293      	cmp	r3, r2
 8008034:	f200 80c6 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8008038:	4a6c      	ldr	r2, [pc, #432]	@ (80081ec <HAL_TIM_ConfigClockSource+0x218>)
 800803a:	4293      	cmp	r3, r2
 800803c:	f000 80b9 	beq.w	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 8008040:	4a6a      	ldr	r2, [pc, #424]	@ (80081ec <HAL_TIM_ConfigClockSource+0x218>)
 8008042:	4293      	cmp	r3, r2
 8008044:	f200 80be 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8008048:	4a69      	ldr	r2, [pc, #420]	@ (80081f0 <HAL_TIM_ConfigClockSource+0x21c>)
 800804a:	4293      	cmp	r3, r2
 800804c:	f000 80b1 	beq.w	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 8008050:	4a67      	ldr	r2, [pc, #412]	@ (80081f0 <HAL_TIM_ConfigClockSource+0x21c>)
 8008052:	4293      	cmp	r3, r2
 8008054:	f200 80b6 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8008058:	4a66      	ldr	r2, [pc, #408]	@ (80081f4 <HAL_TIM_ConfigClockSource+0x220>)
 800805a:	4293      	cmp	r3, r2
 800805c:	f000 80a9 	beq.w	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 8008060:	4a64      	ldr	r2, [pc, #400]	@ (80081f4 <HAL_TIM_ConfigClockSource+0x220>)
 8008062:	4293      	cmp	r3, r2
 8008064:	f200 80ae 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8008068:	4a63      	ldr	r2, [pc, #396]	@ (80081f8 <HAL_TIM_ConfigClockSource+0x224>)
 800806a:	4293      	cmp	r3, r2
 800806c:	f000 80a1 	beq.w	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 8008070:	4a61      	ldr	r2, [pc, #388]	@ (80081f8 <HAL_TIM_ConfigClockSource+0x224>)
 8008072:	4293      	cmp	r3, r2
 8008074:	f200 80a6 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8008078:	4a60      	ldr	r2, [pc, #384]	@ (80081fc <HAL_TIM_ConfigClockSource+0x228>)
 800807a:	4293      	cmp	r3, r2
 800807c:	f000 8099 	beq.w	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 8008080:	4a5e      	ldr	r2, [pc, #376]	@ (80081fc <HAL_TIM_ConfigClockSource+0x228>)
 8008082:	4293      	cmp	r3, r2
 8008084:	f200 809e 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8008088:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800808c:	f000 8091 	beq.w	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 8008090:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008094:	f200 8096 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8008098:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800809c:	f000 8089 	beq.w	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 80080a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080a4:	f200 808e 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080ac:	d03e      	beq.n	800812c <HAL_TIM_ConfigClockSource+0x158>
 80080ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080b2:	f200 8087 	bhi.w	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ba:	f000 8086 	beq.w	80081ca <HAL_TIM_ConfigClockSource+0x1f6>
 80080be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080c2:	d87f      	bhi.n	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080c4:	2b70      	cmp	r3, #112	@ 0x70
 80080c6:	d01a      	beq.n	80080fe <HAL_TIM_ConfigClockSource+0x12a>
 80080c8:	2b70      	cmp	r3, #112	@ 0x70
 80080ca:	d87b      	bhi.n	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080cc:	2b60      	cmp	r3, #96	@ 0x60
 80080ce:	d050      	beq.n	8008172 <HAL_TIM_ConfigClockSource+0x19e>
 80080d0:	2b60      	cmp	r3, #96	@ 0x60
 80080d2:	d877      	bhi.n	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080d4:	2b50      	cmp	r3, #80	@ 0x50
 80080d6:	d03c      	beq.n	8008152 <HAL_TIM_ConfigClockSource+0x17e>
 80080d8:	2b50      	cmp	r3, #80	@ 0x50
 80080da:	d873      	bhi.n	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080dc:	2b40      	cmp	r3, #64	@ 0x40
 80080de:	d058      	beq.n	8008192 <HAL_TIM_ConfigClockSource+0x1be>
 80080e0:	2b40      	cmp	r3, #64	@ 0x40
 80080e2:	d86f      	bhi.n	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080e4:	2b30      	cmp	r3, #48	@ 0x30
 80080e6:	d064      	beq.n	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 80080e8:	2b30      	cmp	r3, #48	@ 0x30
 80080ea:	d86b      	bhi.n	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080ec:	2b20      	cmp	r3, #32
 80080ee:	d060      	beq.n	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 80080f0:	2b20      	cmp	r3, #32
 80080f2:	d867      	bhi.n	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d05c      	beq.n	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 80080f8:	2b10      	cmp	r3, #16
 80080fa:	d05a      	beq.n	80081b2 <HAL_TIM_ConfigClockSource+0x1de>
 80080fc:	e062      	b.n	80081c4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800810e:	f000 fad1 	bl	80086b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008120:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	68ba      	ldr	r2, [r7, #8]
 8008128:	609a      	str	r2, [r3, #8]
      break;
 800812a:	e04f      	b.n	80081cc <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800813c:	f000 faba 	bl	80086b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	689a      	ldr	r2, [r3, #8]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800814e:	609a      	str	r2, [r3, #8]
      break;
 8008150:	e03c      	b.n	80081cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800815e:	461a      	mov	r2, r3
 8008160:	f000 f976 	bl	8008450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	2150      	movs	r1, #80	@ 0x50
 800816a:	4618      	mov	r0, r3
 800816c:	f000 fa85 	bl	800867a <TIM_ITRx_SetConfig>
      break;
 8008170:	e02c      	b.n	80081cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800817e:	461a      	mov	r2, r3
 8008180:	f000 f9d2 	bl	8008528 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2160      	movs	r1, #96	@ 0x60
 800818a:	4618      	mov	r0, r3
 800818c:	f000 fa75 	bl	800867a <TIM_ITRx_SetConfig>
      break;
 8008190:	e01c      	b.n	80081cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800819e:	461a      	mov	r2, r3
 80081a0:	f000 f956 	bl	8008450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2140      	movs	r1, #64	@ 0x40
 80081aa:	4618      	mov	r0, r3
 80081ac:	f000 fa65 	bl	800867a <TIM_ITRx_SetConfig>
      break;
 80081b0:	e00c      	b.n	80081cc <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4619      	mov	r1, r3
 80081bc:	4610      	mov	r0, r2
 80081be:	f000 fa5c 	bl	800867a <TIM_ITRx_SetConfig>
      break;
 80081c2:	e003      	b.n	80081cc <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	73fb      	strb	r3, [r7, #15]
      break;
 80081c8:	e000      	b.n	80081cc <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80081ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80081dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3710      	adds	r7, #16
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	00100070 	.word	0x00100070
 80081ec:	00100060 	.word	0x00100060
 80081f0:	00100050 	.word	0x00100050
 80081f4:	00100040 	.word	0x00100040
 80081f8:	00100030 	.word	0x00100030
 80081fc:	00100020 	.word	0x00100020

08008200 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	4a4c      	ldr	r2, [pc, #304]	@ (8008344 <TIM_Base_SetConfig+0x144>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d017      	beq.n	8008248 <TIM_Base_SetConfig+0x48>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800821e:	d013      	beq.n	8008248 <TIM_Base_SetConfig+0x48>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	4a49      	ldr	r2, [pc, #292]	@ (8008348 <TIM_Base_SetConfig+0x148>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d00f      	beq.n	8008248 <TIM_Base_SetConfig+0x48>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	4a48      	ldr	r2, [pc, #288]	@ (800834c <TIM_Base_SetConfig+0x14c>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d00b      	beq.n	8008248 <TIM_Base_SetConfig+0x48>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	4a47      	ldr	r2, [pc, #284]	@ (8008350 <TIM_Base_SetConfig+0x150>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d007      	beq.n	8008248 <TIM_Base_SetConfig+0x48>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	4a46      	ldr	r2, [pc, #280]	@ (8008354 <TIM_Base_SetConfig+0x154>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d003      	beq.n	8008248 <TIM_Base_SetConfig+0x48>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4a45      	ldr	r2, [pc, #276]	@ (8008358 <TIM_Base_SetConfig+0x158>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d108      	bne.n	800825a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800824e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	68fa      	ldr	r2, [r7, #12]
 8008256:	4313      	orrs	r3, r2
 8008258:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a39      	ldr	r2, [pc, #228]	@ (8008344 <TIM_Base_SetConfig+0x144>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d023      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008268:	d01f      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a36      	ldr	r2, [pc, #216]	@ (8008348 <TIM_Base_SetConfig+0x148>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d01b      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a35      	ldr	r2, [pc, #212]	@ (800834c <TIM_Base_SetConfig+0x14c>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d017      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4a34      	ldr	r2, [pc, #208]	@ (8008350 <TIM_Base_SetConfig+0x150>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d013      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4a33      	ldr	r2, [pc, #204]	@ (8008354 <TIM_Base_SetConfig+0x154>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d00f      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4a33      	ldr	r2, [pc, #204]	@ (800835c <TIM_Base_SetConfig+0x15c>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d00b      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4a32      	ldr	r2, [pc, #200]	@ (8008360 <TIM_Base_SetConfig+0x160>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d007      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4a31      	ldr	r2, [pc, #196]	@ (8008364 <TIM_Base_SetConfig+0x164>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d003      	beq.n	80082aa <TIM_Base_SetConfig+0xaa>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	4a2c      	ldr	r2, [pc, #176]	@ (8008358 <TIM_Base_SetConfig+0x158>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d108      	bne.n	80082bc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	4313      	orrs	r3, r2
 80082ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	695b      	ldr	r3, [r3, #20]
 80082c6:	4313      	orrs	r3, r2
 80082c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	689a      	ldr	r2, [r3, #8]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	4a18      	ldr	r2, [pc, #96]	@ (8008344 <TIM_Base_SetConfig+0x144>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d013      	beq.n	8008310 <TIM_Base_SetConfig+0x110>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4a1a      	ldr	r2, [pc, #104]	@ (8008354 <TIM_Base_SetConfig+0x154>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d00f      	beq.n	8008310 <TIM_Base_SetConfig+0x110>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a1a      	ldr	r2, [pc, #104]	@ (800835c <TIM_Base_SetConfig+0x15c>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d00b      	beq.n	8008310 <TIM_Base_SetConfig+0x110>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	4a19      	ldr	r2, [pc, #100]	@ (8008360 <TIM_Base_SetConfig+0x160>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d007      	beq.n	8008310 <TIM_Base_SetConfig+0x110>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	4a18      	ldr	r2, [pc, #96]	@ (8008364 <TIM_Base_SetConfig+0x164>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d003      	beq.n	8008310 <TIM_Base_SetConfig+0x110>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4a13      	ldr	r2, [pc, #76]	@ (8008358 <TIM_Base_SetConfig+0x158>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d103      	bne.n	8008318 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	691a      	ldr	r2, [r3, #16]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	691b      	ldr	r3, [r3, #16]
 8008322:	f003 0301 	and.w	r3, r3, #1
 8008326:	2b01      	cmp	r3, #1
 8008328:	d105      	bne.n	8008336 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	f023 0201 	bic.w	r2, r3, #1
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	611a      	str	r2, [r3, #16]
  }
}
 8008336:	bf00      	nop
 8008338:	3714      	adds	r7, #20
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr
 8008342:	bf00      	nop
 8008344:	40012c00 	.word	0x40012c00
 8008348:	40000400 	.word	0x40000400
 800834c:	40000800 	.word	0x40000800
 8008350:	40000c00 	.word	0x40000c00
 8008354:	40013400 	.word	0x40013400
 8008358:	40015000 	.word	0x40015000
 800835c:	40014000 	.word	0x40014000
 8008360:	40014400 	.word	0x40014400
 8008364:	40014800 	.word	0x40014800

08008368 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008368:	b480      	push	{r7}
 800836a:	b087      	sub	sp, #28
 800836c:	af00      	add	r7, sp, #0
 800836e:	60f8      	str	r0, [r7, #12]
 8008370:	60b9      	str	r1, [r7, #8]
 8008372:	607a      	str	r2, [r7, #4]
 8008374:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	6a1b      	ldr	r3, [r3, #32]
 800837a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6a1b      	ldr	r3, [r3, #32]
 8008380:	f023 0201 	bic.w	r2, r3, #1
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	699b      	ldr	r3, [r3, #24]
 800838c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	4a28      	ldr	r2, [pc, #160]	@ (8008434 <TIM_TI1_SetConfig+0xcc>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d01b      	beq.n	80083ce <TIM_TI1_SetConfig+0x66>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800839c:	d017      	beq.n	80083ce <TIM_TI1_SetConfig+0x66>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	4a25      	ldr	r2, [pc, #148]	@ (8008438 <TIM_TI1_SetConfig+0xd0>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d013      	beq.n	80083ce <TIM_TI1_SetConfig+0x66>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	4a24      	ldr	r2, [pc, #144]	@ (800843c <TIM_TI1_SetConfig+0xd4>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d00f      	beq.n	80083ce <TIM_TI1_SetConfig+0x66>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	4a23      	ldr	r2, [pc, #140]	@ (8008440 <TIM_TI1_SetConfig+0xd8>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d00b      	beq.n	80083ce <TIM_TI1_SetConfig+0x66>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	4a22      	ldr	r2, [pc, #136]	@ (8008444 <TIM_TI1_SetConfig+0xdc>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d007      	beq.n	80083ce <TIM_TI1_SetConfig+0x66>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	4a21      	ldr	r2, [pc, #132]	@ (8008448 <TIM_TI1_SetConfig+0xe0>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d003      	beq.n	80083ce <TIM_TI1_SetConfig+0x66>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	4a20      	ldr	r2, [pc, #128]	@ (800844c <TIM_TI1_SetConfig+0xe4>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d101      	bne.n	80083d2 <TIM_TI1_SetConfig+0x6a>
 80083ce:	2301      	movs	r3, #1
 80083d0:	e000      	b.n	80083d4 <TIM_TI1_SetConfig+0x6c>
 80083d2:	2300      	movs	r3, #0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d008      	beq.n	80083ea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	f023 0303 	bic.w	r3, r3, #3
 80083de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	617b      	str	r3, [r7, #20]
 80083e8:	e003      	b.n	80083f2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	f043 0301 	orr.w	r3, r3, #1
 80083f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80083f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	011b      	lsls	r3, r3, #4
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	697a      	ldr	r2, [r7, #20]
 8008402:	4313      	orrs	r3, r2
 8008404:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	f023 030a 	bic.w	r3, r3, #10
 800840c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	f003 030a 	and.w	r3, r3, #10
 8008414:	693a      	ldr	r2, [r7, #16]
 8008416:	4313      	orrs	r3, r2
 8008418:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	697a      	ldr	r2, [r7, #20]
 800841e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	693a      	ldr	r2, [r7, #16]
 8008424:	621a      	str	r2, [r3, #32]
}
 8008426:	bf00      	nop
 8008428:	371c      	adds	r7, #28
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	40012c00 	.word	0x40012c00
 8008438:	40000400 	.word	0x40000400
 800843c:	40000800 	.word	0x40000800
 8008440:	40000c00 	.word	0x40000c00
 8008444:	40013400 	.word	0x40013400
 8008448:	40014000 	.word	0x40014000
 800844c:	40015000 	.word	0x40015000

08008450 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008450:	b480      	push	{r7}
 8008452:	b087      	sub	sp, #28
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	6a1b      	ldr	r3, [r3, #32]
 8008466:	f023 0201 	bic.w	r2, r3, #1
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	699b      	ldr	r3, [r3, #24]
 8008472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800847a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	011b      	lsls	r3, r3, #4
 8008480:	693a      	ldr	r2, [r7, #16]
 8008482:	4313      	orrs	r3, r2
 8008484:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	f023 030a 	bic.w	r3, r3, #10
 800848c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800848e:	697a      	ldr	r2, [r7, #20]
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	4313      	orrs	r3, r2
 8008494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	693a      	ldr	r2, [r7, #16]
 800849a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	697a      	ldr	r2, [r7, #20]
 80084a0:	621a      	str	r2, [r3, #32]
}
 80084a2:	bf00      	nop
 80084a4:	371c      	adds	r7, #28
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr

080084ae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80084ae:	b480      	push	{r7}
 80084b0:	b087      	sub	sp, #28
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	60f8      	str	r0, [r7, #12]
 80084b6:	60b9      	str	r1, [r7, #8]
 80084b8:	607a      	str	r2, [r7, #4]
 80084ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6a1b      	ldr	r3, [r3, #32]
 80084c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	f023 0210 	bic.w	r2, r3, #16
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	699b      	ldr	r3, [r3, #24]
 80084d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	021b      	lsls	r3, r3, #8
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	031b      	lsls	r3, r3, #12
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	693a      	ldr	r2, [r7, #16]
 80084f6:	4313      	orrs	r3, r2
 80084f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008500:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	011b      	lsls	r3, r3, #4
 8008506:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800850a:	697a      	ldr	r2, [r7, #20]
 800850c:	4313      	orrs	r3, r2
 800850e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	693a      	ldr	r2, [r7, #16]
 8008514:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	697a      	ldr	r2, [r7, #20]
 800851a:	621a      	str	r2, [r3, #32]
}
 800851c:	bf00      	nop
 800851e:	371c      	adds	r7, #28
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008528:	b480      	push	{r7}
 800852a:	b087      	sub	sp, #28
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6a1b      	ldr	r3, [r3, #32]
 8008538:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6a1b      	ldr	r3, [r3, #32]
 800853e:	f023 0210 	bic.w	r2, r3, #16
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	699b      	ldr	r3, [r3, #24]
 800854a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	031b      	lsls	r3, r3, #12
 8008558:	693a      	ldr	r2, [r7, #16]
 800855a:	4313      	orrs	r3, r2
 800855c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008564:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	011b      	lsls	r3, r3, #4
 800856a:	697a      	ldr	r2, [r7, #20]
 800856c:	4313      	orrs	r3, r2
 800856e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	693a      	ldr	r2, [r7, #16]
 8008574:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	697a      	ldr	r2, [r7, #20]
 800857a:	621a      	str	r2, [r3, #32]
}
 800857c:	bf00      	nop
 800857e:	371c      	adds	r7, #28
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008588:	b480      	push	{r7}
 800858a:	b087      	sub	sp, #28
 800858c:	af00      	add	r7, sp, #0
 800858e:	60f8      	str	r0, [r7, #12]
 8008590:	60b9      	str	r1, [r7, #8]
 8008592:	607a      	str	r2, [r7, #4]
 8008594:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6a1b      	ldr	r3, [r3, #32]
 800859a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6a1b      	ldr	r3, [r3, #32]
 80085a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	69db      	ldr	r3, [r3, #28]
 80085ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	f023 0303 	bic.w	r3, r3, #3
 80085b4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80085b6:	693a      	ldr	r2, [r7, #16]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80085c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	011b      	lsls	r3, r3, #4
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	693a      	ldr	r2, [r7, #16]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80085d8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	021b      	lsls	r3, r3, #8
 80085de:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80085e2:	697a      	ldr	r2, [r7, #20]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	697a      	ldr	r2, [r7, #20]
 80085f2:	621a      	str	r2, [r3, #32]
}
 80085f4:	bf00      	nop
 80085f6:	371c      	adds	r7, #28
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008600:	b480      	push	{r7}
 8008602:	b087      	sub	sp, #28
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
 800860c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	6a1b      	ldr	r3, [r3, #32]
 8008612:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6a1b      	ldr	r3, [r3, #32]
 8008618:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	69db      	ldr	r3, [r3, #28]
 8008624:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800862c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	021b      	lsls	r3, r3, #8
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	4313      	orrs	r3, r2
 8008636:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800863e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	031b      	lsls	r3, r3, #12
 8008644:	b29b      	uxth	r3, r3
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	4313      	orrs	r3, r2
 800864a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008652:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	031b      	lsls	r3, r3, #12
 8008658:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800865c:	697a      	ldr	r2, [r7, #20]
 800865e:	4313      	orrs	r3, r2
 8008660:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	693a      	ldr	r2, [r7, #16]
 8008666:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	697a      	ldr	r2, [r7, #20]
 800866c:	621a      	str	r2, [r3, #32]
}
 800866e:	bf00      	nop
 8008670:	371c      	adds	r7, #28
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr

0800867a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800867a:	b480      	push	{r7}
 800867c:	b085      	sub	sp, #20
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
 8008682:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008694:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	4313      	orrs	r3, r2
 800869c:	f043 0307 	orr.w	r3, r3, #7
 80086a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	609a      	str	r2, [r3, #8]
}
 80086a8:	bf00      	nop
 80086aa:	3714      	adds	r7, #20
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b087      	sub	sp, #28
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
 80086c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	021a      	lsls	r2, r3, #8
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	431a      	orrs	r2, r3
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	4313      	orrs	r3, r2
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	697a      	ldr	r2, [r7, #20]
 80086e6:	609a      	str	r2, [r3, #8]
}
 80086e8:	bf00      	nop
 80086ea:	371c      	adds	r7, #28
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008704:	2b01      	cmp	r3, #1
 8008706:	d101      	bne.n	800870c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008708:	2302      	movs	r3, #2
 800870a:	e074      	b.n	80087f6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2202      	movs	r2, #2
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	689b      	ldr	r3, [r3, #8]
 800872a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a34      	ldr	r2, [pc, #208]	@ (8008804 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d009      	beq.n	800874a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a33      	ldr	r2, [pc, #204]	@ (8008808 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d004      	beq.n	800874a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a31      	ldr	r2, [pc, #196]	@ (800880c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d108      	bne.n	800875c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008750:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	68fa      	ldr	r2, [r7, #12]
 8008758:	4313      	orrs	r3, r2
 800875a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008766:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	68fa      	ldr	r2, [r7, #12]
 800876e:	4313      	orrs	r3, r2
 8008770:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	68fa      	ldr	r2, [r7, #12]
 8008778:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a21      	ldr	r2, [pc, #132]	@ (8008804 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d022      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878c:	d01d      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a1f      	ldr	r2, [pc, #124]	@ (8008810 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d018      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a1d      	ldr	r2, [pc, #116]	@ (8008814 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d013      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a1c      	ldr	r2, [pc, #112]	@ (8008818 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d00e      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a15      	ldr	r2, [pc, #84]	@ (8008808 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d009      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a18      	ldr	r2, [pc, #96]	@ (800881c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d004      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a11      	ldr	r2, [pc, #68]	@ (800880c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d10c      	bne.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	68ba      	ldr	r2, [r7, #8]
 80087d8:	4313      	orrs	r3, r2
 80087da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68ba      	ldr	r2, [r7, #8]
 80087e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	40012c00 	.word	0x40012c00
 8008808:	40013400 	.word	0x40013400
 800880c:	40015000 	.word	0x40015000
 8008810:	40000400 	.word	0x40000400
 8008814:	40000800 	.word	0x40000800
 8008818:	40000c00 	.word	0x40000c00
 800881c:	40014000 	.word	0x40014000

08008820 <HAL_TIMEx_TISelection>:
  *         (**) Register not available in all devices.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel)
{
 8008820:	b480      	push	{r7}
 8008822:	b087      	sub	sp, #28
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800882c:	2300      	movs	r3, #0
 800882e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_TIM_TISEL_TIX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_TISEL(TISelection));

  __HAL_LOCK(htim);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008836:	2b01      	cmp	r3, #1
 8008838:	d101      	bne.n	800883e <HAL_TIMEx_TISelection+0x1e>
 800883a:	2302      	movs	r3, #2
 800883c:	e073      	b.n	8008926 <HAL_TIMEx_TISelection+0x106>
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2201      	movs	r2, #1
 8008842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2b0c      	cmp	r3, #12
 800884a:	d864      	bhi.n	8008916 <HAL_TIMEx_TISelection+0xf6>
 800884c:	a201      	add	r2, pc, #4	@ (adr r2, 8008854 <HAL_TIMEx_TISelection+0x34>)
 800884e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008852:	bf00      	nop
 8008854:	08008889 	.word	0x08008889
 8008858:	08008917 	.word	0x08008917
 800885c:	08008917 	.word	0x08008917
 8008860:	08008917 	.word	0x08008917
 8008864:	080088d5 	.word	0x080088d5
 8008868:	08008917 	.word	0x08008917
 800886c:	08008917 	.word	0x08008917
 8008870:	08008917 	.word	0x08008917
 8008874:	080088eb 	.word	0x080088eb
 8008878:	08008917 	.word	0x08008917
 800887c:	08008917 	.word	0x08008917
 8008880:	08008917 	.word	0x08008917
 8008884:	08008901 	.word	0x08008901
  {
    case TIM_CHANNEL_1:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI1SEL, TISelection);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800888e:	f023 010f 	bic.w	r1, r3, #15
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	430a      	orrs	r2, r1
 800889a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* If required, set OR bit to request HSE/32 clock */
      if (IS_TIM_HSE32_INSTANCE(htim->Instance))
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a24      	ldr	r2, [pc, #144]	@ (8008934 <HAL_TIMEx_TISelection+0x114>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d004      	beq.n	80088b0 <HAL_TIMEx_TISelection+0x90>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a23      	ldr	r2, [pc, #140]	@ (8008938 <HAL_TIMEx_TISelection+0x118>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d108      	bne.n	80088c2 <HAL_TIMEx_TISelection+0xa2>
      {
        SET_BIT(htim->Instance->OR, TIM_OR_HSE32EN);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f042 0201 	orr.w	r2, r2, #1
 80088be:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      else
      {
        CLEAR_BIT(htim->Instance->OR, TIM_OR_HSE32EN);
      }
      break;
 80088c0:	e02c      	b.n	800891c <HAL_TIMEx_TISelection+0xfc>
        CLEAR_BIT(htim->Instance->OR, TIM_OR_HSE32EN);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f022 0201 	bic.w	r2, r2, #1
 80088d0:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 80088d2:	e023      	b.n	800891c <HAL_TIMEx_TISelection+0xfc>
    case TIM_CHANNEL_2:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI2SEL, TISelection);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088da:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68ba      	ldr	r2, [r7, #8]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 80088e8:	e018      	b.n	800891c <HAL_TIMEx_TISelection+0xfc>
    case TIM_CHANNEL_3:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI3SEL, TISelection);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088f0:	f423 2170 	bic.w	r1, r3, #983040	@ 0xf0000
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 80088fe:	e00d      	b.n	800891c <HAL_TIMEx_TISelection+0xfc>
    case TIM_CHANNEL_4:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI4SEL, TISelection);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008906:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68ba      	ldr	r2, [r7, #8]
 8008910:	430a      	orrs	r2, r1
 8008912:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8008914:	e002      	b.n	800891c <HAL_TIMEx_TISelection+0xfc>
    default:
      status = HAL_ERROR;
 8008916:	2301      	movs	r3, #1
 8008918:	75fb      	strb	r3, [r7, #23]
      break;
 800891a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008924:	7dfb      	ldrb	r3, [r7, #23]
}
 8008926:	4618      	mov	r0, r3
 8008928:	371c      	adds	r7, #28
 800892a:	46bd      	mov	sp, r7
 800892c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008930:	4770      	bx	lr
 8008932:	bf00      	nop
 8008934:	40014400 	.word	0x40014400
 8008938:	40014800 	.word	0x40014800

0800893c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d101      	bne.n	800894e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e042      	b.n	80089d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008954:	2b00      	cmp	r3, #0
 8008956:	d106      	bne.n	8008966 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f7f9 fb2d 	bl	8001fc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2224      	movs	r2, #36	@ 0x24
 800896a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f022 0201 	bic.w	r2, r2, #1
 800897c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008982:	2b00      	cmp	r3, #0
 8008984:	d002      	beq.n	800898c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 fe8e 	bl	80096a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 fb8f 	bl	80090b0 <UART_SetConfig>
 8008992:	4603      	mov	r3, r0
 8008994:	2b01      	cmp	r3, #1
 8008996:	d101      	bne.n	800899c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008998:	2301      	movs	r3, #1
 800899a:	e01b      	b.n	80089d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	685a      	ldr	r2, [r3, #4]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80089aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	689a      	ldr	r2, [r3, #8]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80089ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f042 0201 	orr.w	r2, r2, #1
 80089ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 ff0d 	bl	80097ec <UART_CheckIdleState>
 80089d2:	4603      	mov	r3, r0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3708      	adds	r7, #8
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b0ba      	sub	sp, #232	@ 0xe8
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	69db      	ldr	r3, [r3, #28]
 80089ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008a02:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008a06:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008a10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d11b      	bne.n	8008a50 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008a18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a1c:	f003 0320 	and.w	r3, r3, #32
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d015      	beq.n	8008a50 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a28:	f003 0320 	and.w	r3, r3, #32
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d105      	bne.n	8008a3c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008a30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d009      	beq.n	8008a50 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f000 8300 	beq.w	8009046 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	4798      	blx	r3
      }
      return;
 8008a4e:	e2fa      	b.n	8009046 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008a50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	f000 8123 	beq.w	8008ca0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008a5a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008a5e:	4b8d      	ldr	r3, [pc, #564]	@ (8008c94 <HAL_UART_IRQHandler+0x2b8>)
 8008a60:	4013      	ands	r3, r2
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d106      	bne.n	8008a74 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008a66:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008a6a:	4b8b      	ldr	r3, [pc, #556]	@ (8008c98 <HAL_UART_IRQHandler+0x2bc>)
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f000 8116 	beq.w	8008ca0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a78:	f003 0301 	and.w	r3, r3, #1
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d011      	beq.n	8008aa4 <HAL_UART_IRQHandler+0xc8>
 8008a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00b      	beq.n	8008aa4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	2201      	movs	r2, #1
 8008a92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a9a:	f043 0201 	orr.w	r2, r3, #1
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aa8:	f003 0302 	and.w	r3, r3, #2
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d011      	beq.n	8008ad4 <HAL_UART_IRQHandler+0xf8>
 8008ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ab4:	f003 0301 	and.w	r3, r3, #1
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d00b      	beq.n	8008ad4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2202      	movs	r2, #2
 8008ac2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aca:	f043 0204 	orr.w	r2, r3, #4
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ad8:	f003 0304 	and.w	r3, r3, #4
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d011      	beq.n	8008b04 <HAL_UART_IRQHandler+0x128>
 8008ae0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d00b      	beq.n	8008b04 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2204      	movs	r2, #4
 8008af2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008afa:	f043 0202 	orr.w	r2, r3, #2
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b08:	f003 0308 	and.w	r3, r3, #8
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d017      	beq.n	8008b40 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b14:	f003 0320 	and.w	r3, r3, #32
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d105      	bne.n	8008b28 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008b1c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008b20:	4b5c      	ldr	r3, [pc, #368]	@ (8008c94 <HAL_UART_IRQHandler+0x2b8>)
 8008b22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00b      	beq.n	8008b40 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	2208      	movs	r2, #8
 8008b2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b36:	f043 0208 	orr.w	r2, r3, #8
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d012      	beq.n	8008b72 <HAL_UART_IRQHandler+0x196>
 8008b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00c      	beq.n	8008b72 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b68:	f043 0220 	orr.w	r2, r3, #32
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	f000 8266 	beq.w	800904a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b82:	f003 0320 	and.w	r3, r3, #32
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d013      	beq.n	8008bb2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008b8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b8e:	f003 0320 	and.w	r3, r3, #32
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d105      	bne.n	8008ba2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008b96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d007      	beq.n	8008bb2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d003      	beq.n	8008bb2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bb8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc6:	2b40      	cmp	r3, #64	@ 0x40
 8008bc8:	d005      	beq.n	8008bd6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008bca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008bce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d054      	beq.n	8008c80 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f001 f807 	bl	8009bea <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008be6:	2b40      	cmp	r3, #64	@ 0x40
 8008be8:	d146      	bne.n	8008c78 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	3308      	adds	r3, #8
 8008bf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008bf8:	e853 3f00 	ldrex	r3, [r3]
 8008bfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	3308      	adds	r3, #8
 8008c12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c26:	e841 2300 	strex	r3, r2, [r1]
 8008c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d1d9      	bne.n	8008bea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d017      	beq.n	8008c70 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c46:	4a15      	ldr	r2, [pc, #84]	@ (8008c9c <HAL_UART_IRQHandler+0x2c0>)
 8008c48:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c50:	4618      	mov	r0, r3
 8008c52:	f7fc ff57 	bl	8005b04 <HAL_DMA_Abort_IT>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d019      	beq.n	8008c90 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008c6a:	4610      	mov	r0, r2
 8008c6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c6e:	e00f      	b.n	8008c90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 fa13 	bl	800909c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c76:	e00b      	b.n	8008c90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f000 fa0f 	bl	800909c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c7e:	e007      	b.n	8008c90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 fa0b 	bl	800909c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008c8e:	e1dc      	b.n	800904a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c90:	bf00      	nop
    return;
 8008c92:	e1da      	b.n	800904a <HAL_UART_IRQHandler+0x66e>
 8008c94:	10000001 	.word	0x10000001
 8008c98:	04000120 	.word	0x04000120
 8008c9c:	08009ea1 	.word	0x08009ea1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	f040 8170 	bne.w	8008f8a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cae:	f003 0310 	and.w	r3, r3, #16
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	f000 8169 	beq.w	8008f8a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cbc:	f003 0310 	and.w	r3, r3, #16
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f000 8162 	beq.w	8008f8a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2210      	movs	r2, #16
 8008ccc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cd8:	2b40      	cmp	r3, #64	@ 0x40
 8008cda:	f040 80d8 	bne.w	8008e8e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008cec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f000 80af 	beq.w	8008e54 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008cfc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d00:	429a      	cmp	r2, r3
 8008d02:	f080 80a7 	bcs.w	8008e54 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0320 	and.w	r3, r3, #32
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f040 8087 	bne.w	8008e32 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d30:	e853 3f00 	ldrex	r3, [r3]
 8008d34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	461a      	mov	r2, r3
 8008d4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008d4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d52:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d56:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d5e:	e841 2300 	strex	r3, r2, [r1]
 8008d62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1da      	bne.n	8008d24 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3308      	adds	r3, #8
 8008d74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d78:	e853 3f00 	ldrex	r3, [r3]
 8008d7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d80:	f023 0301 	bic.w	r3, r3, #1
 8008d84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	3308      	adds	r3, #8
 8008d8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d92:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d96:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d9e:	e841 2300 	strex	r3, r2, [r1]
 8008da2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008da4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1e1      	bne.n	8008d6e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	3308      	adds	r3, #8
 8008db0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008db4:	e853 3f00 	ldrex	r3, [r3]
 8008db8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008dba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008dbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	3308      	adds	r3, #8
 8008dca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008dce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008dd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008dd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008dd6:	e841 2300 	strex	r3, r2, [r1]
 8008dda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008ddc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d1e3      	bne.n	8008daa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2220      	movs	r2, #32
 8008de6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008df8:	e853 3f00 	ldrex	r3, [r3]
 8008dfc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008dfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e00:	f023 0310 	bic.w	r3, r3, #16
 8008e04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e1a:	e841 2300 	strex	r3, r2, [r1]
 8008e1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1e4      	bne.n	8008df0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7fc fe10 	bl	8005a52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2202      	movs	r2, #2
 8008e36:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	1ad3      	subs	r3, r2, r3
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f7f9 fb23 	bl	8002498 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008e52:	e0fc      	b.n	800904e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	f040 80f5 	bne.w	800904e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f003 0320 	and.w	r3, r3, #32
 8008e72:	2b20      	cmp	r3, #32
 8008e74:	f040 80eb 	bne.w	800904e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2202      	movs	r2, #2
 8008e7c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e84:	4619      	mov	r1, r3
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f7f9 fb06 	bl	8002498 <HAL_UARTEx_RxEventCallback>
      return;
 8008e8c:	e0df      	b.n	800904e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	1ad3      	subs	r3, r2, r3
 8008e9e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f000 80d1 	beq.w	8009052 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008eb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	f000 80cc 	beq.w	8009052 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec2:	e853 3f00 	ldrex	r3, [r3]
 8008ec6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ece:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008edc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ede:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ee2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ee4:	e841 2300 	strex	r3, r2, [r1]
 8008ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d1e4      	bne.n	8008eba <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	3308      	adds	r3, #8
 8008ef6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efa:	e853 3f00 	ldrex	r3, [r3]
 8008efe:	623b      	str	r3, [r7, #32]
   return(result);
 8008f00:	6a3b      	ldr	r3, [r7, #32]
 8008f02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f06:	f023 0301 	bic.w	r3, r3, #1
 8008f0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	3308      	adds	r3, #8
 8008f14:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f18:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f20:	e841 2300 	strex	r3, r2, [r1]
 8008f24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1e1      	bne.n	8008ef0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2220      	movs	r2, #32
 8008f30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	e853 3f00 	ldrex	r3, [r3]
 8008f4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	f023 0310 	bic.w	r3, r3, #16
 8008f54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008f62:	61fb      	str	r3, [r7, #28]
 8008f64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f66:	69b9      	ldr	r1, [r7, #24]
 8008f68:	69fa      	ldr	r2, [r7, #28]
 8008f6a:	e841 2300 	strex	r3, r2, [r1]
 8008f6e:	617b      	str	r3, [r7, #20]
   return(result);
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d1e4      	bne.n	8008f40 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2202      	movs	r2, #2
 8008f7a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f80:	4619      	mov	r1, r3
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f7f9 fa88 	bl	8002498 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f88:	e063      	b.n	8009052 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d00e      	beq.n	8008fb4 <HAL_UART_IRQHandler+0x5d8>
 8008f96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d008      	beq.n	8008fb4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008faa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 ffb8 	bl	8009f22 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008fb2:	e051      	b.n	8009058 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d014      	beq.n	8008fea <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d105      	bne.n	8008fd8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008fcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d008      	beq.n	8008fea <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d03a      	beq.n	8009056 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	4798      	blx	r3
    }
    return;
 8008fe8:	e035      	b.n	8009056 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d009      	beq.n	800900a <HAL_UART_IRQHandler+0x62e>
 8008ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d003      	beq.n	800900a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 ff62 	bl	8009ecc <UART_EndTransmit_IT>
    return;
 8009008:	e026      	b.n	8009058 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800900a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800900e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009012:	2b00      	cmp	r3, #0
 8009014:	d009      	beq.n	800902a <HAL_UART_IRQHandler+0x64e>
 8009016:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800901a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800901e:	2b00      	cmp	r3, #0
 8009020:	d003      	beq.n	800902a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 ff91 	bl	8009f4a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009028:	e016      	b.n	8009058 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800902a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800902e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009032:	2b00      	cmp	r3, #0
 8009034:	d010      	beq.n	8009058 <HAL_UART_IRQHandler+0x67c>
 8009036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800903a:	2b00      	cmp	r3, #0
 800903c:	da0c      	bge.n	8009058 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f000 ff79 	bl	8009f36 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009044:	e008      	b.n	8009058 <HAL_UART_IRQHandler+0x67c>
      return;
 8009046:	bf00      	nop
 8009048:	e006      	b.n	8009058 <HAL_UART_IRQHandler+0x67c>
    return;
 800904a:	bf00      	nop
 800904c:	e004      	b.n	8009058 <HAL_UART_IRQHandler+0x67c>
      return;
 800904e:	bf00      	nop
 8009050:	e002      	b.n	8009058 <HAL_UART_IRQHandler+0x67c>
      return;
 8009052:	bf00      	nop
 8009054:	e000      	b.n	8009058 <HAL_UART_IRQHandler+0x67c>
    return;
 8009056:	bf00      	nop
  }
}
 8009058:	37e8      	adds	r7, #232	@ 0xe8
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop

08009060 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009060:	b480      	push	{r7}
 8009062:	b083      	sub	sp, #12
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009068:	bf00      	nop
 800906a:	370c      	adds	r7, #12
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800907c:	bf00      	nop
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009090:	bf00      	nop
 8009092:	370c      	adds	r7, #12
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800909c:	b480      	push	{r7}
 800909e:	b083      	sub	sp, #12
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80090a4:	bf00      	nop
 80090a6:	370c      	adds	r7, #12
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr

080090b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80090b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090b4:	b08c      	sub	sp, #48	@ 0x30
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80090ba:	2300      	movs	r3, #0
 80090bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	689a      	ldr	r2, [r3, #8]
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	431a      	orrs	r2, r3
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	695b      	ldr	r3, [r3, #20]
 80090ce:	431a      	orrs	r2, r3
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	69db      	ldr	r3, [r3, #28]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	4baa      	ldr	r3, [pc, #680]	@ (8009388 <UART_SetConfig+0x2d8>)
 80090e0:	4013      	ands	r3, r2
 80090e2:	697a      	ldr	r2, [r7, #20]
 80090e4:	6812      	ldr	r2, [r2, #0]
 80090e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090e8:	430b      	orrs	r3, r1
 80090ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	68da      	ldr	r2, [r3, #12]
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	430a      	orrs	r2, r1
 8009100:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	699b      	ldr	r3, [r3, #24]
 8009106:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a9f      	ldr	r2, [pc, #636]	@ (800938c <UART_SetConfig+0x2dc>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d004      	beq.n	800911c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	6a1b      	ldr	r3, [r3, #32]
 8009116:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009118:	4313      	orrs	r3, r2
 800911a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009126:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800912a:	697a      	ldr	r2, [r7, #20]
 800912c:	6812      	ldr	r2, [r2, #0]
 800912e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009130:	430b      	orrs	r3, r1
 8009132:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800913a:	f023 010f 	bic.w	r1, r3, #15
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	430a      	orrs	r2, r1
 8009148:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a90      	ldr	r2, [pc, #576]	@ (8009390 <UART_SetConfig+0x2e0>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d125      	bne.n	80091a0 <UART_SetConfig+0xf0>
 8009154:	4b8f      	ldr	r3, [pc, #572]	@ (8009394 <UART_SetConfig+0x2e4>)
 8009156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800915a:	f003 0303 	and.w	r3, r3, #3
 800915e:	2b03      	cmp	r3, #3
 8009160:	d81a      	bhi.n	8009198 <UART_SetConfig+0xe8>
 8009162:	a201      	add	r2, pc, #4	@ (adr r2, 8009168 <UART_SetConfig+0xb8>)
 8009164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009168:	08009179 	.word	0x08009179
 800916c:	08009189 	.word	0x08009189
 8009170:	08009181 	.word	0x08009181
 8009174:	08009191 	.word	0x08009191
 8009178:	2301      	movs	r3, #1
 800917a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800917e:	e116      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009180:	2302      	movs	r3, #2
 8009182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009186:	e112      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009188:	2304      	movs	r3, #4
 800918a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800918e:	e10e      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009190:	2308      	movs	r3, #8
 8009192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009196:	e10a      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009198:	2310      	movs	r3, #16
 800919a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800919e:	e106      	b.n	80093ae <UART_SetConfig+0x2fe>
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a7c      	ldr	r2, [pc, #496]	@ (8009398 <UART_SetConfig+0x2e8>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d138      	bne.n	800921c <UART_SetConfig+0x16c>
 80091aa:	4b7a      	ldr	r3, [pc, #488]	@ (8009394 <UART_SetConfig+0x2e4>)
 80091ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091b0:	f003 030c 	and.w	r3, r3, #12
 80091b4:	2b0c      	cmp	r3, #12
 80091b6:	d82d      	bhi.n	8009214 <UART_SetConfig+0x164>
 80091b8:	a201      	add	r2, pc, #4	@ (adr r2, 80091c0 <UART_SetConfig+0x110>)
 80091ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091be:	bf00      	nop
 80091c0:	080091f5 	.word	0x080091f5
 80091c4:	08009215 	.word	0x08009215
 80091c8:	08009215 	.word	0x08009215
 80091cc:	08009215 	.word	0x08009215
 80091d0:	08009205 	.word	0x08009205
 80091d4:	08009215 	.word	0x08009215
 80091d8:	08009215 	.word	0x08009215
 80091dc:	08009215 	.word	0x08009215
 80091e0:	080091fd 	.word	0x080091fd
 80091e4:	08009215 	.word	0x08009215
 80091e8:	08009215 	.word	0x08009215
 80091ec:	08009215 	.word	0x08009215
 80091f0:	0800920d 	.word	0x0800920d
 80091f4:	2300      	movs	r3, #0
 80091f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091fa:	e0d8      	b.n	80093ae <UART_SetConfig+0x2fe>
 80091fc:	2302      	movs	r3, #2
 80091fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009202:	e0d4      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009204:	2304      	movs	r3, #4
 8009206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800920a:	e0d0      	b.n	80093ae <UART_SetConfig+0x2fe>
 800920c:	2308      	movs	r3, #8
 800920e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009212:	e0cc      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009214:	2310      	movs	r3, #16
 8009216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800921a:	e0c8      	b.n	80093ae <UART_SetConfig+0x2fe>
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a5e      	ldr	r2, [pc, #376]	@ (800939c <UART_SetConfig+0x2ec>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d125      	bne.n	8009272 <UART_SetConfig+0x1c2>
 8009226:	4b5b      	ldr	r3, [pc, #364]	@ (8009394 <UART_SetConfig+0x2e4>)
 8009228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800922c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009230:	2b30      	cmp	r3, #48	@ 0x30
 8009232:	d016      	beq.n	8009262 <UART_SetConfig+0x1b2>
 8009234:	2b30      	cmp	r3, #48	@ 0x30
 8009236:	d818      	bhi.n	800926a <UART_SetConfig+0x1ba>
 8009238:	2b20      	cmp	r3, #32
 800923a:	d00a      	beq.n	8009252 <UART_SetConfig+0x1a2>
 800923c:	2b20      	cmp	r3, #32
 800923e:	d814      	bhi.n	800926a <UART_SetConfig+0x1ba>
 8009240:	2b00      	cmp	r3, #0
 8009242:	d002      	beq.n	800924a <UART_SetConfig+0x19a>
 8009244:	2b10      	cmp	r3, #16
 8009246:	d008      	beq.n	800925a <UART_SetConfig+0x1aa>
 8009248:	e00f      	b.n	800926a <UART_SetConfig+0x1ba>
 800924a:	2300      	movs	r3, #0
 800924c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009250:	e0ad      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009252:	2302      	movs	r3, #2
 8009254:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009258:	e0a9      	b.n	80093ae <UART_SetConfig+0x2fe>
 800925a:	2304      	movs	r3, #4
 800925c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009260:	e0a5      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009262:	2308      	movs	r3, #8
 8009264:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009268:	e0a1      	b.n	80093ae <UART_SetConfig+0x2fe>
 800926a:	2310      	movs	r3, #16
 800926c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009270:	e09d      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a4a      	ldr	r2, [pc, #296]	@ (80093a0 <UART_SetConfig+0x2f0>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d125      	bne.n	80092c8 <UART_SetConfig+0x218>
 800927c:	4b45      	ldr	r3, [pc, #276]	@ (8009394 <UART_SetConfig+0x2e4>)
 800927e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009282:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009286:	2bc0      	cmp	r3, #192	@ 0xc0
 8009288:	d016      	beq.n	80092b8 <UART_SetConfig+0x208>
 800928a:	2bc0      	cmp	r3, #192	@ 0xc0
 800928c:	d818      	bhi.n	80092c0 <UART_SetConfig+0x210>
 800928e:	2b80      	cmp	r3, #128	@ 0x80
 8009290:	d00a      	beq.n	80092a8 <UART_SetConfig+0x1f8>
 8009292:	2b80      	cmp	r3, #128	@ 0x80
 8009294:	d814      	bhi.n	80092c0 <UART_SetConfig+0x210>
 8009296:	2b00      	cmp	r3, #0
 8009298:	d002      	beq.n	80092a0 <UART_SetConfig+0x1f0>
 800929a:	2b40      	cmp	r3, #64	@ 0x40
 800929c:	d008      	beq.n	80092b0 <UART_SetConfig+0x200>
 800929e:	e00f      	b.n	80092c0 <UART_SetConfig+0x210>
 80092a0:	2300      	movs	r3, #0
 80092a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092a6:	e082      	b.n	80093ae <UART_SetConfig+0x2fe>
 80092a8:	2302      	movs	r3, #2
 80092aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092ae:	e07e      	b.n	80093ae <UART_SetConfig+0x2fe>
 80092b0:	2304      	movs	r3, #4
 80092b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092b6:	e07a      	b.n	80093ae <UART_SetConfig+0x2fe>
 80092b8:	2308      	movs	r3, #8
 80092ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092be:	e076      	b.n	80093ae <UART_SetConfig+0x2fe>
 80092c0:	2310      	movs	r3, #16
 80092c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092c6:	e072      	b.n	80093ae <UART_SetConfig+0x2fe>
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a35      	ldr	r2, [pc, #212]	@ (80093a4 <UART_SetConfig+0x2f4>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d12a      	bne.n	8009328 <UART_SetConfig+0x278>
 80092d2:	4b30      	ldr	r3, [pc, #192]	@ (8009394 <UART_SetConfig+0x2e4>)
 80092d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092e0:	d01a      	beq.n	8009318 <UART_SetConfig+0x268>
 80092e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092e6:	d81b      	bhi.n	8009320 <UART_SetConfig+0x270>
 80092e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092ec:	d00c      	beq.n	8009308 <UART_SetConfig+0x258>
 80092ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092f2:	d815      	bhi.n	8009320 <UART_SetConfig+0x270>
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d003      	beq.n	8009300 <UART_SetConfig+0x250>
 80092f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092fc:	d008      	beq.n	8009310 <UART_SetConfig+0x260>
 80092fe:	e00f      	b.n	8009320 <UART_SetConfig+0x270>
 8009300:	2300      	movs	r3, #0
 8009302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009306:	e052      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009308:	2302      	movs	r3, #2
 800930a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800930e:	e04e      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009310:	2304      	movs	r3, #4
 8009312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009316:	e04a      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009318:	2308      	movs	r3, #8
 800931a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800931e:	e046      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009320:	2310      	movs	r3, #16
 8009322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009326:	e042      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a17      	ldr	r2, [pc, #92]	@ (800938c <UART_SetConfig+0x2dc>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d13a      	bne.n	80093a8 <UART_SetConfig+0x2f8>
 8009332:	4b18      	ldr	r3, [pc, #96]	@ (8009394 <UART_SetConfig+0x2e4>)
 8009334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009338:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800933c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009340:	d01a      	beq.n	8009378 <UART_SetConfig+0x2c8>
 8009342:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009346:	d81b      	bhi.n	8009380 <UART_SetConfig+0x2d0>
 8009348:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800934c:	d00c      	beq.n	8009368 <UART_SetConfig+0x2b8>
 800934e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009352:	d815      	bhi.n	8009380 <UART_SetConfig+0x2d0>
 8009354:	2b00      	cmp	r3, #0
 8009356:	d003      	beq.n	8009360 <UART_SetConfig+0x2b0>
 8009358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800935c:	d008      	beq.n	8009370 <UART_SetConfig+0x2c0>
 800935e:	e00f      	b.n	8009380 <UART_SetConfig+0x2d0>
 8009360:	2300      	movs	r3, #0
 8009362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009366:	e022      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009368:	2302      	movs	r3, #2
 800936a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800936e:	e01e      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009370:	2304      	movs	r3, #4
 8009372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009376:	e01a      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009378:	2308      	movs	r3, #8
 800937a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800937e:	e016      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009380:	2310      	movs	r3, #16
 8009382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009386:	e012      	b.n	80093ae <UART_SetConfig+0x2fe>
 8009388:	cfff69f3 	.word	0xcfff69f3
 800938c:	40008000 	.word	0x40008000
 8009390:	40013800 	.word	0x40013800
 8009394:	40021000 	.word	0x40021000
 8009398:	40004400 	.word	0x40004400
 800939c:	40004800 	.word	0x40004800
 80093a0:	40004c00 	.word	0x40004c00
 80093a4:	40005000 	.word	0x40005000
 80093a8:	2310      	movs	r3, #16
 80093aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4aae      	ldr	r2, [pc, #696]	@ (800966c <UART_SetConfig+0x5bc>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	f040 8097 	bne.w	80094e8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80093ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80093be:	2b08      	cmp	r3, #8
 80093c0:	d823      	bhi.n	800940a <UART_SetConfig+0x35a>
 80093c2:	a201      	add	r2, pc, #4	@ (adr r2, 80093c8 <UART_SetConfig+0x318>)
 80093c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093c8:	080093ed 	.word	0x080093ed
 80093cc:	0800940b 	.word	0x0800940b
 80093d0:	080093f5 	.word	0x080093f5
 80093d4:	0800940b 	.word	0x0800940b
 80093d8:	080093fb 	.word	0x080093fb
 80093dc:	0800940b 	.word	0x0800940b
 80093e0:	0800940b 	.word	0x0800940b
 80093e4:	0800940b 	.word	0x0800940b
 80093e8:	08009403 	.word	0x08009403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093ec:	f7fd fdc2 	bl	8006f74 <HAL_RCC_GetPCLK1Freq>
 80093f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093f2:	e010      	b.n	8009416 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093f4:	4b9e      	ldr	r3, [pc, #632]	@ (8009670 <UART_SetConfig+0x5c0>)
 80093f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093f8:	e00d      	b.n	8009416 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093fa:	f7fd fd4d 	bl	8006e98 <HAL_RCC_GetSysClockFreq>
 80093fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009400:	e009      	b.n	8009416 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009406:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009408:	e005      	b.n	8009416 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800940a:	2300      	movs	r3, #0
 800940c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009414:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 8130 	beq.w	800967e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009422:	4a94      	ldr	r2, [pc, #592]	@ (8009674 <UART_SetConfig+0x5c4>)
 8009424:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009428:	461a      	mov	r2, r3
 800942a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800942c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009430:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	685a      	ldr	r2, [r3, #4]
 8009436:	4613      	mov	r3, r2
 8009438:	005b      	lsls	r3, r3, #1
 800943a:	4413      	add	r3, r2
 800943c:	69ba      	ldr	r2, [r7, #24]
 800943e:	429a      	cmp	r2, r3
 8009440:	d305      	bcc.n	800944e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009448:	69ba      	ldr	r2, [r7, #24]
 800944a:	429a      	cmp	r2, r3
 800944c:	d903      	bls.n	8009456 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800944e:	2301      	movs	r3, #1
 8009450:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009454:	e113      	b.n	800967e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009458:	2200      	movs	r2, #0
 800945a:	60bb      	str	r3, [r7, #8]
 800945c:	60fa      	str	r2, [r7, #12]
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009462:	4a84      	ldr	r2, [pc, #528]	@ (8009674 <UART_SetConfig+0x5c4>)
 8009464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009468:	b29b      	uxth	r3, r3
 800946a:	2200      	movs	r2, #0
 800946c:	603b      	str	r3, [r7, #0]
 800946e:	607a      	str	r2, [r7, #4]
 8009470:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009474:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009478:	f7f7 faec 	bl	8000a54 <__aeabi_uldivmod>
 800947c:	4602      	mov	r2, r0
 800947e:	460b      	mov	r3, r1
 8009480:	4610      	mov	r0, r2
 8009482:	4619      	mov	r1, r3
 8009484:	f04f 0200 	mov.w	r2, #0
 8009488:	f04f 0300 	mov.w	r3, #0
 800948c:	020b      	lsls	r3, r1, #8
 800948e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009492:	0202      	lsls	r2, r0, #8
 8009494:	6979      	ldr	r1, [r7, #20]
 8009496:	6849      	ldr	r1, [r1, #4]
 8009498:	0849      	lsrs	r1, r1, #1
 800949a:	2000      	movs	r0, #0
 800949c:	460c      	mov	r4, r1
 800949e:	4605      	mov	r5, r0
 80094a0:	eb12 0804 	adds.w	r8, r2, r4
 80094a4:	eb43 0905 	adc.w	r9, r3, r5
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	2200      	movs	r2, #0
 80094ae:	469a      	mov	sl, r3
 80094b0:	4693      	mov	fp, r2
 80094b2:	4652      	mov	r2, sl
 80094b4:	465b      	mov	r3, fp
 80094b6:	4640      	mov	r0, r8
 80094b8:	4649      	mov	r1, r9
 80094ba:	f7f7 facb 	bl	8000a54 <__aeabi_uldivmod>
 80094be:	4602      	mov	r2, r0
 80094c0:	460b      	mov	r3, r1
 80094c2:	4613      	mov	r3, r2
 80094c4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80094c6:	6a3b      	ldr	r3, [r7, #32]
 80094c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094cc:	d308      	bcc.n	80094e0 <UART_SetConfig+0x430>
 80094ce:	6a3b      	ldr	r3, [r7, #32]
 80094d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094d4:	d204      	bcs.n	80094e0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	6a3a      	ldr	r2, [r7, #32]
 80094dc:	60da      	str	r2, [r3, #12]
 80094de:	e0ce      	b.n	800967e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80094e0:	2301      	movs	r3, #1
 80094e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80094e6:	e0ca      	b.n	800967e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	69db      	ldr	r3, [r3, #28]
 80094ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094f0:	d166      	bne.n	80095c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80094f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80094f6:	2b08      	cmp	r3, #8
 80094f8:	d827      	bhi.n	800954a <UART_SetConfig+0x49a>
 80094fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009500 <UART_SetConfig+0x450>)
 80094fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009500:	08009525 	.word	0x08009525
 8009504:	0800952d 	.word	0x0800952d
 8009508:	08009535 	.word	0x08009535
 800950c:	0800954b 	.word	0x0800954b
 8009510:	0800953b 	.word	0x0800953b
 8009514:	0800954b 	.word	0x0800954b
 8009518:	0800954b 	.word	0x0800954b
 800951c:	0800954b 	.word	0x0800954b
 8009520:	08009543 	.word	0x08009543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009524:	f7fd fd26 	bl	8006f74 <HAL_RCC_GetPCLK1Freq>
 8009528:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800952a:	e014      	b.n	8009556 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800952c:	f7fd fd38 	bl	8006fa0 <HAL_RCC_GetPCLK2Freq>
 8009530:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009532:	e010      	b.n	8009556 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009534:	4b4e      	ldr	r3, [pc, #312]	@ (8009670 <UART_SetConfig+0x5c0>)
 8009536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009538:	e00d      	b.n	8009556 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800953a:	f7fd fcad 	bl	8006e98 <HAL_RCC_GetSysClockFreq>
 800953e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009540:	e009      	b.n	8009556 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009548:	e005      	b.n	8009556 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800954a:	2300      	movs	r3, #0
 800954c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009554:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009558:	2b00      	cmp	r3, #0
 800955a:	f000 8090 	beq.w	800967e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009562:	4a44      	ldr	r2, [pc, #272]	@ (8009674 <UART_SetConfig+0x5c4>)
 8009564:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009568:	461a      	mov	r2, r3
 800956a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800956c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009570:	005a      	lsls	r2, r3, #1
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	085b      	lsrs	r3, r3, #1
 8009578:	441a      	add	r2, r3
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009582:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009584:	6a3b      	ldr	r3, [r7, #32]
 8009586:	2b0f      	cmp	r3, #15
 8009588:	d916      	bls.n	80095b8 <UART_SetConfig+0x508>
 800958a:	6a3b      	ldr	r3, [r7, #32]
 800958c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009590:	d212      	bcs.n	80095b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009592:	6a3b      	ldr	r3, [r7, #32]
 8009594:	b29b      	uxth	r3, r3
 8009596:	f023 030f 	bic.w	r3, r3, #15
 800959a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800959c:	6a3b      	ldr	r3, [r7, #32]
 800959e:	085b      	lsrs	r3, r3, #1
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	f003 0307 	and.w	r3, r3, #7
 80095a6:	b29a      	uxth	r2, r3
 80095a8:	8bfb      	ldrh	r3, [r7, #30]
 80095aa:	4313      	orrs	r3, r2
 80095ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	8bfa      	ldrh	r2, [r7, #30]
 80095b4:	60da      	str	r2, [r3, #12]
 80095b6:	e062      	b.n	800967e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80095be:	e05e      	b.n	800967e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80095c4:	2b08      	cmp	r3, #8
 80095c6:	d828      	bhi.n	800961a <UART_SetConfig+0x56a>
 80095c8:	a201      	add	r2, pc, #4	@ (adr r2, 80095d0 <UART_SetConfig+0x520>)
 80095ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ce:	bf00      	nop
 80095d0:	080095f5 	.word	0x080095f5
 80095d4:	080095fd 	.word	0x080095fd
 80095d8:	08009605 	.word	0x08009605
 80095dc:	0800961b 	.word	0x0800961b
 80095e0:	0800960b 	.word	0x0800960b
 80095e4:	0800961b 	.word	0x0800961b
 80095e8:	0800961b 	.word	0x0800961b
 80095ec:	0800961b 	.word	0x0800961b
 80095f0:	08009613 	.word	0x08009613
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095f4:	f7fd fcbe 	bl	8006f74 <HAL_RCC_GetPCLK1Freq>
 80095f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80095fa:	e014      	b.n	8009626 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095fc:	f7fd fcd0 	bl	8006fa0 <HAL_RCC_GetPCLK2Freq>
 8009600:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009602:	e010      	b.n	8009626 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009604:	4b1a      	ldr	r3, [pc, #104]	@ (8009670 <UART_SetConfig+0x5c0>)
 8009606:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009608:	e00d      	b.n	8009626 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800960a:	f7fd fc45 	bl	8006e98 <HAL_RCC_GetSysClockFreq>
 800960e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009610:	e009      	b.n	8009626 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009616:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009618:	e005      	b.n	8009626 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800961a:	2300      	movs	r3, #0
 800961c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009624:	bf00      	nop
    }

    if (pclk != 0U)
 8009626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009628:	2b00      	cmp	r3, #0
 800962a:	d028      	beq.n	800967e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009630:	4a10      	ldr	r2, [pc, #64]	@ (8009674 <UART_SetConfig+0x5c4>)
 8009632:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009636:	461a      	mov	r2, r3
 8009638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800963a:	fbb3 f2f2 	udiv	r2, r3, r2
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	085b      	lsrs	r3, r3, #1
 8009644:	441a      	add	r2, r3
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	fbb2 f3f3 	udiv	r3, r2, r3
 800964e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009650:	6a3b      	ldr	r3, [r7, #32]
 8009652:	2b0f      	cmp	r3, #15
 8009654:	d910      	bls.n	8009678 <UART_SetConfig+0x5c8>
 8009656:	6a3b      	ldr	r3, [r7, #32]
 8009658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800965c:	d20c      	bcs.n	8009678 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800965e:	6a3b      	ldr	r3, [r7, #32]
 8009660:	b29a      	uxth	r2, r3
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	60da      	str	r2, [r3, #12]
 8009668:	e009      	b.n	800967e <UART_SetConfig+0x5ce>
 800966a:	bf00      	nop
 800966c:	40008000 	.word	0x40008000
 8009670:	00f42400 	.word	0x00f42400
 8009674:	0800b88c 	.word	0x0800b88c
      }
      else
      {
        ret = HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	2201      	movs	r2, #1
 8009682:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	2201      	movs	r2, #1
 800968a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	2200      	movs	r2, #0
 8009692:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	2200      	movs	r2, #0
 8009698:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800969a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3730      	adds	r7, #48	@ 0x30
 80096a2:	46bd      	mov	sp, r7
 80096a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080096a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b4:	f003 0308 	and.w	r3, r3, #8
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00a      	beq.n	80096d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	685b      	ldr	r3, [r3, #4]
 80096c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	430a      	orrs	r2, r1
 80096d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096d6:	f003 0301 	and.w	r3, r3, #1
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00a      	beq.n	80096f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	430a      	orrs	r2, r1
 80096f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096f8:	f003 0302 	and.w	r3, r3, #2
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d00a      	beq.n	8009716 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	430a      	orrs	r2, r1
 8009714:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800971a:	f003 0304 	and.w	r3, r3, #4
 800971e:	2b00      	cmp	r3, #0
 8009720:	d00a      	beq.n	8009738 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	430a      	orrs	r2, r1
 8009736:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800973c:	f003 0310 	and.w	r3, r3, #16
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00a      	beq.n	800975a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	430a      	orrs	r2, r1
 8009758:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800975e:	f003 0320 	and.w	r3, r3, #32
 8009762:	2b00      	cmp	r3, #0
 8009764:	d00a      	beq.n	800977c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	689b      	ldr	r3, [r3, #8]
 800976c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	430a      	orrs	r2, r1
 800977a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009784:	2b00      	cmp	r3, #0
 8009786:	d01a      	beq.n	80097be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	430a      	orrs	r2, r1
 800979c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097a6:	d10a      	bne.n	80097be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	430a      	orrs	r2, r1
 80097bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00a      	beq.n	80097e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	430a      	orrs	r2, r1
 80097de:	605a      	str	r2, [r3, #4]
  }
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b098      	sub	sp, #96	@ 0x60
 80097f0:	af02      	add	r7, sp, #8
 80097f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097fc:	f7f9 fafa 	bl	8002df4 <HAL_GetTick>
 8009800:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f003 0308 	and.w	r3, r3, #8
 800980c:	2b08      	cmp	r3, #8
 800980e:	d12f      	bne.n	8009870 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009810:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009814:	9300      	str	r3, [sp, #0]
 8009816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009818:	2200      	movs	r2, #0
 800981a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f000 f88e 	bl	8009940 <UART_WaitOnFlagUntilTimeout>
 8009824:	4603      	mov	r3, r0
 8009826:	2b00      	cmp	r3, #0
 8009828:	d022      	beq.n	8009870 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009832:	e853 3f00 	ldrex	r3, [r3]
 8009836:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800983a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800983e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	461a      	mov	r2, r3
 8009846:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009848:	647b      	str	r3, [r7, #68]	@ 0x44
 800984a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800984e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009850:	e841 2300 	strex	r3, r2, [r1]
 8009854:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009858:	2b00      	cmp	r3, #0
 800985a:	d1e6      	bne.n	800982a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2220      	movs	r2, #32
 8009860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800986c:	2303      	movs	r3, #3
 800986e:	e063      	b.n	8009938 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 0304 	and.w	r3, r3, #4
 800987a:	2b04      	cmp	r3, #4
 800987c:	d149      	bne.n	8009912 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800987e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009882:	9300      	str	r3, [sp, #0]
 8009884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009886:	2200      	movs	r2, #0
 8009888:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f000 f857 	bl	8009940 <UART_WaitOnFlagUntilTimeout>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d03c      	beq.n	8009912 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800989e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a0:	e853 3f00 	ldrex	r3, [r3]
 80098a4:	623b      	str	r3, [r7, #32]
   return(result);
 80098a6:	6a3b      	ldr	r3, [r7, #32]
 80098a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	461a      	mov	r2, r3
 80098b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80098b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098be:	e841 2300 	strex	r3, r2, [r1]
 80098c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1e6      	bne.n	8009898 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	3308      	adds	r3, #8
 80098d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	e853 3f00 	ldrex	r3, [r3]
 80098d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f023 0301 	bic.w	r3, r3, #1
 80098e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	3308      	adds	r3, #8
 80098e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098ea:	61fa      	str	r2, [r7, #28]
 80098ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ee:	69b9      	ldr	r1, [r7, #24]
 80098f0:	69fa      	ldr	r2, [r7, #28]
 80098f2:	e841 2300 	strex	r3, r2, [r1]
 80098f6:	617b      	str	r3, [r7, #20]
   return(result);
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d1e5      	bne.n	80098ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2220      	movs	r2, #32
 8009902:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e012      	b.n	8009938 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2220      	movs	r2, #32
 8009916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2220      	movs	r2, #32
 800991e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2200      	movs	r2, #0
 8009932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	3758      	adds	r7, #88	@ 0x58
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b084      	sub	sp, #16
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	603b      	str	r3, [r7, #0]
 800994c:	4613      	mov	r3, r2
 800994e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009950:	e04f      	b.n	80099f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009958:	d04b      	beq.n	80099f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800995a:	f7f9 fa4b 	bl	8002df4 <HAL_GetTick>
 800995e:	4602      	mov	r2, r0
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	1ad3      	subs	r3, r2, r3
 8009964:	69ba      	ldr	r2, [r7, #24]
 8009966:	429a      	cmp	r2, r3
 8009968:	d302      	bcc.n	8009970 <UART_WaitOnFlagUntilTimeout+0x30>
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d101      	bne.n	8009974 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009970:	2303      	movs	r3, #3
 8009972:	e04e      	b.n	8009a12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f003 0304 	and.w	r3, r3, #4
 800997e:	2b00      	cmp	r3, #0
 8009980:	d037      	beq.n	80099f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	2b80      	cmp	r3, #128	@ 0x80
 8009986:	d034      	beq.n	80099f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	2b40      	cmp	r3, #64	@ 0x40
 800998c:	d031      	beq.n	80099f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	69db      	ldr	r3, [r3, #28]
 8009994:	f003 0308 	and.w	r3, r3, #8
 8009998:	2b08      	cmp	r3, #8
 800999a:	d110      	bne.n	80099be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2208      	movs	r2, #8
 80099a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099a4:	68f8      	ldr	r0, [r7, #12]
 80099a6:	f000 f920 	bl	8009bea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2208      	movs	r2, #8
 80099ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2200      	movs	r2, #0
 80099b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80099ba:	2301      	movs	r3, #1
 80099bc:	e029      	b.n	8009a12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	69db      	ldr	r3, [r3, #28]
 80099c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099cc:	d111      	bne.n	80099f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099d8:	68f8      	ldr	r0, [r7, #12]
 80099da:	f000 f906 	bl	8009bea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2220      	movs	r2, #32
 80099e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2200      	movs	r2, #0
 80099ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80099ee:	2303      	movs	r3, #3
 80099f0:	e00f      	b.n	8009a12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	69da      	ldr	r2, [r3, #28]
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	4013      	ands	r3, r2
 80099fc:	68ba      	ldr	r2, [r7, #8]
 80099fe:	429a      	cmp	r2, r3
 8009a00:	bf0c      	ite	eq
 8009a02:	2301      	moveq	r3, #1
 8009a04:	2300      	movne	r3, #0
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	461a      	mov	r2, r3
 8009a0a:	79fb      	ldrb	r3, [r7, #7]
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d0a0      	beq.n	8009952 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3710      	adds	r7, #16
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
	...

08009a1c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b096      	sub	sp, #88	@ 0x58
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	4613      	mov	r3, r2
 8009a28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	68ba      	ldr	r2, [r7, #8]
 8009a2e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	88fa      	ldrh	r2, [r7, #6]
 8009a34:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2222      	movs	r2, #34	@ 0x22
 8009a44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d02d      	beq.n	8009aae <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a58:	4a40      	ldr	r2, [pc, #256]	@ (8009b5c <UART_Start_Receive_DMA+0x140>)
 8009a5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a62:	4a3f      	ldr	r2, [pc, #252]	@ (8009b60 <UART_Start_Receive_DMA+0x144>)
 8009a64:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a6c:	4a3d      	ldr	r2, [pc, #244]	@ (8009b64 <UART_Start_Receive_DMA+0x148>)
 8009a6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a76:	2200      	movs	r2, #0
 8009a78:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	3324      	adds	r3, #36	@ 0x24
 8009a86:	4619      	mov	r1, r3
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	88fb      	ldrh	r3, [r7, #6]
 8009a90:	f7fb ff64 	bl	800595c <HAL_DMA_Start_IT>
 8009a94:	4603      	mov	r3, r0
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d009      	beq.n	8009aae <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2210      	movs	r2, #16
 8009a9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2220      	movs	r2, #32
 8009aa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	e051      	b.n	8009b52 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	691b      	ldr	r3, [r3, #16]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d018      	beq.n	8009ae8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009abe:	e853 3f00 	ldrex	r3, [r3]
 8009ac2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ac6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009aca:	657b      	str	r3, [r7, #84]	@ 0x54
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ad6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009ada:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009adc:	e841 2300 	strex	r3, r2, [r1]
 8009ae0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009ae2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d1e6      	bne.n	8009ab6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	3308      	adds	r3, #8
 8009aee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af2:	e853 3f00 	ldrex	r3, [r3]
 8009af6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009afa:	f043 0301 	orr.w	r3, r3, #1
 8009afe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	3308      	adds	r3, #8
 8009b06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009b08:	637a      	str	r2, [r7, #52]	@ 0x34
 8009b0a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b10:	e841 2300 	strex	r3, r2, [r1]
 8009b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d1e5      	bne.n	8009ae8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	3308      	adds	r3, #8
 8009b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	e853 3f00 	ldrex	r3, [r3]
 8009b2a:	613b      	str	r3, [r7, #16]
   return(result);
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	3308      	adds	r3, #8
 8009b3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b3c:	623a      	str	r2, [r7, #32]
 8009b3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b40:	69f9      	ldr	r1, [r7, #28]
 8009b42:	6a3a      	ldr	r2, [r7, #32]
 8009b44:	e841 2300 	strex	r3, r2, [r1]
 8009b48:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b4a:	69bb      	ldr	r3, [r7, #24]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d1e5      	bne.n	8009b1c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009b50:	2300      	movs	r3, #0
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3758      	adds	r7, #88	@ 0x58
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
 8009b5a:	bf00      	nop
 8009b5c:	08009cb7 	.word	0x08009cb7
 8009b60:	08009de3 	.word	0x08009de3
 8009b64:	08009e21 	.word	0x08009e21

08009b68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b08f      	sub	sp, #60	@ 0x3c
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b76:	6a3b      	ldr	r3, [r7, #32]
 8009b78:	e853 3f00 	ldrex	r3, [r3]
 8009b7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b7e:	69fb      	ldr	r3, [r7, #28]
 8009b80:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009b84:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	461a      	mov	r2, r3
 8009b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b90:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b96:	e841 2300 	strex	r3, r2, [r1]
 8009b9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d1e6      	bne.n	8009b70 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	3308      	adds	r3, #8
 8009ba8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	e853 3f00 	ldrex	r3, [r3]
 8009bb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009bb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	3308      	adds	r3, #8
 8009bc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bc2:	61ba      	str	r2, [r7, #24]
 8009bc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc6:	6979      	ldr	r1, [r7, #20]
 8009bc8:	69ba      	ldr	r2, [r7, #24]
 8009bca:	e841 2300 	strex	r3, r2, [r1]
 8009bce:	613b      	str	r3, [r7, #16]
   return(result);
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d1e5      	bne.n	8009ba2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2220      	movs	r2, #32
 8009bda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009bde:	bf00      	nop
 8009be0:	373c      	adds	r7, #60	@ 0x3c
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr

08009bea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bea:	b480      	push	{r7}
 8009bec:	b095      	sub	sp, #84	@ 0x54
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bfa:	e853 3f00 	ldrex	r3, [r3]
 8009bfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c10:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c18:	e841 2300 	strex	r3, r2, [r1]
 8009c1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1e6      	bne.n	8009bf2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	3308      	adds	r3, #8
 8009c2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2c:	6a3b      	ldr	r3, [r7, #32]
 8009c2e:	e853 3f00 	ldrex	r3, [r3]
 8009c32:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c34:	69fb      	ldr	r3, [r7, #28]
 8009c36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c3a:	f023 0301 	bic.w	r3, r3, #1
 8009c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	3308      	adds	r3, #8
 8009c46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c50:	e841 2300 	strex	r3, r2, [r1]
 8009c54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d1e3      	bne.n	8009c24 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d118      	bne.n	8009c96 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	e853 3f00 	ldrex	r3, [r3]
 8009c70:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	f023 0310 	bic.w	r3, r3, #16
 8009c78:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	461a      	mov	r2, r3
 8009c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c82:	61bb      	str	r3, [r7, #24]
 8009c84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c86:	6979      	ldr	r1, [r7, #20]
 8009c88:	69ba      	ldr	r2, [r7, #24]
 8009c8a:	e841 2300 	strex	r3, r2, [r1]
 8009c8e:	613b      	str	r3, [r7, #16]
   return(result);
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d1e6      	bne.n	8009c64 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2220      	movs	r2, #32
 8009c9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009caa:	bf00      	nop
 8009cac:	3754      	adds	r7, #84	@ 0x54
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr

08009cb6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009cb6:	b580      	push	{r7, lr}
 8009cb8:	b09c      	sub	sp, #112	@ 0x70
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f003 0320 	and.w	r3, r3, #32
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d171      	bne.n	8009db6 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8009cd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ce2:	e853 3f00 	ldrex	r3, [r3]
 8009ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009ce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009cea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009cee:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009cf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	461a      	mov	r2, r3
 8009cf6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009cf8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cfa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cfc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009cfe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d00:	e841 2300 	strex	r3, r2, [r1]
 8009d04:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d1e6      	bne.n	8009cda <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	3308      	adds	r3, #8
 8009d12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d16:	e853 3f00 	ldrex	r3, [r3]
 8009d1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d1e:	f023 0301 	bic.w	r3, r3, #1
 8009d22:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	3308      	adds	r3, #8
 8009d2a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009d2c:	647a      	str	r2, [r7, #68]	@ 0x44
 8009d2e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d34:	e841 2300 	strex	r3, r2, [r1]
 8009d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d1e5      	bne.n	8009d0c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	3308      	adds	r3, #8
 8009d46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4a:	e853 3f00 	ldrex	r3, [r3]
 8009d4e:	623b      	str	r3, [r7, #32]
   return(result);
 8009d50:	6a3b      	ldr	r3, [r7, #32]
 8009d52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d56:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	3308      	adds	r3, #8
 8009d5e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009d60:	633a      	str	r2, [r7, #48]	@ 0x30
 8009d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d68:	e841 2300 	strex	r3, r2, [r1]
 8009d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1e5      	bne.n	8009d40 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d76:	2220      	movs	r2, #32
 8009d78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d118      	bne.n	8009db6 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	e853 3f00 	ldrex	r3, [r3]
 8009d90:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	f023 0310 	bic.w	r3, r3, #16
 8009d98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	461a      	mov	r2, r3
 8009da0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009da2:	61fb      	str	r3, [r7, #28]
 8009da4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da6:	69b9      	ldr	r1, [r7, #24]
 8009da8:	69fa      	ldr	r2, [r7, #28]
 8009daa:	e841 2300 	strex	r3, r2, [r1]
 8009dae:	617b      	str	r3, [r7, #20]
   return(result);
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d1e6      	bne.n	8009d84 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009db6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009db8:	2200      	movs	r2, #0
 8009dba:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d107      	bne.n	8009dd4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009dc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dc6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009dca:	4619      	mov	r1, r3
 8009dcc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009dce:	f7f8 fb63 	bl	8002498 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009dd2:	e002      	b.n	8009dda <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009dd4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009dd6:	f7ff f94d 	bl	8009074 <HAL_UART_RxCpltCallback>
}
 8009dda:	bf00      	nop
 8009ddc:	3770      	adds	r7, #112	@ 0x70
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}

08009de2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009de2:	b580      	push	{r7, lr}
 8009de4:	b084      	sub	sp, #16
 8009de6:	af00      	add	r7, sp, #0
 8009de8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dee:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2201      	movs	r2, #1
 8009df4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d109      	bne.n	8009e12 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e04:	085b      	lsrs	r3, r3, #1
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	4619      	mov	r1, r3
 8009e0a:	68f8      	ldr	r0, [r7, #12]
 8009e0c:	f7f8 fb44 	bl	8002498 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e10:	e002      	b.n	8009e18 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009e12:	68f8      	ldr	r0, [r7, #12]
 8009e14:	f7ff f938 	bl	8009088 <HAL_UART_RxHalfCpltCallback>
}
 8009e18:	bf00      	nop
 8009e1a:	3710      	adds	r7, #16
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b086      	sub	sp, #24
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e2c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e34:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e3c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	689b      	ldr	r3, [r3, #8]
 8009e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e48:	2b80      	cmp	r3, #128	@ 0x80
 8009e4a:	d109      	bne.n	8009e60 <UART_DMAError+0x40>
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	2b21      	cmp	r3, #33	@ 0x21
 8009e50:	d106      	bne.n	8009e60 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	2200      	movs	r2, #0
 8009e56:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009e5a:	6978      	ldr	r0, [r7, #20]
 8009e5c:	f7ff fe84 	bl	8009b68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009e60:	697b      	ldr	r3, [r7, #20]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e6a:	2b40      	cmp	r3, #64	@ 0x40
 8009e6c:	d109      	bne.n	8009e82 <UART_DMAError+0x62>
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2b22      	cmp	r3, #34	@ 0x22
 8009e72:	d106      	bne.n	8009e82 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	2200      	movs	r2, #0
 8009e78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009e7c:	6978      	ldr	r0, [r7, #20]
 8009e7e:	f7ff feb4 	bl	8009bea <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e88:	f043 0210 	orr.w	r2, r3, #16
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e92:	6978      	ldr	r0, [r7, #20]
 8009e94:	f7ff f902 	bl	800909c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e98:	bf00      	nop
 8009e9a:	3718      	adds	r7, #24
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ebe:	68f8      	ldr	r0, [r7, #12]
 8009ec0:	f7ff f8ec 	bl	800909c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ec4:	bf00      	nop
 8009ec6:	3710      	adds	r7, #16
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b088      	sub	sp, #32
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	e853 3f00 	ldrex	r3, [r3]
 8009ee0:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ee8:	61fb      	str	r3, [r7, #28]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	461a      	mov	r2, r3
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	61bb      	str	r3, [r7, #24]
 8009ef4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef6:	6979      	ldr	r1, [r7, #20]
 8009ef8:	69ba      	ldr	r2, [r7, #24]
 8009efa:	e841 2300 	strex	r3, r2, [r1]
 8009efe:	613b      	str	r3, [r7, #16]
   return(result);
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d1e6      	bne.n	8009ed4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2220      	movs	r2, #32
 8009f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2200      	movs	r2, #0
 8009f12:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f7ff f8a3 	bl	8009060 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f1a:	bf00      	nop
 8009f1c:	3720      	adds	r7, #32
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f22:	b480      	push	{r7}
 8009f24:	b083      	sub	sp, #12
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f2a:	bf00      	nop
 8009f2c:	370c      	adds	r7, #12
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f34:	4770      	bx	lr

08009f36 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f36:	b480      	push	{r7}
 8009f38:	b083      	sub	sp, #12
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009f3e:	bf00      	nop
 8009f40:	370c      	adds	r7, #12
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr

08009f4a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009f4a:	b480      	push	{r7}
 8009f4c:	b083      	sub	sp, #12
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009f52:	bf00      	nop
 8009f54:	370c      	adds	r7, #12
 8009f56:	46bd      	mov	sp, r7
 8009f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5c:	4770      	bx	lr

08009f5e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009f5e:	b480      	push	{r7}
 8009f60:	b085      	sub	sp, #20
 8009f62:	af00      	add	r7, sp, #0
 8009f64:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d101      	bne.n	8009f74 <HAL_UARTEx_DisableFifoMode+0x16>
 8009f70:	2302      	movs	r3, #2
 8009f72:	e027      	b.n	8009fc4 <HAL_UARTEx_DisableFifoMode+0x66>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2224      	movs	r2, #36	@ 0x24
 8009f80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f022 0201 	bic.w	r2, r2, #1
 8009f9a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009fa2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	68fa      	ldr	r2, [r7, #12]
 8009fb0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2220      	movs	r2, #32
 8009fb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fc2:	2300      	movs	r3, #0
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3714      	adds	r7, #20
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b084      	sub	sp, #16
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d101      	bne.n	8009fe8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009fe4:	2302      	movs	r3, #2
 8009fe6:	e02d      	b.n	800a044 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2224      	movs	r2, #36	@ 0x24
 8009ff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f022 0201 	bic.w	r2, r2, #1
 800a00e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	683a      	ldr	r2, [r7, #0]
 800a020:	430a      	orrs	r2, r1
 800a022:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f000 f8a3 	bl	800a170 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	68fa      	ldr	r2, [r7, #12]
 800a030:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2220      	movs	r2, #32
 800a036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a042:	2300      	movs	r3, #0
}
 800a044:	4618      	mov	r0, r3
 800a046:	3710      	adds	r7, #16
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d101      	bne.n	800a064 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a060:	2302      	movs	r3, #2
 800a062:	e02d      	b.n	800a0c0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2224      	movs	r2, #36	@ 0x24
 800a070:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	681a      	ldr	r2, [r3, #0]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f022 0201 	bic.w	r2, r2, #1
 800a08a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	683a      	ldr	r2, [r7, #0]
 800a09c:	430a      	orrs	r2, r1
 800a09e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f000 f865 	bl	800a170 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	68fa      	ldr	r2, [r7, #12]
 800a0ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2220      	movs	r2, #32
 800a0b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0be:	2300      	movs	r3, #0
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3710      	adds	r7, #16
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b08c      	sub	sp, #48	@ 0x30
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	60f8      	str	r0, [r7, #12]
 800a0d0:	60b9      	str	r1, [r7, #8]
 800a0d2:	4613      	mov	r3, r2
 800a0d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0dc:	2b20      	cmp	r3, #32
 800a0de:	d142      	bne.n	800a166 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d002      	beq.n	800a0ec <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800a0e6:	88fb      	ldrh	r3, [r7, #6]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d101      	bne.n	800a0f0 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	e03b      	b.n	800a168 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a0fc:	88fb      	ldrh	r3, [r7, #6]
 800a0fe:	461a      	mov	r2, r3
 800a100:	68b9      	ldr	r1, [r7, #8]
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f7ff fc8a 	bl	8009a1c <UART_Start_Receive_DMA>
 800a108:	4603      	mov	r3, r0
 800a10a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a10e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a112:	2b00      	cmp	r3, #0
 800a114:	d124      	bne.n	800a160 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	d11d      	bne.n	800a15a <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2210      	movs	r2, #16
 800a124:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a12c:	69bb      	ldr	r3, [r7, #24]
 800a12e:	e853 3f00 	ldrex	r3, [r3]
 800a132:	617b      	str	r3, [r7, #20]
   return(result);
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	f043 0310 	orr.w	r3, r3, #16
 800a13a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	461a      	mov	r2, r3
 800a142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a144:	627b      	str	r3, [r7, #36]	@ 0x24
 800a146:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a148:	6a39      	ldr	r1, [r7, #32]
 800a14a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a14c:	e841 2300 	strex	r3, r2, [r1]
 800a150:	61fb      	str	r3, [r7, #28]
   return(result);
 800a152:	69fb      	ldr	r3, [r7, #28]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d1e6      	bne.n	800a126 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800a158:	e002      	b.n	800a160 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a15a:	2301      	movs	r3, #1
 800a15c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a160:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a164:	e000      	b.n	800a168 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a166:	2302      	movs	r3, #2
  }
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3730      	adds	r7, #48	@ 0x30
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}

0800a170 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a170:	b480      	push	{r7}
 800a172:	b085      	sub	sp, #20
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d108      	bne.n	800a192 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2201      	movs	r2, #1
 800a184:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2201      	movs	r2, #1
 800a18c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a190:	e031      	b.n	800a1f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a192:	2308      	movs	r3, #8
 800a194:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a196:	2308      	movs	r3, #8
 800a198:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	0e5b      	lsrs	r3, r3, #25
 800a1a2:	b2db      	uxtb	r3, r3
 800a1a4:	f003 0307 	and.w	r3, r3, #7
 800a1a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	689b      	ldr	r3, [r3, #8]
 800a1b0:	0f5b      	lsrs	r3, r3, #29
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	f003 0307 	and.w	r3, r3, #7
 800a1b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1ba:	7bbb      	ldrb	r3, [r7, #14]
 800a1bc:	7b3a      	ldrb	r2, [r7, #12]
 800a1be:	4911      	ldr	r1, [pc, #68]	@ (800a204 <UARTEx_SetNbDataToProcess+0x94>)
 800a1c0:	5c8a      	ldrb	r2, [r1, r2]
 800a1c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1c6:	7b3a      	ldrb	r2, [r7, #12]
 800a1c8:	490f      	ldr	r1, [pc, #60]	@ (800a208 <UARTEx_SetNbDataToProcess+0x98>)
 800a1ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1d0:	b29a      	uxth	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1d8:	7bfb      	ldrb	r3, [r7, #15]
 800a1da:	7b7a      	ldrb	r2, [r7, #13]
 800a1dc:	4909      	ldr	r1, [pc, #36]	@ (800a204 <UARTEx_SetNbDataToProcess+0x94>)
 800a1de:	5c8a      	ldrb	r2, [r1, r2]
 800a1e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1e4:	7b7a      	ldrb	r2, [r7, #13]
 800a1e6:	4908      	ldr	r1, [pc, #32]	@ (800a208 <UARTEx_SetNbDataToProcess+0x98>)
 800a1e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1ea:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1ee:	b29a      	uxth	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1f6:	bf00      	nop
 800a1f8:	3714      	adds	r7, #20
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	0800b8a4 	.word	0x0800b8a4
 800a208:	0800b8ac 	.word	0x0800b8ac

0800a20c <arm_rfft_1024_fast_init_f32>:
 800a20c:	b190      	cbz	r0, 800a234 <arm_rfft_1024_fast_init_f32+0x28>
 800a20e:	b430      	push	{r4, r5}
 800a210:	490a      	ldr	r1, [pc, #40]	@ (800a23c <arm_rfft_1024_fast_init_f32+0x30>)
 800a212:	4a0b      	ldr	r2, [pc, #44]	@ (800a240 <arm_rfft_1024_fast_init_f32+0x34>)
 800a214:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a218:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a21c:	8003      	strh	r3, [r0, #0]
 800a21e:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 800a222:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800a226:	4b07      	ldr	r3, [pc, #28]	@ (800a244 <arm_rfft_1024_fast_init_f32+0x38>)
 800a228:	8205      	strh	r5, [r0, #16]
 800a22a:	8184      	strh	r4, [r0, #12]
 800a22c:	6143      	str	r3, [r0, #20]
 800a22e:	bc30      	pop	{r4, r5}
 800a230:	2000      	movs	r0, #0
 800a232:	4770      	bx	lr
 800a234:	f04f 30ff 	mov.w	r0, #4294967295
 800a238:	4770      	bx	lr
 800a23a:	bf00      	nop
 800a23c:	0800b8b4 	.word	0x0800b8b4
 800a240:	0800c438 	.word	0x0800c438
 800a244:	0800d438 	.word	0x0800d438

0800a248 <stage_rfft_f32>:
 800a248:	b410      	push	{r4}
 800a24a:	edd1 7a00 	vldr	s15, [r1]
 800a24e:	ed91 7a01 	vldr	s14, [r1, #4]
 800a252:	8804      	ldrh	r4, [r0, #0]
 800a254:	6940      	ldr	r0, [r0, #20]
 800a256:	ee37 7a07 	vadd.f32	s14, s14, s14
 800a25a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a25e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800a262:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a266:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a26a:	3c01      	subs	r4, #1
 800a26c:	ee26 7a84 	vmul.f32	s14, s13, s8
 800a270:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a274:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800a278:	ed82 7a00 	vstr	s14, [r2]
 800a27c:	edc2 7a01 	vstr	s15, [r2, #4]
 800a280:	3010      	adds	r0, #16
 800a282:	3210      	adds	r2, #16
 800a284:	3b08      	subs	r3, #8
 800a286:	3110      	adds	r1, #16
 800a288:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a28c:	ed93 7a02 	vldr	s14, [r3, #8]
 800a290:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a294:	edd3 4a03 	vldr	s9, [r3, #12]
 800a298:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a29c:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a2a0:	ee77 5a45 	vsub.f32	s11, s14, s10
 800a2a4:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a2a8:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a2ac:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a2b0:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a2b4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a2b8:	ee37 7a23 	vadd.f32	s14, s14, s7
 800a2bc:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a2c0:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a2c4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a2c8:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a2cc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a2d0:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a2d4:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a2d8:	3c01      	subs	r4, #1
 800a2da:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a2de:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a2e2:	f1a3 0308 	sub.w	r3, r3, #8
 800a2e6:	f101 0108 	add.w	r1, r1, #8
 800a2ea:	f100 0008 	add.w	r0, r0, #8
 800a2ee:	f102 0208 	add.w	r2, r2, #8
 800a2f2:	d1c9      	bne.n	800a288 <stage_rfft_f32+0x40>
 800a2f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2f8:	4770      	bx	lr
 800a2fa:	bf00      	nop

0800a2fc <merge_rfft_f32>:
 800a2fc:	b410      	push	{r4}
 800a2fe:	edd1 7a00 	vldr	s15, [r1]
 800a302:	edd1 6a01 	vldr	s13, [r1, #4]
 800a306:	8804      	ldrh	r4, [r0, #0]
 800a308:	6940      	ldr	r0, [r0, #20]
 800a30a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a30e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a312:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800a316:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a31a:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a31e:	3c01      	subs	r4, #1
 800a320:	ed82 7a00 	vstr	s14, [r2]
 800a324:	edc2 7a01 	vstr	s15, [r2, #4]
 800a328:	b3dc      	cbz	r4, 800a3a2 <merge_rfft_f32+0xa6>
 800a32a:	00e3      	lsls	r3, r4, #3
 800a32c:	3b08      	subs	r3, #8
 800a32e:	440b      	add	r3, r1
 800a330:	3010      	adds	r0, #16
 800a332:	3210      	adds	r2, #16
 800a334:	3110      	adds	r1, #16
 800a336:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a33a:	ed93 7a02 	vldr	s14, [r3, #8]
 800a33e:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a342:	edd3 4a03 	vldr	s9, [r3, #12]
 800a346:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a34a:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a34e:	ee75 5a47 	vsub.f32	s11, s10, s14
 800a352:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a356:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a35a:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a35e:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a362:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a366:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a36a:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a36e:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a372:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a376:	ee37 7a46 	vsub.f32	s14, s14, s12
 800a37a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a37e:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a382:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a386:	3c01      	subs	r4, #1
 800a388:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a38c:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a390:	f1a3 0308 	sub.w	r3, r3, #8
 800a394:	f101 0108 	add.w	r1, r1, #8
 800a398:	f100 0008 	add.w	r0, r0, #8
 800a39c:	f102 0208 	add.w	r2, r2, #8
 800a3a0:	d1c9      	bne.n	800a336 <merge_rfft_f32+0x3a>
 800a3a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3a6:	4770      	bx	lr

0800a3a8 <arm_rfft_fast_f32>:
 800a3a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ac:	8a05      	ldrh	r5, [r0, #16]
 800a3ae:	086d      	lsrs	r5, r5, #1
 800a3b0:	8005      	strh	r5, [r0, #0]
 800a3b2:	4604      	mov	r4, r0
 800a3b4:	4616      	mov	r6, r2
 800a3b6:	461d      	mov	r5, r3
 800a3b8:	b14b      	cbz	r3, 800a3ce <arm_rfft_fast_f32+0x26>
 800a3ba:	f7ff ff9f 	bl	800a2fc <merge_rfft_f32>
 800a3be:	462a      	mov	r2, r5
 800a3c0:	4631      	mov	r1, r6
 800a3c2:	4620      	mov	r0, r4
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ca:	f000 bb33 	b.w	800aa34 <arm_cfft_f32>
 800a3ce:	460f      	mov	r7, r1
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	f000 fb2e 	bl	800aa34 <arm_cfft_f32>
 800a3d8:	4632      	mov	r2, r6
 800a3da:	4639      	mov	r1, r7
 800a3dc:	4620      	mov	r0, r4
 800a3de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3e2:	f7ff bf31 	b.w	800a248 <stage_rfft_f32>
 800a3e6:	bf00      	nop

0800a3e8 <arm_cfft_radix8by2_f32>:
 800a3e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ec:	ed2d 8b08 	vpush	{d8-d11}
 800a3f0:	4607      	mov	r7, r0
 800a3f2:	4608      	mov	r0, r1
 800a3f4:	f8b7 c000 	ldrh.w	ip, [r7]
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800a3fe:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800a402:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a406:	f000 80b0 	beq.w	800a56a <arm_cfft_radix8by2_f32+0x182>
 800a40a:	008c      	lsls	r4, r1, #2
 800a40c:	3410      	adds	r4, #16
 800a40e:	f100 0310 	add.w	r3, r0, #16
 800a412:	1906      	adds	r6, r0, r4
 800a414:	3210      	adds	r2, #16
 800a416:	4444      	add	r4, r8
 800a418:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800a41c:	f108 0510 	add.w	r5, r8, #16
 800a420:	ed15 2a04 	vldr	s4, [r5, #-16]
 800a424:	ed55 2a03 	vldr	s5, [r5, #-12]
 800a428:	ed54 4a04 	vldr	s9, [r4, #-16]
 800a42c:	ed14 4a03 	vldr	s8, [r4, #-12]
 800a430:	ed14 6a02 	vldr	s12, [r4, #-8]
 800a434:	ed54 5a01 	vldr	s11, [r4, #-4]
 800a438:	ed53 3a04 	vldr	s7, [r3, #-16]
 800a43c:	ed15 0a02 	vldr	s0, [r5, #-8]
 800a440:	ed55 0a01 	vldr	s1, [r5, #-4]
 800a444:	ed56 6a04 	vldr	s13, [r6, #-16]
 800a448:	ed16 3a03 	vldr	s6, [r6, #-12]
 800a44c:	ed13 7a03 	vldr	s14, [r3, #-12]
 800a450:	ed13 5a02 	vldr	s10, [r3, #-8]
 800a454:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a458:	ed16 1a02 	vldr	s2, [r6, #-8]
 800a45c:	ed56 1a01 	vldr	s3, [r6, #-4]
 800a460:	ee73 ba82 	vadd.f32	s23, s7, s4
 800a464:	ee37 ba22 	vadd.f32	s22, s14, s5
 800a468:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800a46c:	ee33 9a04 	vadd.f32	s18, s6, s8
 800a470:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800a474:	ee75 aa00 	vadd.f32	s21, s10, s0
 800a478:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800a47c:	ee71 8a06 	vadd.f32	s17, s2, s12
 800a480:	ed43 ba04 	vstr	s23, [r3, #-16]
 800a484:	ed03 ba03 	vstr	s22, [r3, #-12]
 800a488:	ed43 aa02 	vstr	s21, [r3, #-8]
 800a48c:	ed03 aa01 	vstr	s20, [r3, #-4]
 800a490:	ed06 8a01 	vstr	s16, [r6, #-4]
 800a494:	ed46 9a04 	vstr	s19, [r6, #-16]
 800a498:	ed06 9a03 	vstr	s18, [r6, #-12]
 800a49c:	ed46 8a02 	vstr	s17, [r6, #-8]
 800a4a0:	ee37 7a62 	vsub.f32	s14, s14, s5
 800a4a4:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800a4a8:	ee34 4a43 	vsub.f32	s8, s8, s6
 800a4ac:	ed52 6a03 	vldr	s13, [r2, #-12]
 800a4b0:	ed12 3a04 	vldr	s6, [r2, #-16]
 800a4b4:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800a4b8:	ee27 8a26 	vmul.f32	s16, s14, s13
 800a4bc:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800a4c0:	ee23 2a83 	vmul.f32	s4, s7, s6
 800a4c4:	ee64 4a83 	vmul.f32	s9, s9, s6
 800a4c8:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800a4cc:	ee27 7a03 	vmul.f32	s14, s14, s6
 800a4d0:	ee64 6a26 	vmul.f32	s13, s8, s13
 800a4d4:	ee24 4a03 	vmul.f32	s8, s8, s6
 800a4d8:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a4dc:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a4e0:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800a4e4:	ee32 3a08 	vadd.f32	s6, s4, s16
 800a4e8:	ed05 7a03 	vstr	s14, [r5, #-12]
 800a4ec:	ed05 3a04 	vstr	s6, [r5, #-16]
 800a4f0:	ed04 4a04 	vstr	s8, [r4, #-16]
 800a4f4:	ed44 6a03 	vstr	s13, [r4, #-12]
 800a4f8:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a4fc:	ee76 6a41 	vsub.f32	s13, s12, s2
 800a500:	ee35 5a40 	vsub.f32	s10, s10, s0
 800a504:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800a508:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a50c:	ed52 5a02 	vldr	s11, [r2, #-8]
 800a510:	ee67 3a87 	vmul.f32	s7, s15, s14
 800a514:	ee66 4a87 	vmul.f32	s9, s13, s14
 800a518:	ee25 4a25 	vmul.f32	s8, s10, s11
 800a51c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a520:	ee25 5a07 	vmul.f32	s10, s10, s14
 800a524:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800a528:	ee26 7a07 	vmul.f32	s14, s12, s14
 800a52c:	ee26 6a25 	vmul.f32	s12, s12, s11
 800a530:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800a534:	ee74 5a23 	vadd.f32	s11, s8, s7
 800a538:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800a53c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a540:	3310      	adds	r3, #16
 800a542:	4563      	cmp	r3, ip
 800a544:	ed45 5a02 	vstr	s11, [r5, #-8]
 800a548:	f106 0610 	add.w	r6, r6, #16
 800a54c:	ed45 7a01 	vstr	s15, [r5, #-4]
 800a550:	f102 0210 	add.w	r2, r2, #16
 800a554:	ed04 6a02 	vstr	s12, [r4, #-8]
 800a558:	ed04 7a01 	vstr	s14, [r4, #-4]
 800a55c:	f105 0510 	add.w	r5, r5, #16
 800a560:	f104 0410 	add.w	r4, r4, #16
 800a564:	f47f af5c 	bne.w	800a420 <arm_cfft_radix8by2_f32+0x38>
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	b28c      	uxth	r4, r1
 800a56c:	4621      	mov	r1, r4
 800a56e:	2302      	movs	r3, #2
 800a570:	f000 fc66 	bl	800ae40 <arm_radix8_butterfly_f32>
 800a574:	ecbd 8b08 	vpop	{d8-d11}
 800a578:	4621      	mov	r1, r4
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	4640      	mov	r0, r8
 800a57e:	2302      	movs	r3, #2
 800a580:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a584:	f000 bc5c 	b.w	800ae40 <arm_radix8_butterfly_f32>

0800a588 <arm_cfft_radix8by4_f32>:
 800a588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a58c:	ed2d 8b0a 	vpush	{d8-d12}
 800a590:	b08d      	sub	sp, #52	@ 0x34
 800a592:	460d      	mov	r5, r1
 800a594:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a596:	8801      	ldrh	r1, [r0, #0]
 800a598:	6842      	ldr	r2, [r0, #4]
 800a59a:	900a      	str	r0, [sp, #40]	@ 0x28
 800a59c:	0849      	lsrs	r1, r1, #1
 800a59e:	008b      	lsls	r3, r1, #2
 800a5a0:	18ee      	adds	r6, r5, r3
 800a5a2:	18f0      	adds	r0, r6, r3
 800a5a4:	edd0 5a00 	vldr	s11, [r0]
 800a5a8:	edd5 7a00 	vldr	s15, [r5]
 800a5ac:	ed96 7a00 	vldr	s14, [r6]
 800a5b0:	edd0 3a01 	vldr	s7, [r0, #4]
 800a5b4:	ed96 4a01 	vldr	s8, [r6, #4]
 800a5b8:	ed95 5a01 	vldr	s10, [r5, #4]
 800a5bc:	9008      	str	r0, [sp, #32]
 800a5be:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800a5c2:	18c7      	adds	r7, r0, r3
 800a5c4:	edd7 4a00 	vldr	s9, [r7]
 800a5c8:	ed97 3a01 	vldr	s6, [r7, #4]
 800a5cc:	9701      	str	r7, [sp, #4]
 800a5ce:	ee77 6a06 	vadd.f32	s13, s14, s12
 800a5d2:	462c      	mov	r4, r5
 800a5d4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a5d8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a5dc:	ee16 ca90 	vmov	ip, s13
 800a5e0:	f844 cb08 	str.w	ip, [r4], #8
 800a5e4:	ee75 6a23 	vadd.f32	s13, s10, s7
 800a5e8:	edd6 5a01 	vldr	s11, [r6, #4]
 800a5ec:	edd7 2a01 	vldr	s5, [r7, #4]
 800a5f0:	9404      	str	r4, [sp, #16]
 800a5f2:	ee35 5a63 	vsub.f32	s10, s10, s7
 800a5f6:	ee74 3a27 	vadd.f32	s7, s8, s15
 800a5fa:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a5fe:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800a602:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800a606:	0849      	lsrs	r1, r1, #1
 800a608:	f102 0e08 	add.w	lr, r2, #8
 800a60c:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800a610:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800a614:	9109      	str	r1, [sp, #36]	@ 0x24
 800a616:	ee35 4a47 	vsub.f32	s8, s10, s14
 800a61a:	f1a1 0902 	sub.w	r9, r1, #2
 800a61e:	f8cd e00c 	str.w	lr, [sp, #12]
 800a622:	4631      	mov	r1, r6
 800a624:	ee13 ea90 	vmov	lr, s7
 800a628:	ee36 6a64 	vsub.f32	s12, s12, s9
 800a62c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800a630:	4604      	mov	r4, r0
 800a632:	edc5 5a01 	vstr	s11, [r5, #4]
 800a636:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a63a:	f841 eb08 	str.w	lr, [r1], #8
 800a63e:	ee34 5a24 	vadd.f32	s10, s8, s9
 800a642:	ee16 ea10 	vmov	lr, s12
 800a646:	ed86 5a01 	vstr	s10, [r6, #4]
 800a64a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800a64e:	f844 eb08 	str.w	lr, [r4], #8
 800a652:	ee77 7a83 	vadd.f32	s15, s15, s6
 800a656:	edc0 6a01 	vstr	s13, [r0, #4]
 800a65a:	9405      	str	r4, [sp, #20]
 800a65c:	4604      	mov	r4, r0
 800a65e:	ee17 0a90 	vmov	r0, s15
 800a662:	9106      	str	r1, [sp, #24]
 800a664:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a668:	f102 0110 	add.w	r1, r2, #16
 800a66c:	46bc      	mov	ip, r7
 800a66e:	9100      	str	r1, [sp, #0]
 800a670:	f847 0b08 	str.w	r0, [r7], #8
 800a674:	f102 0118 	add.w	r1, r2, #24
 800a678:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800a67c:	9102      	str	r1, [sp, #8]
 800a67e:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a682:	9007      	str	r0, [sp, #28]
 800a684:	f000 8134 	beq.w	800a8f0 <arm_cfft_radix8by4_f32+0x368>
 800a688:	f102 0920 	add.w	r9, r2, #32
 800a68c:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800a690:	9a01      	ldr	r2, [sp, #4]
 800a692:	f8dd a000 	ldr.w	sl, [sp]
 800a696:	3b0c      	subs	r3, #12
 800a698:	4683      	mov	fp, r0
 800a69a:	4463      	add	r3, ip
 800a69c:	f105 0e10 	add.w	lr, r5, #16
 800a6a0:	f1a4 010c 	sub.w	r1, r4, #12
 800a6a4:	f104 0510 	add.w	r5, r4, #16
 800a6a8:	f1a6 0c0c 	sub.w	ip, r6, #12
 800a6ac:	f1a2 040c 	sub.w	r4, r2, #12
 800a6b0:	f106 0010 	add.w	r0, r6, #16
 800a6b4:	3210      	adds	r2, #16
 800a6b6:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800a6ba:	ed55 5a02 	vldr	s11, [r5, #-8]
 800a6be:	ed50 7a02 	vldr	s15, [r0, #-8]
 800a6c2:	ed52 1a02 	vldr	s3, [r2, #-8]
 800a6c6:	ed55 6a01 	vldr	s13, [r5, #-4]
 800a6ca:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800a6ce:	ed12 1a01 	vldr	s2, [r2, #-4]
 800a6d2:	ed10 8a01 	vldr	s16, [r0, #-4]
 800a6d6:	ee35 4a25 	vadd.f32	s8, s10, s11
 800a6da:	ee30 6a26 	vadd.f32	s12, s0, s13
 800a6de:	ee37 7a84 	vadd.f32	s14, s15, s8
 800a6e2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a6e6:	ee37 7a21 	vadd.f32	s14, s14, s3
 800a6ea:	ee75 5a65 	vsub.f32	s11, s10, s11
 800a6ee:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800a6f2:	ed10 7a01 	vldr	s14, [r0, #-4]
 800a6f6:	ed52 6a01 	vldr	s13, [r2, #-4]
 800a6fa:	ee36 7a07 	vadd.f32	s14, s12, s14
 800a6fe:	ee78 aa25 	vadd.f32	s21, s16, s11
 800a702:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a706:	ee70 3a67 	vsub.f32	s7, s0, s15
 800a70a:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800a70e:	ed94 7a02 	vldr	s14, [r4, #8]
 800a712:	ed9c 2a02 	vldr	s4, [ip, #8]
 800a716:	ed91 ba02 	vldr	s22, [r1, #8]
 800a71a:	edd3 9a02 	vldr	s19, [r3, #8]
 800a71e:	edd4 2a01 	vldr	s5, [r4, #4]
 800a722:	ed9c 9a01 	vldr	s18, [ip, #4]
 800a726:	ed93 5a01 	vldr	s10, [r3, #4]
 800a72a:	edd1 0a01 	vldr	s1, [r1, #4]
 800a72e:	ee72 6a07 	vadd.f32	s13, s4, s14
 800a732:	ee32 2a47 	vsub.f32	s4, s4, s14
 800a736:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800a73a:	ee79 4a22 	vadd.f32	s9, s18, s5
 800a73e:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800a742:	ee79 2a62 	vsub.f32	s5, s18, s5
 800a746:	ed8c 7a02 	vstr	s14, [ip, #8]
 800a74a:	ed91 7a01 	vldr	s14, [r1, #4]
 800a74e:	edd3 8a01 	vldr	s17, [r3, #4]
 800a752:	ee34 7a87 	vadd.f32	s14, s9, s14
 800a756:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800a75a:	ee37 7a28 	vadd.f32	s14, s14, s17
 800a75e:	ee32 9a60 	vsub.f32	s18, s4, s1
 800a762:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a766:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800a76a:	ed1a aa02 	vldr	s20, [sl, #-8]
 800a76e:	ee73 8a22 	vadd.f32	s17, s6, s5
 800a772:	ee39 9a05 	vadd.f32	s18, s18, s10
 800a776:	ee7a aac1 	vsub.f32	s21, s21, s2
 800a77a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800a77e:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800a782:	ee69 ba07 	vmul.f32	s23, s18, s14
 800a786:	ee6a aa87 	vmul.f32	s21, s21, s14
 800a78a:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800a78e:	ee63 ca87 	vmul.f32	s25, s7, s14
 800a792:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800a796:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800a79a:	ee68 8a87 	vmul.f32	s17, s17, s14
 800a79e:	ee73 3aea 	vsub.f32	s7, s7, s21
 800a7a2:	ee78 8a89 	vadd.f32	s17, s17, s18
 800a7a6:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800a7aa:	ee3b aaca 	vsub.f32	s20, s23, s20
 800a7ae:	ee34 4a67 	vsub.f32	s8, s8, s15
 800a7b2:	ee76 6acb 	vsub.f32	s13, s13, s22
 800a7b6:	ee36 6a48 	vsub.f32	s12, s12, s16
 800a7ba:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800a7be:	ed00 7a02 	vstr	s14, [r0, #-8]
 800a7c2:	ed40 3a01 	vstr	s7, [r0, #-4]
 800a7c6:	edc1 8a01 	vstr	s17, [r1, #4]
 800a7ca:	ed81 aa02 	vstr	s20, [r1, #8]
 800a7ce:	ed59 3a04 	vldr	s7, [r9, #-16]
 800a7d2:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800a7d6:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800a7da:	ed59 6a03 	vldr	s13, [r9, #-12]
 800a7de:	ee34 4a61 	vsub.f32	s8, s8, s3
 800a7e2:	ee36 6a41 	vsub.f32	s12, s12, s2
 800a7e6:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800a7ea:	ee66 9a26 	vmul.f32	s19, s12, s13
 800a7ee:	ee24 9a23 	vmul.f32	s18, s8, s7
 800a7f2:	ee26 6a23 	vmul.f32	s12, s12, s7
 800a7f6:	ee24 4a26 	vmul.f32	s8, s8, s13
 800a7fa:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a7fe:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800a802:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a806:	ee36 6a44 	vsub.f32	s12, s12, s8
 800a80a:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a80e:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800a812:	ee79 3a29 	vadd.f32	s7, s18, s19
 800a816:	ee75 6a60 	vsub.f32	s13, s10, s1
 800a81a:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800a81e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a822:	ed45 3a02 	vstr	s7, [r5, #-8]
 800a826:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a82a:	ed84 7a01 	vstr	s14, [r4, #4]
 800a82e:	ed84 4a02 	vstr	s8, [r4, #8]
 800a832:	ee35 6a81 	vadd.f32	s12, s11, s2
 800a836:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800a83a:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800a83e:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 800a842:	ee33 3a62 	vsub.f32	s6, s6, s5
 800a846:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800a84a:	ee67 2a26 	vmul.f32	s5, s14, s13
 800a84e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800a852:	ee26 5a25 	vmul.f32	s10, s12, s11
 800a856:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a85a:	ee26 6a26 	vmul.f32	s12, s12, s13
 800a85e:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a862:	ee63 6a26 	vmul.f32	s13, s6, s13
 800a866:	ee23 3a25 	vmul.f32	s6, s6, s11
 800a86a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a86e:	ee75 5a24 	vadd.f32	s11, s10, s9
 800a872:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800a876:	ee36 7a87 	vadd.f32	s14, s13, s14
 800a87a:	f1bb 0b01 	subs.w	fp, fp, #1
 800a87e:	ed42 5a02 	vstr	s11, [r2, #-8]
 800a882:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a886:	f10e 0e08 	add.w	lr, lr, #8
 800a88a:	ed83 3a02 	vstr	s6, [r3, #8]
 800a88e:	ed83 7a01 	vstr	s14, [r3, #4]
 800a892:	f1ac 0c08 	sub.w	ip, ip, #8
 800a896:	f10a 0a08 	add.w	sl, sl, #8
 800a89a:	f100 0008 	add.w	r0, r0, #8
 800a89e:	f1a1 0108 	sub.w	r1, r1, #8
 800a8a2:	f109 0910 	add.w	r9, r9, #16
 800a8a6:	f105 0508 	add.w	r5, r5, #8
 800a8aa:	f1a4 0408 	sub.w	r4, r4, #8
 800a8ae:	f108 0818 	add.w	r8, r8, #24
 800a8b2:	f102 0208 	add.w	r2, r2, #8
 800a8b6:	f1a3 0308 	sub.w	r3, r3, #8
 800a8ba:	f47f aefc 	bne.w	800a6b6 <arm_cfft_radix8by4_f32+0x12e>
 800a8be:	9907      	ldr	r1, [sp, #28]
 800a8c0:	9800      	ldr	r0, [sp, #0]
 800a8c2:	00cb      	lsls	r3, r1, #3
 800a8c4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a8c8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a8cc:	9100      	str	r1, [sp, #0]
 800a8ce:	9904      	ldr	r1, [sp, #16]
 800a8d0:	4419      	add	r1, r3
 800a8d2:	9104      	str	r1, [sp, #16]
 800a8d4:	9903      	ldr	r1, [sp, #12]
 800a8d6:	4419      	add	r1, r3
 800a8d8:	9103      	str	r1, [sp, #12]
 800a8da:	9906      	ldr	r1, [sp, #24]
 800a8dc:	4419      	add	r1, r3
 800a8de:	9106      	str	r1, [sp, #24]
 800a8e0:	9905      	ldr	r1, [sp, #20]
 800a8e2:	441f      	add	r7, r3
 800a8e4:	4419      	add	r1, r3
 800a8e6:	9b02      	ldr	r3, [sp, #8]
 800a8e8:	9105      	str	r1, [sp, #20]
 800a8ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8ee:	9302      	str	r3, [sp, #8]
 800a8f0:	9904      	ldr	r1, [sp, #16]
 800a8f2:	9805      	ldr	r0, [sp, #20]
 800a8f4:	ed91 4a00 	vldr	s8, [r1]
 800a8f8:	edd0 6a00 	vldr	s13, [r0]
 800a8fc:	9b06      	ldr	r3, [sp, #24]
 800a8fe:	ed97 3a00 	vldr	s6, [r7]
 800a902:	edd3 7a00 	vldr	s15, [r3]
 800a906:	edd0 4a01 	vldr	s9, [r0, #4]
 800a90a:	edd1 3a01 	vldr	s7, [r1, #4]
 800a90e:	ed97 2a01 	vldr	s4, [r7, #4]
 800a912:	ed93 7a01 	vldr	s14, [r3, #4]
 800a916:	9a03      	ldr	r2, [sp, #12]
 800a918:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800a91c:	ee34 6a26 	vadd.f32	s12, s8, s13
 800a920:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800a924:	ee37 5a86 	vadd.f32	s10, s15, s12
 800a928:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800a92c:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a930:	ee74 6a66 	vsub.f32	s13, s8, s13
 800a934:	ed81 5a00 	vstr	s10, [r1]
 800a938:	ed93 5a01 	vldr	s10, [r3, #4]
 800a93c:	edd7 4a01 	vldr	s9, [r7, #4]
 800a940:	ee35 5a85 	vadd.f32	s10, s11, s10
 800a944:	ee37 4a26 	vadd.f32	s8, s14, s13
 800a948:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a94c:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800a950:	ed81 5a01 	vstr	s10, [r1, #4]
 800a954:	edd2 1a00 	vldr	s3, [r2]
 800a958:	edd2 2a01 	vldr	s5, [r2, #4]
 800a95c:	ee34 5a83 	vadd.f32	s10, s9, s6
 800a960:	ee34 4a42 	vsub.f32	s8, s8, s4
 800a964:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a968:	ee64 4a21 	vmul.f32	s9, s8, s3
 800a96c:	ee24 4a22 	vmul.f32	s8, s8, s5
 800a970:	ee65 2a22 	vmul.f32	s5, s10, s5
 800a974:	ee25 5a21 	vmul.f32	s10, s10, s3
 800a978:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800a97c:	ee35 5a44 	vsub.f32	s10, s10, s8
 800a980:	edc3 2a00 	vstr	s5, [r3]
 800a984:	ed83 5a01 	vstr	s10, [r3, #4]
 800a988:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800a98c:	9b00      	ldr	r3, [sp, #0]
 800a98e:	ee36 6a43 	vsub.f32	s12, s12, s6
 800a992:	ed93 4a01 	vldr	s8, [r3, #4]
 800a996:	ed93 5a00 	vldr	s10, [r3]
 800a99a:	9b02      	ldr	r3, [sp, #8]
 800a99c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800a9a0:	ee66 4a05 	vmul.f32	s9, s12, s10
 800a9a4:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a9a8:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a9ac:	ee65 5a84 	vmul.f32	s11, s11, s8
 800a9b0:	ee35 6a46 	vsub.f32	s12, s10, s12
 800a9b4:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800a9b8:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800a9bc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a9c0:	ed80 6a01 	vstr	s12, [r0, #4]
 800a9c4:	edc0 5a00 	vstr	s11, [r0]
 800a9c8:	edd3 5a01 	vldr	s11, [r3, #4]
 800a9cc:	edd3 6a00 	vldr	s13, [r3]
 800a9d0:	ee37 7a02 	vadd.f32	s14, s14, s4
 800a9d4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800a9d8:	ee27 6a26 	vmul.f32	s12, s14, s13
 800a9dc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a9e0:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a9e4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a9e8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a9ec:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a9f0:	ed87 7a01 	vstr	s14, [r7, #4]
 800a9f4:	edc7 7a00 	vstr	s15, [r7]
 800a9f8:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800a9fc:	4621      	mov	r1, r4
 800a9fe:	686a      	ldr	r2, [r5, #4]
 800aa00:	2304      	movs	r3, #4
 800aa02:	f000 fa1d 	bl	800ae40 <arm_radix8_butterfly_f32>
 800aa06:	4630      	mov	r0, r6
 800aa08:	4621      	mov	r1, r4
 800aa0a:	686a      	ldr	r2, [r5, #4]
 800aa0c:	2304      	movs	r3, #4
 800aa0e:	f000 fa17 	bl	800ae40 <arm_radix8_butterfly_f32>
 800aa12:	9808      	ldr	r0, [sp, #32]
 800aa14:	686a      	ldr	r2, [r5, #4]
 800aa16:	4621      	mov	r1, r4
 800aa18:	2304      	movs	r3, #4
 800aa1a:	f000 fa11 	bl	800ae40 <arm_radix8_butterfly_f32>
 800aa1e:	686a      	ldr	r2, [r5, #4]
 800aa20:	9801      	ldr	r0, [sp, #4]
 800aa22:	4621      	mov	r1, r4
 800aa24:	2304      	movs	r3, #4
 800aa26:	b00d      	add	sp, #52	@ 0x34
 800aa28:	ecbd 8b0a 	vpop	{d8-d12}
 800aa2c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa30:	f000 ba06 	b.w	800ae40 <arm_radix8_butterfly_f32>

0800aa34 <arm_cfft_f32>:
 800aa34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa38:	2a01      	cmp	r2, #1
 800aa3a:	4606      	mov	r6, r0
 800aa3c:	4617      	mov	r7, r2
 800aa3e:	460c      	mov	r4, r1
 800aa40:	4698      	mov	r8, r3
 800aa42:	8805      	ldrh	r5, [r0, #0]
 800aa44:	d056      	beq.n	800aaf4 <arm_cfft_f32+0xc0>
 800aa46:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800aa4a:	d063      	beq.n	800ab14 <arm_cfft_f32+0xe0>
 800aa4c:	d916      	bls.n	800aa7c <arm_cfft_f32+0x48>
 800aa4e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800aa52:	d01a      	beq.n	800aa8a <arm_cfft_f32+0x56>
 800aa54:	d947      	bls.n	800aae6 <arm_cfft_f32+0xb2>
 800aa56:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800aa5a:	d05b      	beq.n	800ab14 <arm_cfft_f32+0xe0>
 800aa5c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800aa60:	d105      	bne.n	800aa6e <arm_cfft_f32+0x3a>
 800aa62:	2301      	movs	r3, #1
 800aa64:	6872      	ldr	r2, [r6, #4]
 800aa66:	4629      	mov	r1, r5
 800aa68:	4620      	mov	r0, r4
 800aa6a:	f000 f9e9 	bl	800ae40 <arm_radix8_butterfly_f32>
 800aa6e:	f1b8 0f00 	cmp.w	r8, #0
 800aa72:	d111      	bne.n	800aa98 <arm_cfft_f32+0x64>
 800aa74:	2f01      	cmp	r7, #1
 800aa76:	d016      	beq.n	800aaa6 <arm_cfft_f32+0x72>
 800aa78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa7c:	2d20      	cmp	r5, #32
 800aa7e:	d049      	beq.n	800ab14 <arm_cfft_f32+0xe0>
 800aa80:	d935      	bls.n	800aaee <arm_cfft_f32+0xba>
 800aa82:	2d40      	cmp	r5, #64	@ 0x40
 800aa84:	d0ed      	beq.n	800aa62 <arm_cfft_f32+0x2e>
 800aa86:	2d80      	cmp	r5, #128	@ 0x80
 800aa88:	d1f1      	bne.n	800aa6e <arm_cfft_f32+0x3a>
 800aa8a:	4621      	mov	r1, r4
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	f7ff fcab 	bl	800a3e8 <arm_cfft_radix8by2_f32>
 800aa92:	f1b8 0f00 	cmp.w	r8, #0
 800aa96:	d0ed      	beq.n	800aa74 <arm_cfft_f32+0x40>
 800aa98:	68b2      	ldr	r2, [r6, #8]
 800aa9a:	89b1      	ldrh	r1, [r6, #12]
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f000 f841 	bl	800ab24 <arm_bitreversal_32>
 800aaa2:	2f01      	cmp	r7, #1
 800aaa4:	d1e8      	bne.n	800aa78 <arm_cfft_f32+0x44>
 800aaa6:	ee07 5a90 	vmov	s15, r5
 800aaaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aab2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800aab6:	2d00      	cmp	r5, #0
 800aab8:	d0de      	beq.n	800aa78 <arm_cfft_f32+0x44>
 800aaba:	f104 0108 	add.w	r1, r4, #8
 800aabe:	2300      	movs	r3, #0
 800aac0:	3301      	adds	r3, #1
 800aac2:	429d      	cmp	r5, r3
 800aac4:	f101 0108 	add.w	r1, r1, #8
 800aac8:	ed11 7a04 	vldr	s14, [r1, #-16]
 800aacc:	ed51 7a03 	vldr	s15, [r1, #-12]
 800aad0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800aad4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800aad8:	ed01 7a04 	vstr	s14, [r1, #-16]
 800aadc:	ed41 7a03 	vstr	s15, [r1, #-12]
 800aae0:	d1ee      	bne.n	800aac0 <arm_cfft_f32+0x8c>
 800aae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aae6:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800aaea:	d0ba      	beq.n	800aa62 <arm_cfft_f32+0x2e>
 800aaec:	e7bf      	b.n	800aa6e <arm_cfft_f32+0x3a>
 800aaee:	2d10      	cmp	r5, #16
 800aaf0:	d0cb      	beq.n	800aa8a <arm_cfft_f32+0x56>
 800aaf2:	e7bc      	b.n	800aa6e <arm_cfft_f32+0x3a>
 800aaf4:	b19d      	cbz	r5, 800ab1e <arm_cfft_f32+0xea>
 800aaf6:	f101 030c 	add.w	r3, r1, #12
 800aafa:	2200      	movs	r2, #0
 800aafc:	ed53 7a02 	vldr	s15, [r3, #-8]
 800ab00:	3201      	adds	r2, #1
 800ab02:	eef1 7a67 	vneg.f32	s15, s15
 800ab06:	4295      	cmp	r5, r2
 800ab08:	ed43 7a02 	vstr	s15, [r3, #-8]
 800ab0c:	f103 0308 	add.w	r3, r3, #8
 800ab10:	d1f4      	bne.n	800aafc <arm_cfft_f32+0xc8>
 800ab12:	e798      	b.n	800aa46 <arm_cfft_f32+0x12>
 800ab14:	4621      	mov	r1, r4
 800ab16:	4630      	mov	r0, r6
 800ab18:	f7ff fd36 	bl	800a588 <arm_cfft_radix8by4_f32>
 800ab1c:	e7a7      	b.n	800aa6e <arm_cfft_f32+0x3a>
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d0aa      	beq.n	800aa78 <arm_cfft_f32+0x44>
 800ab22:	e7b9      	b.n	800aa98 <arm_cfft_f32+0x64>

0800ab24 <arm_bitreversal_32>:
 800ab24:	b1e9      	cbz	r1, 800ab62 <arm_bitreversal_32+0x3e>
 800ab26:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab28:	2500      	movs	r5, #0
 800ab2a:	f102 0e02 	add.w	lr, r2, #2
 800ab2e:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800ab32:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800ab36:	08a4      	lsrs	r4, r4, #2
 800ab38:	089b      	lsrs	r3, r3, #2
 800ab3a:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800ab3e:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800ab42:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800ab46:	00a6      	lsls	r6, r4, #2
 800ab48:	009b      	lsls	r3, r3, #2
 800ab4a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800ab4e:	3304      	adds	r3, #4
 800ab50:	1d34      	adds	r4, r6, #4
 800ab52:	3502      	adds	r5, #2
 800ab54:	58c6      	ldr	r6, [r0, r3]
 800ab56:	5907      	ldr	r7, [r0, r4]
 800ab58:	50c7      	str	r7, [r0, r3]
 800ab5a:	428d      	cmp	r5, r1
 800ab5c:	5106      	str	r6, [r0, r4]
 800ab5e:	d3e6      	bcc.n	800ab2e <arm_bitreversal_32+0xa>
 800ab60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab62:	4770      	bx	lr

0800ab64 <arm_cmplx_mag_f32>:
 800ab64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab68:	ed2d 8b02 	vpush	{d8}
 800ab6c:	0897      	lsrs	r7, r2, #2
 800ab6e:	b084      	sub	sp, #16
 800ab70:	d077      	beq.n	800ac62 <arm_cmplx_mag_f32+0xfe>
 800ab72:	f04f 0800 	mov.w	r8, #0
 800ab76:	f100 0420 	add.w	r4, r0, #32
 800ab7a:	f101 0510 	add.w	r5, r1, #16
 800ab7e:	463e      	mov	r6, r7
 800ab80:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 800ab84:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 800ab88:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ab8c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ab90:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ab94:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ab98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab9c:	f2c0 80c5 	blt.w	800ad2a <arm_cmplx_mag_f32+0x1c6>
 800aba0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800aba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aba8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800abac:	f100 80cb 	bmi.w	800ad46 <arm_cmplx_mag_f32+0x1e2>
 800abb0:	ed05 8a04 	vstr	s16, [r5, #-16]
 800abb4:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 800abb8:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800abbc:	ee20 0a00 	vmul.f32	s0, s0, s0
 800abc0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800abc4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800abc8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800abcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abd0:	f2c0 80a8 	blt.w	800ad24 <arm_cmplx_mag_f32+0x1c0>
 800abd4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800abd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abdc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800abe0:	f100 80a8 	bmi.w	800ad34 <arm_cmplx_mag_f32+0x1d0>
 800abe4:	ed05 8a03 	vstr	s16, [r5, #-12]
 800abe8:	ed14 0a04 	vldr	s0, [r4, #-16]
 800abec:	ed54 7a03 	vldr	s15, [r4, #-12]
 800abf0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800abf4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800abf8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800abfc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ac00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac04:	f2c0 808b 	blt.w	800ad1e <arm_cmplx_mag_f32+0x1ba>
 800ac08:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ac0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac10:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ac14:	f100 80a9 	bmi.w	800ad6a <arm_cmplx_mag_f32+0x206>
 800ac18:	ed05 8a02 	vstr	s16, [r5, #-8]
 800ac1c:	ed14 0a02 	vldr	s0, [r4, #-8]
 800ac20:	ed54 7a01 	vldr	s15, [r4, #-4]
 800ac24:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ac28:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ac2c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ac30:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ac34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac38:	db6e      	blt.n	800ad18 <arm_cmplx_mag_f32+0x1b4>
 800ac3a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ac3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac42:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ac46:	f100 8087 	bmi.w	800ad58 <arm_cmplx_mag_f32+0x1f4>
 800ac4a:	ed05 8a01 	vstr	s16, [r5, #-4]
 800ac4e:	3e01      	subs	r6, #1
 800ac50:	f104 0420 	add.w	r4, r4, #32
 800ac54:	f105 0510 	add.w	r5, r5, #16
 800ac58:	d192      	bne.n	800ab80 <arm_cmplx_mag_f32+0x1c>
 800ac5a:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800ac5e:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800ac62:	f012 0203 	ands.w	r2, r2, #3
 800ac66:	d052      	beq.n	800ad0e <arm_cmplx_mag_f32+0x1aa>
 800ac68:	ed90 0a00 	vldr	s0, [r0]
 800ac6c:	edd0 7a01 	vldr	s15, [r0, #4]
 800ac70:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ac74:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ac78:	2300      	movs	r3, #0
 800ac7a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ac7e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ac82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac86:	bfb8      	it	lt
 800ac88:	600b      	strlt	r3, [r1, #0]
 800ac8a:	db08      	blt.n	800ac9e <arm_cmplx_mag_f32+0x13a>
 800ac8c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ac90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac94:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ac98:	d479      	bmi.n	800ad8e <arm_cmplx_mag_f32+0x22a>
 800ac9a:	ed81 8a00 	vstr	s16, [r1]
 800ac9e:	3a01      	subs	r2, #1
 800aca0:	d035      	beq.n	800ad0e <arm_cmplx_mag_f32+0x1aa>
 800aca2:	ed90 0a02 	vldr	s0, [r0, #8]
 800aca6:	edd0 7a03 	vldr	s15, [r0, #12]
 800acaa:	ee20 0a00 	vmul.f32	s0, s0, s0
 800acae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800acb2:	2300      	movs	r3, #0
 800acb4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800acb8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800acbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acc0:	bfb8      	it	lt
 800acc2:	604b      	strlt	r3, [r1, #4]
 800acc4:	db08      	blt.n	800acd8 <arm_cmplx_mag_f32+0x174>
 800acc6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800acca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acce:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800acd2:	d453      	bmi.n	800ad7c <arm_cmplx_mag_f32+0x218>
 800acd4:	ed81 8a01 	vstr	s16, [r1, #4]
 800acd8:	2a01      	cmp	r2, #1
 800acda:	d018      	beq.n	800ad0e <arm_cmplx_mag_f32+0x1aa>
 800acdc:	ed90 0a04 	vldr	s0, [r0, #16]
 800ace0:	edd0 7a05 	vldr	s15, [r0, #20]
 800ace4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ace8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800acec:	2300      	movs	r3, #0
 800acee:	ee30 0a27 	vadd.f32	s0, s0, s15
 800acf2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800acf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acfa:	db19      	blt.n	800ad30 <arm_cmplx_mag_f32+0x1cc>
 800acfc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ad00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad04:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ad08:	d44a      	bmi.n	800ada0 <arm_cmplx_mag_f32+0x23c>
 800ad0a:	ed81 8a02 	vstr	s16, [r1, #8]
 800ad0e:	b004      	add	sp, #16
 800ad10:	ecbd 8b02 	vpop	{d8}
 800ad14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad18:	f845 8c04 	str.w	r8, [r5, #-4]
 800ad1c:	e797      	b.n	800ac4e <arm_cmplx_mag_f32+0xea>
 800ad1e:	f845 8c08 	str.w	r8, [r5, #-8]
 800ad22:	e77b      	b.n	800ac1c <arm_cmplx_mag_f32+0xb8>
 800ad24:	f845 8c0c 	str.w	r8, [r5, #-12]
 800ad28:	e75e      	b.n	800abe8 <arm_cmplx_mag_f32+0x84>
 800ad2a:	f845 8c10 	str.w	r8, [r5, #-16]
 800ad2e:	e741      	b.n	800abb4 <arm_cmplx_mag_f32+0x50>
 800ad30:	608b      	str	r3, [r1, #8]
 800ad32:	e7ec      	b.n	800ad0e <arm_cmplx_mag_f32+0x1aa>
 800ad34:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ad38:	9001      	str	r0, [sp, #4]
 800ad3a:	f000 fbc3 	bl	800b4c4 <sqrtf>
 800ad3e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ad42:	9801      	ldr	r0, [sp, #4]
 800ad44:	e74e      	b.n	800abe4 <arm_cmplx_mag_f32+0x80>
 800ad46:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ad4a:	9001      	str	r0, [sp, #4]
 800ad4c:	f000 fbba 	bl	800b4c4 <sqrtf>
 800ad50:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ad54:	9801      	ldr	r0, [sp, #4]
 800ad56:	e72b      	b.n	800abb0 <arm_cmplx_mag_f32+0x4c>
 800ad58:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ad5c:	9001      	str	r0, [sp, #4]
 800ad5e:	f000 fbb1 	bl	800b4c4 <sqrtf>
 800ad62:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ad66:	9801      	ldr	r0, [sp, #4]
 800ad68:	e76f      	b.n	800ac4a <arm_cmplx_mag_f32+0xe6>
 800ad6a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ad6e:	9001      	str	r0, [sp, #4]
 800ad70:	f000 fba8 	bl	800b4c4 <sqrtf>
 800ad74:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ad78:	9801      	ldr	r0, [sp, #4]
 800ad7a:	e74d      	b.n	800ac18 <arm_cmplx_mag_f32+0xb4>
 800ad7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad80:	9201      	str	r2, [sp, #4]
 800ad82:	f000 fb9f 	bl	800b4c4 <sqrtf>
 800ad86:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800ad8a:	9903      	ldr	r1, [sp, #12]
 800ad8c:	e7a2      	b.n	800acd4 <arm_cmplx_mag_f32+0x170>
 800ad8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad92:	9201      	str	r2, [sp, #4]
 800ad94:	f000 fb96 	bl	800b4c4 <sqrtf>
 800ad98:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800ad9c:	9903      	ldr	r1, [sp, #12]
 800ad9e:	e77c      	b.n	800ac9a <arm_cmplx_mag_f32+0x136>
 800ada0:	9101      	str	r1, [sp, #4]
 800ada2:	f000 fb8f 	bl	800b4c4 <sqrtf>
 800ada6:	9901      	ldr	r1, [sp, #4]
 800ada8:	e7af      	b.n	800ad0a <arm_cmplx_mag_f32+0x1a6>
 800adaa:	bf00      	nop

0800adac <arm_cos_f32>:
 800adac:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800ae34 <arm_cos_f32+0x88>
 800adb0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800adb4:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800adb8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800adbc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800adc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adc4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800adc8:	d504      	bpl.n	800add4 <arm_cos_f32+0x28>
 800adca:	ee17 3a90 	vmov	r3, s15
 800adce:	3b01      	subs	r3, #1
 800add0:	ee07 3a90 	vmov	s15, r3
 800add4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800add8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800ae38 <arm_cos_f32+0x8c>
 800addc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ade0:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ade4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800ade8:	ee17 3a90 	vmov	r3, s15
 800adec:	b29b      	uxth	r3, r3
 800adee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adf2:	d21a      	bcs.n	800ae2a <arm_cos_f32+0x7e>
 800adf4:	ee07 3a90 	vmov	s15, r3
 800adf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adfc:	1c59      	adds	r1, r3, #1
 800adfe:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ae02:	4a0e      	ldr	r2, [pc, #56]	@ (800ae3c <arm_cos_f32+0x90>)
 800ae04:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ae08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae0c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800ae10:	ed93 7a00 	vldr	s14, [r3]
 800ae14:	edd2 6a00 	vldr	s13, [r2]
 800ae18:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800ae1c:	ee20 0a26 	vmul.f32	s0, s0, s13
 800ae20:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae24:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ae28:	4770      	bx	lr
 800ae2a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ae2e:	2101      	movs	r1, #1
 800ae30:	2300      	movs	r3, #0
 800ae32:	e7e6      	b.n	800ae02 <arm_cos_f32+0x56>
 800ae34:	3e22f983 	.word	0x3e22f983
 800ae38:	44000000 	.word	0x44000000
 800ae3c:	0800bc34 	.word	0x0800bc34

0800ae40 <arm_radix8_butterfly_f32>:
 800ae40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae44:	ed2d 8b10 	vpush	{d8-d15}
 800ae48:	b095      	sub	sp, #84	@ 0x54
 800ae4a:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 800ae4e:	4603      	mov	r3, r0
 800ae50:	3304      	adds	r3, #4
 800ae52:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800b138 <arm_radix8_butterfly_f32+0x2f8>
 800ae56:	9012      	str	r0, [sp, #72]	@ 0x48
 800ae58:	468b      	mov	fp, r1
 800ae5a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae5c:	4689      	mov	r9, r1
 800ae5e:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800ae62:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ae64:	960f      	str	r6, [sp, #60]	@ 0x3c
 800ae66:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800ae6a:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800ae6e:	eb03 0508 	add.w	r5, r3, r8
 800ae72:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800ae76:	eb05 040e 	add.w	r4, r5, lr
 800ae7a:	0137      	lsls	r7, r6, #4
 800ae7c:	eba6 030a 	sub.w	r3, r6, sl
 800ae80:	eb04 000e 	add.w	r0, r4, lr
 800ae84:	44b2      	add	sl, r6
 800ae86:	1d3a      	adds	r2, r7, #4
 800ae88:	9702      	str	r7, [sp, #8]
 800ae8a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800ae8e:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800ae92:	ebae 0c06 	sub.w	ip, lr, r6
 800ae96:	9703      	str	r7, [sp, #12]
 800ae98:	eb03 0708 	add.w	r7, r3, r8
 800ae9c:	9701      	str	r7, [sp, #4]
 800ae9e:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800aea2:	9706      	str	r7, [sp, #24]
 800aea4:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800aea6:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800aeaa:	f10e 0104 	add.w	r1, lr, #4
 800aeae:	4439      	add	r1, r7
 800aeb0:	443a      	add	r2, r7
 800aeb2:	0137      	lsls	r7, r6, #4
 800aeb4:	00f6      	lsls	r6, r6, #3
 800aeb6:	9704      	str	r7, [sp, #16]
 800aeb8:	9605      	str	r6, [sp, #20]
 800aeba:	9f01      	ldr	r7, [sp, #4]
 800aebc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aebe:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800aec2:	f04f 0c00 	mov.w	ip, #0
 800aec6:	edd4 6a00 	vldr	s13, [r4]
 800aeca:	edd7 1a00 	vldr	s3, [r7]
 800aece:	ed16 aa01 	vldr	s20, [r6, #-4]
 800aed2:	edd5 5a00 	vldr	s11, [r5]
 800aed6:	ed52 9a01 	vldr	s19, [r2, #-4]
 800aeda:	ed90 6a00 	vldr	s12, [r0]
 800aede:	ed51 7a01 	vldr	s15, [r1, #-4]
 800aee2:	ed93 3a00 	vldr	s6, [r3]
 800aee6:	ee39 0a86 	vadd.f32	s0, s19, s12
 800aeea:	ee33 2a21 	vadd.f32	s4, s6, s3
 800aeee:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800aef2:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800aef6:	ee35 7a02 	vadd.f32	s14, s10, s4
 800aefa:	ee34 4a80 	vadd.f32	s8, s9, s0
 800aefe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800af02:	ee74 6a07 	vadd.f32	s13, s8, s14
 800af06:	ee34 4a47 	vsub.f32	s8, s8, s14
 800af0a:	ed46 6a01 	vstr	s13, [r6, #-4]
 800af0e:	ed85 4a00 	vstr	s8, [r5]
 800af12:	edd1 6a00 	vldr	s13, [r1]
 800af16:	ed94 9a01 	vldr	s18, [r4, #4]
 800af1a:	edd3 2a01 	vldr	s5, [r3, #4]
 800af1e:	edd7 8a01 	vldr	s17, [r7, #4]
 800af22:	edd6 0a00 	vldr	s1, [r6]
 800af26:	edd5 3a01 	vldr	s7, [r5, #4]
 800af2a:	ed90 8a01 	vldr	s16, [r0, #4]
 800af2e:	ed92 7a00 	vldr	s14, [r2]
 800af32:	ee33 3a61 	vsub.f32	s6, s6, s3
 800af36:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800af3a:	ee72 aae8 	vsub.f32	s21, s5, s17
 800af3e:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800af42:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800af46:	ee77 7a83 	vadd.f32	s15, s15, s6
 800af4a:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800af4e:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800af52:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800af56:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800af5a:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800af5e:	ee77 0a08 	vadd.f32	s1, s14, s16
 800af62:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800af66:	ee37 7a48 	vsub.f32	s14, s14, s16
 800af6a:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800af6e:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800af72:	ee76 6a89 	vadd.f32	s13, s13, s18
 800af76:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800af7a:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800af7e:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800af82:	ee35 5a42 	vsub.f32	s10, s10, s4
 800af86:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800af8a:	ee33 2a20 	vadd.f32	s4, s6, s1
 800af8e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800af92:	ee33 3a60 	vsub.f32	s6, s6, s1
 800af96:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800af9a:	ee77 0a01 	vadd.f32	s1, s14, s2
 800af9e:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800afa2:	ee37 7a41 	vsub.f32	s14, s14, s2
 800afa6:	ee73 1a84 	vadd.f32	s3, s7, s8
 800afaa:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800afae:	ee76 3a27 	vadd.f32	s7, s12, s15
 800afb2:	ee76 7a67 	vsub.f32	s15, s12, s15
 800afb6:	ee32 8a00 	vadd.f32	s16, s4, s0
 800afba:	ee33 1a45 	vsub.f32	s2, s6, s10
 800afbe:	ee32 2a40 	vsub.f32	s4, s4, s0
 800afc2:	ee35 5a03 	vadd.f32	s10, s10, s6
 800afc6:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800afca:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800afce:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800afd2:	ee34 6a67 	vsub.f32	s12, s8, s15
 800afd6:	ee75 4a87 	vadd.f32	s9, s11, s14
 800afda:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800afde:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800afe2:	ee77 7a84 	vadd.f32	s15, s15, s8
 800afe6:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800afea:	44dc      	add	ip, fp
 800afec:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800aff0:	45e1      	cmp	r9, ip
 800aff2:	ed86 8a00 	vstr	s16, [r6]
 800aff6:	ed85 2a01 	vstr	s4, [r5, #4]
 800affa:	4456      	add	r6, sl
 800affc:	ed02 0a01 	vstr	s0, [r2, #-4]
 800b000:	4455      	add	r5, sl
 800b002:	edc0 6a00 	vstr	s13, [r0]
 800b006:	ed82 1a00 	vstr	s2, [r2]
 800b00a:	ed80 5a01 	vstr	s10, [r0, #4]
 800b00e:	4452      	add	r2, sl
 800b010:	ed01 3a01 	vstr	s6, [r1, #-4]
 800b014:	4450      	add	r0, sl
 800b016:	edc7 2a00 	vstr	s5, [r7]
 800b01a:	edc4 4a00 	vstr	s9, [r4]
 800b01e:	ed83 7a00 	vstr	s14, [r3]
 800b022:	edc1 5a00 	vstr	s11, [r1]
 800b026:	edc7 3a01 	vstr	s7, [r7, #4]
 800b02a:	4451      	add	r1, sl
 800b02c:	ed84 6a01 	vstr	s12, [r4, #4]
 800b030:	4457      	add	r7, sl
 800b032:	edc3 7a01 	vstr	s15, [r3, #4]
 800b036:	4454      	add	r4, sl
 800b038:	4453      	add	r3, sl
 800b03a:	f63f af44 	bhi.w	800aec6 <arm_radix8_butterfly_f32+0x86>
 800b03e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b040:	2b07      	cmp	r3, #7
 800b042:	f240 81b7 	bls.w	800b3b4 <arm_radix8_butterfly_f32+0x574>
 800b046:	9b06      	ldr	r3, [sp, #24]
 800b048:	9903      	ldr	r1, [sp, #12]
 800b04a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b04c:	9e05      	ldr	r6, [sp, #20]
 800b04e:	9a04      	ldr	r2, [sp, #16]
 800b050:	f103 0c08 	add.w	ip, r3, #8
 800b054:	9b02      	ldr	r3, [sp, #8]
 800b056:	3108      	adds	r1, #8
 800b058:	f108 0808 	add.w	r8, r8, #8
 800b05c:	1841      	adds	r1, r0, r1
 800b05e:	3608      	adds	r6, #8
 800b060:	330c      	adds	r3, #12
 800b062:	4604      	mov	r4, r0
 800b064:	4444      	add	r4, r8
 800b066:	18c3      	adds	r3, r0, r3
 800b068:	9109      	str	r1, [sp, #36]	@ 0x24
 800b06a:	1981      	adds	r1, r0, r6
 800b06c:	f10e 0e08 	add.w	lr, lr, #8
 800b070:	3208      	adds	r2, #8
 800b072:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b074:	9107      	str	r1, [sp, #28]
 800b076:	4604      	mov	r4, r0
 800b078:	4601      	mov	r1, r0
 800b07a:	9304      	str	r3, [sp, #16]
 800b07c:	f100 030c 	add.w	r3, r0, #12
 800b080:	4474      	add	r4, lr
 800b082:	f04f 0801 	mov.w	r8, #1
 800b086:	1882      	adds	r2, r0, r2
 800b088:	4461      	add	r1, ip
 800b08a:	9305      	str	r3, [sp, #20]
 800b08c:	464b      	mov	r3, r9
 800b08e:	940a      	str	r4, [sp, #40]	@ 0x28
 800b090:	46c1      	mov	r9, r8
 800b092:	9208      	str	r2, [sp, #32]
 800b094:	46d8      	mov	r8, fp
 800b096:	9106      	str	r1, [sp, #24]
 800b098:	f04f 0e00 	mov.w	lr, #0
 800b09c:	469b      	mov	fp, r3
 800b09e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b0a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b0a2:	449e      	add	lr, r3
 800b0a4:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800b0a8:	441a      	add	r2, r3
 800b0aa:	920e      	str	r2, [sp, #56]	@ 0x38
 800b0ac:	441a      	add	r2, r3
 800b0ae:	18d4      	adds	r4, r2, r3
 800b0b0:	18e5      	adds	r5, r4, r3
 800b0b2:	18ee      	adds	r6, r5, r3
 800b0b4:	18f7      	adds	r7, r6, r3
 800b0b6:	eb07 0c03 	add.w	ip, r7, r3
 800b0ba:	920d      	str	r2, [sp, #52]	@ 0x34
 800b0bc:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800b0c0:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800b0c4:	910c      	str	r1, [sp, #48]	@ 0x30
 800b0c6:	4419      	add	r1, r3
 800b0c8:	9103      	str	r1, [sp, #12]
 800b0ca:	4419      	add	r1, r3
 800b0cc:	18ca      	adds	r2, r1, r3
 800b0ce:	9202      	str	r2, [sp, #8]
 800b0d0:	441a      	add	r2, r3
 800b0d2:	18d0      	adds	r0, r2, r3
 800b0d4:	ed92 ea01 	vldr	s28, [r2, #4]
 800b0d8:	9a02      	ldr	r2, [sp, #8]
 800b0da:	edd4 7a00 	vldr	s15, [r4]
 800b0de:	edd2 da01 	vldr	s27, [r2, #4]
 800b0e2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b0e4:	ed91 da01 	vldr	s26, [r1, #4]
 800b0e8:	ed92 ca01 	vldr	s24, [r2, #4]
 800b0ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b0ee:	9903      	ldr	r1, [sp, #12]
 800b0f0:	edcd 7a03 	vstr	s15, [sp, #12]
 800b0f4:	edd2 7a00 	vldr	s15, [r2]
 800b0f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0fa:	edcd 7a02 	vstr	s15, [sp, #8]
 800b0fe:	edd2 7a00 	vldr	s15, [r2]
 800b102:	edd0 ea01 	vldr	s29, [r0, #4]
 800b106:	edd1 ca01 	vldr	s25, [r1, #4]
 800b10a:	eddc ba00 	vldr	s23, [ip]
 800b10e:	edd7 aa00 	vldr	s21, [r7]
 800b112:	ed96 aa00 	vldr	s20, [r6]
 800b116:	edd5 9a00 	vldr	s19, [r5]
 800b11a:	edcd 7a01 	vstr	s15, [sp, #4]
 800b11e:	4403      	add	r3, r0
 800b120:	ed93 fa01 	vldr	s30, [r3, #4]
 800b124:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800b128:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800b12c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b130:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800b134:	46cc      	mov	ip, r9
 800b136:	e001      	b.n	800b13c <arm_radix8_butterfly_f32+0x2fc>
 800b138:	3f3504f3 	.word	0x3f3504f3
 800b13c:	ed91 6a00 	vldr	s12, [r1]
 800b140:	ed93 5a00 	vldr	s10, [r3]
 800b144:	edd0 fa00 	vldr	s31, [r0]
 800b148:	edd4 7a00 	vldr	s15, [r4]
 800b14c:	ed95 7a00 	vldr	s14, [r5]
 800b150:	ed56 3a01 	vldr	s7, [r6, #-4]
 800b154:	ed17 3a01 	vldr	s6, [r7, #-4]
 800b158:	ed92 2a00 	vldr	s4, [r2]
 800b15c:	ed96 0a00 	vldr	s0, [r6]
 800b160:	ee33 8a85 	vadd.f32	s16, s7, s10
 800b164:	ee32 1a06 	vadd.f32	s2, s4, s12
 800b168:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800b16c:	ee77 4a87 	vadd.f32	s9, s15, s14
 800b170:	ee78 1a04 	vadd.f32	s3, s16, s8
 800b174:	ee71 6a24 	vadd.f32	s13, s2, s9
 800b178:	ee32 2a46 	vsub.f32	s4, s4, s12
 800b17c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800b180:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b184:	ed06 6a01 	vstr	s12, [r6, #-4]
 800b188:	edd4 8a01 	vldr	s17, [r4, #4]
 800b18c:	ed92 9a01 	vldr	s18, [r2, #4]
 800b190:	edd7 0a00 	vldr	s1, [r7]
 800b194:	edd1 2a01 	vldr	s5, [r1, #4]
 800b198:	ed95 7a01 	vldr	s14, [r5, #4]
 800b19c:	ed93 6a01 	vldr	s12, [r3, #4]
 800b1a0:	edd0 5a01 	vldr	s11, [r0, #4]
 800b1a4:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800b1a8:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800b1ac:	ee39 5a62 	vsub.f32	s10, s18, s5
 800b1b0:	ee78 fac7 	vsub.f32	s31, s17, s14
 800b1b4:	ee38 4a44 	vsub.f32	s8, s16, s8
 800b1b8:	ee38 7a87 	vadd.f32	s14, s17, s14
 800b1bc:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800b1c0:	ee79 2a22 	vadd.f32	s5, s18, s5
 800b1c4:	ee32 9a27 	vadd.f32	s18, s4, s15
 800b1c8:	ee72 7a67 	vsub.f32	s15, s4, s15
 800b1cc:	ee30 2a06 	vadd.f32	s4, s0, s12
 800b1d0:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800b1d4:	ee71 4a64 	vsub.f32	s9, s2, s9
 800b1d8:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800b1dc:	ee32 1a08 	vadd.f32	s2, s4, s16
 800b1e0:	ee72 fa87 	vadd.f32	s31, s5, s14
 800b1e4:	ee32 2a48 	vsub.f32	s4, s4, s16
 800b1e8:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800b1ec:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800b1f0:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800b1f4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800b1f8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800b1fc:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800b200:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800b204:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b208:	ee30 6a46 	vsub.f32	s12, s0, s12
 800b20c:	ee74 0a22 	vadd.f32	s1, s8, s5
 800b210:	ee36 0a28 	vadd.f32	s0, s12, s17
 800b214:	ee74 2a62 	vsub.f32	s5, s8, s5
 800b218:	ee36 6a68 	vsub.f32	s12, s12, s17
 800b21c:	ee32 4a64 	vsub.f32	s8, s4, s9
 800b220:	ee73 8a09 	vadd.f32	s17, s6, s18
 800b224:	ee74 4a82 	vadd.f32	s9, s9, s4
 800b228:	ee33 9a49 	vsub.f32	s18, s6, s18
 800b22c:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800b230:	ee35 3a85 	vadd.f32	s6, s11, s10
 800b234:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800b238:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800b23c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800b240:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800b244:	ee30 7a68 	vsub.f32	s14, s0, s17
 800b248:	ee35 8a03 	vadd.f32	s16, s10, s6
 800b24c:	ee38 0a80 	vadd.f32	s0, s17, s0
 800b250:	ee73 3a82 	vadd.f32	s7, s7, s4
 800b254:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800b258:	ed9d 2a01 	vldr	s4, [sp, #4]
 800b25c:	eddd 1a02 	vldr	s3, [sp, #8]
 800b260:	ee35 5a43 	vsub.f32	s10, s10, s6
 800b264:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800b268:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800b26c:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800b270:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b274:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800b278:	ee76 5a49 	vsub.f32	s11, s12, s18
 800b27c:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800b280:	ee39 6a06 	vadd.f32	s12, s18, s12
 800b284:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800b288:	ee21 4a84 	vmul.f32	s8, s3, s8
 800b28c:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800b290:	ee22 7a07 	vmul.f32	s14, s4, s14
 800b294:	ee22 2a08 	vmul.f32	s4, s4, s16
 800b298:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800b29c:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800b2a0:	ee31 1a09 	vadd.f32	s2, s2, s18
 800b2a4:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800b2a8:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800b2ac:	ee74 0a60 	vsub.f32	s1, s8, s1
 800b2b0:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b2b4:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800b2b8:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800b2bc:	ee72 1a21 	vadd.f32	s3, s4, s3
 800b2c0:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800b2c4:	ee38 2a89 	vadd.f32	s4, s17, s18
 800b2c8:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800b2cc:	ee38 8a04 	vadd.f32	s16, s16, s8
 800b2d0:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800b2d4:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800b2d8:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800b2dc:	eddd 5a03 	vldr	s11, [sp, #12]
 800b2e0:	edc6 fa00 	vstr	s31, [r6]
 800b2e4:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800b2e8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800b2ec:	ee30 0a45 	vsub.f32	s0, s0, s10
 800b2f0:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800b2f4:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800b2f8:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800b2fc:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800b300:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800b304:	ee25 6a86 	vmul.f32	s12, s11, s12
 800b308:	ee74 4a89 	vadd.f32	s9, s9, s18
 800b30c:	ee34 3a43 	vsub.f32	s6, s8, s6
 800b310:	ee78 8a85 	vadd.f32	s17, s17, s10
 800b314:	ee36 6a67 	vsub.f32	s12, s12, s15
 800b318:	44c4      	add	ip, r8
 800b31a:	45e3      	cmp	fp, ip
 800b31c:	edc3 3a00 	vstr	s7, [r3]
 800b320:	edc3 6a01 	vstr	s13, [r3, #4]
 800b324:	4456      	add	r6, sl
 800b326:	ed07 1a01 	vstr	s2, [r7, #-4]
 800b32a:	edc7 0a00 	vstr	s1, [r7]
 800b32e:	4453      	add	r3, sl
 800b330:	ed80 2a00 	vstr	s4, [r0]
 800b334:	edc0 2a01 	vstr	s5, [r0, #4]
 800b338:	4457      	add	r7, sl
 800b33a:	edc2 1a00 	vstr	s3, [r2]
 800b33e:	ed82 7a01 	vstr	s14, [r2, #4]
 800b342:	4450      	add	r0, sl
 800b344:	ed85 8a00 	vstr	s16, [r5]
 800b348:	ed85 0a01 	vstr	s0, [r5, #4]
 800b34c:	4452      	add	r2, sl
 800b34e:	edc1 4a00 	vstr	s9, [r1]
 800b352:	4455      	add	r5, sl
 800b354:	ed81 3a01 	vstr	s6, [r1, #4]
 800b358:	edc4 8a00 	vstr	s17, [r4]
 800b35c:	ed84 6a01 	vstr	s12, [r4, #4]
 800b360:	4451      	add	r1, sl
 800b362:	4454      	add	r4, sl
 800b364:	f63f aeea 	bhi.w	800b13c <arm_radix8_butterfly_f32+0x2fc>
 800b368:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b36a:	3308      	adds	r3, #8
 800b36c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b36e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b370:	3308      	adds	r3, #8
 800b372:	930a      	str	r3, [sp, #40]	@ 0x28
 800b374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b376:	3308      	adds	r3, #8
 800b378:	9309      	str	r3, [sp, #36]	@ 0x24
 800b37a:	9b08      	ldr	r3, [sp, #32]
 800b37c:	3308      	adds	r3, #8
 800b37e:	9308      	str	r3, [sp, #32]
 800b380:	9b07      	ldr	r3, [sp, #28]
 800b382:	3308      	adds	r3, #8
 800b384:	9307      	str	r3, [sp, #28]
 800b386:	9b06      	ldr	r3, [sp, #24]
 800b388:	3308      	adds	r3, #8
 800b38a:	9306      	str	r3, [sp, #24]
 800b38c:	9b05      	ldr	r3, [sp, #20]
 800b38e:	3308      	adds	r3, #8
 800b390:	9305      	str	r3, [sp, #20]
 800b392:	9b04      	ldr	r3, [sp, #16]
 800b394:	3308      	adds	r3, #8
 800b396:	9304      	str	r3, [sp, #16]
 800b398:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b39a:	f109 0901 	add.w	r9, r9, #1
 800b39e:	454b      	cmp	r3, r9
 800b3a0:	f47f ae7d 	bne.w	800b09e <arm_radix8_butterfly_f32+0x25e>
 800b3a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b3a6:	00db      	lsls	r3, r3, #3
 800b3a8:	b29b      	uxth	r3, r3
 800b3aa:	46d9      	mov	r9, fp
 800b3ac:	9310      	str	r3, [sp, #64]	@ 0x40
 800b3ae:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800b3b2:	e554      	b.n	800ae5e <arm_radix8_butterfly_f32+0x1e>
 800b3b4:	b015      	add	sp, #84	@ 0x54
 800b3b6:	ecbd 8b10 	vpop	{d8-d15}
 800b3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3be:	bf00      	nop

0800b3c0 <_ZdlPvj>:
 800b3c0:	f000 b875 	b.w	800b4ae <_ZdlPv>

0800b3c4 <_Znwj>:
 800b3c4:	2801      	cmp	r0, #1
 800b3c6:	bf38      	it	cc
 800b3c8:	2001      	movcc	r0, #1
 800b3ca:	b510      	push	{r4, lr}
 800b3cc:	4604      	mov	r4, r0
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	f000 f8a0 	bl	800b514 <malloc>
 800b3d4:	b100      	cbz	r0, 800b3d8 <_Znwj+0x14>
 800b3d6:	bd10      	pop	{r4, pc}
 800b3d8:	f000 f86c 	bl	800b4b4 <_ZSt15get_new_handlerv>
 800b3dc:	b908      	cbnz	r0, 800b3e2 <_Znwj+0x1e>
 800b3de:	f000 f892 	bl	800b506 <abort>
 800b3e2:	4780      	blx	r0
 800b3e4:	e7f3      	b.n	800b3ce <_Znwj+0xa>

0800b3e6 <_ZNSaIcEC1Ev>:
 800b3e6:	4770      	bx	lr

0800b3e8 <_ZNSaIcED1Ev>:
 800b3e8:	4770      	bx	lr

0800b3ea <_ZSt17__throw_bad_allocv>:
 800b3ea:	b508      	push	{r3, lr}
 800b3ec:	f000 f88b 	bl	800b506 <abort>

0800b3f0 <_ZSt20__throw_length_errorPKc>:
 800b3f0:	b508      	push	{r3, lr}
 800b3f2:	f000 f888 	bl	800b506 <abort>

0800b3f6 <_ZNSt11char_traitsIcE7compareEPKcS2_j>:
 800b3f6:	b10a      	cbz	r2, 800b3fc <_ZNSt11char_traitsIcE7compareEPKcS2_j+0x6>
 800b3f8:	f000 b94a 	b.w	800b690 <memcmp>
 800b3fc:	4610      	mov	r0, r2
 800b3fe:	4770      	bx	lr

0800b400 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
 800b400:	6001      	str	r1, [r0, #0]
 800b402:	4770      	bx	lr

0800b404 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
 800b404:	6800      	ldr	r0, [r0, #0]
 800b406:	4770      	bx	lr

0800b408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
 800b408:	3008      	adds	r0, #8
 800b40a:	4770      	bx	lr

0800b40c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
 800b40c:	6081      	str	r1, [r0, #8]
 800b40e:	4770      	bx	lr

0800b410 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
 800b410:	6803      	ldr	r3, [r0, #0]
 800b412:	6041      	str	r1, [r0, #4]
 800b414:	2200      	movs	r2, #0
 800b416:	545a      	strb	r2, [r3, r1]
 800b418:	4770      	bx	lr

0800b41a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 800b41a:	f850 3b08 	ldr.w	r3, [r0], #8
 800b41e:	1a1b      	subs	r3, r3, r0
 800b420:	4258      	negs	r0, r3
 800b422:	4158      	adcs	r0, r3
 800b424:	4770      	bx	lr
	...

0800b428 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800b428:	b508      	push	{r3, lr}
 800b42a:	680b      	ldr	r3, [r1, #0]
 800b42c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b430:	d302      	bcc.n	800b438 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800b432:	480d      	ldr	r0, [pc, #52]	@ (800b468 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 800b434:	f7ff ffdc 	bl	800b3f0 <_ZSt20__throw_length_errorPKc>
 800b438:	4293      	cmp	r3, r2
 800b43a:	d90b      	bls.n	800b454 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800b43c:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800b440:	ea4f 0042 	mov.w	r0, r2, lsl #1
 800b444:	d206      	bcs.n	800b454 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800b446:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800b44a:	bf2a      	itet	cs
 800b44c:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 800b450:	6008      	strcc	r0, [r1, #0]
 800b452:	600b      	strcs	r3, [r1, #0]
 800b454:	6808      	ldr	r0, [r1, #0]
 800b456:	3001      	adds	r0, #1
 800b458:	d501      	bpl.n	800b45e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800b45a:	f7ff ffc6 	bl	800b3ea <_ZSt17__throw_bad_allocv>
 800b45e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b462:	f7ff bfaf 	b.w	800b3c4 <_Znwj>
 800b466:	bf00      	nop
 800b468:	0800e438 	.word	0x0800e438

0800b46c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800b46c:	b510      	push	{r4, lr}
 800b46e:	4604      	mov	r4, r0
 800b470:	f7ff ffd3 	bl	800b41a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800b474:	b920      	cbnz	r0, 800b480 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x14>
 800b476:	6820      	ldr	r0, [r4, #0]
 800b478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b47c:	f000 b817 	b.w	800b4ae <_ZdlPv>
 800b480:	bd10      	pop	{r4, pc}

0800b482 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800b482:	b510      	push	{r4, lr}
 800b484:	4604      	mov	r4, r0
 800b486:	f7ff fff1 	bl	800b46c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800b48a:	4620      	mov	r0, r4
 800b48c:	bd10      	pop	{r4, pc}

0800b48e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>:
 800b48e:	b538      	push	{r3, r4, r5, lr}
 800b490:	6845      	ldr	r5, [r0, #4]
 800b492:	684c      	ldr	r4, [r1, #4]
 800b494:	6800      	ldr	r0, [r0, #0]
 800b496:	6809      	ldr	r1, [r1, #0]
 800b498:	42a5      	cmp	r5, r4
 800b49a:	462a      	mov	r2, r5
 800b49c:	bf28      	it	cs
 800b49e:	4622      	movcs	r2, r4
 800b4a0:	f7ff ffa9 	bl	800b3f6 <_ZNSt11char_traitsIcE7compareEPKcS2_j>
 800b4a4:	b900      	cbnz	r0, 800b4a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_+0x1a>
 800b4a6:	1b28      	subs	r0, r5, r4
 800b4a8:	bd38      	pop	{r3, r4, r5, pc}

0800b4aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
 800b4aa:	6001      	str	r1, [r0, #0]
 800b4ac:	4770      	bx	lr

0800b4ae <_ZdlPv>:
 800b4ae:	f000 b839 	b.w	800b524 <free>
	...

0800b4b4 <_ZSt15get_new_handlerv>:
 800b4b4:	4b02      	ldr	r3, [pc, #8]	@ (800b4c0 <_ZSt15get_new_handlerv+0xc>)
 800b4b6:	6818      	ldr	r0, [r3, #0]
 800b4b8:	f3bf 8f5b 	dmb	ish
 800b4bc:	4770      	bx	lr
 800b4be:	bf00      	nop
 800b4c0:	20001f18 	.word	0x20001f18

0800b4c4 <sqrtf>:
 800b4c4:	b508      	push	{r3, lr}
 800b4c6:	ed2d 8b02 	vpush	{d8}
 800b4ca:	eeb0 8a40 	vmov.f32	s16, s0
 800b4ce:	f000 f817 	bl	800b500 <__ieee754_sqrtf>
 800b4d2:	eeb4 8a48 	vcmp.f32	s16, s16
 800b4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4da:	d60c      	bvs.n	800b4f6 <sqrtf+0x32>
 800b4dc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b4fc <sqrtf+0x38>
 800b4e0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4e8:	d505      	bpl.n	800b4f6 <sqrtf+0x32>
 800b4ea:	f000 f93d 	bl	800b768 <__errno>
 800b4ee:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b4f2:	2321      	movs	r3, #33	@ 0x21
 800b4f4:	6003      	str	r3, [r0, #0]
 800b4f6:	ecbd 8b02 	vpop	{d8}
 800b4fa:	bd08      	pop	{r3, pc}
 800b4fc:	00000000 	.word	0x00000000

0800b500 <__ieee754_sqrtf>:
 800b500:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b504:	4770      	bx	lr

0800b506 <abort>:
 800b506:	b508      	push	{r3, lr}
 800b508:	2006      	movs	r0, #6
 800b50a:	f000 f901 	bl	800b710 <raise>
 800b50e:	2001      	movs	r0, #1
 800b510:	f7f6 fe54 	bl	80021bc <_exit>

0800b514 <malloc>:
 800b514:	4b02      	ldr	r3, [pc, #8]	@ (800b520 <malloc+0xc>)
 800b516:	4601      	mov	r1, r0
 800b518:	6818      	ldr	r0, [r3, #0]
 800b51a:	f000 b82d 	b.w	800b578 <_malloc_r>
 800b51e:	bf00      	nop
 800b520:	20000018 	.word	0x20000018

0800b524 <free>:
 800b524:	4b02      	ldr	r3, [pc, #8]	@ (800b530 <free+0xc>)
 800b526:	4601      	mov	r1, r0
 800b528:	6818      	ldr	r0, [r3, #0]
 800b52a:	f000 b949 	b.w	800b7c0 <_free_r>
 800b52e:	bf00      	nop
 800b530:	20000018 	.word	0x20000018

0800b534 <sbrk_aligned>:
 800b534:	b570      	push	{r4, r5, r6, lr}
 800b536:	4e0f      	ldr	r6, [pc, #60]	@ (800b574 <sbrk_aligned+0x40>)
 800b538:	460c      	mov	r4, r1
 800b53a:	6831      	ldr	r1, [r6, #0]
 800b53c:	4605      	mov	r5, r0
 800b53e:	b911      	cbnz	r1, 800b546 <sbrk_aligned+0x12>
 800b540:	f000 f902 	bl	800b748 <_sbrk_r>
 800b544:	6030      	str	r0, [r6, #0]
 800b546:	4621      	mov	r1, r4
 800b548:	4628      	mov	r0, r5
 800b54a:	f000 f8fd 	bl	800b748 <_sbrk_r>
 800b54e:	1c43      	adds	r3, r0, #1
 800b550:	d103      	bne.n	800b55a <sbrk_aligned+0x26>
 800b552:	f04f 34ff 	mov.w	r4, #4294967295
 800b556:	4620      	mov	r0, r4
 800b558:	bd70      	pop	{r4, r5, r6, pc}
 800b55a:	1cc4      	adds	r4, r0, #3
 800b55c:	f024 0403 	bic.w	r4, r4, #3
 800b560:	42a0      	cmp	r0, r4
 800b562:	d0f8      	beq.n	800b556 <sbrk_aligned+0x22>
 800b564:	1a21      	subs	r1, r4, r0
 800b566:	4628      	mov	r0, r5
 800b568:	f000 f8ee 	bl	800b748 <_sbrk_r>
 800b56c:	3001      	adds	r0, #1
 800b56e:	d1f2      	bne.n	800b556 <sbrk_aligned+0x22>
 800b570:	e7ef      	b.n	800b552 <sbrk_aligned+0x1e>
 800b572:	bf00      	nop
 800b574:	20001f1c 	.word	0x20001f1c

0800b578 <_malloc_r>:
 800b578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b57c:	1ccd      	adds	r5, r1, #3
 800b57e:	f025 0503 	bic.w	r5, r5, #3
 800b582:	3508      	adds	r5, #8
 800b584:	2d0c      	cmp	r5, #12
 800b586:	bf38      	it	cc
 800b588:	250c      	movcc	r5, #12
 800b58a:	2d00      	cmp	r5, #0
 800b58c:	4606      	mov	r6, r0
 800b58e:	db01      	blt.n	800b594 <_malloc_r+0x1c>
 800b590:	42a9      	cmp	r1, r5
 800b592:	d904      	bls.n	800b59e <_malloc_r+0x26>
 800b594:	230c      	movs	r3, #12
 800b596:	6033      	str	r3, [r6, #0]
 800b598:	2000      	movs	r0, #0
 800b59a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b59e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b674 <_malloc_r+0xfc>
 800b5a2:	f000 f869 	bl	800b678 <__malloc_lock>
 800b5a6:	f8d8 3000 	ldr.w	r3, [r8]
 800b5aa:	461c      	mov	r4, r3
 800b5ac:	bb44      	cbnz	r4, 800b600 <_malloc_r+0x88>
 800b5ae:	4629      	mov	r1, r5
 800b5b0:	4630      	mov	r0, r6
 800b5b2:	f7ff ffbf 	bl	800b534 <sbrk_aligned>
 800b5b6:	1c43      	adds	r3, r0, #1
 800b5b8:	4604      	mov	r4, r0
 800b5ba:	d158      	bne.n	800b66e <_malloc_r+0xf6>
 800b5bc:	f8d8 4000 	ldr.w	r4, [r8]
 800b5c0:	4627      	mov	r7, r4
 800b5c2:	2f00      	cmp	r7, #0
 800b5c4:	d143      	bne.n	800b64e <_malloc_r+0xd6>
 800b5c6:	2c00      	cmp	r4, #0
 800b5c8:	d04b      	beq.n	800b662 <_malloc_r+0xea>
 800b5ca:	6823      	ldr	r3, [r4, #0]
 800b5cc:	4639      	mov	r1, r7
 800b5ce:	4630      	mov	r0, r6
 800b5d0:	eb04 0903 	add.w	r9, r4, r3
 800b5d4:	f000 f8b8 	bl	800b748 <_sbrk_r>
 800b5d8:	4581      	cmp	r9, r0
 800b5da:	d142      	bne.n	800b662 <_malloc_r+0xea>
 800b5dc:	6821      	ldr	r1, [r4, #0]
 800b5de:	1a6d      	subs	r5, r5, r1
 800b5e0:	4629      	mov	r1, r5
 800b5e2:	4630      	mov	r0, r6
 800b5e4:	f7ff ffa6 	bl	800b534 <sbrk_aligned>
 800b5e8:	3001      	adds	r0, #1
 800b5ea:	d03a      	beq.n	800b662 <_malloc_r+0xea>
 800b5ec:	6823      	ldr	r3, [r4, #0]
 800b5ee:	442b      	add	r3, r5
 800b5f0:	6023      	str	r3, [r4, #0]
 800b5f2:	f8d8 3000 	ldr.w	r3, [r8]
 800b5f6:	685a      	ldr	r2, [r3, #4]
 800b5f8:	bb62      	cbnz	r2, 800b654 <_malloc_r+0xdc>
 800b5fa:	f8c8 7000 	str.w	r7, [r8]
 800b5fe:	e00f      	b.n	800b620 <_malloc_r+0xa8>
 800b600:	6822      	ldr	r2, [r4, #0]
 800b602:	1b52      	subs	r2, r2, r5
 800b604:	d420      	bmi.n	800b648 <_malloc_r+0xd0>
 800b606:	2a0b      	cmp	r2, #11
 800b608:	d917      	bls.n	800b63a <_malloc_r+0xc2>
 800b60a:	1961      	adds	r1, r4, r5
 800b60c:	42a3      	cmp	r3, r4
 800b60e:	6025      	str	r5, [r4, #0]
 800b610:	bf18      	it	ne
 800b612:	6059      	strne	r1, [r3, #4]
 800b614:	6863      	ldr	r3, [r4, #4]
 800b616:	bf08      	it	eq
 800b618:	f8c8 1000 	streq.w	r1, [r8]
 800b61c:	5162      	str	r2, [r4, r5]
 800b61e:	604b      	str	r3, [r1, #4]
 800b620:	4630      	mov	r0, r6
 800b622:	f000 f82f 	bl	800b684 <__malloc_unlock>
 800b626:	f104 000b 	add.w	r0, r4, #11
 800b62a:	1d23      	adds	r3, r4, #4
 800b62c:	f020 0007 	bic.w	r0, r0, #7
 800b630:	1ac2      	subs	r2, r0, r3
 800b632:	bf1c      	itt	ne
 800b634:	1a1b      	subne	r3, r3, r0
 800b636:	50a3      	strne	r3, [r4, r2]
 800b638:	e7af      	b.n	800b59a <_malloc_r+0x22>
 800b63a:	6862      	ldr	r2, [r4, #4]
 800b63c:	42a3      	cmp	r3, r4
 800b63e:	bf0c      	ite	eq
 800b640:	f8c8 2000 	streq.w	r2, [r8]
 800b644:	605a      	strne	r2, [r3, #4]
 800b646:	e7eb      	b.n	800b620 <_malloc_r+0xa8>
 800b648:	4623      	mov	r3, r4
 800b64a:	6864      	ldr	r4, [r4, #4]
 800b64c:	e7ae      	b.n	800b5ac <_malloc_r+0x34>
 800b64e:	463c      	mov	r4, r7
 800b650:	687f      	ldr	r7, [r7, #4]
 800b652:	e7b6      	b.n	800b5c2 <_malloc_r+0x4a>
 800b654:	461a      	mov	r2, r3
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	42a3      	cmp	r3, r4
 800b65a:	d1fb      	bne.n	800b654 <_malloc_r+0xdc>
 800b65c:	2300      	movs	r3, #0
 800b65e:	6053      	str	r3, [r2, #4]
 800b660:	e7de      	b.n	800b620 <_malloc_r+0xa8>
 800b662:	230c      	movs	r3, #12
 800b664:	6033      	str	r3, [r6, #0]
 800b666:	4630      	mov	r0, r6
 800b668:	f000 f80c 	bl	800b684 <__malloc_unlock>
 800b66c:	e794      	b.n	800b598 <_malloc_r+0x20>
 800b66e:	6005      	str	r5, [r0, #0]
 800b670:	e7d6      	b.n	800b620 <_malloc_r+0xa8>
 800b672:	bf00      	nop
 800b674:	20001f20 	.word	0x20001f20

0800b678 <__malloc_lock>:
 800b678:	4801      	ldr	r0, [pc, #4]	@ (800b680 <__malloc_lock+0x8>)
 800b67a:	f000 b89f 	b.w	800b7bc <__retarget_lock_acquire_recursive>
 800b67e:	bf00      	nop
 800b680:	20002060 	.word	0x20002060

0800b684 <__malloc_unlock>:
 800b684:	4801      	ldr	r0, [pc, #4]	@ (800b68c <__malloc_unlock+0x8>)
 800b686:	f000 b89a 	b.w	800b7be <__retarget_lock_release_recursive>
 800b68a:	bf00      	nop
 800b68c:	20002060 	.word	0x20002060

0800b690 <memcmp>:
 800b690:	b510      	push	{r4, lr}
 800b692:	3901      	subs	r1, #1
 800b694:	4402      	add	r2, r0
 800b696:	4290      	cmp	r0, r2
 800b698:	d101      	bne.n	800b69e <memcmp+0xe>
 800b69a:	2000      	movs	r0, #0
 800b69c:	e005      	b.n	800b6aa <memcmp+0x1a>
 800b69e:	7803      	ldrb	r3, [r0, #0]
 800b6a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b6a4:	42a3      	cmp	r3, r4
 800b6a6:	d001      	beq.n	800b6ac <memcmp+0x1c>
 800b6a8:	1b18      	subs	r0, r3, r4
 800b6aa:	bd10      	pop	{r4, pc}
 800b6ac:	3001      	adds	r0, #1
 800b6ae:	e7f2      	b.n	800b696 <memcmp+0x6>

0800b6b0 <memset>:
 800b6b0:	4402      	add	r2, r0
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d100      	bne.n	800b6ba <memset+0xa>
 800b6b8:	4770      	bx	lr
 800b6ba:	f803 1b01 	strb.w	r1, [r3], #1
 800b6be:	e7f9      	b.n	800b6b4 <memset+0x4>

0800b6c0 <_raise_r>:
 800b6c0:	291f      	cmp	r1, #31
 800b6c2:	b538      	push	{r3, r4, r5, lr}
 800b6c4:	4605      	mov	r5, r0
 800b6c6:	460c      	mov	r4, r1
 800b6c8:	d904      	bls.n	800b6d4 <_raise_r+0x14>
 800b6ca:	2316      	movs	r3, #22
 800b6cc:	6003      	str	r3, [r0, #0]
 800b6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b6d2:	bd38      	pop	{r3, r4, r5, pc}
 800b6d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b6d6:	b112      	cbz	r2, 800b6de <_raise_r+0x1e>
 800b6d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6dc:	b94b      	cbnz	r3, 800b6f2 <_raise_r+0x32>
 800b6de:	4628      	mov	r0, r5
 800b6e0:	f000 f830 	bl	800b744 <_getpid_r>
 800b6e4:	4622      	mov	r2, r4
 800b6e6:	4601      	mov	r1, r0
 800b6e8:	4628      	mov	r0, r5
 800b6ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6ee:	f000 b817 	b.w	800b720 <_kill_r>
 800b6f2:	2b01      	cmp	r3, #1
 800b6f4:	d00a      	beq.n	800b70c <_raise_r+0x4c>
 800b6f6:	1c59      	adds	r1, r3, #1
 800b6f8:	d103      	bne.n	800b702 <_raise_r+0x42>
 800b6fa:	2316      	movs	r3, #22
 800b6fc:	6003      	str	r3, [r0, #0]
 800b6fe:	2001      	movs	r0, #1
 800b700:	e7e7      	b.n	800b6d2 <_raise_r+0x12>
 800b702:	2100      	movs	r1, #0
 800b704:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b708:	4620      	mov	r0, r4
 800b70a:	4798      	blx	r3
 800b70c:	2000      	movs	r0, #0
 800b70e:	e7e0      	b.n	800b6d2 <_raise_r+0x12>

0800b710 <raise>:
 800b710:	4b02      	ldr	r3, [pc, #8]	@ (800b71c <raise+0xc>)
 800b712:	4601      	mov	r1, r0
 800b714:	6818      	ldr	r0, [r3, #0]
 800b716:	f7ff bfd3 	b.w	800b6c0 <_raise_r>
 800b71a:	bf00      	nop
 800b71c:	20000018 	.word	0x20000018

0800b720 <_kill_r>:
 800b720:	b538      	push	{r3, r4, r5, lr}
 800b722:	4d07      	ldr	r5, [pc, #28]	@ (800b740 <_kill_r+0x20>)
 800b724:	2300      	movs	r3, #0
 800b726:	4604      	mov	r4, r0
 800b728:	4608      	mov	r0, r1
 800b72a:	4611      	mov	r1, r2
 800b72c:	602b      	str	r3, [r5, #0]
 800b72e:	f7f6 fd35 	bl	800219c <_kill>
 800b732:	1c43      	adds	r3, r0, #1
 800b734:	d102      	bne.n	800b73c <_kill_r+0x1c>
 800b736:	682b      	ldr	r3, [r5, #0]
 800b738:	b103      	cbz	r3, 800b73c <_kill_r+0x1c>
 800b73a:	6023      	str	r3, [r4, #0]
 800b73c:	bd38      	pop	{r3, r4, r5, pc}
 800b73e:	bf00      	nop
 800b740:	2000205c 	.word	0x2000205c

0800b744 <_getpid_r>:
 800b744:	f7f6 bd22 	b.w	800218c <_getpid>

0800b748 <_sbrk_r>:
 800b748:	b538      	push	{r3, r4, r5, lr}
 800b74a:	4d06      	ldr	r5, [pc, #24]	@ (800b764 <_sbrk_r+0x1c>)
 800b74c:	2300      	movs	r3, #0
 800b74e:	4604      	mov	r4, r0
 800b750:	4608      	mov	r0, r1
 800b752:	602b      	str	r3, [r5, #0]
 800b754:	f7f6 fd3e 	bl	80021d4 <_sbrk>
 800b758:	1c43      	adds	r3, r0, #1
 800b75a:	d102      	bne.n	800b762 <_sbrk_r+0x1a>
 800b75c:	682b      	ldr	r3, [r5, #0]
 800b75e:	b103      	cbz	r3, 800b762 <_sbrk_r+0x1a>
 800b760:	6023      	str	r3, [r4, #0]
 800b762:	bd38      	pop	{r3, r4, r5, pc}
 800b764:	2000205c 	.word	0x2000205c

0800b768 <__errno>:
 800b768:	4b01      	ldr	r3, [pc, #4]	@ (800b770 <__errno+0x8>)
 800b76a:	6818      	ldr	r0, [r3, #0]
 800b76c:	4770      	bx	lr
 800b76e:	bf00      	nop
 800b770:	20000018 	.word	0x20000018

0800b774 <__libc_init_array>:
 800b774:	b570      	push	{r4, r5, r6, lr}
 800b776:	4d0d      	ldr	r5, [pc, #52]	@ (800b7ac <__libc_init_array+0x38>)
 800b778:	4c0d      	ldr	r4, [pc, #52]	@ (800b7b0 <__libc_init_array+0x3c>)
 800b77a:	1b64      	subs	r4, r4, r5
 800b77c:	10a4      	asrs	r4, r4, #2
 800b77e:	2600      	movs	r6, #0
 800b780:	42a6      	cmp	r6, r4
 800b782:	d109      	bne.n	800b798 <__libc_init_array+0x24>
 800b784:	4d0b      	ldr	r5, [pc, #44]	@ (800b7b4 <__libc_init_array+0x40>)
 800b786:	4c0c      	ldr	r4, [pc, #48]	@ (800b7b8 <__libc_init_array+0x44>)
 800b788:	f000 f864 	bl	800b854 <_init>
 800b78c:	1b64      	subs	r4, r4, r5
 800b78e:	10a4      	asrs	r4, r4, #2
 800b790:	2600      	movs	r6, #0
 800b792:	42a6      	cmp	r6, r4
 800b794:	d105      	bne.n	800b7a2 <__libc_init_array+0x2e>
 800b796:	bd70      	pop	{r4, r5, r6, pc}
 800b798:	f855 3b04 	ldr.w	r3, [r5], #4
 800b79c:	4798      	blx	r3
 800b79e:	3601      	adds	r6, #1
 800b7a0:	e7ee      	b.n	800b780 <__libc_init_array+0xc>
 800b7a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7a6:	4798      	blx	r3
 800b7a8:	3601      	adds	r6, #1
 800b7aa:	e7f2      	b.n	800b792 <__libc_init_array+0x1e>
 800b7ac:	0800e458 	.word	0x0800e458
 800b7b0:	0800e458 	.word	0x0800e458
 800b7b4:	0800e458 	.word	0x0800e458
 800b7b8:	0800e460 	.word	0x0800e460

0800b7bc <__retarget_lock_acquire_recursive>:
 800b7bc:	4770      	bx	lr

0800b7be <__retarget_lock_release_recursive>:
 800b7be:	4770      	bx	lr

0800b7c0 <_free_r>:
 800b7c0:	b538      	push	{r3, r4, r5, lr}
 800b7c2:	4605      	mov	r5, r0
 800b7c4:	2900      	cmp	r1, #0
 800b7c6:	d041      	beq.n	800b84c <_free_r+0x8c>
 800b7c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7cc:	1f0c      	subs	r4, r1, #4
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	bfb8      	it	lt
 800b7d2:	18e4      	addlt	r4, r4, r3
 800b7d4:	f7ff ff50 	bl	800b678 <__malloc_lock>
 800b7d8:	4a1d      	ldr	r2, [pc, #116]	@ (800b850 <_free_r+0x90>)
 800b7da:	6813      	ldr	r3, [r2, #0]
 800b7dc:	b933      	cbnz	r3, 800b7ec <_free_r+0x2c>
 800b7de:	6063      	str	r3, [r4, #4]
 800b7e0:	6014      	str	r4, [r2, #0]
 800b7e2:	4628      	mov	r0, r5
 800b7e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7e8:	f7ff bf4c 	b.w	800b684 <__malloc_unlock>
 800b7ec:	42a3      	cmp	r3, r4
 800b7ee:	d908      	bls.n	800b802 <_free_r+0x42>
 800b7f0:	6820      	ldr	r0, [r4, #0]
 800b7f2:	1821      	adds	r1, r4, r0
 800b7f4:	428b      	cmp	r3, r1
 800b7f6:	bf01      	itttt	eq
 800b7f8:	6819      	ldreq	r1, [r3, #0]
 800b7fa:	685b      	ldreq	r3, [r3, #4]
 800b7fc:	1809      	addeq	r1, r1, r0
 800b7fe:	6021      	streq	r1, [r4, #0]
 800b800:	e7ed      	b.n	800b7de <_free_r+0x1e>
 800b802:	461a      	mov	r2, r3
 800b804:	685b      	ldr	r3, [r3, #4]
 800b806:	b10b      	cbz	r3, 800b80c <_free_r+0x4c>
 800b808:	42a3      	cmp	r3, r4
 800b80a:	d9fa      	bls.n	800b802 <_free_r+0x42>
 800b80c:	6811      	ldr	r1, [r2, #0]
 800b80e:	1850      	adds	r0, r2, r1
 800b810:	42a0      	cmp	r0, r4
 800b812:	d10b      	bne.n	800b82c <_free_r+0x6c>
 800b814:	6820      	ldr	r0, [r4, #0]
 800b816:	4401      	add	r1, r0
 800b818:	1850      	adds	r0, r2, r1
 800b81a:	4283      	cmp	r3, r0
 800b81c:	6011      	str	r1, [r2, #0]
 800b81e:	d1e0      	bne.n	800b7e2 <_free_r+0x22>
 800b820:	6818      	ldr	r0, [r3, #0]
 800b822:	685b      	ldr	r3, [r3, #4]
 800b824:	6053      	str	r3, [r2, #4]
 800b826:	4408      	add	r0, r1
 800b828:	6010      	str	r0, [r2, #0]
 800b82a:	e7da      	b.n	800b7e2 <_free_r+0x22>
 800b82c:	d902      	bls.n	800b834 <_free_r+0x74>
 800b82e:	230c      	movs	r3, #12
 800b830:	602b      	str	r3, [r5, #0]
 800b832:	e7d6      	b.n	800b7e2 <_free_r+0x22>
 800b834:	6820      	ldr	r0, [r4, #0]
 800b836:	1821      	adds	r1, r4, r0
 800b838:	428b      	cmp	r3, r1
 800b83a:	bf04      	itt	eq
 800b83c:	6819      	ldreq	r1, [r3, #0]
 800b83e:	685b      	ldreq	r3, [r3, #4]
 800b840:	6063      	str	r3, [r4, #4]
 800b842:	bf04      	itt	eq
 800b844:	1809      	addeq	r1, r1, r0
 800b846:	6021      	streq	r1, [r4, #0]
 800b848:	6054      	str	r4, [r2, #4]
 800b84a:	e7ca      	b.n	800b7e2 <_free_r+0x22>
 800b84c:	bd38      	pop	{r3, r4, r5, pc}
 800b84e:	bf00      	nop
 800b850:	20001f20 	.word	0x20001f20

0800b854 <_init>:
 800b854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b856:	bf00      	nop
 800b858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b85a:	bc08      	pop	{r3}
 800b85c:	469e      	mov	lr, r3
 800b85e:	4770      	bx	lr

0800b860 <_fini>:
 800b860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b862:	bf00      	nop
 800b864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b866:	bc08      	pop	{r3}
 800b868:	469e      	mov	lr, r3
 800b86a:	4770      	bx	lr
