-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-009                                 
-- Generated date:              Tue May 03 16:06:11 +0100 2016                      

Solution Settings: Render.v21
  Current state: extract
  Project: RenderBlock
  
  Design Input Files Specified
    $PROJECT_HOME/src/Render.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Render/core                        4       1          2            0  0          
    Design Total:                       4       1          2            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(25,1,4,1,26)                        26.000     26.000 2.110          1           1 
    mgc_mux(12,1,2)                             11.033     11.033 0.369          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(12,0,0,1,1,0,0)                  0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,32)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(3,12)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              37.033     37.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     26.0          37.0            37.0        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             26.0 (100%)   37.0 (100%)     37.0 (100%) 
      MUX:                 0.0          11.0  (30%)     11.0  (30%) 
      FUNC:               26.0 (100%)   26.0  (70%)     26.0  (70%) 
      LOGIC:               0.0           0.0             0.0        
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                   Size(bits) Gated Register CG Opt Done Variables                                             
    -------------------------- ---------- -------------- ----------- -----------------------------------------------------
    v_out:rsc:mgc_out_stdreg.d         12                            v_out:rsc:mgc_out_stdreg.d                            
                                                                                                                           
    Total:                             12              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.479025
      Slack:      17.520975
      
      Path                                          Startpoint                                  Endpoint                                    Delay  Slack   
      --------------------------------------------- ------------------------------------------- ------------------------------------------- ------ -------
      1                                             Render:core/X_pix:rsc:mgc_in_wire.d         Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 2.4790 17.5210 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/X_pix:rsc:mgc_in_wire.d                                                                                                 0.0000 0.0000  
        Render:core/if:slc                                                                                                                  0.0000 0.0000  
        Render:core/if:slc.itm                                                                                                              0.0000 0.0000  
        Render:core/if:acc                          mgc_add_25_1_4_1_26                                                                     2.1101 2.1101  
        Render:core/if:acc.itm                                                                                                              0.0000 2.1101  
        Render:core/slc                                                                                                                     0.0000 2.1101  
        Render:core/slc.itm                                                                                                                 0.0000 2.1101  
        Render:core/not                             mgc_not_1                                                                               0.0000 2.1101  
        Render:core/not.itm                                                                                                                 0.0000 2.1101  
        Render:core/if:exs                                                                                                                  0.0000 2.1101  
        Render:core/if:exs.itm                                                                                                              0.0000 2.1101  
        Render:core/mux                             mgc_mux_12_1_2                                                                          0.3690 2.4790  
        Render:core/mux.itm                                                                                                                 0.0000 2.4790  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 2.4790  
                                                                                                                                                           
      2                                             Render:core/reg(v_out:rsc:mgc_out_stdreg.d) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 0.3690 19.6310 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/v_out:rsc:mgc_out_stdreg.d                                                                                              0.0000 0.0000  
        Render:core/mux                             mgc_mux_12_1_2                                                                          0.3690 0.3690  
        Render:core/mux.itm                                                                                                                 0.0000 0.3690  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.3690  
                                                                                                                                                           
      3                                             Render:core/Render:core:fsm:inst            Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 0.3690 19.6310 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/Render:core:fsm:inst            Render:core:fsm                                                                         0.0000 0.0000  
        Render:core/fsm_output                                                                                                              0.0000 0.0000  
        Render:core/slc(fsm_output)                                                                                                         0.0000 0.0000  
        Render:core/slc(fsm_output).itm                                                                                                     0.0000 0.0000  
        Render:core/mux                             mgc_mux_12_1_2                                                                          0.3690 0.3690  
        Render:core/mux.itm                                                                                                                 0.0000 0.3690  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.3690  
                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                    Port          Slack (Delay) Messages 
      ------------------------------------------- ----------- ------- ------- --------
      Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mux.itm     17.5210  2.4790          
      Render                                      v_out:rsc.z 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   26     1 
    mux                          
    -                    1     1 
    not                          
    -                    1     1 
    read_port                    
    -                   32     1 
    reg                          
    -                   12     1 
    write_port                   
    -                   12     1 
    
  End of Report
