<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='55' type='12'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='511' u='r' c='_ZN12_GLOBAL__N_122SDWADstPreserveOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='954' u='r' c='_ZNK4llvm16PPCFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='979' u='r' c='_ZNK4llvm16PPCFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2190' u='r' c='_ZNK4llvm16PPCFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_11669985'/>
