
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7k70tfbv676-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8176 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 281.992 ; gain = 71.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:20]
INFO: [Synth 8-3491] module 'Viterbi' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:225' bound to instance 'ViterbiCoder' of component 'Viterbi' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Viterbi' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:237]
INFO: [Synth 8-3491] module 'ViterbiSIPO' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:416' bound to instance 'Viterbi' of component 'ViterbiSIPO' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:290]
INFO: [Synth 8-638] synthesizing module 'ViterbiSIPO' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:428]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:775' bound to instance 'COUNT' of component 'counter' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:474]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:786]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:786]
INFO: [Synth 8-3491] module 'moore_4s' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:898' bound to instance 'MOORE' of component 'moore_4s' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:483]
INFO: [Synth 8-638] synthesizing module 'moore_4s' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'moore_4s' (2#1) [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:910]
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:526' bound to instance 'SHIFT' of component 'shift_register' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:493]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:537]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF0' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:573]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:750]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (3#1) [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:750]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF1' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:582]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF2' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:591]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF3' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:599]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF4' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:607]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF5' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:615]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF6' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:623]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF7' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:631]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF8' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:639]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF9' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:647]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF10' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:655]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF11' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:663]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF12' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:671]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF13' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:679]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF14' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:687]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FF15' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (4#1) [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:537]
INFO: [Synth 8-256] done synthesizing module 'ViterbiSIPO' (5#1) [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:428]
	Parameter g_DATA_WIDTH bound to: 8 - type: integer 
	Parameter g_LSB_FIRST bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'piso' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:327' bound to instance 'ParallelToSerial' of component 'piso' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:301]
INFO: [Synth 8-638] synthesizing module 'piso' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:347]
	Parameter g_DATA_WIDTH bound to: 8 - type: integer 
	Parameter g_LSB_FIRST bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'piso' (6#1) [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:347]
INFO: [Synth 8-3491] module 'D_flipflop' declared at 'C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:736' bound to instance 'FlipFlopD' of component 'D_flipflop' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'Viterbi' (7#1) [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:237]
WARNING: [Synth 8-614] signal 'address_next' is read in the process but is not in the sensitivity list [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (8#1) [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 320.398 ; gain = 109.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 320.398 ; gain = 109.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 320.398 ; gain = 109.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'counter'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'moore_4s'
INFO: [Synth 8-5544] ROM "data_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:86]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'project_reti_logiche'
INFO: [Synth 8-5546] ROM "o_done_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_address_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     s00 |                             0000 |                             0000
                    s00d |                             0001 |                             1000
                     s21 |                             0010 |                             0101
                     s10 |                             0011 |                             0010
                    s10d |                             0100 |                             1010
                     s20 |                             0101 |                             0100
                    s20d |                             0110 |                             1100
                     s31 |                             0111 |                             0111
                    s31d |                             1000 |                             1111
                     s30 |                             1001 |                             0110
                    s30d |                             1010 |                             1110
                     s11 |                             1011 |                             0011
                    s11d |                             1100 |                             1011
                     s01 |                             1101 |                             0001
                    s21d |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'moore_4s'
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'state_next_reg' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            end_encoding |                            00000 |                            01110
           encoded_ended |                            00001 |                            01111
                 padding |                            00010 |                            10000
encode_setup_for_padding |                            00011 |                            10001
wait_encoding_for_padding |                            00100 |                            10010
      encode_for_padding |                            00101 |                            10011
                    idle |                            00110 |                            00000
         fetch_dimension |                            00111 |                            00001
          wait_dimension |                            01000 |                            00010
           get_dimension |                            01001 |                            00011
            check_finish |                            01010 |                            00100
                  finish |                            01011 |                            01101
         fetch_next_byte |                            01100 |                            00101
               wait_byte |                            01101 |                            00110
           get_next_byte |                            01110 |                            00111
            encode_setup |                            01111 |                            01000
           wait_encoding |                            10000 |                            01001
                  encode |                            10001 |                            01010
                  write1 |                            10010 |                            01011
                  write2 |                            10011 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'o_address_next_reg' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'base_write_address_next_reg' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'dimension_next_reg' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'input_register_next_reg' [C:/demo rl/PISO/PISO.srcs/sources_1/new/source.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 360.605 ; gain = 150.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	  20 Input      8 Bit        Muxes := 3     
	  20 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  47 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  20 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 6     
	  20 Input      8 Bit        Muxes := 3     
	  20 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  20 Input      1 Bit        Muxes := 12    
Module counter 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module moore_4s 
Detailed RTL Component Info : 
+---Muxes : 
	  47 Input      4 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
Module D_flipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ViterbiSIPO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module piso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_done_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_address_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 460.535 ; gain = 250.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 460.535 ; gain = 250.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 462.352 ; gain = 251.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 462.352 ; gain = 251.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 462.352 ; gain = 251.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 462.352 ; gain = 251.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 462.352 ; gain = 251.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 462.352 ; gain = 251.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 462.352 ; gain = 251.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    34|
|4     |LUT2   |     6|
|5     |LUT3   |    64|
|6     |LUT4   |    14|
|7     |LUT5   |    57|
|8     |LUT6   |    60|
|9     |MUXF7  |    16|
|10    |FDCE   |    22|
|11    |FDPE   |     7|
|12    |FDRE   |    93|
|13    |LD     |    53|
|14    |IBUF   |    11|
|15    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   477|
|2     |  ViterbiCoder       |Viterbi        |   170|
|3     |    FlipFlopD        |D_flipflop     |    94|
|4     |    ParallelToSerial |piso           |    29|
|5     |    Viterbi          |ViterbiSIPO    |    47|
|6     |      COUNT          |counter        |     9|
|7     |      MOORE          |moore_4s       |    10|
|8     |      SHIFT          |shift_register |    26|
|9     |        FF0          |D_flipflop_0   |     2|
|10    |        FF1          |D_flipflop_1   |     2|
|11    |        FF10         |D_flipflop_2   |     1|
|12    |        FF11         |D_flipflop_3   |     1|
|13    |        FF12         |D_flipflop_4   |     1|
|14    |        FF13         |D_flipflop_5   |     1|
|15    |        FF14         |D_flipflop_6   |     1|
|16    |        FF15         |D_flipflop_7   |     1|
|17    |        FF2          |D_flipflop_8   |     2|
|18    |        FF3          |D_flipflop_9   |     2|
|19    |        FF4          |D_flipflop_10  |     2|
|20    |        FF5          |D_flipflop_11  |     2|
|21    |        FF6          |D_flipflop_12  |     2|
|22    |        FF7          |D_flipflop_13  |     2|
|23    |        FF8          |D_flipflop_14  |     1|
|24    |        FF9          |D_flipflop_15  |     1|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 462.352 ; gain = 251.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 462.352 ; gain = 251.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 462.352 ; gain = 251.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  LD => LDCE: 53 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 530.578 ; gain = 320.086
INFO: [Common 17-1381] The checkpoint 'C:/demo rl/PISO/PISO.runs/synth_1/project_reti_logiche.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 530.578 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 23:55:30 2022...
