Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c0ecfe074347ed8f89c1678ff23840 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.dpop [dpop_default]
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
