#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbbe4304080 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
L_0x600003af8000 .functor BUFZ 1, L_0x6000020f14a0, C4<0>, C4<0>, C4<0>;
v0x6000023fd7a0_0 .var "b_ready", 0 0;
v0x6000023fd830_0 .var "btn1", 0 0;
v0x6000023fd8c0_0 .var "btn1_seq", 3 0;
v0x6000023fd950_0 .var "btn2", 0 0;
v0x6000023fd9e0_0 .var "btn2_seq", 3 0;
v0x6000023fda70_0 .var "clk", 0 0;
v0x6000023fdb00_0 .var "data_in", 3 0;
v0x6000023fdb90_0 .var "data_in_seq", 7 0;
v0x6000023fdc20_0 .net "data_out", 3 0, L_0x6000020f0780;  1 drivers
v0x6000023fdcb0_0 .net "err_correctable", 0 0, L_0x6000020f0140;  1 drivers
v0x6000023fdd40_0 .net "err_uncorrectable", 0 0, L_0x6000020f05a0;  1 drivers
v0x6000023fddd0_0 .var/i "i", 31 0;
v0x6000023fde60_0 .var/i "j", 31 0;
v0x6000023fdef0_0 .var "load_data", 0 0;
v0x6000023fdf80_0 .var "not_ready_in", 0 0;
v0x6000023fe010_0 .var "rstn", 0 0;
v0x6000023fe0a0_0 .net "rx_serial", 0 0, L_0x600003af8000;  1 drivers
v0x6000023fe130_0 .var "t_init", 0 0;
v0x6000023fe1c0_0 .net "tx_clk", 0 0, v0x6000023f3e70_0;  1 drivers
v0x6000023fe250_0 .net "tx_serial", 0 0, L_0x6000020f14a0;  1 drivers
E_0x600001ff3cf0 .event edge, v0x6000023f0bd0_0;
E_0x600001ff3ea0 .event posedge, v0x6000023f2250_0;
S_0x7fbbe43041f0 .scope module, "I_TRX_top" "TRX_top" 2 70, 3 2 0, S_0x7fbbe4304080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "rx_data_out";
    .port_info 1 /OUTPUT 1 "rx_err_uncorrectable";
    .port_info 2 /OUTPUT 1 "rx_err_correctable";
    .port_info 3 /INPUT 1 "rx_serial_in";
    .port_info 4 /INPUT 1 "rx_not_ready_in";
    .port_info 5 /OUTPUT 1 "tx_serial_out";
    .port_info 6 /OUTPUT 1 "tx_clk";
    .port_info 7 /INPUT 4 "tx_data_in";
    .port_info 8 /INPUT 1 "tx_btn1";
    .port_info 9 /INPUT 1 "tx_btn2";
    .port_info 10 /INPUT 1 "tx_b_ready";
    .port_info 11 /INPUT 1 "tx_load_data";
    .port_info 12 /INPUT 1 "tx_t_init";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /INPUT 1 "rstn";
v0x6000023fcf30_0 .net "clk", 0 0, v0x6000023fda70_0;  1 drivers
v0x6000023fcfc0_0 .net "rstn", 0 0, v0x6000023fe010_0;  1 drivers
v0x6000023fd050_0 .net "rx_data_out", 3 0, L_0x6000020f0780;  alias, 1 drivers
v0x6000023fd0e0_0 .net "rx_err_correctable", 0 0, L_0x6000020f0140;  alias, 1 drivers
v0x6000023fd170_0 .net "rx_err_uncorrectable", 0 0, L_0x6000020f05a0;  alias, 1 drivers
v0x6000023fd200_0 .net "rx_not_ready_in", 0 0, v0x6000023fdf80_0;  1 drivers
v0x6000023fd290_0 .net "rx_serial_in", 0 0, L_0x600003af8000;  alias, 1 drivers
v0x6000023fd320_0 .net "tx_b_ready", 0 0, v0x6000023fd7a0_0;  1 drivers
v0x6000023fd3b0_0 .net "tx_btn1", 0 0, v0x6000023fd830_0;  1 drivers
v0x6000023fd440_0 .net "tx_btn2", 0 0, v0x6000023fd950_0;  1 drivers
v0x6000023fd4d0_0 .net "tx_clk", 0 0, v0x6000023f3e70_0;  alias, 1 drivers
v0x6000023fd560_0 .net "tx_data_in", 3 0, v0x6000023fdb00_0;  1 drivers
v0x6000023fd5f0_0 .net "tx_load_data", 0 0, v0x6000023fdef0_0;  1 drivers
v0x6000023fd680_0 .net "tx_serial_out", 0 0, L_0x6000020f14a0;  alias, 1 drivers
v0x6000023fd710_0 .net "tx_t_init", 0 0, v0x6000023fe130_0;  1 drivers
S_0x7fbbe43044d0 .scope module, "I_Receiver_Unit" "Receiver_Unit" 3 22, 4 2 0, S_0x7fbbe43041f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "data_dec";
    .port_info 1 /OUTPUT 1 "err_uncorrectable";
    .port_info 2 /OUTPUT 1 "err_correctable";
    .port_info 3 /INPUT 1 "serial_in";
    .port_info 4 /INPUT 1 "clk_in";
    .port_info 5 /INPUT 1 "rstn";
    .port_info 6 /INPUT 1 "not_ready_in";
v0x6000023f19e0_0 .net "clk_in", 0 0, v0x6000023fda70_0;  alias, 1 drivers
v0x6000023f1a70_0 .net "clk_rx", 0 0, v0x6000023f18c0_0;  1 drivers
v0x6000023f1b00_0 .net "data_dec", 3 0, L_0x6000020f0780;  alias, 1 drivers
v0x6000023f1b90_0 .net "data_out_uart", 7 0, v0x6000023f1050_0;  1 drivers
v0x6000023f1c20_0 .net "err_correctable", 0 0, L_0x6000020f0140;  alias, 1 drivers
v0x6000023f1cb0_0 .net "err_uncorrectable", 0 0, L_0x6000020f05a0;  alias, 1 drivers
v0x6000023f1d40_0 .net "error1", 0 0, v0x6000023f10e0_0;  1 drivers
v0x6000023f1dd0_0 .net "error2", 0 0, v0x6000023f1170_0;  1 drivers
v0x6000023f1e60_0 .net "not_ready_in", 0 0, v0x6000023fdf80_0;  alias, 1 drivers
v0x6000023f1ef0_0 .net "not_ready_out", 0 0, v0x6000023f14d0_0;  1 drivers
v0x6000023f1f80_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
v0x6000023f2010_0 .net "serial_in", 0 0, L_0x600003af8000;  alias, 1 drivers
S_0x7fbbe4304640 .scope module, "I_Hamming_Decoder" "Hamming_Decoder" 4 26, 5 2 0, S_0x7fbbe43044d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "data_out";
    .port_info 1 /OUTPUT 1 "err_uncorrectable";
    .port_info 2 /OUTPUT 1 "err_correctable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rstn";
L_0x600003af8070 .functor OR 1, L_0x6000020f0320, L_0x6000020f03c0, C4<0>, C4<0>;
L_0x600003af80e0 .functor OR 1, L_0x600003af8070, L_0x6000020f0460, C4<0>, C4<0>;
L_0x600003af8150 .functor AND 1, L_0x6000020f0280, L_0x600003af80e0, C4<1>, C4<1>;
v0x6000023f0090_0 .net *"_ivl_1", 0 0, L_0x6000020f0000;  1 drivers
v0x6000023f0120_0 .net *"_ivl_11", 0 0, L_0x6000020f01e0;  1 drivers
v0x6000023f01b0_0 .net *"_ivl_13", 0 0, L_0x6000020f0280;  1 drivers
v0x6000023f0240_0 .net *"_ivl_15", 0 0, L_0x6000020f0320;  1 drivers
v0x6000023f02d0_0 .net *"_ivl_17", 0 0, L_0x6000020f03c0;  1 drivers
v0x6000023f0360_0 .net *"_ivl_19", 0 0, L_0x600003af8070;  1 drivers
L_0x7fbbe4063008 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000023f03f0_0 .net/2s *"_ivl_2", 1 0, L_0x7fbbe4063008;  1 drivers
v0x6000023f0480_0 .net *"_ivl_21", 0 0, L_0x6000020f0460;  1 drivers
v0x6000023f0510_0 .net *"_ivl_23", 0 0, L_0x600003af80e0;  1 drivers
v0x6000023f05a0_0 .net *"_ivl_25", 0 0, L_0x600003af8150;  1 drivers
L_0x7fbbe4063098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000023f0630_0 .net/2s *"_ivl_26", 1 0, L_0x7fbbe4063098;  1 drivers
L_0x7fbbe40630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000023f06c0_0 .net/2s *"_ivl_28", 1 0, L_0x7fbbe40630e0;  1 drivers
v0x6000023f0750_0 .net *"_ivl_30", 1 0, L_0x6000020f0500;  1 drivers
v0x6000023f07e0_0 .net *"_ivl_35", 2 0, L_0x6000020f0640;  1 drivers
v0x6000023f0870_0 .net *"_ivl_37", 0 0, L_0x6000020f06e0;  1 drivers
L_0x7fbbe4063050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000023f0900_0 .net/2s *"_ivl_4", 1 0, L_0x7fbbe4063050;  1 drivers
v0x6000023f0990_0 .net *"_ivl_6", 1 0, L_0x6000020f00a0;  1 drivers
v0x6000023f0a20_0 .net "clk", 0 0, v0x6000023f18c0_0;  alias, 1 drivers
v0x6000023f0ab0_0 .var "corrected_data", 7 0;
v0x6000023f0b40_0 .net "data_in", 7 0, v0x6000023f1050_0;  alias, 1 drivers
v0x6000023f0bd0_0 .net "data_out", 3 0, L_0x6000020f0780;  alias, 1 drivers
v0x6000023f0c60_0 .net "err_correctable", 0 0, L_0x6000020f0140;  alias, 1 drivers
v0x6000023f0cf0_0 .net "err_uncorrectable", 0 0, L_0x6000020f05a0;  alias, 1 drivers
v0x6000023f0d80_0 .var "error_index", 0 0;
v0x6000023f0e10_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
v0x6000023f0ea0_0 .var "syndrome", 3 0;
E_0x600001ff3c60 .event edge, v0x6000023f0b40_0, v0x6000023f0c60_0, v0x6000023f0d80_0;
E_0x600001ff3f30 .event posedge, v0x6000023f0a20_0;
L_0x6000020f0000 .part v0x6000023f0ea0_0, 3, 1;
L_0x6000020f00a0 .functor MUXZ 2, L_0x7fbbe4063050, L_0x7fbbe4063008, L_0x6000020f0000, C4<>;
L_0x6000020f0140 .part L_0x6000020f00a0, 0, 1;
L_0x6000020f01e0 .part v0x6000023f0ea0_0, 3, 1;
L_0x6000020f0280 .reduce/nor L_0x6000020f01e0;
L_0x6000020f0320 .part v0x6000023f0ea0_0, 2, 1;
L_0x6000020f03c0 .part v0x6000023f0ea0_0, 1, 1;
L_0x6000020f0460 .part v0x6000023f0ea0_0, 0, 1;
L_0x6000020f0500 .functor MUXZ 2, L_0x7fbbe40630e0, L_0x7fbbe4063098, L_0x600003af8150, C4<>;
L_0x6000020f05a0 .part L_0x6000020f0500, 0, 1;
L_0x6000020f0640 .part v0x6000023f0ab0_0, 4, 3;
L_0x6000020f06e0 .part v0x6000023f0ab0_0, 2, 1;
L_0x6000020f0780 .concat [ 1 3 0 0], L_0x6000020f06e0, L_0x6000020f0640;
S_0x7fbbe43047b0 .scope module, "I_UART_Receiver" "UART_Receiver" 4 15, 6 2 0, S_0x7fbbe43044d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_reg";
    .port_info 1 /OUTPUT 1 "not_ready_out";
    .port_info 2 /OUTPUT 1 "error1";
    .port_info 3 /OUTPUT 1 "error2";
    .port_info 4 /INPUT 1 "serial_in";
    .port_info 5 /INPUT 1 "not_ready_in";
    .port_info 6 /INPUT 1 "sample_clk";
    .port_info 7 /INPUT 1 "rstn";
P_0x6000024f8000 .param/l "idle" 0 6 11, C4<00>;
P_0x6000024f8040 .param/l "receiving" 0 6 13, C4<10>;
P_0x6000024f8080 .param/l "starting" 0 6 12, C4<01>;
v0x6000023f0f30_0 .var "clr_bit_cnt", 0 0;
v0x6000023f0fc0_0 .var "clr_sample_cnt", 0 0;
v0x6000023f1050_0 .var "data_reg", 7 0;
v0x6000023f10e0_0 .var "error1", 0 0;
v0x6000023f1170_0 .var "error2", 0 0;
v0x6000023f1200_0 .var "inc_bit_cnt", 0 0;
v0x6000023f1290_0 .var "inc_sample_cnt", 0 0;
v0x6000023f1320_0 .var "load", 0 0;
v0x6000023f13b0_0 .var "next_state", 1 0;
v0x6000023f1440_0 .net "not_ready_in", 0 0, v0x6000023fdf80_0;  alias, 1 drivers
v0x6000023f14d0_0 .var "not_ready_out", 0 0;
v0x6000023f1560_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
v0x6000023f15f0_0 .net "sample_clk", 0 0, v0x6000023f18c0_0;  alias, 1 drivers
v0x6000023f1680_0 .net "serial_in", 0 0, L_0x600003af8000;  alias, 1 drivers
v0x6000023f1710_0 .var "shift", 0 0;
v0x6000023f17a0_0 .var "state", 1 0;
E_0x600001ff3d80/0 .event negedge, v0x6000023f0e10_0;
E_0x600001ff3d80/1 .event posedge, v0x6000023f0a20_0;
E_0x600001ff3d80 .event/or E_0x600001ff3d80/0, E_0x600001ff3d80/1;
E_0x600001ff3e10 .event edge, v0x6000023f17a0_0;
S_0x7fbbe4304920 .scope module, "I_clk_div2" "clk_div2" 4 35, 7 2 0, S_0x7fbbe43044d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /INPUT 1 "rstn";
v0x6000023f1830_0 .net "clk_in", 0 0, v0x6000023fda70_0;  alias, 1 drivers
v0x6000023f18c0_0 .var "clk_out", 0 0;
v0x6000023f1950_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
E_0x600001ff3f60/0 .event negedge, v0x6000023f0e10_0;
E_0x600001ff3f60/1 .event posedge, v0x6000023f1830_0;
E_0x600001ff3f60 .event/or E_0x600001ff3f60/0, E_0x600001ff3f60/1;
S_0x7fbbe4304a90 .scope module, "I_Transmitter_Unit" "Transmitter_Unit" 3 32, 8 2 0, S_0x7fbbe43041f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serial_out";
    .port_info 1 /OUTPUT 1 "clk_tx";
    .port_info 2 /INPUT 4 "data_hex";
    .port_info 3 /INPUT 1 "btn1";
    .port_info 4 /INPUT 1 "btn2";
    .port_info 5 /INPUT 1 "clk_in";
    .port_info 6 /INPUT 1 "rstn";
    .port_info 7 /INPUT 1 "b_ready";
    .port_info 8 /INPUT 1 "load_data";
    .port_info 9 /INPUT 1 "t_init";
v0x6000023fc870_0 .net "b_ready", 0 0, v0x6000023fd7a0_0;  alias, 1 drivers
v0x6000023fc900_0 .net "btn1", 0 0, v0x6000023fd830_0;  alias, 1 drivers
v0x6000023fc990_0 .net "btn2", 0 0, v0x6000023fd950_0;  alias, 1 drivers
v0x6000023fca20_0 .net "clk_in", 0 0, v0x6000023fda70_0;  alias, 1 drivers
v0x6000023fcab0_0 .net "clk_tx", 0 0, v0x6000023f3e70_0;  alias, 1 drivers
v0x6000023fcb40_0 .net "data_enc", 7 0, L_0x6000020f1360;  1 drivers
v0x6000023fcbd0_0 .net "data_err_inj", 7 0, L_0x600003af8540;  1 drivers
v0x6000023fcc60_0 .net "data_hex", 3 0, v0x6000023fdb00_0;  alias, 1 drivers
v0x6000023fccf0_0 .net "load_data", 0 0, v0x6000023fdef0_0;  alias, 1 drivers
v0x6000023fcd80_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
v0x6000023fce10_0 .net "serial_out", 0 0, L_0x6000020f14a0;  alias, 1 drivers
v0x6000023fcea0_0 .net "t_init", 0 0, v0x6000023fe130_0;  alias, 1 drivers
S_0x7fbbe4304c00 .scope module, "I_Error_Injection" "Error_Injection" 8 32, 9 2 0, S_0x7fbbe4304a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "btn1";
    .port_info 3 /INPUT 1 "btn2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rstn";
L_0x600003af8540 .functor BUFZ 8, v0x6000023f2400_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000023f2130_0 .net "btn1", 0 0, v0x6000023fd830_0;  alias, 1 drivers
v0x6000023f21c0_0 .net "btn2", 0 0, v0x6000023fd950_0;  alias, 1 drivers
v0x6000023f2250_0 .net "clk", 0 0, v0x6000023f3e70_0;  alias, 1 drivers
v0x6000023f22e0_0 .net "data_in", 7 0, L_0x6000020f1360;  alias, 1 drivers
v0x6000023f2370_0 .net "data_out", 7 0, L_0x600003af8540;  alias, 1 drivers
v0x6000023f2400_0 .var "errored_data", 7 0;
v0x6000023f2490_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
E_0x600001ff3db0 .event edge, v0x6000023f22e0_0, v0x6000023f2130_0, v0x6000023f2400_0, v0x6000023f21c0_0;
S_0x7fbbe4304d70 .scope module, "I_Hamming_Encoder" "Hamming_Encoder" 8 25, 10 2 0, S_0x7fbbe4304a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 4 "data_in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rstn";
L_0x600003af8230 .functor XOR 1, L_0x6000020f0820, L_0x6000020f08c0, C4<0>, C4<0>;
L_0x600003af82a0 .functor XOR 1, L_0x600003af8230, L_0x6000020f0960, C4<0>, C4<0>;
L_0x600003af8310 .functor XOR 1, L_0x6000020f0a00, L_0x6000020f0aa0, C4<0>, C4<0>;
L_0x600003af8380 .functor XOR 1, L_0x600003af8310, L_0x6000020f0b40, C4<0>, C4<0>;
L_0x600003af83f0 .functor XOR 1, L_0x6000020f0be0, L_0x6000020f0c80, C4<0>, C4<0>;
L_0x600003af8460 .functor XOR 1, L_0x600003af83f0, L_0x6000020f0d20, C4<0>, C4<0>;
L_0x600003af84d0 .functor XOR 1, L_0x6000020f0e60, L_0x6000020f0f00, C4<0>, C4<0>;
L_0x600003af85b0 .functor XOR 1, L_0x600003af84d0, L_0x6000020f0fa0, C4<0>, C4<0>;
v0x6000023f2520_0 .net *"_ivl_10", 0 0, L_0x600003af82a0;  1 drivers
v0x6000023f25b0_0 .net *"_ivl_15", 0 0, L_0x6000020f0a00;  1 drivers
v0x6000023f2640_0 .net *"_ivl_17", 0 0, L_0x6000020f0aa0;  1 drivers
v0x6000023f26d0_0 .net *"_ivl_18", 0 0, L_0x600003af8310;  1 drivers
v0x6000023f2760_0 .net *"_ivl_21", 0 0, L_0x6000020f0b40;  1 drivers
v0x6000023f27f0_0 .net *"_ivl_22", 0 0, L_0x600003af8380;  1 drivers
v0x6000023f2880_0 .net *"_ivl_27", 0 0, L_0x6000020f0be0;  1 drivers
v0x6000023f2910_0 .net *"_ivl_29", 0 0, L_0x6000020f0c80;  1 drivers
v0x6000023f29a0_0 .net *"_ivl_3", 0 0, L_0x6000020f0820;  1 drivers
v0x6000023f2a30_0 .net *"_ivl_30", 0 0, L_0x600003af83f0;  1 drivers
v0x6000023f2ac0_0 .net *"_ivl_33", 0 0, L_0x6000020f0d20;  1 drivers
v0x6000023f2b50_0 .net *"_ivl_34", 0 0, L_0x600003af8460;  1 drivers
v0x6000023f2be0_0 .net *"_ivl_40", 0 0, L_0x6000020f0e60;  1 drivers
v0x6000023f2c70_0 .net *"_ivl_42", 0 0, L_0x6000020f0f00;  1 drivers
v0x6000023f2d00_0 .net *"_ivl_43", 0 0, L_0x600003af84d0;  1 drivers
v0x6000023f2d90_0 .net *"_ivl_46", 0 0, L_0x6000020f0fa0;  1 drivers
v0x6000023f2e20_0 .net *"_ivl_47", 0 0, L_0x600003af85b0;  1 drivers
v0x6000023f2eb0_0 .net *"_ivl_5", 0 0, L_0x6000020f08c0;  1 drivers
v0x6000023f2f40_0 .net *"_ivl_50", 0 0, L_0x6000020f1040;  1 drivers
v0x6000023f2fd0_0 .net *"_ivl_52", 2 0, L_0x6000020f10e0;  1 drivers
v0x6000023f3060_0 .net *"_ivl_54", 0 0, L_0x6000020f1180;  1 drivers
v0x6000023f30f0_0 .net *"_ivl_56", 0 0, L_0x6000020f1220;  1 drivers
v0x6000023f3180_0 .net *"_ivl_58", 1 0, L_0x6000020f12c0;  1 drivers
v0x6000023f3210_0 .net *"_ivl_6", 0 0, L_0x600003af8230;  1 drivers
v0x6000023f32a0_0 .net *"_ivl_9", 0 0, L_0x6000020f0960;  1 drivers
v0x6000023f3330_0 .net "clk", 0 0, v0x6000023f3e70_0;  alias, 1 drivers
v0x6000023f33c0_0 .net "data_in", 3 0, v0x6000023fdb00_0;  alias, 1 drivers
v0x6000023f3450_0 .net "data_out", 7 0, L_0x6000020f1360;  alias, 1 drivers
v0x6000023f34e0_0 .net "parity", 3 0, L_0x6000020f0dc0;  1 drivers
v0x6000023f3570_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
L_0x6000020f0820 .part v0x6000023fdb00_0, 0, 1;
L_0x6000020f08c0 .part v0x6000023fdb00_0, 1, 1;
L_0x6000020f0960 .part v0x6000023fdb00_0, 2, 1;
L_0x6000020f0a00 .part v0x6000023fdb00_0, 1, 1;
L_0x6000020f0aa0 .part v0x6000023fdb00_0, 2, 1;
L_0x6000020f0b40 .part v0x6000023fdb00_0, 3, 1;
L_0x6000020f0be0 .part v0x6000023fdb00_0, 0, 1;
L_0x6000020f0c80 .part v0x6000023fdb00_0, 2, 1;
L_0x6000020f0d20 .part v0x6000023fdb00_0, 3, 1;
L_0x6000020f0dc0 .concat8 [ 1 1 1 1], L_0x600003af85b0, L_0x600003af8460, L_0x600003af8380, L_0x600003af82a0;
L_0x6000020f0e60 .part v0x6000023fdb00_0, 0, 1;
L_0x6000020f0f00 .part v0x6000023fdb00_0, 1, 1;
L_0x6000020f0fa0 .part v0x6000023fdb00_0, 3, 1;
L_0x6000020f1040 .part L_0x6000020f0dc0, 3, 1;
L_0x6000020f10e0 .part v0x6000023fdb00_0, 1, 3;
L_0x6000020f1180 .part L_0x6000020f0dc0, 2, 1;
L_0x6000020f1220 .part v0x6000023fdb00_0, 0, 1;
L_0x6000020f12c0 .part L_0x6000020f0dc0, 0, 2;
LS_0x6000020f1360_0_0 .concat [ 2 1 1 3], L_0x6000020f12c0, L_0x6000020f1220, L_0x6000020f1180, L_0x6000020f10e0;
LS_0x6000020f1360_0_4 .concat [ 1 0 0 0], L_0x6000020f1040;
L_0x6000020f1360 .concat [ 7 1 0 0], LS_0x6000020f1360_0_0, LS_0x6000020f1360_0_4;
S_0x7fbbe4304ee0 .scope module, "I_UART_Transmitter" "UART_Transmitter" 8 41, 11 2 0, S_0x7fbbe4304a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serial_out";
    .port_info 1 /INPUT 8 "data_bus";
    .port_info 2 /INPUT 1 "b_ready";
    .port_info 3 /INPUT 1 "load_data";
    .port_info 4 /INPUT 1 "t_init";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rstn";
P_0x6000024f8180 .param/l "idle" 0 11 12, C4<00>;
P_0x6000024f81c0 .param/l "sending" 0 11 14, C4<10>;
P_0x6000024f8200 .param/l "waiting" 0 11 13, C4<01>;
v0x6000023f3600_0 .net "b_ready", 0 0, v0x6000023fd7a0_0;  alias, 1 drivers
v0x6000023f3690_0 .var "clear", 0 0;
v0x6000023f3720_0 .net "clk", 0 0, v0x6000023f3e70_0;  alias, 1 drivers
v0x6000023f37b0_0 .net "data_bus", 7 0, L_0x600003af8540;  alias, 1 drivers
v0x6000023f3840_0 .net "load_data", 0 0, v0x6000023fdef0_0;  alias, 1 drivers
v0x6000023f38d0_0 .var "load_shift", 0 0;
v0x6000023f3960_0 .var "next_state", 1 0;
v0x6000023f39f0_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
v0x6000023f3a80_0 .net "serial_out", 0 0, L_0x6000020f14a0;  alias, 1 drivers
v0x6000023f3b10_0 .var "shift", 0 0;
v0x6000023f3ba0_0 .var "shift_reg", 8 0;
v0x6000023f3c30_0 .var "start", 0 0;
v0x6000023f3cc0_0 .var "state", 1 0;
v0x6000023f3d50_0 .net "t_init", 0 0, v0x6000023fe130_0;  alias, 1 drivers
E_0x600001ff3ed0/0 .event negedge, v0x6000023f0e10_0;
E_0x600001ff3ed0/1 .event posedge, v0x6000023f2250_0;
E_0x600001ff3ed0 .event/or E_0x600001ff3ed0/0, E_0x600001ff3ed0/1;
E_0x600001ff3c90 .event edge, v0x6000023f3cc0_0;
L_0x6000020f14a0 .part v0x6000023f3ba0_0, 0, 1;
S_0x7fbbe4305050 .scope module, "I_clk_div16" "clk_div16" 8 19, 12 2 0, S_0x7fbbe4304a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /INPUT 1 "rstn";
v0x6000023fc510_0 .net "clk_div2_w", 0 0, v0x6000023fc090_0;  1 drivers
v0x6000023fc5a0_0 .net "clk_div4_w", 0 0, v0x6000023fc240_0;  1 drivers
v0x6000023fc630_0 .net "clk_div8_w", 0 0, v0x6000023fc3f0_0;  1 drivers
v0x6000023fc6c0_0 .net "clk_in", 0 0, v0x6000023fda70_0;  alias, 1 drivers
v0x6000023fc750_0 .net "clk_out", 0 0, v0x6000023f3e70_0;  alias, 1 drivers
v0x6000023fc7e0_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
S_0x7fbbe43051c0 .scope module, "ICLK_DIV16" "clk_div2" 12 12, 7 2 0, S_0x7fbbe4305050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /INPUT 1 "rstn";
v0x6000023f3de0_0 .net "clk_in", 0 0, v0x6000023fc3f0_0;  alias, 1 drivers
v0x6000023f3e70_0 .var "clk_out", 0 0;
v0x6000023f3f00_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
E_0x600001ff3c00/0 .event negedge, v0x6000023f0e10_0;
E_0x600001ff3c00/1 .event posedge, v0x6000023f3de0_0;
E_0x600001ff3c00 .event/or E_0x600001ff3c00/0, E_0x600001ff3c00/1;
S_0x7fbbe4305330 .scope module, "ICLK_DIV2" "clk_div2" 12 9, 7 2 0, S_0x7fbbe4305050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /INPUT 1 "rstn";
v0x6000023fc000_0 .net "clk_in", 0 0, v0x6000023fda70_0;  alias, 1 drivers
v0x6000023fc090_0 .var "clk_out", 0 0;
v0x6000023fc120_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
S_0x7fbbe43054a0 .scope module, "ICLK_DIV4" "clk_div2" 12 10, 7 2 0, S_0x7fbbe4305050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /INPUT 1 "rstn";
v0x6000023fc1b0_0 .net "clk_in", 0 0, v0x6000023fc090_0;  alias, 1 drivers
v0x6000023fc240_0 .var "clk_out", 0 0;
v0x6000023fc2d0_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
E_0x600001ff3e40/0 .event negedge, v0x6000023f0e10_0;
E_0x600001ff3e40/1 .event posedge, v0x6000023fc090_0;
E_0x600001ff3e40 .event/or E_0x600001ff3e40/0, E_0x600001ff3e40/1;
S_0x7fbbe4305610 .scope module, "ICLK_DIV8" "clk_div2" 12 11, 7 2 0, S_0x7fbbe4305050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /INPUT 1 "rstn";
v0x6000023fc360_0 .net "clk_in", 0 0, v0x6000023fc240_0;  alias, 1 drivers
v0x6000023fc3f0_0 .var "clk_out", 0 0;
v0x6000023fc480_0 .net "rstn", 0 0, v0x6000023fe010_0;  alias, 1 drivers
E_0x600001ff2be0/0 .event negedge, v0x6000023f0e10_0;
E_0x600001ff2be0/1 .event posedge, v0x6000023fc240_0;
E_0x600001ff2be0 .event/or E_0x600001ff2be0/0, E_0x600001ff2be0/1;
    .scope S_0x7fbbe43047b0;
T_0 ;
    %wait E_0x600001ff3e10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f14d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f1290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f1200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f10e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f1320_0, 0, 1;
    %load/vec4 v0x6000023f17a0_0;
    %store/vec4 v0x6000023f13b0_0, 0, 2;
    %load/vec4 v0x6000023f17a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000023f13b0_0, 0, 2;
    %jmp T_0.4;
T_0.0 ;
    %jmp T_0.4;
T_0.1 ;
    %jmp T_0.4;
T_0.2 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fbbe43047b0;
T_1 ;
    %wait E_0x600001ff3d80;
    %load/vec4 v0x6000023f1560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000023f17a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000023f13b0_0;
    %assign/vec4 v0x6000023f17a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbbe4304640;
T_2 ;
    %wait E_0x600001ff3f30;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000023f0ea0_0, 4, 1;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000023f0ea0_0, 4, 1;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000023f0ea0_0, 4, 1;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x6000023f0b40_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000023f0ea0_0, 4, 1;
    %load/vec4 v0x6000023f0ea0_0;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %muli 4, 0, 4;
    %load/vec4 v0x6000023f0ea0_0;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %muli 2, 0, 4;
    %add;
    %load/vec4 v0x6000023f0ea0_0;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %pad/u 1;
    %store/vec4 v0x6000023f0d80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbbe4304640;
T_3 ;
    %wait E_0x600001ff3c60;
    %load/vec4 v0x6000023f0b40_0;
    %assign/vec4 v0x6000023f0ab0_0, 0;
    %load/vec4 v0x6000023f0c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x6000023f0b40_0;
    %load/vec4 v0x6000023f0d80_0;
    %part/u 1;
    %nor/r;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x6000023f0b40_0;
    %load/vec4 v0x6000023f0d80_0;
    %part/u 1;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x6000023f0d80_0;
    %assign/vec4/off/d v0x6000023f0ab0_0, 4, 5;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbbe4304920;
T_4 ;
    %wait E_0x600001ff3f60;
    %load/vec4 v0x6000023f1950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023f18c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000023f18c0_0;
    %nor/r;
    %assign/vec4 v0x6000023f18c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fbbe4305330;
T_5 ;
    %wait E_0x600001ff3f60;
    %load/vec4 v0x6000023fc120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fc090_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000023fc090_0;
    %nor/r;
    %assign/vec4 v0x6000023fc090_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fbbe43054a0;
T_6 ;
    %wait E_0x600001ff3e40;
    %load/vec4 v0x6000023fc2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fc240_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000023fc240_0;
    %nor/r;
    %assign/vec4 v0x6000023fc240_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fbbe4305610;
T_7 ;
    %wait E_0x600001ff2be0;
    %load/vec4 v0x6000023fc480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fc3f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000023fc3f0_0;
    %nor/r;
    %assign/vec4 v0x6000023fc3f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fbbe43051c0;
T_8 ;
    %wait E_0x600001ff3c00;
    %load/vec4 v0x6000023f3f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023f3e70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000023f3e70_0;
    %nor/r;
    %assign/vec4 v0x6000023f3e70_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fbbe4304c00;
T_9 ;
    %wait E_0x600001ff3db0;
    %load/vec4 v0x6000023f22e0_0;
    %store/vec4 v0x6000023f2400_0, 0, 8;
    %load/vec4 v0x6000023f2130_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x6000023f2400_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x6000023f2400_0;
    %parti/s 1, 0, 2;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000023f2400_0, 4, 1;
    %load/vec4 v0x6000023f21c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x6000023f2400_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x6000023f2400_0;
    %parti/s 1, 4, 4;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000023f2400_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fbbe4304ee0;
T_10 ;
    %wait E_0x600001ff3c90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f38d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f3b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023f3c30_0, 0, 1;
    %load/vec4 v0x6000023f3cc0_0;
    %store/vec4 v0x6000023f3960_0, 0, 2;
    %load/vec4 v0x6000023f3cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000023f3960_0, 0, 2;
    %jmp T_10.4;
T_10.0 ;
    %jmp T_10.4;
T_10.1 ;
    %jmp T_10.4;
T_10.2 ;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fbbe4304ee0;
T_11 ;
    %wait E_0x600001ff3ed0;
    %load/vec4 v0x6000023f39f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000023f3cc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000023f3960_0;
    %assign/vec4 v0x6000023f3cc0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fbbe4304ee0;
T_12 ;
    %wait E_0x600001ff3ed0;
    %load/vec4 v0x6000023f39f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fbbe4304080;
T_13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000023fd8c0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000023fd9e0_0, 0, 4;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x6000023fdb90_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x7fbbe4304080;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000023fda70_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fbbe4304080;
T_15 ;
    %delay 10000, 0;
    %load/vec4 v0x6000023fda70_0;
    %inv;
    %store/vec4 v0x6000023fda70_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fbbe4304080;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000023fe010_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000023fe010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000023fe010_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fbbe4304080;
T_17 ;
    %vpi_call 2 39 "$dumpfile", "trx_top.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbbe4304080 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fd7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fdef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fe130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fdf80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000023fddd0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x6000023fddd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000023fde60_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x6000023fde60_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.3, 5;
    %load/vec4 v0x6000023fd8c0_0;
    %load/vec4 v0x6000023fddd0_0;
    %part/s 1;
    %assign/vec4 v0x6000023fd830_0, 0;
    %load/vec4 v0x6000023fd9e0_0;
    %load/vec4 v0x6000023fddd0_0;
    %part/s 1;
    %assign/vec4 v0x6000023fd950_0, 0;
    %load/vec4 v0x6000023fdb90_0;
    %load/vec4 v0x6000023fde60_0;
    %muli 4, 0, 32;
    %part/s 4;
    %assign/vec4 v0x6000023fdb00_0, 0;
    %wait E_0x600001ff3ea0;
    %wait E_0x600001ff3ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000023fdef0_0, 0;
    %wait E_0x600001ff3ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fdef0_0, 0;
    %wait E_0x600001ff3ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000023fd7a0_0, 0;
    %wait E_0x600001ff3ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fd7a0_0, 0;
    %wait E_0x600001ff3ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000023fe130_0, 0;
    %wait E_0x600001ff3ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000023fe130_0, 0;
    %wait E_0x600001ff3cf0;
    %load/vec4 v0x6000023fde60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000023fde60_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %load/vec4 v0x6000023fddd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000023fddd0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb.v";
    "TRX_top.v";
    "Receiver_Unit.v";
    "Hamming_Decoder.v";
    "UART_Receiver.v";
    "clk_div2.v";
    "Transmitter_Unit.v";
    "Error_Injection.v";
    "Hamming_Encoder.v";
    "UART_Transmitter.v";
    "clk_div16.v";
