Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  4 05:46:36 2025
| Host         : P2-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MpuHsa_Wrapper_timing_summary_routed.rpt -pb MpuHsa_Wrapper_timing_summary_routed.pb -rpx MpuHsa_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MpuHsa_Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-16  Warning           Large setup violation                                             68          
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (210)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (210)
--------------------------------
 There are 210 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.580     -128.134                     68                  535        0.044        0.000                      0                  535        3.000        0.000                       0                   218  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk100_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  clk_uart_clk_wiz_0    {0.000 33.889}     67.778          14.754          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk100_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         
  clk_uart_clk_wiz_0_1  {0.000 33.889}     67.778          14.754          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk100_clk_wiz_0            6.649        0.000                      0                   33        0.249        0.000                      0                   33        4.500        0.000                       0                    35  
  clk_uart_clk_wiz_0         60.924        0.000                      0                  469        0.152        0.000                      0                  469       33.389        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk100_clk_wiz_0_1          6.650        0.000                      0                   33        0.249        0.000                      0                   33        4.500        0.000                       0                    35  
  clk_uart_clk_wiz_0_1       60.928        0.000                      0                  469        0.152        0.000                      0                  469       33.389        0.000                       0                   179  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_uart_clk_wiz_0    clk100_clk_wiz_0           -2.580     -125.963                     66                   66        0.084        0.000                      0                   66  
clk100_clk_wiz_0_1    clk100_clk_wiz_0            6.649        0.000                      0                   33        0.171        0.000                      0                   33  
clk_uart_clk_wiz_0_1  clk100_clk_wiz_0           -2.576     -125.718                     66                   66        0.088        0.000                      0                   66  
clk100_clk_wiz_0      clk_uart_clk_wiz_0         -1.099       -2.171                      2                    2        0.117        0.000                      0                    2  
clk100_clk_wiz_0_1    clk_uart_clk_wiz_0         -1.099       -2.171                      2                    2        0.117        0.000                      0                    2  
clk_uart_clk_wiz_0_1  clk_uart_clk_wiz_0         60.924        0.000                      0                  469        0.044        0.000                      0                  469  
clk100_clk_wiz_0      clk100_clk_wiz_0_1          6.649        0.000                      0                   33        0.171        0.000                      0                   33  
clk_uart_clk_wiz_0    clk100_clk_wiz_0_1         -2.580     -125.963                     66                   66        0.084        0.000                      0                   66  
clk_uart_clk_wiz_0_1  clk100_clk_wiz_0_1         -2.576     -125.718                     66                   66        0.088        0.000                      0                   66  
clk100_clk_wiz_0      clk_uart_clk_wiz_0_1       -1.095       -2.163                      2                    2        0.120        0.000                      0                    2  
clk_uart_clk_wiz_0    clk_uart_clk_wiz_0_1       60.924        0.000                      0                  469        0.044        0.000                      0                  469  
clk100_clk_wiz_0_1    clk_uart_clk_wiz_0_1       -1.095       -2.163                      2                    2        0.120        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].compute_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.273%)  route 2.448ns (74.727%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722     2.807    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     3.263 f  genblk1[1].cycle_ctr_reg[13]/Q
                         net (fo=2, routed)           0.966     4.230    cycle_ctr[13]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124     4.354 f  genblk1[1].compute_done_i_5/O
                         net (fo=1, routed)           0.667     5.021    genblk1[1].compute_done_i_5_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124     5.145 f  genblk1[1].compute_done_i_2/O
                         net (fo=1, routed)           0.815     5.959    genblk1[1].compute_done_i_2_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.124     6.083 r  genblk1[1].compute_done_i_1/O
                         net (fo=1, routed)           0.000     6.083    genblk1[1].compute_done_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.600    12.665    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
                         clock pessimism              0.116    12.781    
                         clock uncertainty           -0.077    12.704    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.029    12.733    genblk1[1].compute_done_reg
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 2.148ns (79.584%)  route 0.551ns (20.417%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.504 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.504    genblk1[1].cycle_ctr_reg[31]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 2.127ns (79.423%)  route 0.551ns (20.577%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.483 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.483    genblk1[1].cycle_ctr_reg[31]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 2.053ns (78.839%)  route 0.551ns (21.161%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.409 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.409    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 2.037ns (78.708%)  route 0.551ns (21.292%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.393 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.393    genblk1[1].cycle_ctr_reg[31]_i_1_n_7
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 2.034ns (78.683%)  route 0.551ns (21.317%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.390 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.390    genblk1[1].cycle_ctr_reg[27]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 2.013ns (78.509%)  route 0.551ns (21.491%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.369 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.369    genblk1[1].cycle_ctr_reg[27]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 1.939ns (77.870%)  route 0.551ns (22.130%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.295 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.295    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.923ns (77.727%)  route 0.551ns (22.273%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.279 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.279    genblk1[1].cycle_ctr_reg[27]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 1.920ns (77.700%)  route 0.551ns (22.300%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.276 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.276    genblk1[1].cycle_ctr_reg[23]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602    12.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.077    12.706    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062    12.768    genblk1[1].cycle_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  7.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[0]/Q
                         net (fo=3, routed)           0.089     0.959    cycle_ctr[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.083 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.083    genblk1[1].cycle_ctr_reg[3]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism             -0.230     0.730    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.835    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[18]/Q
                         net (fo=2, routed)           0.133     1.005    cycle_ctr[18]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[19]_i_1_n_5
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
                         clock pessimism             -0.231     0.732    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     0.837    genblk1[1].cycle_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[22]/Q
                         net (fo=2, routed)           0.133     1.005    cycle_ctr[22]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[23]_i_1_n_5
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/C
                         clock pessimism             -0.231     0.732    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     0.837    genblk1[1].cycle_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].cycle_ctr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.004    cycle_ctr[10]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  genblk1[1].cycle_ctr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    genblk1[1].cycle_ctr_reg[11]_i_1_n_5
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.962    clk100
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/C
                         clock pessimism             -0.231     0.731    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     0.836    genblk1[1].cycle_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[14]/Q
                         net (fo=2, routed)           0.134     1.006    cycle_ctr[14]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.117 r  genblk1[1].cycle_ctr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.117    genblk1[1].cycle_ctr_reg[15]_i_1_n_5
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/C
                         clock pessimism             -0.231     0.732    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     0.837    genblk1[1].cycle_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603     0.733    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     0.874 r  genblk1[1].cycle_ctr_reg[26]/Q
                         net (fo=2, routed)           0.134     1.007    cycle_ctr[26]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874     0.964    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism             -0.231     0.733    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     0.838    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[2]/Q
                         net (fo=2, routed)           0.134     1.004    cycle_ctr[2]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    genblk1[1].cycle_ctr_reg[3]_i_1_n_5
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
                         clock pessimism             -0.230     0.730    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.835    genblk1[1].cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603     0.733    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.874 r  genblk1[1].cycle_ctr_reg[30]/Q
                         net (fo=2, routed)           0.134     1.007    cycle_ctr[30]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874     0.964    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism             -0.231     0.733    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     0.838    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].cycle_ctr_reg[6]/Q
                         net (fo=2, routed)           0.134     1.005    cycle_ctr[6]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[7]_i_1_n_5
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.962    clk100
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/C
                         clock pessimism             -0.231     0.731    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     0.836    genblk1[1].cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.318ns (78.215%)  route 0.089ns (21.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[0]/Q
                         net (fo=3, routed)           0.089     0.959    cycle_ctr[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.136 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.136    genblk1[1].cycle_ctr_reg[3]_i_1_n_4
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/C
                         clock pessimism             -0.230     0.730    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.835    genblk1[1].cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y88     genblk1[1].compute_done_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y88     genblk1[1].compute_done_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y88     genblk1[1].compute_done_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y88     genblk1[1].compute_done_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y88     genblk1[1].compute_done_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       60.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[23]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[23]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[25]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[25]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             61.057ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_send_signal_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.580ns (9.725%)  route 5.384ns (90.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 70.362 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         4.610     8.772    UART_RECEIVER_n_0
    SLICE_X8Y86          FDRE                                         r  uart_send_signal_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.519    70.362    clk_uart
    SLICE_X8Y86          FDRE                                         r  uart_send_signal_reg/C
                         clock pessimism              0.099    70.461    
                         clock uncertainty           -0.108    70.353    
    SLICE_X8Y86          FDRE (Setup_fdre_C_R)       -0.524    69.829    uart_send_signal_reg
  -------------------------------------------------------------------
                         required time                         69.829    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 61.057    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.393ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_row_ix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.820ns (13.794%)  route 5.124ns (86.206%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 70.443 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          2.250     5.511    operating_mode_reg[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     5.635 f  transmission_ctr[31]_i_8/O
                         net (fo=2, routed)           0.862     6.497    UART_RECEIVER/transmission_ctr_reg[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  UART_RECEIVER/transmission_ctr[31]_i_1/O
                         net (fo=34, routed)          1.109     7.730    UART_RECEIVER/data_frame_reg[3]_0[0]
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.116     7.846 r  UART_RECEIVER/result_row_ix[0]_i_1/O
                         net (fo=1, routed)           0.904     8.750    UART_RECEIVER_n_33
    SLICE_X7Y88          FDRE                                         r  result_row_ix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.600    70.443    clk_uart
    SLICE_X7Y88          FDRE                                         r  result_row_ix_reg[0]/C
                         clock pessimism              0.116    70.559    
                         clock uncertainty           -0.108    70.451    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)       -0.309    70.142    result_row_ix_reg[0]
  -------------------------------------------------------------------
                         required time                         70.142    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 61.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.247%)  route 0.123ns (39.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y89          FDRE                                         r  uart_data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  uart_data_frame_reg[2]/Q
                         net (fo=2, routed)           0.123     0.966    UART_TRANSMITTER/current_byte_reg[2]_1
    SLICE_X10Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.011 r  UART_TRANSMITTER/current_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.011    UART_TRANSMITTER/current_byte[2]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/C
                         clock pessimism             -0.194     0.740    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.120     0.860    UART_TRANSMITTER/current_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 result_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_col_ix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y88          FDRE                                         r  result_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  result_col_ix_reg[1]/Q
                         net (fo=8, routed)           0.137     0.980    result_col_ix_reg_n_0_[1]
    SLICE_X8Y88          LUT5 (Prop_lut5_I3_O)        0.048     1.028 r  result_col_ix[4]_i_1/O
                         net (fo=1, routed)           0.000     1.028    result_col_ix[4]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    clk_uart
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[4]/C
                         clock pessimism             -0.218     0.716    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.131     0.847    result_col_ix_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 result_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_col_ix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y88          FDRE                                         r  result_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  result_col_ix_reg[1]/Q
                         net (fo=8, routed)           0.137     0.980    result_col_ix_reg_n_0_[1]
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.025 r  result_col_ix[3]_i_1/O
                         net (fo=1, routed)           0.000     1.025    result_col_ix[3]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    clk_uart
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[3]/C
                         clock pessimism             -0.218     0.716    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.121     0.837    result_col_ix_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.693%)  route 0.124ns (37.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  UART_TRANSMITTER/current_byte_reg[4]/Q
                         net (fo=2, routed)           0.124     0.991    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[4]
    SLICE_X10Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.036 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.036    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[9]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X10Y90         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/C
                         clock pessimism             -0.215     0.720    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.120     0.840    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.478%)  route 0.126ns (37.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.572     0.702    clk_uart
    SLICE_X10Y87         FDRE                                         r  uart_data_frame_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     0.866 r  uart_data_frame_reg[28]/Q
                         net (fo=2, routed)           0.126     0.991    UART_TRANSMITTER/current_byte_reg[4]_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  UART_TRANSMITTER/current_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.036    UART_TRANSMITTER/current_byte[4]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/C
                         clock pessimism             -0.215     0.719    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121     0.840    UART_TRANSMITTER/current_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.164%)  route 0.098ns (31.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.603     0.733    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X2Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.897 r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/Q
                         net (fo=17, routed)          0.098     0.994    UART_RECEIVER/UART_BYTE_RECEIVER/state[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.039 r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.039    UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr[3]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.876     0.966    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X3Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/C
                         clock pessimism             -0.220     0.746    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092     0.838    UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.432%)  route 0.110ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  uart_data_frame_reg[16]/Q
                         net (fo=1, routed)           0.110     0.977    UART_TRANSMITTER/current_byte_reg[0]_3
    SLICE_X11Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.022 r  UART_TRANSMITTER/current_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    UART_TRANSMITTER/current_byte[0]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/clk_uart
    SLICE_X11Y90         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[0]/C
                         clock pessimism             -0.215     0.720    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     0.812    UART_TRANSMITTER/current_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/byte_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.290%)  route 0.184ns (49.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X11Y88         FDRE                                         r  UART_TRANSMITTER/byte_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     0.844 r  UART_TRANSMITTER/byte_counter_reg[0]/Q
                         net (fo=14, routed)          0.184     1.028    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/byte_counter_reg[1]_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.073 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1__0/O
                         net (fo=1, routed)           0.000     1.073    UART_TRANSMITTER/UART_BYTE_TRANSMITTER_n_3
    SLICE_X8Y89          FDRE                                         r  UART_TRANSMITTER/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X8Y89          FDRE                                         r  UART_TRANSMITTER/sending_reg/C
                         clock pessimism             -0.194     0.740    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     0.861    UART_TRANSMITTER/sending_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  UART_TRANSMITTER/current_byte_reg[7]/Q
                         net (fo=2, routed)           0.128     0.995    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[7]
    SLICE_X10Y91         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X10Y91         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/C
                         clock pessimism             -0.215     0.720    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.063     0.783    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.001%)  route 0.159ns (52.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X0Y89          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/Q
                         net (fo=5, routed)           0.159     1.032    UART_RECEIVER/data_byte[5]
    SLICE_X0Y87          FDRE                                         r  UART_RECEIVER/data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.873     0.963    UART_RECEIVER/clk_uart
    SLICE_X0Y87          FDRE                                         r  UART_RECEIVER/data_frame_reg[5]/C
                         clock pessimism             -0.217     0.746    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     0.816    UART_RECEIVER/data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_clk_wiz_0
Waveform(ns):       { 0.000 33.889 }
Period(ns):         67.778
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         67.778      65.623     BUFGCTRL_X0Y16  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         67.778      66.529     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X3Y84     LED_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y82     LED_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y82     LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y82     LED_reg[15]_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y82     LED_reg[15]_lopt_replica_3/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y83     LED_reg[15]_lopt_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       67.778      92.222     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X3Y84     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X3Y84     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X3Y84     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X3Y84     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]_lopt_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].compute_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.273%)  route 2.448ns (74.727%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722     2.807    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     3.263 f  genblk1[1].cycle_ctr_reg[13]/Q
                         net (fo=2, routed)           0.966     4.230    cycle_ctr[13]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124     4.354 f  genblk1[1].compute_done_i_5/O
                         net (fo=1, routed)           0.667     5.021    genblk1[1].compute_done_i_5_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124     5.145 f  genblk1[1].compute_done_i_2/O
                         net (fo=1, routed)           0.815     5.959    genblk1[1].compute_done_i_2_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.124     6.083 r  genblk1[1].compute_done_i_1/O
                         net (fo=1, routed)           0.000     6.083    genblk1[1].compute_done_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.600    12.665    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
                         clock pessimism              0.116    12.781    
                         clock uncertainty           -0.077    12.705    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.029    12.734    genblk1[1].compute_done_reg
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 2.148ns (79.584%)  route 0.551ns (20.417%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.504 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.504    genblk1[1].cycle_ctr_reg[31]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.708    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.770    genblk1[1].cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 2.127ns (79.423%)  route 0.551ns (20.577%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.483 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.483    genblk1[1].cycle_ctr_reg[31]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.708    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.770    genblk1[1].cycle_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 2.053ns (78.839%)  route 0.551ns (21.161%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.409 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.409    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.708    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.770    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 2.037ns (78.708%)  route 0.551ns (21.292%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.393 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.393    genblk1[1].cycle_ctr_reg[31]_i_1_n_7
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.708    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.770    genblk1[1].cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 2.034ns (78.683%)  route 0.551ns (21.317%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.390 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.390    genblk1[1].cycle_ctr_reg[27]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.708    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.770    genblk1[1].cycle_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 2.013ns (78.509%)  route 0.551ns (21.491%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.369 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.369    genblk1[1].cycle_ctr_reg[27]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.708    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.770    genblk1[1].cycle_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 1.939ns (77.870%)  route 0.551ns (22.130%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.295 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.295    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.708    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.770    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.923ns (77.727%)  route 0.551ns (22.273%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.279 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.279    genblk1[1].cycle_ctr_reg[27]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.708    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.770    genblk1[1].cycle_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 1.920ns (77.700%)  route 0.551ns (22.300%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.276 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.276    genblk1[1].cycle_ctr_reg[23]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602    12.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  7.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[0]/Q
                         net (fo=3, routed)           0.089     0.959    cycle_ctr[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.083 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.083    genblk1[1].cycle_ctr_reg[3]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism             -0.230     0.730    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.835    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[18]/Q
                         net (fo=2, routed)           0.133     1.005    cycle_ctr[18]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[19]_i_1_n_5
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
                         clock pessimism             -0.231     0.732    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     0.837    genblk1[1].cycle_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[22]/Q
                         net (fo=2, routed)           0.133     1.005    cycle_ctr[22]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[23]_i_1_n_5
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/C
                         clock pessimism             -0.231     0.732    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     0.837    genblk1[1].cycle_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].cycle_ctr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.004    cycle_ctr[10]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  genblk1[1].cycle_ctr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    genblk1[1].cycle_ctr_reg[11]_i_1_n_5
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.962    clk100
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/C
                         clock pessimism             -0.231     0.731    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     0.836    genblk1[1].cycle_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[14]/Q
                         net (fo=2, routed)           0.134     1.006    cycle_ctr[14]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.117 r  genblk1[1].cycle_ctr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.117    genblk1[1].cycle_ctr_reg[15]_i_1_n_5
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/C
                         clock pessimism             -0.231     0.732    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     0.837    genblk1[1].cycle_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603     0.733    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     0.874 r  genblk1[1].cycle_ctr_reg[26]/Q
                         net (fo=2, routed)           0.134     1.007    cycle_ctr[26]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874     0.964    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism             -0.231     0.733    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     0.838    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[2]/Q
                         net (fo=2, routed)           0.134     1.004    cycle_ctr[2]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    genblk1[1].cycle_ctr_reg[3]_i_1_n_5
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
                         clock pessimism             -0.230     0.730    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.835    genblk1[1].cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603     0.733    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.874 r  genblk1[1].cycle_ctr_reg[30]/Q
                         net (fo=2, routed)           0.134     1.007    cycle_ctr[30]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874     0.964    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism             -0.231     0.733    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     0.838    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].cycle_ctr_reg[6]/Q
                         net (fo=2, routed)           0.134     1.005    cycle_ctr[6]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[7]_i_1_n_5
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.962    clk100
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/C
                         clock pessimism             -0.231     0.731    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     0.836    genblk1[1].cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.318ns (78.215%)  route 0.089ns (21.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[0]/Q
                         net (fo=3, routed)           0.089     0.959    cycle_ctr[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.136 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.136    genblk1[1].cycle_ctr_reg[3]_i_1_n_4
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/C
                         clock pessimism             -0.230     0.730    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.835    genblk1[1].cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y88     genblk1[1].compute_done_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y88     genblk1[1].compute_done_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y88     genblk1[1].compute_done_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y88     genblk1[1].compute_done_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y88     genblk1[1].compute_done_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y87     genblk1[1].cycle_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y89     genblk1[1].cycle_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y90     genblk1[1].cycle_ctr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       60.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.928ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.104    70.362    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.838    uart_data_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         69.838    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.928    

Slack (MET) :             60.928ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[23]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.104    70.362    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.838    uart_data_frame_reg[23]
  -------------------------------------------------------------------
                         required time                         69.838    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.928    

Slack (MET) :             60.928ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[25]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.104    70.362    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.838    uart_data_frame_reg[25]
  -------------------------------------------------------------------
                         required time                         69.838    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.928    

Slack (MET) :             60.928ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.104    70.362    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.838    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         69.838    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.928    

Slack (MET) :             61.061ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_send_signal_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.580ns (9.725%)  route 5.384ns (90.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 70.362 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         4.610     8.772    UART_RECEIVER_n_0
    SLICE_X8Y86          FDRE                                         r  uart_send_signal_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.519    70.362    clk_uart
    SLICE_X8Y86          FDRE                                         r  uart_send_signal_reg/C
                         clock pessimism              0.099    70.461    
                         clock uncertainty           -0.104    70.357    
    SLICE_X8Y86          FDRE (Setup_fdre_C_R)       -0.524    69.833    uart_send_signal_reg
  -------------------------------------------------------------------
                         required time                         69.833    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 61.061    

Slack (MET) :             61.368ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.104    70.361    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.630    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         69.630    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.368    

Slack (MET) :             61.368ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.104    70.361    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.630    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         69.630    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.368    

Slack (MET) :             61.368ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.104    70.361    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.630    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.630    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.368    

Slack (MET) :             61.368ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.104    70.361    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.630    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         69.630    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.368    

Slack (MET) :             61.396ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_row_ix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.820ns (13.794%)  route 5.124ns (86.206%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 70.443 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          2.250     5.511    operating_mode_reg[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     5.635 f  transmission_ctr[31]_i_8/O
                         net (fo=2, routed)           0.862     6.497    UART_RECEIVER/transmission_ctr_reg[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  UART_RECEIVER/transmission_ctr[31]_i_1/O
                         net (fo=34, routed)          1.109     7.730    UART_RECEIVER/data_frame_reg[3]_0[0]
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.116     7.846 r  UART_RECEIVER/result_row_ix[0]_i_1/O
                         net (fo=1, routed)           0.904     8.750    UART_RECEIVER_n_33
    SLICE_X7Y88          FDRE                                         r  result_row_ix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.600    70.443    clk_uart
    SLICE_X7Y88          FDRE                                         r  result_row_ix_reg[0]/C
                         clock pessimism              0.116    70.559    
                         clock uncertainty           -0.104    70.455    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)       -0.309    70.146    result_row_ix_reg[0]
  -------------------------------------------------------------------
                         required time                         70.146    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 61.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.247%)  route 0.123ns (39.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y89          FDRE                                         r  uart_data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  uart_data_frame_reg[2]/Q
                         net (fo=2, routed)           0.123     0.966    UART_TRANSMITTER/current_byte_reg[2]_1
    SLICE_X10Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.011 r  UART_TRANSMITTER/current_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.011    UART_TRANSMITTER/current_byte[2]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/C
                         clock pessimism             -0.194     0.740    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.120     0.860    UART_TRANSMITTER/current_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 result_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_col_ix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y88          FDRE                                         r  result_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  result_col_ix_reg[1]/Q
                         net (fo=8, routed)           0.137     0.980    result_col_ix_reg_n_0_[1]
    SLICE_X8Y88          LUT5 (Prop_lut5_I3_O)        0.048     1.028 r  result_col_ix[4]_i_1/O
                         net (fo=1, routed)           0.000     1.028    result_col_ix[4]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    clk_uart
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[4]/C
                         clock pessimism             -0.218     0.716    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.131     0.847    result_col_ix_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 result_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_col_ix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y88          FDRE                                         r  result_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  result_col_ix_reg[1]/Q
                         net (fo=8, routed)           0.137     0.980    result_col_ix_reg_n_0_[1]
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.025 r  result_col_ix[3]_i_1/O
                         net (fo=1, routed)           0.000     1.025    result_col_ix[3]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    clk_uart
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[3]/C
                         clock pessimism             -0.218     0.716    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.121     0.837    result_col_ix_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.693%)  route 0.124ns (37.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  UART_TRANSMITTER/current_byte_reg[4]/Q
                         net (fo=2, routed)           0.124     0.991    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[4]
    SLICE_X10Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.036 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.036    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[9]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X10Y90         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/C
                         clock pessimism             -0.215     0.720    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.120     0.840    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.478%)  route 0.126ns (37.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.572     0.702    clk_uart
    SLICE_X10Y87         FDRE                                         r  uart_data_frame_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     0.866 r  uart_data_frame_reg[28]/Q
                         net (fo=2, routed)           0.126     0.991    UART_TRANSMITTER/current_byte_reg[4]_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  UART_TRANSMITTER/current_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.036    UART_TRANSMITTER/current_byte[4]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/C
                         clock pessimism             -0.215     0.719    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121     0.840    UART_TRANSMITTER/current_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.164%)  route 0.098ns (31.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.603     0.733    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X2Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.897 r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/Q
                         net (fo=17, routed)          0.098     0.994    UART_RECEIVER/UART_BYTE_RECEIVER/state[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.039 r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.039    UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr[3]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.876     0.966    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X3Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/C
                         clock pessimism             -0.220     0.746    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092     0.838    UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.432%)  route 0.110ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  uart_data_frame_reg[16]/Q
                         net (fo=1, routed)           0.110     0.977    UART_TRANSMITTER/current_byte_reg[0]_3
    SLICE_X11Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.022 r  UART_TRANSMITTER/current_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    UART_TRANSMITTER/current_byte[0]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/clk_uart
    SLICE_X11Y90         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[0]/C
                         clock pessimism             -0.215     0.720    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     0.812    UART_TRANSMITTER/current_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/byte_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.290%)  route 0.184ns (49.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X11Y88         FDRE                                         r  UART_TRANSMITTER/byte_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     0.844 r  UART_TRANSMITTER/byte_counter_reg[0]/Q
                         net (fo=14, routed)          0.184     1.028    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/byte_counter_reg[1]_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.073 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1__0/O
                         net (fo=1, routed)           0.000     1.073    UART_TRANSMITTER/UART_BYTE_TRANSMITTER_n_3
    SLICE_X8Y89          FDRE                                         r  UART_TRANSMITTER/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X8Y89          FDRE                                         r  UART_TRANSMITTER/sending_reg/C
                         clock pessimism             -0.194     0.740    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     0.861    UART_TRANSMITTER/sending_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  UART_TRANSMITTER/current_byte_reg[7]/Q
                         net (fo=2, routed)           0.128     0.995    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[7]
    SLICE_X10Y91         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X10Y91         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/C
                         clock pessimism             -0.215     0.720    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.063     0.783    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.001%)  route 0.159ns (52.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X0Y89          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/Q
                         net (fo=5, routed)           0.159     1.032    UART_RECEIVER/data_byte[5]
    SLICE_X0Y87          FDRE                                         r  UART_RECEIVER/data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.873     0.963    UART_RECEIVER/clk_uart
    SLICE_X0Y87          FDRE                                         r  UART_RECEIVER/data_frame_reg[5]/C
                         clock pessimism             -0.217     0.746    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     0.816    UART_RECEIVER/data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_clk_wiz_0_1
Waveform(ns):       { 0.000 33.889 }
Period(ns):         67.778
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         67.778      65.623     BUFGCTRL_X0Y16  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         67.778      66.529     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X3Y84     LED_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y82     LED_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y82     LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y82     LED_reg[15]_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y82     LED_reg[15]_lopt_replica_3/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X1Y83     LED_reg[15]_lopt_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       67.778      92.222     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X3Y84     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X3Y84     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X5Y87     FSM_sequential_operating_mode_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X3Y84     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X3Y84     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]_lopt_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         33.889      33.389     SLICE_X1Y82     LED_reg[15]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :           66  Failing Endpoints,  Worst Slack       -2.580ns,  Total Violation     -125.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.324ns  (logic 2.130ns (64.084%)  route 1.194ns (35.916%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   345.018 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000   345.018    genblk1[1].cycle_ctr_reg[31]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -345.018    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.559ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.303ns  (logic 2.109ns (63.856%)  route 1.194ns (36.144%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.997 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.997    genblk1[1].cycle_ctr_reg[31]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.997    
  -------------------------------------------------------------------
                         slack                                 -2.559    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.229ns  (logic 2.035ns (63.027%)  route 1.194ns (36.973%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   344.923 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000   344.923    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.923    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.213ns  (logic 2.019ns (62.843%)  route 1.194ns (37.157%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   344.907 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000   344.907    genblk1[1].cycle_ctr_reg[31]_i_1_n_7
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.907    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.210ns  (logic 2.016ns (62.809%)  route 1.194ns (37.191%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   344.904 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000   344.904    genblk1[1].cycle_ctr_reg[27]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.904    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.189ns  (logic 1.995ns (62.564%)  route 1.194ns (37.436%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.883 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.883    genblk1[1].cycle_ctr_reg[27]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.883    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.115ns  (logic 1.921ns (61.674%)  route 1.194ns (38.326%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   344.809 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000   344.809    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.809    
  -------------------------------------------------------------------
                         slack                                 -2.371    

Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.099ns  (logic 1.905ns (61.476%)  route 1.194ns (38.524%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   344.793 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000   344.793    genblk1[1].cycle_ctr_reg[27]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.793    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.096ns  (logic 1.902ns (61.439%)  route 1.194ns (38.561%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 342.667 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   344.790 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000   344.790    genblk1[1].cycle_ctr_reg[23]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   342.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/C
                         clock pessimism             -0.064   342.603    
                         clock uncertainty           -0.228   342.375    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062   342.437    genblk1[1].cycle_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                        342.437    
                         arrival time                        -344.790    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.075ns  (logic 1.881ns (61.176%)  route 1.194ns (38.824%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 342.667 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.769 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.769    genblk1[1].cycle_ctr_reg[23]_i_1_n_4
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   342.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[23]/C
                         clock pessimism             -0.064   342.603    
                         clock uncertainty           -0.228   342.375    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062   342.437    genblk1[1].cycle_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                        342.437    
                         arrival time                        -344.769    
  -------------------------------------------------------------------
                         slack                                 -2.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.256ns (34.794%)  route 0.480ns (65.206%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.600     0.730    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          0.480     1.350    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.395    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.465 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    genblk1[1].cycle_ctr_reg[3]_i_1_n_7
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.381    genblk1[1].cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.292ns (37.836%)  route 0.480ns (62.164%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.600     0.730    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          0.480     1.350    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.395    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.501 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.501    genblk1[1].cycle_ctr_reg[3]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.381    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[16]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.228     1.279    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.261    genblk1[1].cycle_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[17]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.228     1.279    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.261    genblk1[1].cycle_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.228     1.279    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.261    genblk1[1].cycle_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[19]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.228     1.279    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.261    genblk1[1].cycle_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.258    genblk1[1].cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.258    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.258    genblk1[1].cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.258    genblk1[1].cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].compute_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.273%)  route 2.448ns (74.727%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722     2.807    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     3.263 f  genblk1[1].cycle_ctr_reg[13]/Q
                         net (fo=2, routed)           0.966     4.230    cycle_ctr[13]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124     4.354 f  genblk1[1].compute_done_i_5/O
                         net (fo=1, routed)           0.667     5.021    genblk1[1].compute_done_i_5_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124     5.145 f  genblk1[1].compute_done_i_2/O
                         net (fo=1, routed)           0.815     5.959    genblk1[1].compute_done_i_2_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.124     6.083 r  genblk1[1].compute_done_i_1/O
                         net (fo=1, routed)           0.000     6.083    genblk1[1].compute_done_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.600    12.665    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
                         clock pessimism              0.116    12.781    
                         clock uncertainty           -0.077    12.704    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.029    12.733    genblk1[1].compute_done_reg
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 2.148ns (79.584%)  route 0.551ns (20.417%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.504 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.504    genblk1[1].cycle_ctr_reg[31]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 2.127ns (79.423%)  route 0.551ns (20.577%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.483 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.483    genblk1[1].cycle_ctr_reg[31]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 2.053ns (78.839%)  route 0.551ns (21.161%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.409 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.409    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 2.037ns (78.708%)  route 0.551ns (21.292%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.393 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.393    genblk1[1].cycle_ctr_reg[31]_i_1_n_7
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 2.034ns (78.683%)  route 0.551ns (21.317%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.390 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.390    genblk1[1].cycle_ctr_reg[27]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 2.013ns (78.509%)  route 0.551ns (21.491%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.369 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.369    genblk1[1].cycle_ctr_reg[27]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 1.939ns (77.870%)  route 0.551ns (22.130%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.295 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.295    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.923ns (77.727%)  route 0.551ns (22.273%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.279 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.279    genblk1[1].cycle_ctr_reg[27]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 1.920ns (77.700%)  route 0.551ns (22.300%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.276 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.276    genblk1[1].cycle_ctr_reg[23]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602    12.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.077    12.706    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062    12.768    genblk1[1].cycle_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  7.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[0]/Q
                         net (fo=3, routed)           0.089     0.959    cycle_ctr[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.083 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.083    genblk1[1].cycle_ctr_reg[3]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism             -0.230     0.730    
                         clock uncertainty            0.077     0.807    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.912    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[18]/Q
                         net (fo=2, routed)           0.133     1.005    cycle_ctr[18]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[19]_i_1_n_5
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
                         clock pessimism             -0.231     0.732    
                         clock uncertainty            0.077     0.809    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     0.914    genblk1[1].cycle_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[22]/Q
                         net (fo=2, routed)           0.133     1.005    cycle_ctr[22]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[23]_i_1_n_5
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/C
                         clock pessimism             -0.231     0.732    
                         clock uncertainty            0.077     0.809    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     0.914    genblk1[1].cycle_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].cycle_ctr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.004    cycle_ctr[10]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  genblk1[1].cycle_ctr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    genblk1[1].cycle_ctr_reg[11]_i_1_n_5
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.962    clk100
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/C
                         clock pessimism             -0.231     0.731    
                         clock uncertainty            0.077     0.808    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     0.913    genblk1[1].cycle_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[14]/Q
                         net (fo=2, routed)           0.134     1.006    cycle_ctr[14]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.117 r  genblk1[1].cycle_ctr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.117    genblk1[1].cycle_ctr_reg[15]_i_1_n_5
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/C
                         clock pessimism             -0.231     0.732    
                         clock uncertainty            0.077     0.809    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     0.914    genblk1[1].cycle_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603     0.733    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     0.874 r  genblk1[1].cycle_ctr_reg[26]/Q
                         net (fo=2, routed)           0.134     1.007    cycle_ctr[26]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874     0.964    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism             -0.231     0.733    
                         clock uncertainty            0.077     0.810    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     0.915    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[2]/Q
                         net (fo=2, routed)           0.134     1.004    cycle_ctr[2]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    genblk1[1].cycle_ctr_reg[3]_i_1_n_5
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
                         clock pessimism             -0.230     0.730    
                         clock uncertainty            0.077     0.807    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.912    genblk1[1].cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603     0.733    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.874 r  genblk1[1].cycle_ctr_reg[30]/Q
                         net (fo=2, routed)           0.134     1.007    cycle_ctr[30]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874     0.964    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism             -0.231     0.733    
                         clock uncertainty            0.077     0.810    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     0.915    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].cycle_ctr_reg[6]/Q
                         net (fo=2, routed)           0.134     1.005    cycle_ctr[6]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[7]_i_1_n_5
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.962    clk100
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/C
                         clock pessimism             -0.231     0.731    
                         clock uncertainty            0.077     0.808    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     0.913    genblk1[1].cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.318ns (78.215%)  route 0.089ns (21.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[0]/Q
                         net (fo=3, routed)           0.089     0.959    cycle_ctr[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.136 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.136    genblk1[1].cycle_ctr_reg[3]_i_1_n_4
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/C
                         clock pessimism             -0.230     0.730    
                         clock uncertainty            0.077     0.807    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.912    genblk1[1].cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0

Setup :           66  Failing Endpoints,  Worst Slack       -2.576ns,  Total Violation     -125.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.324ns  (logic 2.130ns (64.084%)  route 1.194ns (35.916%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   345.018 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000   345.018    genblk1[1].cycle_ctr_reg[31]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -345.018    
  -------------------------------------------------------------------
                         slack                                 -2.576    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.303ns  (logic 2.109ns (63.856%)  route 1.194ns (36.144%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.997 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.997    genblk1[1].cycle_ctr_reg[31]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.997    
  -------------------------------------------------------------------
                         slack                                 -2.555    

Slack (VIOLATED) :        -2.481ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.229ns  (logic 2.035ns (63.027%)  route 1.194ns (36.973%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   344.923 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000   344.923    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.923    
  -------------------------------------------------------------------
                         slack                                 -2.481    

Slack (VIOLATED) :        -2.465ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.213ns  (logic 2.019ns (62.843%)  route 1.194ns (37.157%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   344.907 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000   344.907    genblk1[1].cycle_ctr_reg[31]_i_1_n_7
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.907    
  -------------------------------------------------------------------
                         slack                                 -2.465    

Slack (VIOLATED) :        -2.462ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.210ns  (logic 2.016ns (62.809%)  route 1.194ns (37.191%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   344.904 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000   344.904    genblk1[1].cycle_ctr_reg[27]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.904    
  -------------------------------------------------------------------
                         slack                                 -2.462    

Slack (VIOLATED) :        -2.441ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.189ns  (logic 1.995ns (62.564%)  route 1.194ns (37.436%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.883 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.883    genblk1[1].cycle_ctr_reg[27]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.883    
  -------------------------------------------------------------------
                         slack                                 -2.441    

Slack (VIOLATED) :        -2.367ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.115ns  (logic 1.921ns (61.674%)  route 1.194ns (38.326%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   344.809 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000   344.809    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.809    
  -------------------------------------------------------------------
                         slack                                 -2.367    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.099ns  (logic 1.905ns (61.476%)  route 1.194ns (38.524%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   344.793 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000   344.793    genblk1[1].cycle_ctr_reg[27]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.793    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.096ns  (logic 1.902ns (61.439%)  route 1.194ns (38.561%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 342.667 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   344.790 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000   344.790    genblk1[1].cycle_ctr_reg[23]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   342.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/C
                         clock pessimism             -0.064   342.603    
                         clock uncertainty           -0.224   342.379    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062   342.441    genblk1[1].cycle_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                        342.441    
                         arrival time                        -344.790    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.328ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.075ns  (logic 1.881ns (61.176%)  route 1.194ns (38.824%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 342.667 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.769 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.769    genblk1[1].cycle_ctr_reg[23]_i_1_n_4
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   342.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[23]/C
                         clock pessimism             -0.064   342.603    
                         clock uncertainty           -0.224   342.379    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062   342.441    genblk1[1].cycle_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                        342.441    
                         arrival time                        -344.769    
  -------------------------------------------------------------------
                         slack                                 -2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.256ns (34.794%)  route 0.480ns (65.206%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.600     0.730    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          0.480     1.350    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.395    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.465 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    genblk1[1].cycle_ctr_reg[3]_i_1_n_7
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.377    genblk1[1].cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.292ns (37.836%)  route 0.480ns (62.164%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.600     0.730    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          0.480     1.350    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.395    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.501 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.501    genblk1[1].cycle_ctr_reg[3]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.377    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[16]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.224     1.275    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.257    genblk1[1].cycle_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[17]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.224     1.275    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.257    genblk1[1].cycle_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.224     1.275    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.257    genblk1[1].cycle_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[19]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.224     1.275    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.257    genblk1[1].cycle_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.254    genblk1[1].cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.254    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.254    genblk1[1].cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.254    genblk1[1].cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.099ns,  Total Violation       -2.171ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.805ns  (logic 0.580ns (32.135%)  route 1.225ns (67.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 273.775 - 271.111 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 272.806 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.721   272.806    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456   273.262 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           1.225   274.487    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.124   274.611 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1_comp/O
                         net (fo=1, routed)           0.000   274.611    UART_RECEIVER_n_1
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.599   273.775    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism             -0.064   273.711    
                         clock uncertainty           -0.228   273.483    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.029   273.512    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                        273.512    
                         arrival time                        -274.611    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.583%)  route 1.200ns (67.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 273.775 - 271.111 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 272.806 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.721   272.806    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456   273.262 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           1.200   274.462    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.124   274.586 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1_comp/O
                         net (fo=1, routed)           0.000   274.586    UART_RECEIVER_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.599   273.775    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism             -0.064   273.711    
                         clock uncertainty           -0.228   273.483    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.031   273.514    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                        273.514    
                         arrival time                        -274.586    
  -------------------------------------------------------------------
                         slack                                 -1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.704%)  route 0.567ns (75.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           0.567     1.439    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.484 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.484    UART_RECEIVER_n_1
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.870     0.960    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091     1.367    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           0.584     1.456    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.501 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.501    UART_RECEIVER_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.870     0.960    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.092     1.368    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.099ns,  Total Violation       -2.171ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.805ns  (logic 0.580ns (32.135%)  route 1.225ns (67.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 273.775 - 271.111 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 272.806 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.721   272.806    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456   273.262 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           1.225   274.487    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.124   274.611 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1_comp/O
                         net (fo=1, routed)           0.000   274.611    UART_RECEIVER_n_1
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.599   273.775    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism             -0.064   273.711    
                         clock uncertainty           -0.228   273.483    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.029   273.512    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                        273.512    
                         arrival time                        -274.611    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.583%)  route 1.200ns (67.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 273.775 - 271.111 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 272.806 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.721   272.806    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456   273.262 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           1.200   274.462    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.124   274.586 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1_comp/O
                         net (fo=1, routed)           0.000   274.586    UART_RECEIVER_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.599   273.775    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism             -0.064   273.711    
                         clock uncertainty           -0.228   273.483    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.031   273.514    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                        273.514    
                         arrival time                        -274.586    
  -------------------------------------------------------------------
                         slack                                 -1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.704%)  route 0.567ns (75.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           0.567     1.439    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.484 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.484    UART_RECEIVER_n_1
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.870     0.960    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091     1.367    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           0.584     1.456    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.501 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.501    UART_RECEIVER_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.870     0.960    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.092     1.368    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       60.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[23]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[23]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[25]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[25]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             61.057ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_send_signal_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.580ns (9.725%)  route 5.384ns (90.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 70.362 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         4.610     8.772    UART_RECEIVER_n_0
    SLICE_X8Y86          FDRE                                         r  uart_send_signal_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.519    70.362    clk_uart
    SLICE_X8Y86          FDRE                                         r  uart_send_signal_reg/C
                         clock pessimism              0.099    70.461    
                         clock uncertainty           -0.108    70.353    
    SLICE_X8Y86          FDRE (Setup_fdre_C_R)       -0.524    69.829    uart_send_signal_reg
  -------------------------------------------------------------------
                         required time                         69.829    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 61.057    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.393ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_row_ix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.820ns (13.794%)  route 5.124ns (86.206%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 70.443 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          2.250     5.511    operating_mode_reg[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     5.635 f  transmission_ctr[31]_i_8/O
                         net (fo=2, routed)           0.862     6.497    UART_RECEIVER/transmission_ctr_reg[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  UART_RECEIVER/transmission_ctr[31]_i_1/O
                         net (fo=34, routed)          1.109     7.730    UART_RECEIVER/data_frame_reg[3]_0[0]
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.116     7.846 r  UART_RECEIVER/result_row_ix[0]_i_1/O
                         net (fo=1, routed)           0.904     8.750    UART_RECEIVER_n_33
    SLICE_X7Y88          FDRE                                         r  result_row_ix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.600    70.443    clk_uart
    SLICE_X7Y88          FDRE                                         r  result_row_ix_reg[0]/C
                         clock pessimism              0.116    70.559    
                         clock uncertainty           -0.108    70.451    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)       -0.309    70.142    result_row_ix_reg[0]
  -------------------------------------------------------------------
                         required time                         70.142    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 61.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.247%)  route 0.123ns (39.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y89          FDRE                                         r  uart_data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  uart_data_frame_reg[2]/Q
                         net (fo=2, routed)           0.123     0.966    UART_TRANSMITTER/current_byte_reg[2]_1
    SLICE_X10Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.011 r  UART_TRANSMITTER/current_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.011    UART_TRANSMITTER/current_byte[2]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/C
                         clock pessimism             -0.194     0.740    
                         clock uncertainty            0.108     0.847    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.120     0.967    UART_TRANSMITTER/current_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 result_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_col_ix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y88          FDRE                                         r  result_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  result_col_ix_reg[1]/Q
                         net (fo=8, routed)           0.137     0.980    result_col_ix_reg_n_0_[1]
    SLICE_X8Y88          LUT5 (Prop_lut5_I3_O)        0.048     1.028 r  result_col_ix[4]_i_1/O
                         net (fo=1, routed)           0.000     1.028    result_col_ix[4]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    clk_uart
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[4]/C
                         clock pessimism             -0.218     0.716    
                         clock uncertainty            0.108     0.823    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.131     0.954    result_col_ix_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 result_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_col_ix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y88          FDRE                                         r  result_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  result_col_ix_reg[1]/Q
                         net (fo=8, routed)           0.137     0.980    result_col_ix_reg_n_0_[1]
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.025 r  result_col_ix[3]_i_1/O
                         net (fo=1, routed)           0.000     1.025    result_col_ix[3]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    clk_uart
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[3]/C
                         clock pessimism             -0.218     0.716    
                         clock uncertainty            0.108     0.823    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.121     0.944    result_col_ix_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.693%)  route 0.124ns (37.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  UART_TRANSMITTER/current_byte_reg[4]/Q
                         net (fo=2, routed)           0.124     0.991    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[4]
    SLICE_X10Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.036 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.036    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[9]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X10Y90         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/C
                         clock pessimism             -0.215     0.720    
                         clock uncertainty            0.108     0.827    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.120     0.947    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.478%)  route 0.126ns (37.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.572     0.702    clk_uart
    SLICE_X10Y87         FDRE                                         r  uart_data_frame_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     0.866 r  uart_data_frame_reg[28]/Q
                         net (fo=2, routed)           0.126     0.991    UART_TRANSMITTER/current_byte_reg[4]_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  UART_TRANSMITTER/current_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.036    UART_TRANSMITTER/current_byte[4]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/C
                         clock pessimism             -0.215     0.719    
                         clock uncertainty            0.108     0.826    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121     0.947    UART_TRANSMITTER/current_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.164%)  route 0.098ns (31.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.603     0.733    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X2Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.897 r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/Q
                         net (fo=17, routed)          0.098     0.994    UART_RECEIVER/UART_BYTE_RECEIVER/state[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.039 r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.039    UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr[3]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.876     0.966    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X3Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/C
                         clock pessimism             -0.220     0.746    
                         clock uncertainty            0.108     0.853    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092     0.945    UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.432%)  route 0.110ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  uart_data_frame_reg[16]/Q
                         net (fo=1, routed)           0.110     0.977    UART_TRANSMITTER/current_byte_reg[0]_3
    SLICE_X11Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.022 r  UART_TRANSMITTER/current_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    UART_TRANSMITTER/current_byte[0]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/clk_uart
    SLICE_X11Y90         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[0]/C
                         clock pessimism             -0.215     0.720    
                         clock uncertainty            0.108     0.827    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     0.919    UART_TRANSMITTER/current_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/byte_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.290%)  route 0.184ns (49.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X11Y88         FDRE                                         r  UART_TRANSMITTER/byte_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     0.844 r  UART_TRANSMITTER/byte_counter_reg[0]/Q
                         net (fo=14, routed)          0.184     1.028    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/byte_counter_reg[1]_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.073 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1__0/O
                         net (fo=1, routed)           0.000     1.073    UART_TRANSMITTER/UART_BYTE_TRANSMITTER_n_3
    SLICE_X8Y89          FDRE                                         r  UART_TRANSMITTER/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X8Y89          FDRE                                         r  UART_TRANSMITTER/sending_reg/C
                         clock pessimism             -0.194     0.740    
                         clock uncertainty            0.108     0.847    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     0.968    UART_TRANSMITTER/sending_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  UART_TRANSMITTER/current_byte_reg[7]/Q
                         net (fo=2, routed)           0.128     0.995    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[7]
    SLICE_X10Y91         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X10Y91         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/C
                         clock pessimism             -0.215     0.720    
                         clock uncertainty            0.108     0.827    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.063     0.890    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.001%)  route 0.159ns (52.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X0Y89          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/Q
                         net (fo=5, routed)           0.159     1.032    UART_RECEIVER/data_byte[5]
    SLICE_X0Y87          FDRE                                         r  UART_RECEIVER/data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.873     0.963    UART_RECEIVER/clk_uart
    SLICE_X0Y87          FDRE                                         r  UART_RECEIVER/data_frame_reg[5]/C
                         clock pessimism             -0.217     0.746    
                         clock uncertainty            0.108     0.853    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     0.923    UART_RECEIVER/data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].compute_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.273%)  route 2.448ns (74.727%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.722     2.807    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     3.263 f  genblk1[1].cycle_ctr_reg[13]/Q
                         net (fo=2, routed)           0.966     4.230    cycle_ctr[13]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124     4.354 f  genblk1[1].compute_done_i_5/O
                         net (fo=1, routed)           0.667     5.021    genblk1[1].compute_done_i_5_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.124     5.145 f  genblk1[1].compute_done_i_2/O
                         net (fo=1, routed)           0.815     5.959    genblk1[1].compute_done_i_2_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.124     6.083 r  genblk1[1].compute_done_i_1/O
                         net (fo=1, routed)           0.000     6.083    genblk1[1].compute_done_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.600    12.665    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
                         clock pessimism              0.116    12.781    
                         clock uncertainty           -0.077    12.704    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.029    12.733    genblk1[1].compute_done_reg
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 2.148ns (79.584%)  route 0.551ns (20.417%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.504 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.504    genblk1[1].cycle_ctr_reg[31]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 2.127ns (79.423%)  route 0.551ns (20.577%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.483 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.483    genblk1[1].cycle_ctr_reg[31]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 2.053ns (78.839%)  route 0.551ns (21.161%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.409 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.409    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 2.037ns (78.708%)  route 0.551ns (21.292%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.170 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.170    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.393 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.393    genblk1[1].cycle_ctr_reg[31]_i_1_n_7
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 2.034ns (78.683%)  route 0.551ns (21.317%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.390 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.390    genblk1[1].cycle_ctr_reg[27]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 2.013ns (78.509%)  route 0.551ns (21.491%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.369 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.369    genblk1[1].cycle_ctr_reg[27]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 1.939ns (77.870%)  route 0.551ns (22.130%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.295 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.295    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.923ns (77.727%)  route 0.551ns (22.273%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.056    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.279 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.279    genblk1[1].cycle_ctr_reg[27]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603    12.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/C
                         clock pessimism              0.116    12.784    
                         clock uncertainty           -0.077    12.707    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    12.769    genblk1[1].cycle_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 genblk1[1].cycle_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 1.920ns (77.700%)  route 0.551ns (22.300%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.720     2.805    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  genblk1[1].cycle_ctr_reg[1]/Q
                         net (fo=2, routed)           0.551     3.812    cycle_ctr[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.486    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.600    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.714    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.828 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.828    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.942 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.276 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.276    genblk1[1].cycle_ctr_reg[23]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602    12.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.077    12.706    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062    12.768    genblk1[1].cycle_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  7.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[0]/Q
                         net (fo=3, routed)           0.089     0.959    cycle_ctr[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.083 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.083    genblk1[1].cycle_ctr_reg[3]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism             -0.230     0.730    
                         clock uncertainty            0.077     0.807    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.912    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[18]/Q
                         net (fo=2, routed)           0.133     1.005    cycle_ctr[18]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[19]_i_1_n_5
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
                         clock pessimism             -0.231     0.732    
                         clock uncertainty            0.077     0.809    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     0.914    genblk1[1].cycle_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[22]/Q
                         net (fo=2, routed)           0.133     1.005    cycle_ctr[22]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[23]_i_1_n_5
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[22]/C
                         clock pessimism             -0.231     0.732    
                         clock uncertainty            0.077     0.809    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     0.914    genblk1[1].cycle_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].cycle_ctr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.004    cycle_ctr[10]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  genblk1[1].cycle_ctr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    genblk1[1].cycle_ctr_reg[11]_i_1_n_5
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.962    clk100
    SLICE_X4Y89          FDRE                                         r  genblk1[1].cycle_ctr_reg[10]/C
                         clock pessimism             -0.231     0.731    
                         clock uncertainty            0.077     0.808    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     0.913    genblk1[1].cycle_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.602     0.732    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  genblk1[1].cycle_ctr_reg[14]/Q
                         net (fo=2, routed)           0.134     1.006    cycle_ctr[14]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.117 r  genblk1[1].cycle_ctr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.117    genblk1[1].cycle_ctr_reg[15]_i_1_n_5
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y90          FDRE                                         r  genblk1[1].cycle_ctr_reg[14]/C
                         clock pessimism             -0.231     0.732    
                         clock uncertainty            0.077     0.809    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     0.914    genblk1[1].cycle_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603     0.733    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     0.874 r  genblk1[1].cycle_ctr_reg[26]/Q
                         net (fo=2, routed)           0.134     1.007    cycle_ctr[26]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874     0.964    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism             -0.231     0.733    
                         clock uncertainty            0.077     0.810    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     0.915    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[2]/Q
                         net (fo=2, routed)           0.134     1.004    cycle_ctr[2]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    genblk1[1].cycle_ctr_reg[3]_i_1_n_5
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
                         clock pessimism             -0.230     0.730    
                         clock uncertainty            0.077     0.807    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.912    genblk1[1].cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603     0.733    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.874 r  genblk1[1].cycle_ctr_reg[30]/Q
                         net (fo=2, routed)           0.134     1.007    cycle_ctr[30]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.118 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.118    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.874     0.964    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism             -0.231     0.733    
                         clock uncertainty            0.077     0.810    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.105     0.915    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].cycle_ctr_reg[6]/Q
                         net (fo=2, routed)           0.134     1.005    cycle_ctr[6]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  genblk1[1].cycle_ctr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    genblk1[1].cycle_ctr_reg[7]_i_1_n_5
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872     0.962    clk100
    SLICE_X4Y88          FDRE                                         r  genblk1[1].cycle_ctr_reg[6]/C
                         clock pessimism             -0.231     0.731    
                         clock uncertainty            0.077     0.808    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     0.913    genblk1[1].cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 genblk1[1].cycle_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cycle_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.318ns (78.215%)  route 0.089ns (21.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600     0.730    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  genblk1[1].cycle_ctr_reg[0]/Q
                         net (fo=3, routed)           0.089     0.959    cycle_ctr[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.136 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.136    genblk1[1].cycle_ctr_reg[3]_i_1_n_4
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/C
                         clock pessimism             -0.230     0.730    
                         clock uncertainty            0.077     0.807    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     0.912    genblk1[1].cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk100_clk_wiz_0_1

Setup :           66  Failing Endpoints,  Worst Slack       -2.580ns,  Total Violation     -125.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.324ns  (logic 2.130ns (64.084%)  route 1.194ns (35.916%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   345.018 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000   345.018    genblk1[1].cycle_ctr_reg[31]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -345.018    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.559ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.303ns  (logic 2.109ns (63.856%)  route 1.194ns (36.144%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.997 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.997    genblk1[1].cycle_ctr_reg[31]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.997    
  -------------------------------------------------------------------
                         slack                                 -2.559    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.229ns  (logic 2.035ns (63.027%)  route 1.194ns (36.973%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   344.923 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000   344.923    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.923    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.213ns  (logic 2.019ns (62.843%)  route 1.194ns (37.157%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   344.907 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000   344.907    genblk1[1].cycle_ctr_reg[31]_i_1_n_7
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.907    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.210ns  (logic 2.016ns (62.809%)  route 1.194ns (37.191%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   344.904 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000   344.904    genblk1[1].cycle_ctr_reg[27]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.904    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.189ns  (logic 1.995ns (62.564%)  route 1.194ns (37.436%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.883 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.883    genblk1[1].cycle_ctr_reg[27]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.883    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.115ns  (logic 1.921ns (61.674%)  route 1.194ns (38.326%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   344.809 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000   344.809    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.809    
  -------------------------------------------------------------------
                         slack                                 -2.371    

Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.099ns  (logic 1.905ns (61.476%)  route 1.194ns (38.524%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   344.793 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000   344.793    genblk1[1].cycle_ctr_reg[27]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.228   342.376    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.438    genblk1[1].cycle_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                        342.438    
                         arrival time                        -344.793    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.096ns  (logic 1.902ns (61.439%)  route 1.194ns (38.561%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 342.667 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   344.790 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000   344.790    genblk1[1].cycle_ctr_reg[23]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   342.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/C
                         clock pessimism             -0.064   342.603    
                         clock uncertainty           -0.228   342.375    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062   342.437    genblk1[1].cycle_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                        342.437    
                         arrival time                        -344.790    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        3.075ns  (logic 1.881ns (61.176%)  route 1.194ns (38.824%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 342.667 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.769 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.769    genblk1[1].cycle_ctr_reg[23]_i_1_n_4
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   342.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[23]/C
                         clock pessimism             -0.064   342.603    
                         clock uncertainty           -0.228   342.375    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062   342.437    genblk1[1].cycle_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                        342.437    
                         arrival time                        -344.769    
  -------------------------------------------------------------------
                         slack                                 -2.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.256ns (34.794%)  route 0.480ns (65.206%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.600     0.730    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          0.480     1.350    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.395    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.465 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    genblk1[1].cycle_ctr_reg[3]_i_1_n_7
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.381    genblk1[1].cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.292ns (37.836%)  route 0.480ns (62.164%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.600     0.730    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          0.480     1.350    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.395    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.501 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.501    genblk1[1].cycle_ctr_reg[3]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.381    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[16]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.228     1.279    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.261    genblk1[1].cycle_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[17]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.228     1.279    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.261    genblk1[1].cycle_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.228     1.279    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.261    genblk1[1].cycle_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[19]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.228     1.279    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.261    genblk1[1].cycle_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.258    genblk1[1].cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.258    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.258    genblk1[1].cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.228     1.276    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.258    genblk1[1].cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0_1

Setup :           66  Failing Endpoints,  Worst Slack       -2.576ns,  Total Violation     -125.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.324ns  (logic 2.130ns (64.084%)  route 1.194ns (35.916%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   345.018 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000   345.018    genblk1[1].cycle_ctr_reg[31]_i_1_n_6
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[29]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -345.018    
  -------------------------------------------------------------------
                         slack                                 -2.576    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.303ns  (logic 2.109ns (63.856%)  route 1.194ns (36.144%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.997 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.997    genblk1[1].cycle_ctr_reg[31]_i_1_n_4
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[31]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.997    
  -------------------------------------------------------------------
                         slack                                 -2.555    

Slack (VIOLATED) :        -2.481ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.229ns  (logic 2.035ns (63.027%)  route 1.194ns (36.973%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   344.923 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000   344.923    genblk1[1].cycle_ctr_reg[31]_i_1_n_5
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[30]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.923    
  -------------------------------------------------------------------
                         slack                                 -2.481    

Slack (VIOLATED) :        -2.465ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.213ns  (logic 2.019ns (62.843%)  route 1.194ns (37.157%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.684 r  genblk1[1].cycle_ctr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.684    genblk1[1].cycle_ctr_reg[27]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   344.907 r  genblk1[1].cycle_ctr_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000   344.907    genblk1[1].cycle_ctr_reg[31]_i_1_n_7
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y94          FDRE                                         r  genblk1[1].cycle_ctr_reg[28]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.907    
  -------------------------------------------------------------------
                         slack                                 -2.465    

Slack (VIOLATED) :        -2.462ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.210ns  (logic 2.016ns (62.809%)  route 1.194ns (37.191%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   344.904 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000   344.904    genblk1[1].cycle_ctr_reg[27]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[25]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.904    
  -------------------------------------------------------------------
                         slack                                 -2.462    

Slack (VIOLATED) :        -2.441ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.189ns  (logic 1.995ns (62.564%)  route 1.194ns (37.436%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.883 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.883    genblk1[1].cycle_ctr_reg[27]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[27]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.883    
  -------------------------------------------------------------------
                         slack                                 -2.441    

Slack (VIOLATED) :        -2.367ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.115ns  (logic 1.921ns (61.674%)  route 1.194ns (38.326%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   344.809 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000   344.809    genblk1[1].cycle_ctr_reg[27]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[26]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.809    
  -------------------------------------------------------------------
                         slack                                 -2.367    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.099ns  (logic 1.905ns (61.476%)  route 1.194ns (38.524%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 342.668 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.570 r  genblk1[1].cycle_ctr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.570    genblk1[1].cycle_ctr_reg[23]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   344.793 r  genblk1[1].cycle_ctr_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000   344.793    genblk1[1].cycle_ctr_reg[27]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.603   342.668    clk100
    SLICE_X4Y93          FDRE                                         r  genblk1[1].cycle_ctr_reg[24]/C
                         clock pessimism             -0.064   342.604    
                         clock uncertainty           -0.224   342.380    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062   342.442    genblk1[1].cycle_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                        342.442    
                         arrival time                        -344.793    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.096ns  (logic 1.902ns (61.439%)  route 1.194ns (38.561%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 342.667 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   344.790 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000   344.790    genblk1[1].cycle_ctr_reg[23]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   342.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[21]/C
                         clock pessimism             -0.064   342.603    
                         clock uncertainty           -0.224   342.379    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062   342.441    genblk1[1].cycle_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                        342.441    
                         arrival time                        -344.790    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.328ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        3.075ns  (logic 1.881ns (61.176%)  route 1.194ns (38.824%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 342.667 - 340.000 ) 
    Source Clock Delay      (SCD):    2.805ns = ( 341.694 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720   341.694    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456   342.150 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          1.194   343.344    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124   343.468 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000   343.468    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   344.000 r  genblk1[1].cycle_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.000    genblk1[1].cycle_ctr_reg[3]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.114 r  genblk1[1].cycle_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.114    genblk1[1].cycle_ctr_reg[7]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.228 r  genblk1[1].cycle_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.228    genblk1[1].cycle_ctr_reg[11]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.342 r  genblk1[1].cycle_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.342    genblk1[1].cycle_ctr_reg[15]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   344.456 r  genblk1[1].cycle_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   344.456    genblk1[1].cycle_ctr_reg[19]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   344.769 r  genblk1[1].cycle_ctr_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000   344.769    genblk1[1].cycle_ctr_reg[23]_i_1_n_4
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.602   342.667    clk100
    SLICE_X4Y92          FDRE                                         r  genblk1[1].cycle_ctr_reg[23]/C
                         clock pessimism             -0.064   342.603    
                         clock uncertainty           -0.224   342.379    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062   342.441    genblk1[1].cycle_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                        342.441    
                         arrival time                        -344.769    
  -------------------------------------------------------------------
                         slack                                 -2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.256ns (34.794%)  route 0.480ns (65.206%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.600     0.730    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          0.480     1.350    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.395    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.465 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    genblk1[1].cycle_ctr_reg[3]_i_1_n_7
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.377    genblk1[1].cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.292ns (37.836%)  route 0.480ns (62.164%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.600     0.730    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.871 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          0.480     1.350    operating_mode_reg[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.395 r  genblk1[1].cycle_ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.395    genblk1[1].cycle_ctr[3]_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.501 r  genblk1[1].cycle_ctr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.501    genblk1[1].cycle_ctr_reg[3]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.377    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[16]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.224     1.275    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.257    genblk1[1].cycle_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[17]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.224     1.275    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.257    genblk1[1].cycle_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[18]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.224     1.275    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.257    genblk1[1].cycle_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.458%)  route 0.468ns (71.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.206     1.385    UART_RECEIVER_n_0
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.873     0.963    clk100
    SLICE_X4Y91          FDRE                                         r  genblk1[1].cycle_ctr_reg[19]/C
                         clock pessimism              0.089     1.051    
                         clock uncertainty            0.224     1.275    
    SLICE_X4Y91          FDRE (Hold_fdre_C_R)        -0.018     1.257    genblk1[1].cycle_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.254    genblk1[1].cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.254    genblk1[1].cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[2]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.254    genblk1[1].cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            genblk1[1].cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.078%)  route 0.476ns (71.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.262     1.134    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         0.215     1.394    UART_RECEIVER_n_0
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870     0.960    clk100
    SLICE_X4Y87          FDRE                                         r  genblk1[1].cycle_ctr_reg[3]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.018     1.254    genblk1[1].cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -1.095ns,  Total Violation       -2.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.805ns  (logic 0.580ns (32.135%)  route 1.225ns (67.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 273.775 - 271.111 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 272.806 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.721   272.806    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456   273.262 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           1.225   274.487    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.124   274.611 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1_comp/O
                         net (fo=1, routed)           0.000   274.611    UART_RECEIVER_n_1
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.599   273.775    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism             -0.064   273.711    
                         clock uncertainty           -0.224   273.487    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.029   273.516    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                        273.516    
                         arrival time                        -274.611    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.583%)  route 1.200ns (67.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 273.775 - 271.111 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 272.806 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.721   272.806    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456   273.262 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           1.200   274.462    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.124   274.586 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1_comp/O
                         net (fo=1, routed)           0.000   274.586    UART_RECEIVER_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.599   273.775    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism             -0.064   273.711    
                         clock uncertainty           -0.224   273.487    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.031   273.518    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                        273.518    
                         arrival time                        -274.586    
  -------------------------------------------------------------------
                         slack                                 -1.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.704%)  route 0.567ns (75.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           0.567     1.439    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.484 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.484    UART_RECEIVER_n_1
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.870     0.960    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091     1.363    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           0.584     1.456    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.501 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.501    UART_RECEIVER_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.870     0.960    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.092     1.364    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       60.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[23]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[23]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[25]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[25]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             60.924ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.188ns (19.459%)  route 4.917ns (80.541%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 70.367 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    UART_RECEIVER/clk_uart
    SLICE_X0Y86          FDRE                                         r  UART_RECEIVER/data_frame_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     3.261 f  UART_RECEIVER/data_frame_reg[21]/Q
                         net (fo=11, routed)          1.266     4.527    UART_RECEIVER/rx_data_frame[21]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.153     4.680 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26/O
                         net (fo=1, routed)           0.955     5.636    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_26_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.331     5.967 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17/O
                         net (fo=4, routed)           0.850     6.817    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_17_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124     6.941 f  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5/O
                         net (fo=8, routed)           1.359     8.300    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_5_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.424 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=4, routed)           0.486     8.910    UART_RECEIVER_n_18
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.524    70.367    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.099    70.466    
                         clock uncertainty           -0.108    70.358    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    69.834    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         69.834    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 60.924    

Slack (MET) :             61.057ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_send_signal_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.580ns (9.725%)  route 5.384ns (90.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 70.362 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         4.610     8.772    UART_RECEIVER_n_0
    SLICE_X8Y86          FDRE                                         r  uart_send_signal_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.519    70.362    clk_uart
    SLICE_X8Y86          FDRE                                         r  uart_send_signal_reg/C
                         clock pessimism              0.099    70.461    
                         clock uncertainty           -0.108    70.353    
    SLICE_X8Y86          FDRE (Setup_fdre_C_R)       -0.524    69.829    uart_send_signal_reg
  -------------------------------------------------------------------
                         required time                         69.829    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 61.057    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.365ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.733ns (13.441%)  route 4.721ns (86.559%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 70.366 - 67.778 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.723     2.808    clk_uart
    SLICE_X5Y91          FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     3.264 r  internal_reset_reg/Q
                         net (fo=2, routed)           0.774     4.038    UART_RECEIVER/UART_BYTE_RECEIVER/byte_ready_reg_1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=202, routed)         2.961     7.123    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]_0
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.153     7.276 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1/O
                         net (fo=17, routed)          0.986     8.262    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter[3]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.523    70.366    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X8Y91          FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]/C
                         clock pessimism              0.099    70.465    
                         clock uncertainty           -0.108    70.357    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.731    69.626    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         69.626    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 61.365    

Slack (MET) :             61.393ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_row_ix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.820ns (13.794%)  route 5.124ns (86.206%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 70.443 - 67.778 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.720     2.805    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     3.261 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=34, routed)          2.250     5.511    operating_mode_reg[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     5.635 f  transmission_ctr[31]_i_8/O
                         net (fo=2, routed)           0.862     6.497    UART_RECEIVER/transmission_ctr_reg[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  UART_RECEIVER/transmission_ctr[31]_i_1/O
                         net (fo=34, routed)          1.109     7.730    UART_RECEIVER/data_frame_reg[3]_0[0]
    SLICE_X8Y88          LUT4 (Prop_lut4_I1_O)        0.116     7.846 r  UART_RECEIVER/result_row_ix[0]_i_1/O
                         net (fo=1, routed)           0.904     8.750    UART_RECEIVER_n_33
    SLICE_X7Y88          FDRE                                         r  result_row_ix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.600    70.443    clk_uart
    SLICE_X7Y88          FDRE                                         r  result_row_ix_reg[0]/C
                         clock pessimism              0.116    70.559    
                         clock uncertainty           -0.108    70.451    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)       -0.309    70.142    result_row_ix_reg[0]
  -------------------------------------------------------------------
                         required time                         70.142    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 61.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.247%)  route 0.123ns (39.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y89          FDRE                                         r  uart_data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  uart_data_frame_reg[2]/Q
                         net (fo=2, routed)           0.123     0.966    UART_TRANSMITTER/current_byte_reg[2]_1
    SLICE_X10Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.011 r  UART_TRANSMITTER/current_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.011    UART_TRANSMITTER/current_byte[2]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/C
                         clock pessimism             -0.194     0.740    
                         clock uncertainty            0.108     0.847    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.120     0.967    UART_TRANSMITTER/current_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 result_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_col_ix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y88          FDRE                                         r  result_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  result_col_ix_reg[1]/Q
                         net (fo=8, routed)           0.137     0.980    result_col_ix_reg_n_0_[1]
    SLICE_X8Y88          LUT5 (Prop_lut5_I3_O)        0.048     1.028 r  result_col_ix[4]_i_1/O
                         net (fo=1, routed)           0.000     1.028    result_col_ix[4]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    clk_uart
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[4]/C
                         clock pessimism             -0.218     0.716    
                         clock uncertainty            0.108     0.823    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.131     0.954    result_col_ix_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 result_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            result_col_ix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X9Y88          FDRE                                         r  result_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.844 r  result_col_ix_reg[1]/Q
                         net (fo=8, routed)           0.137     0.980    result_col_ix_reg_n_0_[1]
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.025 r  result_col_ix[3]_i_1/O
                         net (fo=1, routed)           0.000     1.025    result_col_ix[3]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    clk_uart
    SLICE_X8Y88          FDRE                                         r  result_col_ix_reg[3]/C
                         clock pessimism             -0.218     0.716    
                         clock uncertainty            0.108     0.823    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.121     0.944    result_col_ix_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.693%)  route 0.124ns (37.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  UART_TRANSMITTER/current_byte_reg[4]/Q
                         net (fo=2, routed)           0.124     0.991    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[4]
    SLICE_X10Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.036 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.036    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[9]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X10Y90         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]/C
                         clock pessimism             -0.215     0.720    
                         clock uncertainty            0.108     0.827    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.120     0.947    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.478%)  route 0.126ns (37.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.572     0.702    clk_uart
    SLICE_X10Y87         FDRE                                         r  uart_data_frame_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     0.866 r  uart_data_frame_reg[28]/Q
                         net (fo=2, routed)           0.126     0.991    UART_TRANSMITTER/current_byte_reg[4]_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  UART_TRANSMITTER/current_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.036    UART_TRANSMITTER/current_byte[4]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[4]/C
                         clock pessimism             -0.215     0.719    
                         clock uncertainty            0.108     0.826    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121     0.947    UART_TRANSMITTER/current_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.164%)  route 0.098ns (31.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.603     0.733    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X2Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.897 r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[1]/Q
                         net (fo=17, routed)          0.098     0.994    UART_RECEIVER/UART_BYTE_RECEIVER/state[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.039 r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.039    UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr[3]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.876     0.966    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X3Y91          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]/C
                         clock pessimism             -0.220     0.746    
                         clock uncertainty            0.108     0.853    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092     0.945    UART_RECEIVER/UART_BYTE_RECEIVER/cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart_data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/current_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.432%)  route 0.110ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    clk_uart
    SLICE_X10Y88         FDRE                                         r  uart_data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  uart_data_frame_reg[16]/Q
                         net (fo=1, routed)           0.110     0.977    UART_TRANSMITTER/current_byte_reg[0]_3
    SLICE_X11Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.022 r  UART_TRANSMITTER/current_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    UART_TRANSMITTER/current_byte[0]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/clk_uart
    SLICE_X11Y90         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[0]/C
                         clock pessimism             -0.215     0.720    
                         clock uncertainty            0.108     0.827    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     0.919    UART_TRANSMITTER/current_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/byte_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.290%)  route 0.184ns (49.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X11Y88         FDRE                                         r  UART_TRANSMITTER/byte_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     0.844 r  UART_TRANSMITTER/byte_counter_reg[0]/Q
                         net (fo=14, routed)          0.184     1.028    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/byte_counter_reg[1]_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.073 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1__0/O
                         net (fo=1, routed)           0.000     1.073    UART_TRANSMITTER/UART_BYTE_TRANSMITTER_n_3
    SLICE_X8Y89          FDRE                                         r  UART_TRANSMITTER/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.844     0.934    UART_TRANSMITTER/clk_uart
    SLICE_X8Y89          FDRE                                         r  UART_TRANSMITTER/sending_reg/C
                         clock pessimism             -0.194     0.740    
                         clock uncertainty            0.108     0.847    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     0.968    UART_TRANSMITTER/sending_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.573     0.703    UART_TRANSMITTER/clk_uart
    SLICE_X10Y89         FDRE                                         r  UART_TRANSMITTER/current_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  UART_TRANSMITTER/current_byte_reg[7]/Q
                         net (fo=2, routed)           0.128     0.995    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[7]
    SLICE_X10Y91         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.845     0.935    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X10Y91         FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]/C
                         clock pessimism             -0.215     0.720    
                         clock uncertainty            0.108     0.827    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.063     0.890    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.001%)  route 0.159ns (52.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.602     0.732    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X0Y89          FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.873 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[5]/Q
                         net (fo=5, routed)           0.159     1.032    UART_RECEIVER/data_byte[5]
    SLICE_X0Y87          FDRE                                         r  UART_RECEIVER/data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.873     0.963    UART_RECEIVER/clk_uart
    SLICE_X0Y87          FDRE                                         r  UART_RECEIVER/data_frame_reg[5]/C
                         clock pessimism             -0.217     0.746    
                         clock uncertainty            0.108     0.853    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     0.923    UART_RECEIVER/data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -1.095ns,  Total Violation       -2.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.805ns  (logic 0.580ns (32.135%)  route 1.225ns (67.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 273.775 - 271.111 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 272.806 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.721   272.806    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456   273.262 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           1.225   274.487    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.124   274.611 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1_comp/O
                         net (fo=1, routed)           0.000   274.611    UART_RECEIVER_n_1
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.599   273.775    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism             -0.064   273.711    
                         clock uncertainty           -0.224   273.487    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.029   273.516    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                        273.516    
                         arrival time                        -274.611    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.583%)  route 1.200ns (67.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 273.775 - 271.111 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 272.806 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          1.721   272.806    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456   273.262 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           1.200   274.462    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.124   274.586 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1_comp/O
                         net (fo=1, routed)           0.000   274.586    UART_RECEIVER_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         1.599   273.775    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism             -0.064   273.711    
                         clock uncertainty           -0.224   273.487    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.031   273.518    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                        273.518    
                         arrival time                        -274.586    
  -------------------------------------------------------------------
                         slack                                 -1.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.704%)  route 0.567ns (75.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           0.567     1.439    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.484 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.484    UART_RECEIVER_n_1
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.870     0.960    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091     1.363    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 genblk1[1].compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.153%)  route 0.584ns (75.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601     0.731    clk100
    SLICE_X5Y88          FDRE                                         r  genblk1[1].compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.872 r  genblk1[1].compute_done_reg/Q
                         net (fo=3, routed)           0.584     1.456    UART_RECEIVER/compute_done_alias
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.501 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.501    UART_RECEIVER_n_2
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=177, routed)         0.870     0.960    clk_uart
    SLICE_X5Y87          FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.048    
                         clock uncertainty            0.224     1.272    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.092     1.364    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.136    





