Analysis & Synthesis Status : Successful - Mon Nov 01 14:57:44 2021
Quartus II Version : 6.0 Build 202 06/20/2006 SP 1 SJ Full Version
Revision Name : Clock_RS
Top-level Entity Name : Clock_RS
Family : Stratix
Total logic elements : 2
Total pins : 5
Total virtual pins : 0
Total memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
