<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Qsys.clk" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="34" />
   <export preferredWidth="361" />
   <name preferredWidth="481" />
   <inputclock preferredWidth="224" />
   <description preferredWidth="206" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1366" height="728" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation simulation="NONE" />
</preferences>
