// Seed: 3816102428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  if (id_5) begin : LABEL_0
    assign id_2 = 1'd0;
  end else begin : LABEL_0
    wire id_6;
  end
  assign module_2.id_1 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    input supply1 id_1,
    input wor id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  tri  id_4;
  wire id_5;
  assign id_4 = 1;
endmodule
