<pragmas>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="24" pragmaType="inline" parentfunction="encoder0_c1" off="1" region="0" recursive="0"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="52" pragmaType="pipeline" parentfunction="encoder0_c1" off="0" ii="1" rewind="0" style=""/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="27" pragmaType="array_partition" parentfunction="encoder0_c1" dim="1" factor="0" mode="complete" dynamic="0" variable="weights"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="28" pragmaType="array_partition" parentfunction="encoder0_c1" dim="2" factor="0" mode="complete" dynamic="0" variable="weights"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="29" pragmaType="array_partition" parentfunction="encoder0_c1" dim="3" factor="0" mode="complete" dynamic="0" variable="weights"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="30" pragmaType="array_partition" parentfunction="encoder0_c1" dim="1" factor="0" mode="complete" dynamic="0" variable="biases"/>
<pragma file="lane_seg_hls/lane_seg_top.cpp" line="44" pragmaType="interface" parentfunction="lane_seg_top" mode="m_axi" port="image" bundle="gmem_in" offset="slave" name="" depth="150528" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="lane_seg_hls/lane_seg_top.cpp" line="46" pragmaType="interface" parentfunction="lane_seg_top" mode="m_axi" port="out1_ir0" bundle="gmem_out" offset="slave" name="" depth="200704" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="lane_seg_hls/lane_seg_top.cpp" line="51" pragmaType="interface" parentfunction="lane_seg_top" mode="s_axilite" port="image" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="lane_seg_hls/lane_seg_top.cpp" line="53" pragmaType="interface" parentfunction="lane_seg_top" mode="s_axilite" port="out1_ir0" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="lane_seg_hls/lane_seg_top.cpp" line="56" pragmaType="interface" parentfunction="lane_seg_top" mode="s_axilite" port="ctrl" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="lane_seg_hls/lane_seg_top.cpp" line="57" pragmaType="interface" parentfunction="lane_seg_top" mode="s_axilite" port="status" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="lane_seg_hls/lane_seg_top.cpp" line="58" pragmaType="interface" parentfunction="lane_seg_top" mode="s_axilite" port="magic" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="lane_seg_hls/lane_seg_top.cpp" line="59" pragmaType="interface" parentfunction="lane_seg_top" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="104" pragmaType="inline" parentfunction="enc1_ir0" off="1" region="0" recursive="0"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="163" pragmaType="pipeline" parentfunction="enc1_ir0" off="0" ii="10" rewind="0" style=""/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="127" pragmaType="pipeline" parentfunction="enc1_ir0" off="0" ii="10" rewind="0" style=""/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="108" pragmaType="array_partition" parentfunction="enc1_ir0" dim="1" factor="3" mode="cyclic" dynamic="0" variable="dw_weights"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="109" pragmaType="array_partition" parentfunction="enc1_ir0" dim="2" factor="3" mode="cyclic" dynamic="0" variable="dw_weights"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="111" pragmaType="array_partition" parentfunction="enc1_ir0" dim="1" factor="0" mode="complete" dynamic="0" variable="dw_biases"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="117" pragmaType="array_partition" parentfunction="enc1_ir0" dim="3" factor="16" mode="cyclic" dynamic="0" variable="pw_weights"/>
<pragma file="lane_seg_hls/lane_seg_support.cpp" line="118" pragmaType="array_partition" parentfunction="enc1_ir0" dim="1" factor="0" mode="complete" dynamic="0" variable="pw_biases"/>
</pragmas>
