//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-36836380
// Cuda compilation tools, release 13.1, V13.1.80
// Based on NVVM 7.0.1
//

.version 9.1
.target sm_86
.address_size 64

	// .globl	mega_fused_vasil_fluxnet
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.const .align 4 .b8 c_tmax[20] = {0, 0, 96, 65, 0, 0, 140, 65, 0, 0, 168, 65, 0, 0, 196, 65, 0, 0, 224, 65};
.const .align 4 .b8 c_thalf[60] = {0, 0, 200, 65, 184, 30, 225, 65, 236, 81, 250, 65, 82, 184, 9, 66, 174, 71, 22, 66, 10, 215, 34, 66, 164, 112, 47, 66, 0, 0, 60, 66, 92, 143, 72, 66, 246, 40, 85, 66, 82, 184, 97, 66, 174, 71, 110, 66, 10, 215, 122, 66, 82, 184, 131, 66, 0, 0, 138, 66};
.const .align 4 .b8 c_baseline_ic50[40] = {154, 153, 89, 63, 41, 92, 143, 63, 123, 20, 110, 63, 102, 102, 134, 63, 72, 225, 122, 63, 72, 225, 154, 63, 10, 215, 99, 63, 113, 61, 138, 63, 51, 51, 115, 63, 10, 215, 131, 63};
.const .align 4 .b8 c_baseline_power[40] = {0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63};
// _ZZ24mega_fused_vasil_fluxnetE9smem_ic50 has been demoted
// _ZZ24mega_fused_vasil_fluxnetE10smem_power has been demoted
// _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y has been demoted
// _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y has been demoted
// _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk has been demoted
// _ZZ24mega_fused_vasil_fluxnetE8smem_min has been demoted
// _ZZ24mega_fused_vasil_fluxnetE8smem_max has been demoted
// _ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums has been demoted
.global .align 1 .b8 _ZN56_INTERNAL_116778b8_27_mega_fused_vasil_fluxnet_cu_c_tmax4cuda3std3__45__cpo9iter_swapE[1];
.global .align 1 .b8 $str[48] = {69, 82, 82, 79, 82, 58, 32, 112, 107, 61, 37, 100, 32, 115, 117, 109, 95, 115, 120, 61, 37, 46, 54, 102, 32, 226, 137, 164, 32, 48, 33, 32, 83, 101, 116, 116, 105, 110, 103, 32, 116, 111, 32, 48, 46, 49, 10};

.visible .entry mega_fused_vasil_fluxnet(
	.param .u64 mega_fused_vasil_fluxnet_param_0,
	.param .u64 mega_fused_vasil_fluxnet_param_1,
	.param .u64 mega_fused_vasil_fluxnet_param_2,
	.param .u64 mega_fused_vasil_fluxnet_param_3,
	.param .u64 mega_fused_vasil_fluxnet_param_4,
	.param .u64 mega_fused_vasil_fluxnet_param_5,
	.param .u64 mega_fused_vasil_fluxnet_param_6,
	.param .f32 mega_fused_vasil_fluxnet_param_7,
	.param .f32 mega_fused_vasil_fluxnet_param_8,
	.param .u64 mega_fused_vasil_fluxnet_param_9,
	.param .u64 mega_fused_vasil_fluxnet_param_10,
	.param .f64 mega_fused_vasil_fluxnet_param_11,
	.param .u32 mega_fused_vasil_fluxnet_param_12,
	.param .u32 mega_fused_vasil_fluxnet_param_13,
	.param .u32 mega_fused_vasil_fluxnet_param_14,
	.param .u32 mega_fused_vasil_fluxnet_param_15
)
{
	.local .align 16 .b8 	__local_depot0[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<208>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<1362>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<226>;
	.reg .b64 	%rd<87>;
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE9smem_ic50[40];
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE10smem_power[40];
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y[40];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y[600];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk[600];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE8smem_min[2048];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE8smem_max[2048];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums[64];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd27, [mega_fused_vasil_fluxnet_param_0];
	ld.param.u64 	%rd28, [mega_fused_vasil_fluxnet_param_1];
	ld.param.u64 	%rd29, [mega_fused_vasil_fluxnet_param_2];
	ld.param.u64 	%rd21, [mega_fused_vasil_fluxnet_param_3];
	ld.param.u64 	%rd22, [mega_fused_vasil_fluxnet_param_4];
	ld.param.u64 	%rd23, [mega_fused_vasil_fluxnet_param_5];
	ld.param.u64 	%rd24, [mega_fused_vasil_fluxnet_param_6];
	ld.param.f64 	%fd58, [mega_fused_vasil_fluxnet_param_11];
	ld.param.u32 	%r57, [mega_fused_vasil_fluxnet_param_12];
	ld.param.u32 	%r58, [mega_fused_vasil_fluxnet_param_13];
	ld.param.u32 	%r59, [mega_fused_vasil_fluxnet_param_14];
	ld.param.u32 	%r60, [mega_fused_vasil_fluxnet_param_15];
	cvta.to.global.u64 	%rd1, %rd29;
	cvta.to.global.u64 	%rd2, %rd27;
	cvta.to.global.u64 	%rd3, %rd24;
	cvta.to.global.u64 	%rd4, %rd23;
	cvta.to.global.u64 	%rd5, %rd28;
	mov.u32 	%r1, %ctaid.x;
	setp.ge.s32 	%p3, %r1, %r57;
	mov.u32 	%r2, %ctaid.y;
	setp.ge.s32 	%p4, %r2, %r58;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_314;

	add.s32 	%r3, %r2, %r60;
	setp.ge.s32 	%p6, %r3, %r59;
	setp.lt.s32 	%p7, %r3, 1;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_314;

	mad.lo.s32 	%r61, %r1, %r58, %r2;
	cvt.s64.s32 	%rd6, %r61;
	cvta.to.global.u64 	%rd30, %rd21;
	add.s64 	%rd31, %rd30, %rd6;
	ld.global.nc.u8 	%rs3, [%rd31];
	cvt.u16.u8 	%rs1, %rs3;
	setp.eq.s16 	%p9, %rs1, 0;
	@%p9 bra 	$L__BB0_314;

	cvta.to.global.u64 	%rd32, %rd22;
	shl.b64 	%rd33, %rd6, 2;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.nc.f32 	%f492, [%rd34];
	abs.ftz.f32 	%f493, %f492;
	setp.lt.ftz.f32 	%p10, %f493, 0f3D4CCCCD;
	@%p10 bra 	$L__BB0_314;

	mad.lo.s32 	%r62, %r1, %r59, %r3;
	mul.wide.s32 	%rd35, %r62, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f494, [%rd36];
	setp.lt.ftz.f32 	%p11, %f494, 0f3CF5C28F;
	@%p11 bra 	$L__BB0_314;

	mov.u32 	%r4, %tid.x;
	setp.gt.u32 	%p12, %r4, 9;
	@%p12 bra 	$L__BB0_13;

	setp.eq.s64 	%p13, %rd23, 0;
	cvt.u64.u32 	%rd7, %r4;
	@%p13 bra 	$L__BB0_8;

	shl.b64 	%rd37, %rd7, 2;
	add.s64 	%rd38, %rd4, %rd37;
	ld.global.nc.f32 	%f1235, [%rd38];
	bra.uni 	$L__BB0_9;

$L__BB0_8:
	shl.b64 	%rd39, %rd7, 2;
	mov.u64 	%rd40, c_baseline_ic50;
	add.s64 	%rd41, %rd40, %rd39;
	ld.const.f32 	%f1235, [%rd41];

$L__BB0_9:
	shl.b32 	%r63, %r4, 2;
	mov.u32 	%r64, _ZZ24mega_fused_vasil_fluxnetE9smem_ic50;
	add.s32 	%r65, %r64, %r63;
	st.shared.f32 	[%r65], %f1235;
	setp.eq.s64 	%p14, %rd24, 0;
	@%p14 bra 	$L__BB0_11;

	shl.b64 	%rd42, %rd7, 2;
	add.s64 	%rd43, %rd3, %rd42;
	ld.global.nc.f32 	%f1236, [%rd43];
	bra.uni 	$L__BB0_12;

$L__BB0_11:
	shl.b64 	%rd44, %rd7, 2;
	mov.u64 	%rd45, c_baseline_power;
	add.s64 	%rd46, %rd45, %rd44;
	ld.const.f32 	%f1236, [%rd46];

$L__BB0_12:
	mov.u32 	%r67, _ZZ24mega_fused_vasil_fluxnetE10smem_power;
	add.s32 	%r68, %r67, %r63;
	st.shared.f32 	[%r68], %f1236;
	mad.lo.s32 	%r69, %r1, 10, %r4;
	mul.wide.u32 	%rd47, %r69, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f495, [%rd48];
	mov.u32 	%r70, _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y;
	add.s32 	%r71, %r70, %r63;
	st.shared.f32 	[%r71], %f495;

$L__BB0_13:
	barrier.sync 	0;
	shr.u32 	%r187, %r4, 5;
	setp.lt.u32 	%p15, %r4, 2400;
	@%p15 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_14;

$L__BB0_15:
	mov.u32 	%r72, %tid.y;
	mov.u32 	%r73, %ntid.y;
	mov.u32 	%r74, %tid.z;
	mad.lo.s32 	%r75, %r73, %r74, %r72;
	mov.u32 	%r76, %ntid.x;
	mad.lo.s32 	%r77, %r75, %r76, %r4;
	and.b32  	%r6, %r77, 31;
	setp.gt.s32 	%p16, %r3, %r6;
	setp.lt.s32 	%p17, %r6, %r59;
	and.pred  	%p1, %p16, %p17;
	ld.const.f32 	%f1278, [c_baseline_ic50];
	ld.const.f32 	%f1277, [c_baseline_power];
	ld.const.f32 	%f1276, [c_baseline_ic50+4];
	ld.const.f32 	%f1275, [c_baseline_power+4];
	ld.const.f32 	%f1274, [c_baseline_ic50+8];
	ld.const.f32 	%f1273, [c_baseline_power+8];
	ld.const.f32 	%f1272, [c_baseline_ic50+12];
	ld.const.f32 	%f1271, [c_baseline_power+12];
	ld.const.f32 	%f1270, [c_baseline_ic50+16];
	ld.const.f32 	%f1269, [c_baseline_power+16];
	ld.const.f32 	%f1268, [c_baseline_ic50+20];
	ld.const.f32 	%f1267, [c_baseline_power+20];
	ld.const.f32 	%f1266, [c_baseline_ic50+24];
	ld.const.f32 	%f1265, [c_baseline_power+24];
	ld.const.f32 	%f1264, [c_baseline_ic50+28];
	ld.const.f32 	%f1263, [c_baseline_power+28];
	ld.const.f32 	%f1262, [c_baseline_ic50+32];
	ld.const.f32 	%f1261, [c_baseline_power+32];
	ld.const.f32 	%f1260, [c_baseline_ic50+36];
	ld.const.f32 	%f1259, [c_baseline_power+36];
	not.pred 	%p18, %p1;
	mov.u64 	%rd54, c_thalf;
	mov.u64 	%rd56, c_tmax;

$L__BB0_16:
	mov.f64 	%fd200, 0d0000000000000000;
	@%p18 bra 	$L__BB0_75;

	setp.gt.s32 	%p19, %r57, 0;
	@%p19 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_18;

$L__BB0_20:
	ld.shared.f32 	%f496, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y];
	add.ftz.f32 	%f47, %f496, 0f3F800000;
	ld.shared.f32 	%f497, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50];
	mov.u32 	%r78, _ZZ24mega_fused_vasil_fluxnetE9smem_ic50;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r78;
	  cvta.shared.u64 	%rd49, %tmp; }
	setp.eq.s64 	%p23, %rd49, 0;
	selp.f32 	%f48, %f1278, %f497, %p23;
	ld.shared.f32 	%f498, [_ZZ24mega_fused_vasil_fluxnetE10smem_power];
	mov.u32 	%r79, _ZZ24mega_fused_vasil_fluxnetE10smem_power;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r79;
	  cvta.shared.u64 	%rd50, %tmp; }
	setp.eq.s64 	%p24, %rd50, 0;
	selp.f32 	%f49, %f1277, %f498, %p24;
	ld.shared.f32 	%f499, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+4];
	add.ftz.f32 	%f50, %f499, 0f3F800000;
	ld.shared.f32 	%f500, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+4];
	selp.f32 	%f51, %f1276, %f500, %p23;
	ld.shared.f32 	%f501, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+4];
	selp.f32 	%f52, %f1275, %f501, %p24;
	ld.shared.f32 	%f502, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+8];
	add.ftz.f32 	%f53, %f502, 0f3F800000;
	ld.shared.f32 	%f503, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+8];
	selp.f32 	%f54, %f1274, %f503, %p23;
	ld.shared.f32 	%f504, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+8];
	selp.f32 	%f55, %f1273, %f504, %p24;
	ld.shared.f32 	%f505, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+12];
	add.ftz.f32 	%f56, %f505, 0f3F800000;
	ld.shared.f32 	%f506, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+12];
	selp.f32 	%f57, %f1272, %f506, %p23;
	ld.shared.f32 	%f507, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+12];
	selp.f32 	%f58, %f1271, %f507, %p24;
	ld.shared.f32 	%f508, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+16];
	add.ftz.f32 	%f59, %f508, 0f3F800000;
	ld.shared.f32 	%f509, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+16];
	selp.f32 	%f60, %f1270, %f509, %p23;
	ld.shared.f32 	%f510, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+16];
	selp.f32 	%f61, %f1269, %f510, %p24;
	ld.shared.f32 	%f511, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+20];
	add.ftz.f32 	%f62, %f511, 0f3F800000;
	ld.shared.f32 	%f512, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+20];
	selp.f32 	%f63, %f1268, %f512, %p23;
	ld.shared.f32 	%f513, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+20];
	selp.f32 	%f64, %f1267, %f513, %p24;
	ld.shared.f32 	%f514, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+24];
	add.ftz.f32 	%f65, %f514, 0f3F800000;
	ld.shared.f32 	%f515, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+24];
	selp.f32 	%f66, %f1266, %f515, %p23;
	ld.shared.f32 	%f516, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+24];
	selp.f32 	%f67, %f1265, %f516, %p24;
	ld.shared.f32 	%f517, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+28];
	add.ftz.f32 	%f68, %f517, 0f3F800000;
	ld.shared.f32 	%f518, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+28];
	selp.f32 	%f69, %f1264, %f518, %p23;
	ld.shared.f32 	%f519, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+28];
	selp.f32 	%f70, %f1263, %f519, %p24;
	ld.shared.f32 	%f520, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+32];
	add.ftz.f32 	%f71, %f520, 0f3F800000;
	ld.shared.f32 	%f521, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+32];
	selp.f32 	%f72, %f1262, %f521, %p23;
	ld.shared.f32 	%f522, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+32];
	selp.f32 	%f73, %f1261, %f522, %p24;
	ld.shared.f32 	%f523, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+36];
	add.ftz.f32 	%f74, %f523, 0f3F800000;
	ld.shared.f32 	%f524, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+36];
	selp.f32 	%f75, %f1260, %f524, %p23;
	ld.shared.f32 	%f525, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+36];
	selp.f32 	%f76, %f1259, %f525, %p24;
	mul.wide.u32 	%rd51, %r187, -2004318071;
	shr.u64 	%rd52, %rd51, 35;
	cvt.u32.u64 	%r80, %rd52;
	mul.lo.s32 	%r81, %r80, 15;
	sub.s32 	%r82, %r187, %r81;
	mul.wide.u32 	%rd53, %r82, 4;
	add.s64 	%rd8, %rd54, %rd53;
	mul.wide.u32 	%rd55, %r80, 4;
	add.s64 	%rd9, %rd56, %rd55;
	mov.f64 	%fd200, 0d0000000000000000;
	mov.u32 	%r189, %r6;

$L__BB0_21:
	sub.s32 	%r11, %r3, %r189;
	add.s32 	%r83, %r11, -1;
	setp.gt.u32 	%p25, %r83, 1498;
	@%p25 bra 	$L__BB0_74;

	mul.wide.s32 	%rd57, %r189, 8;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f64 	%fd2, [%rd58];
	setp.lt.f64 	%p26, %fd2, 0d3FF0000000000000;
	@%p26 bra 	$L__BB0_74;

	mov.u32 	%r190, 0;

$L__BB0_24:
	mad.lo.s32 	%r85, %r190, %r59, %r189;
	mul.wide.s32 	%rd59, %r85, 4;
	add.s64 	%rd60, %rd5, %rd59;
	ld.global.nc.f32 	%f78, [%rd60];
	setp.lt.ftz.f32 	%p27, %f78, 0f3A83126F;
	@%p27 bra 	$L__BB0_73;

	mul.lo.s32 	%r86, %r190, 10;
	mul.wide.s32 	%rd61, %r86, 4;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.nc.f32 	%f79, [%rd62];
	ld.global.nc.f32 	%f80, [%rd62+4];
	ld.global.nc.f32 	%f81, [%rd62+8];
	ld.global.nc.f32 	%f82, [%rd62+12];
	ld.global.nc.f32 	%f83, [%rd62+16];
	ld.global.nc.f32 	%f84, [%rd62+20];
	ld.global.nc.f32 	%f85, [%rd62+24];
	ld.global.nc.f32 	%f86, [%rd62+28];
	ld.global.nc.f32 	%f87, [%rd62+32];
	ld.global.nc.f32 	%f88, [%rd62+36];
	mov.f32 	%f526, 0f40000000;
	lg2.approx.ftz.f32 	%f527, %f526;
	mul.ftz.f32 	%f89, %f527, 0f3F317218;
	ld.const.f32 	%f528, [%rd8];
	div.approx.ftz.f32 	%f90, %f89, %f528;
	ld.const.f32 	%f91, [%rd9];
	mul.ftz.f32 	%f92, %f91, %f90;
	add.ftz.f32 	%f529, %f89, 0f3C23D70A;
	setp.gt.ftz.f32 	%p28, %f92, %f529;
	@%p28 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_26;

$L__BB0_27:
	sub.ftz.f32 	%f530, %f92, %f89;
	div.approx.ftz.f32 	%f531, %f92, %f530;
	lg2.approx.ftz.f32 	%f532, %f531;
	mul.ftz.f32 	%f1237, %f532, 0f3F317218;
	bra.uni 	$L__BB0_28;

$L__BB0_26:
	add.ftz.f32 	%f1237, %f90, %f90;

$L__BB0_28:
	mul.ftz.f32 	%f534, %f92, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f535, %f534;
	mul.ftz.f32 	%f536, %f91, %f1237;
	mul.ftz.f32 	%f537, %f536, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f538, %f537;
	sub.ftz.f32 	%f96, %f535, %f538;
	abs.ftz.f32 	%f539, %f96;
	setp.lt.ftz.f32 	%p29, %f539, 0f2EDBE6FF;
	mov.f32 	%f1258, 0f00000000;
	@%p29 bra 	$L__BB0_71;

	sub.s32 	%r181, %r3, %r189;
	cvt.rn.f32.s32 	%f1222, %r181;
	mul.ftz.f32 	%f541, %f90, %f1222;
	mul.ftz.f32 	%f542, %f541, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f543, %f542;
	mul.ftz.f32 	%f544, %f1237, %f1222;
	mul.ftz.f32 	%f545, %f544, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f546, %f545;
	sub.ftz.f32 	%f547, %f543, %f546;
	div.approx.ftz.f32 	%f548, %f547, %f96;
	mov.f32 	%f540, 0f00000000;
	max.ftz.f32 	%f97, %f540, %f548;
	setp.lt.ftz.f32 	%p30, %f97, 0f322BCC77;
	@%p30 bra 	$L__BB0_71;

	setp.leu.ftz.f32 	%p31, %f79, 0f3C23D70A;
	mov.f32 	%f1238, %f47;
	@%p31 bra 	$L__BB0_32;

	add.ftz.f32 	%f549, %f79, 0f3F800000;
	div.approx.ftz.f32 	%f1238, %f47, %f549;

$L__BB0_32:
	mov.f32 	%f551, 0f42C80000;
	min.ftz.f32 	%f552, %f1238, %f551;
	mov.f32 	%f553, 0f3DCCCCCD;
	max.ftz.f32 	%f554, %f553, %f552;
	fma.rn.ftz.f32 	%f100, %f554, %f48, %f97;
	setp.leu.ftz.f32 	%p32, %f100, 0f2EDBE6FF;
	mov.f32 	%f1239, 0f00000000;
	@%p32 bra 	$L__BB0_34;

	div.approx.ftz.f32 	%f1239, %f97, %f100;

$L__BB0_34:
	mov.f32 	%f555, 0f3F800000;
	sub.ftz.f32 	%f556, %f555, %f1239;
	mov.f32 	%f557, 0f2EDBE6FF;
	max.ftz.f32 	%f558, %f557, %f556;
	lg2.approx.ftz.f32 	%f559, %f558;
	mul.ftz.f32 	%f560, %f559, 0f3F317218;
	fma.rn.ftz.f32 	%f103, %f49, %f560, 0f00000000;
	setp.leu.ftz.f32 	%p33, %f80, 0f3C23D70A;
	mov.f32 	%f1240, %f50;
	@%p33 bra 	$L__BB0_36;

	add.ftz.f32 	%f561, %f80, 0f3F800000;
	div.approx.ftz.f32 	%f1240, %f50, %f561;

$L__BB0_36:
	mov.f32 	%f563, 0f42C80000;
	min.ftz.f32 	%f564, %f1240, %f563;
	mov.f32 	%f565, 0f3DCCCCCD;
	max.ftz.f32 	%f566, %f565, %f564;
	fma.rn.ftz.f32 	%f106, %f566, %f51, %f97;
	setp.leu.ftz.f32 	%p34, %f106, 0f2EDBE6FF;
	mov.f32 	%f1241, 0f00000000;
	@%p34 bra 	$L__BB0_38;

	div.approx.ftz.f32 	%f1241, %f97, %f106;

$L__BB0_38:
	mov.f32 	%f567, 0f3F800000;
	sub.ftz.f32 	%f568, %f567, %f1241;
	mov.f32 	%f569, 0f2EDBE6FF;
	max.ftz.f32 	%f570, %f569, %f568;
	lg2.approx.ftz.f32 	%f571, %f570;
	mul.ftz.f32 	%f572, %f571, 0f3F317218;
	fma.rn.ftz.f32 	%f109, %f52, %f572, %f103;
	setp.leu.ftz.f32 	%p35, %f81, 0f3C23D70A;
	mov.f32 	%f1242, %f53;
	@%p35 bra 	$L__BB0_40;

	add.ftz.f32 	%f573, %f81, 0f3F800000;
	div.approx.ftz.f32 	%f1242, %f53, %f573;

$L__BB0_40:
	mov.f32 	%f575, 0f42C80000;
	min.ftz.f32 	%f576, %f1242, %f575;
	mov.f32 	%f577, 0f3DCCCCCD;
	max.ftz.f32 	%f578, %f577, %f576;
	fma.rn.ftz.f32 	%f112, %f578, %f54, %f97;
	setp.leu.ftz.f32 	%p36, %f112, 0f2EDBE6FF;
	mov.f32 	%f1243, 0f00000000;
	@%p36 bra 	$L__BB0_42;

	div.approx.ftz.f32 	%f1243, %f97, %f112;

$L__BB0_42:
	mov.f32 	%f579, 0f3F800000;
	sub.ftz.f32 	%f580, %f579, %f1243;
	mov.f32 	%f581, 0f2EDBE6FF;
	max.ftz.f32 	%f582, %f581, %f580;
	lg2.approx.ftz.f32 	%f583, %f582;
	mul.ftz.f32 	%f584, %f583, 0f3F317218;
	fma.rn.ftz.f32 	%f115, %f55, %f584, %f109;
	setp.leu.ftz.f32 	%p37, %f82, 0f3C23D70A;
	mov.f32 	%f1244, %f56;
	@%p37 bra 	$L__BB0_44;

	add.ftz.f32 	%f585, %f82, 0f3F800000;
	div.approx.ftz.f32 	%f1244, %f56, %f585;

$L__BB0_44:
	mov.f32 	%f587, 0f42C80000;
	min.ftz.f32 	%f588, %f1244, %f587;
	mov.f32 	%f589, 0f3DCCCCCD;
	max.ftz.f32 	%f590, %f589, %f588;
	fma.rn.ftz.f32 	%f118, %f590, %f57, %f97;
	setp.leu.ftz.f32 	%p38, %f118, 0f2EDBE6FF;
	mov.f32 	%f1245, 0f00000000;
	@%p38 bra 	$L__BB0_46;

	div.approx.ftz.f32 	%f1245, %f97, %f118;

$L__BB0_46:
	mov.f32 	%f591, 0f3F800000;
	sub.ftz.f32 	%f592, %f591, %f1245;
	mov.f32 	%f593, 0f2EDBE6FF;
	max.ftz.f32 	%f594, %f593, %f592;
	lg2.approx.ftz.f32 	%f595, %f594;
	mul.ftz.f32 	%f596, %f595, 0f3F317218;
	fma.rn.ftz.f32 	%f121, %f58, %f596, %f115;
	setp.leu.ftz.f32 	%p39, %f83, 0f3C23D70A;
	mov.f32 	%f1246, %f59;
	@%p39 bra 	$L__BB0_48;

	add.ftz.f32 	%f597, %f83, 0f3F800000;
	div.approx.ftz.f32 	%f1246, %f59, %f597;

$L__BB0_48:
	mov.f32 	%f599, 0f42C80000;
	min.ftz.f32 	%f600, %f1246, %f599;
	mov.f32 	%f601, 0f3DCCCCCD;
	max.ftz.f32 	%f602, %f601, %f600;
	fma.rn.ftz.f32 	%f124, %f602, %f60, %f97;
	setp.leu.ftz.f32 	%p40, %f124, 0f2EDBE6FF;
	mov.f32 	%f1247, 0f00000000;
	@%p40 bra 	$L__BB0_50;

	div.approx.ftz.f32 	%f1247, %f97, %f124;

$L__BB0_50:
	mov.f32 	%f603, 0f3F800000;
	sub.ftz.f32 	%f604, %f603, %f1247;
	mov.f32 	%f605, 0f2EDBE6FF;
	max.ftz.f32 	%f606, %f605, %f604;
	lg2.approx.ftz.f32 	%f607, %f606;
	mul.ftz.f32 	%f608, %f607, 0f3F317218;
	fma.rn.ftz.f32 	%f127, %f61, %f608, %f121;
	setp.leu.ftz.f32 	%p41, %f84, 0f3C23D70A;
	mov.f32 	%f1248, %f62;
	@%p41 bra 	$L__BB0_52;

	add.ftz.f32 	%f609, %f84, 0f3F800000;
	div.approx.ftz.f32 	%f1248, %f62, %f609;

$L__BB0_52:
	mov.f32 	%f611, 0f42C80000;
	min.ftz.f32 	%f612, %f1248, %f611;
	mov.f32 	%f613, 0f3DCCCCCD;
	max.ftz.f32 	%f614, %f613, %f612;
	fma.rn.ftz.f32 	%f130, %f614, %f63, %f97;
	setp.leu.ftz.f32 	%p42, %f130, 0f2EDBE6FF;
	mov.f32 	%f1249, 0f00000000;
	@%p42 bra 	$L__BB0_54;

	div.approx.ftz.f32 	%f1249, %f97, %f130;

$L__BB0_54:
	mov.f32 	%f615, 0f3F800000;
	sub.ftz.f32 	%f616, %f615, %f1249;
	mov.f32 	%f617, 0f2EDBE6FF;
	max.ftz.f32 	%f618, %f617, %f616;
	lg2.approx.ftz.f32 	%f619, %f618;
	mul.ftz.f32 	%f620, %f619, 0f3F317218;
	fma.rn.ftz.f32 	%f133, %f64, %f620, %f127;
	setp.leu.ftz.f32 	%p43, %f85, 0f3C23D70A;
	mov.f32 	%f1250, %f65;
	@%p43 bra 	$L__BB0_56;

	add.ftz.f32 	%f621, %f85, 0f3F800000;
	div.approx.ftz.f32 	%f1250, %f65, %f621;

$L__BB0_56:
	mov.f32 	%f623, 0f42C80000;
	min.ftz.f32 	%f624, %f1250, %f623;
	mov.f32 	%f625, 0f3DCCCCCD;
	max.ftz.f32 	%f626, %f625, %f624;
	fma.rn.ftz.f32 	%f136, %f626, %f66, %f97;
	setp.leu.ftz.f32 	%p44, %f136, 0f2EDBE6FF;
	mov.f32 	%f1251, 0f00000000;
	@%p44 bra 	$L__BB0_58;

	div.approx.ftz.f32 	%f1251, %f97, %f136;

$L__BB0_58:
	mov.f32 	%f627, 0f3F800000;
	sub.ftz.f32 	%f628, %f627, %f1251;
	mov.f32 	%f629, 0f2EDBE6FF;
	max.ftz.f32 	%f630, %f629, %f628;
	lg2.approx.ftz.f32 	%f631, %f630;
	mul.ftz.f32 	%f632, %f631, 0f3F317218;
	fma.rn.ftz.f32 	%f139, %f67, %f632, %f133;
	setp.leu.ftz.f32 	%p45, %f86, 0f3C23D70A;
	mov.f32 	%f1252, %f68;
	@%p45 bra 	$L__BB0_60;

	add.ftz.f32 	%f633, %f86, 0f3F800000;
	div.approx.ftz.f32 	%f1252, %f68, %f633;

$L__BB0_60:
	mov.f32 	%f635, 0f42C80000;
	min.ftz.f32 	%f636, %f1252, %f635;
	mov.f32 	%f637, 0f3DCCCCCD;
	max.ftz.f32 	%f638, %f637, %f636;
	fma.rn.ftz.f32 	%f142, %f638, %f69, %f97;
	setp.leu.ftz.f32 	%p46, %f142, 0f2EDBE6FF;
	mov.f32 	%f1253, 0f00000000;
	@%p46 bra 	$L__BB0_62;

	div.approx.ftz.f32 	%f1253, %f97, %f142;

$L__BB0_62:
	mov.f32 	%f639, 0f3F800000;
	sub.ftz.f32 	%f640, %f639, %f1253;
	mov.f32 	%f641, 0f2EDBE6FF;
	max.ftz.f32 	%f642, %f641, %f640;
	lg2.approx.ftz.f32 	%f643, %f642;
	mul.ftz.f32 	%f644, %f643, 0f3F317218;
	fma.rn.ftz.f32 	%f145, %f70, %f644, %f139;
	setp.leu.ftz.f32 	%p47, %f87, 0f3C23D70A;
	mov.f32 	%f1254, %f71;
	@%p47 bra 	$L__BB0_64;

	add.ftz.f32 	%f645, %f87, 0f3F800000;
	div.approx.ftz.f32 	%f1254, %f71, %f645;

$L__BB0_64:
	mov.f32 	%f647, 0f42C80000;
	min.ftz.f32 	%f648, %f1254, %f647;
	mov.f32 	%f649, 0f3DCCCCCD;
	max.ftz.f32 	%f650, %f649, %f648;
	fma.rn.ftz.f32 	%f148, %f650, %f72, %f97;
	setp.leu.ftz.f32 	%p48, %f148, 0f2EDBE6FF;
	mov.f32 	%f1255, 0f00000000;
	@%p48 bra 	$L__BB0_66;

	div.approx.ftz.f32 	%f1255, %f97, %f148;

$L__BB0_66:
	mov.f32 	%f651, 0f3F800000;
	sub.ftz.f32 	%f652, %f651, %f1255;
	mov.f32 	%f653, 0f2EDBE6FF;
	max.ftz.f32 	%f654, %f653, %f652;
	lg2.approx.ftz.f32 	%f655, %f654;
	mul.ftz.f32 	%f656, %f655, 0f3F317218;
	fma.rn.ftz.f32 	%f151, %f73, %f656, %f145;
	setp.leu.ftz.f32 	%p49, %f88, 0f3C23D70A;
	mov.f32 	%f1256, %f74;
	@%p49 bra 	$L__BB0_68;

	add.ftz.f32 	%f657, %f88, 0f3F800000;
	div.approx.ftz.f32 	%f1256, %f74, %f657;

$L__BB0_68:
	mov.f32 	%f659, 0f42C80000;
	min.ftz.f32 	%f660, %f1256, %f659;
	mov.f32 	%f661, 0f3DCCCCCD;
	max.ftz.f32 	%f662, %f661, %f660;
	fma.rn.ftz.f32 	%f154, %f662, %f75, %f97;
	setp.leu.ftz.f32 	%p50, %f154, 0f2EDBE6FF;
	mov.f32 	%f1257, 0f00000000;
	@%p50 bra 	$L__BB0_70;

	div.approx.ftz.f32 	%f1257, %f97, %f154;

$L__BB0_70:
	mov.f32 	%f663, 0f3F800000;
	sub.ftz.f32 	%f664, %f663, %f1257;
	mov.f32 	%f665, 0f2EDBE6FF;
	max.ftz.f32 	%f666, %f665, %f664;
	lg2.approx.ftz.f32 	%f667, %f666;
	mul.ftz.f32 	%f668, %f667, 0f3F317218;
	fma.rn.ftz.f32 	%f669, %f76, %f668, %f151;
	mul.ftz.f32 	%f670, %f669, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f671, %f670;
	sub.ftz.f32 	%f1258, %f663, %f671;

$L__BB0_71:
	setp.leu.ftz.f32 	%p51, %f1258, 0f322BCC77;
	@%p51 bra 	$L__BB0_73;

	cvt.ftz.f64.f32 	%fd62, %f78;
	mul.f64 	%fd63, %fd2, %fd62;
	cvt.ftz.f64.f32 	%fd64, %f1258;
	fma.rn.f64 	%fd200, %fd63, %fd64, %fd200;

$L__BB0_73:
	add.s32 	%r190, %r190, 1;
	setp.lt.s32 	%p52, %r190, %r57;
	@%p52 bra 	$L__BB0_24;

$L__BB0_74:
	add.s32 	%r189, %r189, 32;
	setp.gt.s32 	%p53, %r3, %r189;
	setp.lt.s32 	%p54, %r189, %r59;
	and.pred  	%p55, %p53, %p54;
	@%p55 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_75;

$L__BB0_18:
	mov.u32 	%r188, %r6;

$L__BB0_19:
	add.s32 	%r188, %r188, 32;
	setp.gt.s32 	%p20, %r3, %r188;
	setp.lt.s32 	%p21, %r188, %r59;
	and.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_19;

$L__BB0_75:
	// begin inline asm
	mov.b64 {%r87,%r88}, %fd200;
	// end inline asm
	mov.u32 	%r107, 2;
	mov.u32 	%r108, 31;
	mov.u32 	%r109, 16;
	mov.u32 	%r110, -1;
	shfl.sync.down.b32 	%r90|%p56, %r88, %r109, %r108, %r110;
	shfl.sync.down.b32 	%r89|%p57, %r87, %r109, %r108, %r110;
	// begin inline asm
	mov.b64 %fd66, {%r89,%r90};
	// end inline asm
	add.f64 	%fd67, %fd200, %fd66;
	// begin inline asm
	mov.b64 {%r91,%r92}, %fd67;
	// end inline asm
	mov.u32 	%r111, 8;
	shfl.sync.down.b32 	%r94|%p58, %r92, %r111, %r108, %r110;
	shfl.sync.down.b32 	%r93|%p59, %r91, %r111, %r108, %r110;
	// begin inline asm
	mov.b64 %fd68, {%r93,%r94};
	// end inline asm
	add.f64 	%fd69, %fd67, %fd68;
	// begin inline asm
	mov.b64 {%r95,%r96}, %fd69;
	// end inline asm
	mov.u32 	%r112, 4;
	shfl.sync.down.b32 	%r98|%p60, %r96, %r112, %r108, %r110;
	shfl.sync.down.b32 	%r97|%p61, %r95, %r112, %r108, %r110;
	// begin inline asm
	mov.b64 %fd70, {%r97,%r98};
	// end inline asm
	add.f64 	%fd71, %fd69, %fd70;
	// begin inline asm
	mov.b64 {%r99,%r100}, %fd71;
	// end inline asm
	shfl.sync.down.b32 	%r102|%p62, %r100, %r107, %r108, %r110;
	shfl.sync.down.b32 	%r101|%p63, %r99, %r107, %r108, %r110;
	// begin inline asm
	mov.b64 %fd72, {%r101,%r102};
	// end inline asm
	add.f64 	%fd73, %fd71, %fd72;
	// begin inline asm
	mov.b64 {%r103,%r104}, %fd73;
	// end inline asm
	mov.u32 	%r113, 1;
	shfl.sync.down.b32 	%r106|%p64, %r104, %r113, %r108, %r110;
	shfl.sync.down.b32 	%r105|%p65, %r103, %r113, %r108, %r110;
	// begin inline asm
	mov.b64 %fd74, {%r105,%r106};
	// end inline asm
	add.f64 	%fd8, %fd73, %fd74;
	setp.ne.s32 	%p66, %r6, 0;
	@%p66 bra 	$L__BB0_77;

	shl.b32 	%r114, %r187, 3;
	mov.u32 	%r115, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r116, %r115, %r114;
	st.shared.f64 	[%r116], %fd8;

$L__BB0_77:
	add.s32 	%r187, %r187, 8;
	setp.lt.u32 	%p67, %r187, 75;
	@%p67 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_78;

$L__BB0_14:
	ld.const.f32 	%f1278, [c_baseline_ic50];
	ld.const.f32 	%f1277, [c_baseline_power];
	ld.const.f32 	%f1276, [c_baseline_ic50+4];
	ld.const.f32 	%f1275, [c_baseline_power+4];
	ld.const.f32 	%f1274, [c_baseline_ic50+8];
	ld.const.f32 	%f1273, [c_baseline_power+8];
	ld.const.f32 	%f1272, [c_baseline_ic50+12];
	ld.const.f32 	%f1271, [c_baseline_power+12];
	ld.const.f32 	%f1270, [c_baseline_ic50+16];
	ld.const.f32 	%f1269, [c_baseline_power+16];
	ld.const.f32 	%f1268, [c_baseline_ic50+20];
	ld.const.f32 	%f1267, [c_baseline_power+20];
	ld.const.f32 	%f1266, [c_baseline_ic50+24];
	ld.const.f32 	%f1265, [c_baseline_power+24];
	ld.const.f32 	%f1264, [c_baseline_ic50+28];
	ld.const.f32 	%f1263, [c_baseline_power+28];
	ld.const.f32 	%f1262, [c_baseline_ic50+32];
	ld.const.f32 	%f1261, [c_baseline_power+32];
	ld.const.f32 	%f1260, [c_baseline_ic50+36];
	ld.const.f32 	%f1259, [c_baseline_power+36];

$L__BB0_78:
	shr.u32 	%r186, %r4, 5;
	mov.u32 	%r118, %ntid.y;
	mov.u32 	%r119, %tid.z;
	mov.u32 	%r120, %tid.y;
	mad.lo.s32 	%r121, %r118, %r119, %r120;
	mov.u32 	%r122, %ntid.x;
	mad.lo.s32 	%r123, %r121, %r122, %r4;
	and.b32  	%r16, %r123, 31;
	mov.u32 	%r191, 0;
	barrier.sync 	0;
	setp.gt.s32 	%p68, %r3, %r16;
	setp.lt.s32 	%p69, %r16, %r59;
	and.pred  	%p2, %p68, %p69;
	shl.b32 	%r124, %r186, 3;
	mov.u32 	%r125, _ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums;
	add.s32 	%r17, %r125, %r124;
	mul.wide.s32 	%rd10, %r59, 4;
	add.u64 	%rd63, %SP, 0;
	add.u64 	%rd11, %SPL, 0;
	not.pred 	%p73, %p2;

$L__BB0_79:
	setp.lt.s32 	%p70, %r57, 1;
	mov.f64 	%fd208, 0d0000000000000000;
	@%p70 bra 	$L__BB0_270;

	cvt.u16.u32 	%rs4, %r191;
	and.b16  	%rs5, %rs4, 255;
	mul.wide.u16 	%r127, %rs5, -30583;
	shr.u32 	%r128, %r127, 19;
	cvt.u16.u32 	%rs6, %r128;
	mul.wide.u32 	%rd64, %r128, 4;
	mov.u64 	%rd65, c_tmax;
	add.s64 	%rd14, %rd65, %rd64;
	mul.lo.s16 	%rs7, %rs6, 15;
	sub.s16 	%rs8, %rs4, %rs7;
	cvt.u32.u16 	%r129, %rs8;
	and.b32  	%r130, %r129, 255;
	mul.wide.u32 	%rd66, %r130, 4;
	mov.u64 	%rd67, c_thalf;
	add.s64 	%rd15, %rd67, %rd66;
	mov.f64 	%fd208, 0d0000000000000000;
	mov.u32 	%r192, 0;

$L__BB0_81:
	shr.u32 	%r183, %r4, 5;
	add.s32 	%r20, %r192, %r183;
	setp.ge.s32 	%p71, %r20, %r57;
	@%p71 bra 	$L__BB0_270;

	mad.lo.s32 	%r131, %r20, %r59, %r3;
	mul.wide.s32 	%rd68, %r131, 4;
	add.s64 	%rd69, %rd5, %rd68;
	ld.global.nc.f32 	%f672, [%rd69];
	setp.lt.ftz.f32 	%p72, %f672, 0f3A83126F;
	@%p72 bra 	$L__BB0_269;

	mov.f64 	%fd206, 0d0000000000000000;
	@%p73 bra 	$L__BB0_267;

	mul.lo.s32 	%r132, %r20, 10;
	mul.wide.s32 	%rd70, %r132, 4;
	add.s64 	%rd16, %rd2, %rd70;
	mov.f64 	%fd206, 0d0000000000000000;
	mov.u32 	%r193, %r16;

$L__BB0_85:
	sub.s32 	%r22, %r3, %r193;
	setp.lt.s32 	%p74, %r22, 1;
	@%p74 bra 	$L__BB0_266;

	cvt.s64.s32 	%rd17, %r193;
	mul.wide.s32 	%rd71, %r193, 8;
	add.s64 	%rd72, %rd1, %rd71;
	ld.global.nc.f64 	%fd11, [%rd72];
	setp.lt.f64 	%p75, %fd11, 0d3FF0000000000000;
	@%p75 bra 	$L__BB0_266;

	shl.b64 	%rd73, %rd17, 2;
	add.s64 	%rd86, %rd5, %rd73;
	mov.u32 	%r194, 0;
	mov.u32 	%r195, %r194;

$L__BB0_88:
	ld.global.nc.f32 	%f180, [%rd86];
	setp.lt.ftz.f32 	%p76, %f180, 0f3A83126F;
	@%p76 bra 	$L__BB0_265;

	mov.f32 	%f1361, 0f00000000;
	sub.s32 	%r185, %r3, %r193;
	add.s32 	%r184, %r185, -1;
	setp.gt.u32 	%p77, %r184, 1498;
	mul.wide.s32 	%rd74, %r194, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.nc.f32 	%f181, [%rd75];
	ld.global.nc.f32 	%f182, [%rd75+4];
	ld.global.nc.f32 	%f183, [%rd16+4];
	ld.global.nc.f32 	%f184, [%rd75+8];
	ld.global.nc.f32 	%f185, [%rd16+8];
	ld.global.nc.f32 	%f186, [%rd75+12];
	ld.global.nc.f32 	%f187, [%rd16+12];
	ld.global.nc.f32 	%f188, [%rd75+16];
	ld.global.nc.f32 	%f189, [%rd16+16];
	ld.global.nc.f32 	%f190, [%rd75+20];
	ld.global.nc.f32 	%f191, [%rd16+20];
	ld.global.nc.f32 	%f192, [%rd75+24];
	ld.global.nc.f32 	%f193, [%rd16+24];
	ld.global.nc.f32 	%f194, [%rd75+28];
	ld.global.nc.f32 	%f195, [%rd16+28];
	ld.global.nc.f32 	%f196, [%rd75+32];
	ld.global.nc.f32 	%f197, [%rd16+32];
	ld.global.nc.f32 	%f198, [%rd75+36];
	ld.global.nc.f32 	%f199, [%rd16+36];
	@%p77 bra 	$L__BB0_263;

	ld.global.nc.f32 	%f200, [%rd16];
	ld.const.f32 	%f201, [%rd14];
	mov.f32 	%f674, 0f40000000;
	lg2.approx.ftz.f32 	%f675, %f674;
	mul.ftz.f32 	%f202, %f675, 0f3F317218;
	ld.const.f32 	%f676, [%rd15];
	div.approx.ftz.f32 	%f203, %f202, %f676;
	mul.ftz.f32 	%f204, %f201, %f203;
	add.ftz.f32 	%f677, %f202, 0f3C23D70A;
	setp.gt.ftz.f32 	%p78, %f204, %f677;
	@%p78 bra 	$L__BB0_92;
	bra.uni 	$L__BB0_91;

$L__BB0_92:
	sub.ftz.f32 	%f678, %f204, %f202;
	div.approx.ftz.f32 	%f679, %f204, %f678;
	lg2.approx.ftz.f32 	%f680, %f679;
	mul.ftz.f32 	%f1279, %f680, 0f3F317218;
	bra.uni 	$L__BB0_93;

$L__BB0_91:
	ld.const.f32 	%f1227, [%rd15];
	mul.ftz.f32 	%f1226, %f675, 0f3F317218;
	div.approx.ftz.f32 	%f1225, %f1226, %f1227;
	add.ftz.f32 	%f1279, %f1225, %f1225;

$L__BB0_93:
	mov.f32 	%f1361, 0f00000000;
	mul.ftz.f32 	%f682, %f204, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f683, %f682;
	mul.ftz.f32 	%f684, %f201, %f1279;
	mul.ftz.f32 	%f685, %f684, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f686, %f685;
	sub.ftz.f32 	%f208, %f683, %f686;
	abs.ftz.f32 	%f687, %f208;
	setp.lt.ftz.f32 	%p79, %f687, 0f2EDBE6FF;
	@%p79 bra 	$L__BB0_263;

	ld.const.f32 	%f1233, [%rd15];
	mul.ftz.f32 	%f1232, %f675, 0f3F317218;
	div.approx.ftz.f32 	%f1231, %f1232, %f1233;
	mov.f32 	%f1361, 0f00000000;
	sub.s32 	%r182, %r3, %r193;
	cvt.rn.f32.s32 	%f1229, %r182;
	mul.ftz.f32 	%f689, %f1231, %f1229;
	mul.ftz.f32 	%f690, %f689, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f691, %f690;
	mul.ftz.f32 	%f692, %f1279, %f1229;
	mul.ftz.f32 	%f693, %f692, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f694, %f693;
	sub.ftz.f32 	%f695, %f691, %f694;
	div.approx.ftz.f32 	%f696, %f695, %f208;
	mov.f32 	%f688, 0f00000000;
	max.ftz.f32 	%f209, %f688, %f696;
	setp.lt.ftz.f32 	%p80, %f209, 0f322BCC77;
	@%p80 bra 	$L__BB0_263;

	ld.param.u64 	%rd81, [mega_fused_vasil_fluxnet_param_5];
	setp.eq.s64 	%p81, %rd81, 0;
	add.ftz.f32 	%f210, %f200, 0f3F800000;
	@%p81 bra 	$L__BB0_179;

	setp.eq.s64 	%p82, %rd24, 0;
	@%p82 bra 	$L__BB0_138;

	setp.leu.ftz.f32 	%p83, %f181, 0f3C23D70A;
	@%p83 bra 	$L__BB0_99;

	add.ftz.f32 	%f697, %f181, 0f3F800000;
	div.approx.ftz.f32 	%f210, %f210, %f697;

$L__BB0_99:
	mov.f32 	%f699, 0f42C80000;
	min.ftz.f32 	%f700, %f210, %f699;
	mov.f32 	%f701, 0f3DCCCCCD;
	max.ftz.f32 	%f702, %f701, %f700;
	ld.global.nc.f32 	%f703, [%rd4];
	fma.rn.ftz.f32 	%f213, %f702, %f703, %f209;
	setp.leu.ftz.f32 	%p84, %f213, 0f2EDBE6FF;
	mov.f32 	%f1281, 0f00000000;
	@%p84 bra 	$L__BB0_101;

	div.approx.ftz.f32 	%f1281, %f209, %f213;

$L__BB0_101:
	mov.f32 	%f704, 0f3F800000;
	sub.ftz.f32 	%f705, %f704, %f1281;
	mov.f32 	%f706, 0f2EDBE6FF;
	max.ftz.f32 	%f707, %f706, %f705;
	lg2.approx.ftz.f32 	%f708, %f707;
	mul.ftz.f32 	%f709, %f708, 0f3F317218;
	ld.global.nc.f32 	%f710, [%rd3];
	fma.rn.ftz.f32 	%f216, %f710, %f709, 0f00000000;
	add.ftz.f32 	%f1282, %f183, 0f3F800000;
	setp.leu.ftz.f32 	%p85, %f182, 0f3C23D70A;
	@%p85 bra 	$L__BB0_103;

	add.ftz.f32 	%f711, %f182, 0f3F800000;
	div.approx.ftz.f32 	%f1282, %f1282, %f711;

$L__BB0_103:
	mov.f32 	%f713, 0f42C80000;
	min.ftz.f32 	%f714, %f1282, %f713;
	mov.f32 	%f715, 0f3DCCCCCD;
	max.ftz.f32 	%f716, %f715, %f714;
	ld.global.nc.f32 	%f717, [%rd4+4];
	fma.rn.ftz.f32 	%f220, %f716, %f717, %f209;
	setp.leu.ftz.f32 	%p86, %f220, 0f2EDBE6FF;
	mov.f32 	%f1283, 0f00000000;
	@%p86 bra 	$L__BB0_105;

	div.approx.ftz.f32 	%f1283, %f209, %f220;

$L__BB0_105:
	mov.f32 	%f718, 0f3F800000;
	sub.ftz.f32 	%f719, %f718, %f1283;
	mov.f32 	%f720, 0f2EDBE6FF;
	max.ftz.f32 	%f721, %f720, %f719;
	lg2.approx.ftz.f32 	%f722, %f721;
	mul.ftz.f32 	%f723, %f722, 0f3F317218;
	ld.global.nc.f32 	%f724, [%rd3+4];
	fma.rn.ftz.f32 	%f223, %f724, %f723, %f216;
	add.ftz.f32 	%f1284, %f185, 0f3F800000;
	setp.leu.ftz.f32 	%p87, %f184, 0f3C23D70A;
	@%p87 bra 	$L__BB0_107;

	add.ftz.f32 	%f725, %f184, 0f3F800000;
	div.approx.ftz.f32 	%f1284, %f1284, %f725;

$L__BB0_107:
	mov.f32 	%f727, 0f42C80000;
	min.ftz.f32 	%f728, %f1284, %f727;
	mov.f32 	%f729, 0f3DCCCCCD;
	max.ftz.f32 	%f730, %f729, %f728;
	ld.global.nc.f32 	%f731, [%rd4+8];
	fma.rn.ftz.f32 	%f227, %f730, %f731, %f209;
	setp.leu.ftz.f32 	%p88, %f227, 0f2EDBE6FF;
	mov.f32 	%f1285, 0f00000000;
	@%p88 bra 	$L__BB0_109;

	div.approx.ftz.f32 	%f1285, %f209, %f227;

$L__BB0_109:
	mov.f32 	%f732, 0f3F800000;
	sub.ftz.f32 	%f733, %f732, %f1285;
	mov.f32 	%f734, 0f2EDBE6FF;
	max.ftz.f32 	%f735, %f734, %f733;
	lg2.approx.ftz.f32 	%f736, %f735;
	mul.ftz.f32 	%f737, %f736, 0f3F317218;
	ld.global.nc.f32 	%f738, [%rd3+8];
	fma.rn.ftz.f32 	%f230, %f738, %f737, %f223;
	add.ftz.f32 	%f1286, %f187, 0f3F800000;
	setp.leu.ftz.f32 	%p89, %f186, 0f3C23D70A;
	@%p89 bra 	$L__BB0_111;

	add.ftz.f32 	%f739, %f186, 0f3F800000;
	div.approx.ftz.f32 	%f1286, %f1286, %f739;

$L__BB0_111:
	mov.f32 	%f741, 0f42C80000;
	min.ftz.f32 	%f742, %f1286, %f741;
	mov.f32 	%f743, 0f3DCCCCCD;
	max.ftz.f32 	%f744, %f743, %f742;
	ld.global.nc.f32 	%f745, [%rd4+12];
	fma.rn.ftz.f32 	%f234, %f744, %f745, %f209;
	setp.leu.ftz.f32 	%p90, %f234, 0f2EDBE6FF;
	mov.f32 	%f1287, 0f00000000;
	@%p90 bra 	$L__BB0_113;

	div.approx.ftz.f32 	%f1287, %f209, %f234;

$L__BB0_113:
	mov.f32 	%f746, 0f3F800000;
	sub.ftz.f32 	%f747, %f746, %f1287;
	mov.f32 	%f748, 0f2EDBE6FF;
	max.ftz.f32 	%f749, %f748, %f747;
	lg2.approx.ftz.f32 	%f750, %f749;
	mul.ftz.f32 	%f751, %f750, 0f3F317218;
	ld.global.nc.f32 	%f752, [%rd3+12];
	fma.rn.ftz.f32 	%f237, %f752, %f751, %f230;
	add.ftz.f32 	%f1288, %f189, 0f3F800000;
	setp.leu.ftz.f32 	%p91, %f188, 0f3C23D70A;
	@%p91 bra 	$L__BB0_115;

	add.ftz.f32 	%f753, %f188, 0f3F800000;
	div.approx.ftz.f32 	%f1288, %f1288, %f753;

$L__BB0_115:
	mov.f32 	%f755, 0f42C80000;
	min.ftz.f32 	%f756, %f1288, %f755;
	mov.f32 	%f757, 0f3DCCCCCD;
	max.ftz.f32 	%f758, %f757, %f756;
	ld.global.nc.f32 	%f759, [%rd4+16];
	fma.rn.ftz.f32 	%f241, %f758, %f759, %f209;
	setp.leu.ftz.f32 	%p92, %f241, 0f2EDBE6FF;
	mov.f32 	%f1289, 0f00000000;
	@%p92 bra 	$L__BB0_117;

	div.approx.ftz.f32 	%f1289, %f209, %f241;

$L__BB0_117:
	mov.f32 	%f760, 0f3F800000;
	sub.ftz.f32 	%f761, %f760, %f1289;
	mov.f32 	%f762, 0f2EDBE6FF;
	max.ftz.f32 	%f763, %f762, %f761;
	lg2.approx.ftz.f32 	%f764, %f763;
	mul.ftz.f32 	%f765, %f764, 0f3F317218;
	ld.global.nc.f32 	%f766, [%rd3+16];
	fma.rn.ftz.f32 	%f244, %f766, %f765, %f237;
	add.ftz.f32 	%f1290, %f191, 0f3F800000;
	setp.leu.ftz.f32 	%p93, %f190, 0f3C23D70A;
	@%p93 bra 	$L__BB0_119;

	add.ftz.f32 	%f767, %f190, 0f3F800000;
	div.approx.ftz.f32 	%f1290, %f1290, %f767;

$L__BB0_119:
	mov.f32 	%f769, 0f42C80000;
	min.ftz.f32 	%f770, %f1290, %f769;
	mov.f32 	%f771, 0f3DCCCCCD;
	max.ftz.f32 	%f772, %f771, %f770;
	ld.global.nc.f32 	%f773, [%rd4+20];
	fma.rn.ftz.f32 	%f248, %f772, %f773, %f209;
	setp.leu.ftz.f32 	%p94, %f248, 0f2EDBE6FF;
	mov.f32 	%f1291, 0f00000000;
	@%p94 bra 	$L__BB0_121;

	div.approx.ftz.f32 	%f1291, %f209, %f248;

$L__BB0_121:
	mov.f32 	%f774, 0f3F800000;
	sub.ftz.f32 	%f775, %f774, %f1291;
	mov.f32 	%f776, 0f2EDBE6FF;
	max.ftz.f32 	%f777, %f776, %f775;
	lg2.approx.ftz.f32 	%f778, %f777;
	mul.ftz.f32 	%f779, %f778, 0f3F317218;
	ld.global.nc.f32 	%f780, [%rd3+20];
	fma.rn.ftz.f32 	%f251, %f780, %f779, %f244;
	add.ftz.f32 	%f1292, %f193, 0f3F800000;
	setp.leu.ftz.f32 	%p95, %f192, 0f3C23D70A;
	@%p95 bra 	$L__BB0_123;

	add.ftz.f32 	%f781, %f192, 0f3F800000;
	div.approx.ftz.f32 	%f1292, %f1292, %f781;

$L__BB0_123:
	mov.f32 	%f783, 0f42C80000;
	min.ftz.f32 	%f784, %f1292, %f783;
	mov.f32 	%f785, 0f3DCCCCCD;
	max.ftz.f32 	%f786, %f785, %f784;
	ld.global.nc.f32 	%f787, [%rd4+24];
	fma.rn.ftz.f32 	%f255, %f786, %f787, %f209;
	setp.leu.ftz.f32 	%p96, %f255, 0f2EDBE6FF;
	mov.f32 	%f1293, 0f00000000;
	@%p96 bra 	$L__BB0_125;

	div.approx.ftz.f32 	%f1293, %f209, %f255;

$L__BB0_125:
	mov.f32 	%f788, 0f3F800000;
	sub.ftz.f32 	%f789, %f788, %f1293;
	mov.f32 	%f790, 0f2EDBE6FF;
	max.ftz.f32 	%f791, %f790, %f789;
	lg2.approx.ftz.f32 	%f792, %f791;
	mul.ftz.f32 	%f793, %f792, 0f3F317218;
	ld.global.nc.f32 	%f794, [%rd3+24];
	fma.rn.ftz.f32 	%f258, %f794, %f793, %f251;
	add.ftz.f32 	%f1294, %f195, 0f3F800000;
	setp.leu.ftz.f32 	%p97, %f194, 0f3C23D70A;
	@%p97 bra 	$L__BB0_127;

	add.ftz.f32 	%f795, %f194, 0f3F800000;
	div.approx.ftz.f32 	%f1294, %f1294, %f795;

$L__BB0_127:
	mov.f32 	%f797, 0f42C80000;
	min.ftz.f32 	%f798, %f1294, %f797;
	mov.f32 	%f799, 0f3DCCCCCD;
	max.ftz.f32 	%f800, %f799, %f798;
	ld.global.nc.f32 	%f801, [%rd4+28];
	fma.rn.ftz.f32 	%f262, %f800, %f801, %f209;
	setp.leu.ftz.f32 	%p98, %f262, 0f2EDBE6FF;
	mov.f32 	%f1295, 0f00000000;
	@%p98 bra 	$L__BB0_129;

	div.approx.ftz.f32 	%f1295, %f209, %f262;

$L__BB0_129:
	mov.f32 	%f802, 0f3F800000;
	sub.ftz.f32 	%f803, %f802, %f1295;
	mov.f32 	%f804, 0f2EDBE6FF;
	max.ftz.f32 	%f805, %f804, %f803;
	lg2.approx.ftz.f32 	%f806, %f805;
	mul.ftz.f32 	%f807, %f806, 0f3F317218;
	ld.global.nc.f32 	%f808, [%rd3+28];
	fma.rn.ftz.f32 	%f265, %f808, %f807, %f258;
	add.ftz.f32 	%f1296, %f197, 0f3F800000;
	setp.leu.ftz.f32 	%p99, %f196, 0f3C23D70A;
	@%p99 bra 	$L__BB0_131;

	add.ftz.f32 	%f809, %f196, 0f3F800000;
	div.approx.ftz.f32 	%f1296, %f1296, %f809;

$L__BB0_131:
	mov.f32 	%f811, 0f42C80000;
	min.ftz.f32 	%f812, %f1296, %f811;
	mov.f32 	%f813, 0f3DCCCCCD;
	max.ftz.f32 	%f814, %f813, %f812;
	ld.global.nc.f32 	%f815, [%rd4+32];
	fma.rn.ftz.f32 	%f269, %f814, %f815, %f209;
	setp.leu.ftz.f32 	%p100, %f269, 0f2EDBE6FF;
	mov.f32 	%f1297, 0f00000000;
	@%p100 bra 	$L__BB0_133;

	div.approx.ftz.f32 	%f1297, %f209, %f269;

$L__BB0_133:
	mov.f32 	%f816, 0f3F800000;
	sub.ftz.f32 	%f817, %f816, %f1297;
	mov.f32 	%f818, 0f2EDBE6FF;
	max.ftz.f32 	%f819, %f818, %f817;
	lg2.approx.ftz.f32 	%f820, %f819;
	mul.ftz.f32 	%f821, %f820, 0f3F317218;
	ld.global.nc.f32 	%f822, [%rd3+32];
	fma.rn.ftz.f32 	%f272, %f822, %f821, %f265;
	add.ftz.f32 	%f1298, %f199, 0f3F800000;
	setp.leu.ftz.f32 	%p101, %f198, 0f3C23D70A;
	@%p101 bra 	$L__BB0_135;

	add.ftz.f32 	%f823, %f198, 0f3F800000;
	div.approx.ftz.f32 	%f1298, %f1298, %f823;

$L__BB0_135:
	mov.f32 	%f825, 0f42C80000;
	min.ftz.f32 	%f826, %f1298, %f825;
	mov.f32 	%f827, 0f3DCCCCCD;
	max.ftz.f32 	%f828, %f827, %f826;
	ld.global.nc.f32 	%f829, [%rd4+36];
	fma.rn.ftz.f32 	%f276, %f828, %f829, %f209;
	setp.leu.ftz.f32 	%p102, %f276, 0f2EDBE6FF;
	mov.f32 	%f1299, 0f00000000;
	@%p102 bra 	$L__BB0_137;

	div.approx.ftz.f32 	%f1299, %f209, %f276;

$L__BB0_137:
	mov.f32 	%f830, 0f3F800000;
	sub.ftz.f32 	%f831, %f830, %f1299;
	mov.f32 	%f832, 0f2EDBE6FF;
	max.ftz.f32 	%f833, %f832, %f831;
	lg2.approx.ftz.f32 	%f834, %f833;
	mul.ftz.f32 	%f835, %f834, 0f3F317218;
	ld.global.nc.f32 	%f836, [%rd3+36];
	fma.rn.ftz.f32 	%f1360, %f836, %f835, %f272;
	bra.uni 	$L__BB0_262;

$L__BB0_179:
	setp.eq.s64 	%p123, %rd24, 0;
	@%p123 bra 	$L__BB0_221;

	setp.leu.ftz.f32 	%p124, %f181, 0f3C23D70A;
	@%p124 bra 	$L__BB0_182;

	add.ftz.f32 	%f967, %f181, 0f3F800000;
	div.approx.ftz.f32 	%f210, %f210, %f967;

$L__BB0_182:
	mov.f32 	%f969, 0f42C80000;
	min.ftz.f32 	%f970, %f210, %f969;
	mov.f32 	%f971, 0f3DCCCCCD;
	max.ftz.f32 	%f972, %f971, %f970;
	fma.rn.ftz.f32 	%f351, %f972, %f1278, %f209;
	setp.leu.ftz.f32 	%p125, %f351, 0f2EDBE6FF;
	mov.f32 	%f1321, 0f00000000;
	@%p125 bra 	$L__BB0_184;

	div.approx.ftz.f32 	%f1321, %f209, %f351;

$L__BB0_184:
	mov.f32 	%f973, 0f3F800000;
	sub.ftz.f32 	%f974, %f973, %f1321;
	mov.f32 	%f975, 0f2EDBE6FF;
	max.ftz.f32 	%f976, %f975, %f974;
	lg2.approx.ftz.f32 	%f977, %f976;
	mul.ftz.f32 	%f978, %f977, 0f3F317218;
	ld.global.nc.f32 	%f979, [%rd3];
	fma.rn.ftz.f32 	%f354, %f979, %f978, 0f00000000;
	add.ftz.f32 	%f1322, %f183, 0f3F800000;
	setp.leu.ftz.f32 	%p126, %f182, 0f3C23D70A;
	@%p126 bra 	$L__BB0_186;

	add.ftz.f32 	%f980, %f182, 0f3F800000;
	div.approx.ftz.f32 	%f1322, %f1322, %f980;

$L__BB0_186:
	mov.f32 	%f982, 0f42C80000;
	min.ftz.f32 	%f983, %f1322, %f982;
	mov.f32 	%f984, 0f3DCCCCCD;
	max.ftz.f32 	%f985, %f984, %f983;
	fma.rn.ftz.f32 	%f358, %f985, %f1276, %f209;
	setp.leu.ftz.f32 	%p127, %f358, 0f2EDBE6FF;
	mov.f32 	%f1323, 0f00000000;
	@%p127 bra 	$L__BB0_188;

	div.approx.ftz.f32 	%f1323, %f209, %f358;

$L__BB0_188:
	mov.f32 	%f986, 0f3F800000;
	sub.ftz.f32 	%f987, %f986, %f1323;
	mov.f32 	%f988, 0f2EDBE6FF;
	max.ftz.f32 	%f989, %f988, %f987;
	lg2.approx.ftz.f32 	%f990, %f989;
	mul.ftz.f32 	%f991, %f990, 0f3F317218;
	ld.global.nc.f32 	%f992, [%rd3+4];
	fma.rn.ftz.f32 	%f361, %f992, %f991, %f354;
	add.ftz.f32 	%f1324, %f185, 0f3F800000;
	setp.leu.ftz.f32 	%p128, %f184, 0f3C23D70A;
	@%p128 bra 	$L__BB0_190;

	add.ftz.f32 	%f993, %f184, 0f3F800000;
	div.approx.ftz.f32 	%f1324, %f1324, %f993;

$L__BB0_190:
	mov.f32 	%f995, 0f42C80000;
	min.ftz.f32 	%f996, %f1324, %f995;
	mov.f32 	%f997, 0f3DCCCCCD;
	max.ftz.f32 	%f998, %f997, %f996;
	fma.rn.ftz.f32 	%f365, %f998, %f1274, %f209;
	setp.leu.ftz.f32 	%p129, %f365, 0f2EDBE6FF;
	mov.f32 	%f1325, 0f00000000;
	@%p129 bra 	$L__BB0_192;

	div.approx.ftz.f32 	%f1325, %f209, %f365;

$L__BB0_192:
	mov.f32 	%f999, 0f3F800000;
	sub.ftz.f32 	%f1000, %f999, %f1325;
	mov.f32 	%f1001, 0f2EDBE6FF;
	max.ftz.f32 	%f1002, %f1001, %f1000;
	lg2.approx.ftz.f32 	%f1003, %f1002;
	mul.ftz.f32 	%f1004, %f1003, 0f3F317218;
	ld.global.nc.f32 	%f1005, [%rd3+8];
	fma.rn.ftz.f32 	%f368, %f1005, %f1004, %f361;
	add.ftz.f32 	%f1326, %f187, 0f3F800000;
	setp.leu.ftz.f32 	%p130, %f186, 0f3C23D70A;
	@%p130 bra 	$L__BB0_194;

	add.ftz.f32 	%f1006, %f186, 0f3F800000;
	div.approx.ftz.f32 	%f1326, %f1326, %f1006;

$L__BB0_194:
	mov.f32 	%f1008, 0f42C80000;
	min.ftz.f32 	%f1009, %f1326, %f1008;
	mov.f32 	%f1010, 0f3DCCCCCD;
	max.ftz.f32 	%f1011, %f1010, %f1009;
	fma.rn.ftz.f32 	%f372, %f1011, %f1272, %f209;
	setp.leu.ftz.f32 	%p131, %f372, 0f2EDBE6FF;
	mov.f32 	%f1327, 0f00000000;
	@%p131 bra 	$L__BB0_196;

	div.approx.ftz.f32 	%f1327, %f209, %f372;

$L__BB0_196:
	mov.f32 	%f1012, 0f3F800000;
	sub.ftz.f32 	%f1013, %f1012, %f1327;
	mov.f32 	%f1014, 0f2EDBE6FF;
	max.ftz.f32 	%f1015, %f1014, %f1013;
	lg2.approx.ftz.f32 	%f1016, %f1015;
	mul.ftz.f32 	%f1017, %f1016, 0f3F317218;
	ld.global.nc.f32 	%f1018, [%rd3+12];
	fma.rn.ftz.f32 	%f375, %f1018, %f1017, %f368;
	add.ftz.f32 	%f1328, %f189, 0f3F800000;
	setp.leu.ftz.f32 	%p132, %f188, 0f3C23D70A;
	@%p132 bra 	$L__BB0_198;

	add.ftz.f32 	%f1019, %f188, 0f3F800000;
	div.approx.ftz.f32 	%f1328, %f1328, %f1019;

$L__BB0_198:
	mov.f32 	%f1021, 0f42C80000;
	min.ftz.f32 	%f1022, %f1328, %f1021;
	mov.f32 	%f1023, 0f3DCCCCCD;
	max.ftz.f32 	%f1024, %f1023, %f1022;
	fma.rn.ftz.f32 	%f379, %f1024, %f1270, %f209;
	setp.leu.ftz.f32 	%p133, %f379, 0f2EDBE6FF;
	mov.f32 	%f1329, 0f00000000;
	@%p133 bra 	$L__BB0_200;

	div.approx.ftz.f32 	%f1329, %f209, %f379;

$L__BB0_200:
	mov.f32 	%f1025, 0f3F800000;
	sub.ftz.f32 	%f1026, %f1025, %f1329;
	mov.f32 	%f1027, 0f2EDBE6FF;
	max.ftz.f32 	%f1028, %f1027, %f1026;
	lg2.approx.ftz.f32 	%f1029, %f1028;
	mul.ftz.f32 	%f1030, %f1029, 0f3F317218;
	ld.global.nc.f32 	%f1031, [%rd3+16];
	fma.rn.ftz.f32 	%f382, %f1031, %f1030, %f375;
	add.ftz.f32 	%f1330, %f191, 0f3F800000;
	setp.leu.ftz.f32 	%p134, %f190, 0f3C23D70A;
	@%p134 bra 	$L__BB0_202;

	add.ftz.f32 	%f1032, %f190, 0f3F800000;
	div.approx.ftz.f32 	%f1330, %f1330, %f1032;

$L__BB0_202:
	mov.f32 	%f1034, 0f42C80000;
	min.ftz.f32 	%f1035, %f1330, %f1034;
	mov.f32 	%f1036, 0f3DCCCCCD;
	max.ftz.f32 	%f1037, %f1036, %f1035;
	fma.rn.ftz.f32 	%f386, %f1037, %f1268, %f209;
	setp.leu.ftz.f32 	%p135, %f386, 0f2EDBE6FF;
	mov.f32 	%f1331, 0f00000000;
	@%p135 bra 	$L__BB0_204;

	div.approx.ftz.f32 	%f1331, %f209, %f386;

$L__BB0_204:
	mov.f32 	%f1038, 0f3F800000;
	sub.ftz.f32 	%f1039, %f1038, %f1331;
	mov.f32 	%f1040, 0f2EDBE6FF;
	max.ftz.f32 	%f1041, %f1040, %f1039;
	lg2.approx.ftz.f32 	%f1042, %f1041;
	mul.ftz.f32 	%f1043, %f1042, 0f3F317218;
	ld.global.nc.f32 	%f1044, [%rd3+20];
	fma.rn.ftz.f32 	%f389, %f1044, %f1043, %f382;
	add.ftz.f32 	%f1332, %f193, 0f3F800000;
	setp.leu.ftz.f32 	%p136, %f192, 0f3C23D70A;
	@%p136 bra 	$L__BB0_206;

	add.ftz.f32 	%f1045, %f192, 0f3F800000;
	div.approx.ftz.f32 	%f1332, %f1332, %f1045;

$L__BB0_206:
	mov.f32 	%f1047, 0f42C80000;
	min.ftz.f32 	%f1048, %f1332, %f1047;
	mov.f32 	%f1049, 0f3DCCCCCD;
	max.ftz.f32 	%f1050, %f1049, %f1048;
	fma.rn.ftz.f32 	%f393, %f1050, %f1266, %f209;
	setp.leu.ftz.f32 	%p137, %f393, 0f2EDBE6FF;
	mov.f32 	%f1333, 0f00000000;
	@%p137 bra 	$L__BB0_208;

	div.approx.ftz.f32 	%f1333, %f209, %f393;

$L__BB0_208:
	mov.f32 	%f1051, 0f3F800000;
	sub.ftz.f32 	%f1052, %f1051, %f1333;
	mov.f32 	%f1053, 0f2EDBE6FF;
	max.ftz.f32 	%f1054, %f1053, %f1052;
	lg2.approx.ftz.f32 	%f1055, %f1054;
	mul.ftz.f32 	%f1056, %f1055, 0f3F317218;
	ld.global.nc.f32 	%f1057, [%rd3+24];
	fma.rn.ftz.f32 	%f396, %f1057, %f1056, %f389;
	add.ftz.f32 	%f1334, %f195, 0f3F800000;
	setp.leu.ftz.f32 	%p138, %f194, 0f3C23D70A;
	@%p138 bra 	$L__BB0_210;

	add.ftz.f32 	%f1058, %f194, 0f3F800000;
	div.approx.ftz.f32 	%f1334, %f1334, %f1058;

$L__BB0_210:
	mov.f32 	%f1060, 0f42C80000;
	min.ftz.f32 	%f1061, %f1334, %f1060;
	mov.f32 	%f1062, 0f3DCCCCCD;
	max.ftz.f32 	%f1063, %f1062, %f1061;
	fma.rn.ftz.f32 	%f400, %f1063, %f1264, %f209;
	setp.leu.ftz.f32 	%p139, %f400, 0f2EDBE6FF;
	mov.f32 	%f1335, 0f00000000;
	@%p139 bra 	$L__BB0_212;

	div.approx.ftz.f32 	%f1335, %f209, %f400;

$L__BB0_212:
	mov.f32 	%f1064, 0f3F800000;
	sub.ftz.f32 	%f1065, %f1064, %f1335;
	mov.f32 	%f1066, 0f2EDBE6FF;
	max.ftz.f32 	%f1067, %f1066, %f1065;
	lg2.approx.ftz.f32 	%f1068, %f1067;
	mul.ftz.f32 	%f1069, %f1068, 0f3F317218;
	ld.global.nc.f32 	%f1070, [%rd3+28];
	fma.rn.ftz.f32 	%f403, %f1070, %f1069, %f396;
	add.ftz.f32 	%f1336, %f197, 0f3F800000;
	setp.leu.ftz.f32 	%p140, %f196, 0f3C23D70A;
	@%p140 bra 	$L__BB0_214;

	add.ftz.f32 	%f1071, %f196, 0f3F800000;
	div.approx.ftz.f32 	%f1336, %f1336, %f1071;

$L__BB0_214:
	mov.f32 	%f1073, 0f42C80000;
	min.ftz.f32 	%f1074, %f1336, %f1073;
	mov.f32 	%f1075, 0f3DCCCCCD;
	max.ftz.f32 	%f1076, %f1075, %f1074;
	fma.rn.ftz.f32 	%f407, %f1076, %f1262, %f209;
	setp.leu.ftz.f32 	%p141, %f407, 0f2EDBE6FF;
	mov.f32 	%f1337, 0f00000000;
	@%p141 bra 	$L__BB0_216;

	div.approx.ftz.f32 	%f1337, %f209, %f407;

$L__BB0_216:
	mov.f32 	%f1077, 0f3F800000;
	sub.ftz.f32 	%f1078, %f1077, %f1337;
	mov.f32 	%f1079, 0f2EDBE6FF;
	max.ftz.f32 	%f1080, %f1079, %f1078;
	lg2.approx.ftz.f32 	%f1081, %f1080;
	mul.ftz.f32 	%f1082, %f1081, 0f3F317218;
	ld.global.nc.f32 	%f1083, [%rd3+32];
	fma.rn.ftz.f32 	%f410, %f1083, %f1082, %f403;
	add.ftz.f32 	%f1338, %f199, 0f3F800000;
	setp.leu.ftz.f32 	%p142, %f198, 0f3C23D70A;
	@%p142 bra 	$L__BB0_218;

	add.ftz.f32 	%f1084, %f198, 0f3F800000;
	div.approx.ftz.f32 	%f1338, %f1338, %f1084;

$L__BB0_218:
	mov.f32 	%f1086, 0f42C80000;
	min.ftz.f32 	%f1087, %f1338, %f1086;
	mov.f32 	%f1088, 0f3DCCCCCD;
	max.ftz.f32 	%f1089, %f1088, %f1087;
	fma.rn.ftz.f32 	%f414, %f1089, %f1260, %f209;
	setp.leu.ftz.f32 	%p143, %f414, 0f2EDBE6FF;
	mov.f32 	%f1339, 0f00000000;
	@%p143 bra 	$L__BB0_220;

	div.approx.ftz.f32 	%f1339, %f209, %f414;

$L__BB0_220:
	mov.f32 	%f1090, 0f3F800000;
	sub.ftz.f32 	%f1091, %f1090, %f1339;
	mov.f32 	%f1092, 0f2EDBE6FF;
	max.ftz.f32 	%f1093, %f1092, %f1091;
	lg2.approx.ftz.f32 	%f1094, %f1093;
	mul.ftz.f32 	%f1095, %f1094, 0f3F317218;
	ld.global.nc.f32 	%f1096, [%rd3+36];
	fma.rn.ftz.f32 	%f1360, %f1096, %f1095, %f410;
	bra.uni 	$L__BB0_262;

$L__BB0_138:
	setp.leu.ftz.f32 	%p103, %f181, 0f3C23D70A;
	@%p103 bra 	$L__BB0_140;

	add.ftz.f32 	%f837, %f181, 0f3F800000;
	div.approx.ftz.f32 	%f210, %f210, %f837;

$L__BB0_140:
	mov.f32 	%f839, 0f42C80000;
	min.ftz.f32 	%f840, %f210, %f839;
	mov.f32 	%f841, 0f3DCCCCCD;
	max.ftz.f32 	%f842, %f841, %f840;
	ld.global.nc.f32 	%f843, [%rd4];
	fma.rn.ftz.f32 	%f282, %f842, %f843, %f209;
	setp.leu.ftz.f32 	%p104, %f282, 0f2EDBE6FF;
	mov.f32 	%f1301, 0f00000000;
	@%p104 bra 	$L__BB0_142;

	div.approx.ftz.f32 	%f1301, %f209, %f282;

$L__BB0_142:
	mov.f32 	%f844, 0f3F800000;
	sub.ftz.f32 	%f845, %f844, %f1301;
	mov.f32 	%f846, 0f2EDBE6FF;
	max.ftz.f32 	%f847, %f846, %f845;
	lg2.approx.ftz.f32 	%f848, %f847;
	mul.ftz.f32 	%f849, %f848, 0f3F317218;
	fma.rn.ftz.f32 	%f285, %f1277, %f849, 0f00000000;
	add.ftz.f32 	%f1302, %f183, 0f3F800000;
	setp.leu.ftz.f32 	%p105, %f182, 0f3C23D70A;
	@%p105 bra 	$L__BB0_144;

	add.ftz.f32 	%f850, %f182, 0f3F800000;
	div.approx.ftz.f32 	%f1302, %f1302, %f850;

$L__BB0_144:
	mov.f32 	%f852, 0f42C80000;
	min.ftz.f32 	%f853, %f1302, %f852;
	mov.f32 	%f854, 0f3DCCCCCD;
	max.ftz.f32 	%f855, %f854, %f853;
	ld.global.nc.f32 	%f856, [%rd4+4];
	fma.rn.ftz.f32 	%f289, %f855, %f856, %f209;
	setp.leu.ftz.f32 	%p106, %f289, 0f2EDBE6FF;
	mov.f32 	%f1303, 0f00000000;
	@%p106 bra 	$L__BB0_146;

	div.approx.ftz.f32 	%f1303, %f209, %f289;

$L__BB0_146:
	mov.f32 	%f857, 0f3F800000;
	sub.ftz.f32 	%f858, %f857, %f1303;
	mov.f32 	%f859, 0f2EDBE6FF;
	max.ftz.f32 	%f860, %f859, %f858;
	lg2.approx.ftz.f32 	%f861, %f860;
	mul.ftz.f32 	%f862, %f861, 0f3F317218;
	fma.rn.ftz.f32 	%f292, %f1275, %f862, %f285;
	add.ftz.f32 	%f1304, %f185, 0f3F800000;
	setp.leu.ftz.f32 	%p107, %f184, 0f3C23D70A;
	@%p107 bra 	$L__BB0_148;

	add.ftz.f32 	%f863, %f184, 0f3F800000;
	div.approx.ftz.f32 	%f1304, %f1304, %f863;

$L__BB0_148:
	mov.f32 	%f865, 0f42C80000;
	min.ftz.f32 	%f866, %f1304, %f865;
	mov.f32 	%f867, 0f3DCCCCCD;
	max.ftz.f32 	%f868, %f867, %f866;
	ld.global.nc.f32 	%f869, [%rd4+8];
	fma.rn.ftz.f32 	%f296, %f868, %f869, %f209;
	setp.leu.ftz.f32 	%p108, %f296, 0f2EDBE6FF;
	mov.f32 	%f1305, 0f00000000;
	@%p108 bra 	$L__BB0_150;

	div.approx.ftz.f32 	%f1305, %f209, %f296;

$L__BB0_150:
	mov.f32 	%f870, 0f3F800000;
	sub.ftz.f32 	%f871, %f870, %f1305;
	mov.f32 	%f872, 0f2EDBE6FF;
	max.ftz.f32 	%f873, %f872, %f871;
	lg2.approx.ftz.f32 	%f874, %f873;
	mul.ftz.f32 	%f875, %f874, 0f3F317218;
	fma.rn.ftz.f32 	%f299, %f1273, %f875, %f292;
	add.ftz.f32 	%f1306, %f187, 0f3F800000;
	setp.leu.ftz.f32 	%p109, %f186, 0f3C23D70A;
	@%p109 bra 	$L__BB0_152;

	add.ftz.f32 	%f876, %f186, 0f3F800000;
	div.approx.ftz.f32 	%f1306, %f1306, %f876;

$L__BB0_152:
	mov.f32 	%f878, 0f42C80000;
	min.ftz.f32 	%f879, %f1306, %f878;
	mov.f32 	%f880, 0f3DCCCCCD;
	max.ftz.f32 	%f881, %f880, %f879;
	ld.global.nc.f32 	%f882, [%rd4+12];
	fma.rn.ftz.f32 	%f303, %f881, %f882, %f209;
	setp.leu.ftz.f32 	%p110, %f303, 0f2EDBE6FF;
	mov.f32 	%f1307, 0f00000000;
	@%p110 bra 	$L__BB0_154;

	div.approx.ftz.f32 	%f1307, %f209, %f303;

$L__BB0_154:
	mov.f32 	%f883, 0f3F800000;
	sub.ftz.f32 	%f884, %f883, %f1307;
	mov.f32 	%f885, 0f2EDBE6FF;
	max.ftz.f32 	%f886, %f885, %f884;
	lg2.approx.ftz.f32 	%f887, %f886;
	mul.ftz.f32 	%f888, %f887, 0f3F317218;
	fma.rn.ftz.f32 	%f306, %f1271, %f888, %f299;
	add.ftz.f32 	%f1308, %f189, 0f3F800000;
	setp.leu.ftz.f32 	%p111, %f188, 0f3C23D70A;
	@%p111 bra 	$L__BB0_156;

	add.ftz.f32 	%f889, %f188, 0f3F800000;
	div.approx.ftz.f32 	%f1308, %f1308, %f889;

$L__BB0_156:
	mov.f32 	%f891, 0f42C80000;
	min.ftz.f32 	%f892, %f1308, %f891;
	mov.f32 	%f893, 0f3DCCCCCD;
	max.ftz.f32 	%f894, %f893, %f892;
	ld.global.nc.f32 	%f895, [%rd4+16];
	fma.rn.ftz.f32 	%f310, %f894, %f895, %f209;
	setp.leu.ftz.f32 	%p112, %f310, 0f2EDBE6FF;
	mov.f32 	%f1309, 0f00000000;
	@%p112 bra 	$L__BB0_158;

	div.approx.ftz.f32 	%f1309, %f209, %f310;

$L__BB0_158:
	mov.f32 	%f896, 0f3F800000;
	sub.ftz.f32 	%f897, %f896, %f1309;
	mov.f32 	%f898, 0f2EDBE6FF;
	max.ftz.f32 	%f899, %f898, %f897;
	lg2.approx.ftz.f32 	%f900, %f899;
	mul.ftz.f32 	%f901, %f900, 0f3F317218;
	fma.rn.ftz.f32 	%f313, %f1269, %f901, %f306;
	add.ftz.f32 	%f1310, %f191, 0f3F800000;
	setp.leu.ftz.f32 	%p113, %f190, 0f3C23D70A;
	@%p113 bra 	$L__BB0_160;

	add.ftz.f32 	%f902, %f190, 0f3F800000;
	div.approx.ftz.f32 	%f1310, %f1310, %f902;

$L__BB0_160:
	mov.f32 	%f904, 0f42C80000;
	min.ftz.f32 	%f905, %f1310, %f904;
	mov.f32 	%f906, 0f3DCCCCCD;
	max.ftz.f32 	%f907, %f906, %f905;
	ld.global.nc.f32 	%f908, [%rd4+20];
	fma.rn.ftz.f32 	%f317, %f907, %f908, %f209;
	setp.leu.ftz.f32 	%p114, %f317, 0f2EDBE6FF;
	mov.f32 	%f1311, 0f00000000;
	@%p114 bra 	$L__BB0_162;

	div.approx.ftz.f32 	%f1311, %f209, %f317;

$L__BB0_162:
	mov.f32 	%f909, 0f3F800000;
	sub.ftz.f32 	%f910, %f909, %f1311;
	mov.f32 	%f911, 0f2EDBE6FF;
	max.ftz.f32 	%f912, %f911, %f910;
	lg2.approx.ftz.f32 	%f913, %f912;
	mul.ftz.f32 	%f914, %f913, 0f3F317218;
	fma.rn.ftz.f32 	%f320, %f1267, %f914, %f313;
	add.ftz.f32 	%f1312, %f193, 0f3F800000;
	setp.leu.ftz.f32 	%p115, %f192, 0f3C23D70A;
	@%p115 bra 	$L__BB0_164;

	add.ftz.f32 	%f915, %f192, 0f3F800000;
	div.approx.ftz.f32 	%f1312, %f1312, %f915;

$L__BB0_164:
	mov.f32 	%f917, 0f42C80000;
	min.ftz.f32 	%f918, %f1312, %f917;
	mov.f32 	%f919, 0f3DCCCCCD;
	max.ftz.f32 	%f920, %f919, %f918;
	ld.global.nc.f32 	%f921, [%rd4+24];
	fma.rn.ftz.f32 	%f324, %f920, %f921, %f209;
	setp.leu.ftz.f32 	%p116, %f324, 0f2EDBE6FF;
	mov.f32 	%f1313, 0f00000000;
	@%p116 bra 	$L__BB0_166;

	div.approx.ftz.f32 	%f1313, %f209, %f324;

$L__BB0_166:
	mov.f32 	%f922, 0f3F800000;
	sub.ftz.f32 	%f923, %f922, %f1313;
	mov.f32 	%f924, 0f2EDBE6FF;
	max.ftz.f32 	%f925, %f924, %f923;
	lg2.approx.ftz.f32 	%f926, %f925;
	mul.ftz.f32 	%f927, %f926, 0f3F317218;
	fma.rn.ftz.f32 	%f327, %f1265, %f927, %f320;
	add.ftz.f32 	%f1314, %f195, 0f3F800000;
	setp.leu.ftz.f32 	%p117, %f194, 0f3C23D70A;
	@%p117 bra 	$L__BB0_168;

	add.ftz.f32 	%f928, %f194, 0f3F800000;
	div.approx.ftz.f32 	%f1314, %f1314, %f928;

$L__BB0_168:
	mov.f32 	%f930, 0f42C80000;
	min.ftz.f32 	%f931, %f1314, %f930;
	mov.f32 	%f932, 0f3DCCCCCD;
	max.ftz.f32 	%f933, %f932, %f931;
	ld.global.nc.f32 	%f934, [%rd4+28];
	fma.rn.ftz.f32 	%f331, %f933, %f934, %f209;
	setp.leu.ftz.f32 	%p118, %f331, 0f2EDBE6FF;
	mov.f32 	%f1315, 0f00000000;
	@%p118 bra 	$L__BB0_170;

	div.approx.ftz.f32 	%f1315, %f209, %f331;

$L__BB0_170:
	mov.f32 	%f935, 0f3F800000;
	sub.ftz.f32 	%f936, %f935, %f1315;
	mov.f32 	%f937, 0f2EDBE6FF;
	max.ftz.f32 	%f938, %f937, %f936;
	lg2.approx.ftz.f32 	%f939, %f938;
	mul.ftz.f32 	%f940, %f939, 0f3F317218;
	fma.rn.ftz.f32 	%f334, %f1263, %f940, %f327;
	add.ftz.f32 	%f1316, %f197, 0f3F800000;
	setp.leu.ftz.f32 	%p119, %f196, 0f3C23D70A;
	@%p119 bra 	$L__BB0_172;

	add.ftz.f32 	%f941, %f196, 0f3F800000;
	div.approx.ftz.f32 	%f1316, %f1316, %f941;

$L__BB0_172:
	mov.f32 	%f943, 0f42C80000;
	min.ftz.f32 	%f944, %f1316, %f943;
	mov.f32 	%f945, 0f3DCCCCCD;
	max.ftz.f32 	%f946, %f945, %f944;
	ld.global.nc.f32 	%f947, [%rd4+32];
	fma.rn.ftz.f32 	%f338, %f946, %f947, %f209;
	setp.leu.ftz.f32 	%p120, %f338, 0f2EDBE6FF;
	mov.f32 	%f1317, 0f00000000;
	@%p120 bra 	$L__BB0_174;

	div.approx.ftz.f32 	%f1317, %f209, %f338;

$L__BB0_174:
	mov.f32 	%f948, 0f3F800000;
	sub.ftz.f32 	%f949, %f948, %f1317;
	mov.f32 	%f950, 0f2EDBE6FF;
	max.ftz.f32 	%f951, %f950, %f949;
	lg2.approx.ftz.f32 	%f952, %f951;
	mul.ftz.f32 	%f953, %f952, 0f3F317218;
	fma.rn.ftz.f32 	%f341, %f1261, %f953, %f334;
	add.ftz.f32 	%f1318, %f199, 0f3F800000;
	setp.leu.ftz.f32 	%p121, %f198, 0f3C23D70A;
	@%p121 bra 	$L__BB0_176;

	add.ftz.f32 	%f954, %f198, 0f3F800000;
	div.approx.ftz.f32 	%f1318, %f1318, %f954;

$L__BB0_176:
	mov.f32 	%f956, 0f42C80000;
	min.ftz.f32 	%f957, %f1318, %f956;
	mov.f32 	%f958, 0f3DCCCCCD;
	max.ftz.f32 	%f959, %f958, %f957;
	ld.global.nc.f32 	%f960, [%rd4+36];
	fma.rn.ftz.f32 	%f345, %f959, %f960, %f209;
	setp.leu.ftz.f32 	%p122, %f345, 0f2EDBE6FF;
	mov.f32 	%f1319, 0f00000000;
	@%p122 bra 	$L__BB0_178;

	div.approx.ftz.f32 	%f1319, %f209, %f345;

$L__BB0_178:
	mov.f32 	%f961, 0f3F800000;
	sub.ftz.f32 	%f962, %f961, %f1319;
	mov.f32 	%f963, 0f2EDBE6FF;
	max.ftz.f32 	%f964, %f963, %f962;
	lg2.approx.ftz.f32 	%f965, %f964;
	mul.ftz.f32 	%f966, %f965, 0f3F317218;
	fma.rn.ftz.f32 	%f1360, %f1259, %f966, %f341;
	bra.uni 	$L__BB0_262;

$L__BB0_221:
	setp.leu.ftz.f32 	%p144, %f181, 0f3C23D70A;
	@%p144 bra 	$L__BB0_223;

	add.ftz.f32 	%f1097, %f181, 0f3F800000;
	div.approx.ftz.f32 	%f210, %f210, %f1097;

$L__BB0_223:
	mov.f32 	%f1099, 0f42C80000;
	min.ftz.f32 	%f1100, %f210, %f1099;
	mov.f32 	%f1101, 0f3DCCCCCD;
	max.ftz.f32 	%f1102, %f1101, %f1100;
	fma.rn.ftz.f32 	%f420, %f1102, %f1278, %f209;
	setp.leu.ftz.f32 	%p145, %f420, 0f2EDBE6FF;
	mov.f32 	%f1341, 0f00000000;
	@%p145 bra 	$L__BB0_225;

	div.approx.ftz.f32 	%f1341, %f209, %f420;

$L__BB0_225:
	mov.f32 	%f1103, 0f3F800000;
	sub.ftz.f32 	%f1104, %f1103, %f1341;
	mov.f32 	%f1105, 0f2EDBE6FF;
	max.ftz.f32 	%f1106, %f1105, %f1104;
	lg2.approx.ftz.f32 	%f1107, %f1106;
	mul.ftz.f32 	%f1108, %f1107, 0f3F317218;
	fma.rn.ftz.f32 	%f423, %f1277, %f1108, 0f00000000;
	add.ftz.f32 	%f1342, %f183, 0f3F800000;
	setp.leu.ftz.f32 	%p146, %f182, 0f3C23D70A;
	@%p146 bra 	$L__BB0_227;

	add.ftz.f32 	%f1109, %f182, 0f3F800000;
	div.approx.ftz.f32 	%f1342, %f1342, %f1109;

$L__BB0_227:
	mov.f32 	%f1111, 0f42C80000;
	min.ftz.f32 	%f1112, %f1342, %f1111;
	mov.f32 	%f1113, 0f3DCCCCCD;
	max.ftz.f32 	%f1114, %f1113, %f1112;
	fma.rn.ftz.f32 	%f427, %f1114, %f1276, %f209;
	setp.leu.ftz.f32 	%p147, %f427, 0f2EDBE6FF;
	mov.f32 	%f1343, 0f00000000;
	@%p147 bra 	$L__BB0_229;

	div.approx.ftz.f32 	%f1343, %f209, %f427;

$L__BB0_229:
	mov.f32 	%f1115, 0f3F800000;
	sub.ftz.f32 	%f1116, %f1115, %f1343;
	mov.f32 	%f1117, 0f2EDBE6FF;
	max.ftz.f32 	%f1118, %f1117, %f1116;
	lg2.approx.ftz.f32 	%f1119, %f1118;
	mul.ftz.f32 	%f1120, %f1119, 0f3F317218;
	fma.rn.ftz.f32 	%f430, %f1275, %f1120, %f423;
	add.ftz.f32 	%f1344, %f185, 0f3F800000;
	setp.leu.ftz.f32 	%p148, %f184, 0f3C23D70A;
	@%p148 bra 	$L__BB0_231;

	add.ftz.f32 	%f1121, %f184, 0f3F800000;
	div.approx.ftz.f32 	%f1344, %f1344, %f1121;

$L__BB0_231:
	mov.f32 	%f1123, 0f42C80000;
	min.ftz.f32 	%f1124, %f1344, %f1123;
	mov.f32 	%f1125, 0f3DCCCCCD;
	max.ftz.f32 	%f1126, %f1125, %f1124;
	fma.rn.ftz.f32 	%f434, %f1126, %f1274, %f209;
	setp.leu.ftz.f32 	%p149, %f434, 0f2EDBE6FF;
	mov.f32 	%f1345, 0f00000000;
	@%p149 bra 	$L__BB0_233;

	div.approx.ftz.f32 	%f1345, %f209, %f434;

$L__BB0_233:
	mov.f32 	%f1127, 0f3F800000;
	sub.ftz.f32 	%f1128, %f1127, %f1345;
	mov.f32 	%f1129, 0f2EDBE6FF;
	max.ftz.f32 	%f1130, %f1129, %f1128;
	lg2.approx.ftz.f32 	%f1131, %f1130;
	mul.ftz.f32 	%f1132, %f1131, 0f3F317218;
	fma.rn.ftz.f32 	%f437, %f1273, %f1132, %f430;
	add.ftz.f32 	%f1346, %f187, 0f3F800000;
	setp.leu.ftz.f32 	%p150, %f186, 0f3C23D70A;
	@%p150 bra 	$L__BB0_235;

	add.ftz.f32 	%f1133, %f186, 0f3F800000;
	div.approx.ftz.f32 	%f1346, %f1346, %f1133;

$L__BB0_235:
	mov.f32 	%f1135, 0f42C80000;
	min.ftz.f32 	%f1136, %f1346, %f1135;
	mov.f32 	%f1137, 0f3DCCCCCD;
	max.ftz.f32 	%f1138, %f1137, %f1136;
	fma.rn.ftz.f32 	%f441, %f1138, %f1272, %f209;
	setp.leu.ftz.f32 	%p151, %f441, 0f2EDBE6FF;
	mov.f32 	%f1347, 0f00000000;
	@%p151 bra 	$L__BB0_237;

	div.approx.ftz.f32 	%f1347, %f209, %f441;

$L__BB0_237:
	mov.f32 	%f1139, 0f3F800000;
	sub.ftz.f32 	%f1140, %f1139, %f1347;
	mov.f32 	%f1141, 0f2EDBE6FF;
	max.ftz.f32 	%f1142, %f1141, %f1140;
	lg2.approx.ftz.f32 	%f1143, %f1142;
	mul.ftz.f32 	%f1144, %f1143, 0f3F317218;
	fma.rn.ftz.f32 	%f444, %f1271, %f1144, %f437;
	add.ftz.f32 	%f1348, %f189, 0f3F800000;
	setp.leu.ftz.f32 	%p152, %f188, 0f3C23D70A;
	@%p152 bra 	$L__BB0_239;

	add.ftz.f32 	%f1145, %f188, 0f3F800000;
	div.approx.ftz.f32 	%f1348, %f1348, %f1145;

$L__BB0_239:
	mov.f32 	%f1147, 0f42C80000;
	min.ftz.f32 	%f1148, %f1348, %f1147;
	mov.f32 	%f1149, 0f3DCCCCCD;
	max.ftz.f32 	%f1150, %f1149, %f1148;
	fma.rn.ftz.f32 	%f448, %f1150, %f1270, %f209;
	setp.leu.ftz.f32 	%p153, %f448, 0f2EDBE6FF;
	mov.f32 	%f1349, 0f00000000;
	@%p153 bra 	$L__BB0_241;

	div.approx.ftz.f32 	%f1349, %f209, %f448;

$L__BB0_241:
	mov.f32 	%f1151, 0f3F800000;
	sub.ftz.f32 	%f1152, %f1151, %f1349;
	mov.f32 	%f1153, 0f2EDBE6FF;
	max.ftz.f32 	%f1154, %f1153, %f1152;
	lg2.approx.ftz.f32 	%f1155, %f1154;
	mul.ftz.f32 	%f1156, %f1155, 0f3F317218;
	fma.rn.ftz.f32 	%f451, %f1269, %f1156, %f444;
	add.ftz.f32 	%f1350, %f191, 0f3F800000;
	setp.leu.ftz.f32 	%p154, %f190, 0f3C23D70A;
	@%p154 bra 	$L__BB0_243;

	add.ftz.f32 	%f1157, %f190, 0f3F800000;
	div.approx.ftz.f32 	%f1350, %f1350, %f1157;

$L__BB0_243:
	mov.f32 	%f1159, 0f42C80000;
	min.ftz.f32 	%f1160, %f1350, %f1159;
	mov.f32 	%f1161, 0f3DCCCCCD;
	max.ftz.f32 	%f1162, %f1161, %f1160;
	fma.rn.ftz.f32 	%f455, %f1162, %f1268, %f209;
	setp.leu.ftz.f32 	%p155, %f455, 0f2EDBE6FF;
	mov.f32 	%f1351, 0f00000000;
	@%p155 bra 	$L__BB0_245;

	div.approx.ftz.f32 	%f1351, %f209, %f455;

$L__BB0_245:
	mov.f32 	%f1163, 0f3F800000;
	sub.ftz.f32 	%f1164, %f1163, %f1351;
	mov.f32 	%f1165, 0f2EDBE6FF;
	max.ftz.f32 	%f1166, %f1165, %f1164;
	lg2.approx.ftz.f32 	%f1167, %f1166;
	mul.ftz.f32 	%f1168, %f1167, 0f3F317218;
	fma.rn.ftz.f32 	%f458, %f1267, %f1168, %f451;
	add.ftz.f32 	%f1352, %f193, 0f3F800000;
	setp.leu.ftz.f32 	%p156, %f192, 0f3C23D70A;
	@%p156 bra 	$L__BB0_247;

	add.ftz.f32 	%f1169, %f192, 0f3F800000;
	div.approx.ftz.f32 	%f1352, %f1352, %f1169;

$L__BB0_247:
	mov.f32 	%f1171, 0f42C80000;
	min.ftz.f32 	%f1172, %f1352, %f1171;
	mov.f32 	%f1173, 0f3DCCCCCD;
	max.ftz.f32 	%f1174, %f1173, %f1172;
	fma.rn.ftz.f32 	%f462, %f1174, %f1266, %f209;
	setp.leu.ftz.f32 	%p157, %f462, 0f2EDBE6FF;
	mov.f32 	%f1353, 0f00000000;
	@%p157 bra 	$L__BB0_249;

	div.approx.ftz.f32 	%f1353, %f209, %f462;

$L__BB0_249:
	mov.f32 	%f1175, 0f3F800000;
	sub.ftz.f32 	%f1176, %f1175, %f1353;
	mov.f32 	%f1177, 0f2EDBE6FF;
	max.ftz.f32 	%f1178, %f1177, %f1176;
	lg2.approx.ftz.f32 	%f1179, %f1178;
	mul.ftz.f32 	%f1180, %f1179, 0f3F317218;
	fma.rn.ftz.f32 	%f465, %f1265, %f1180, %f458;
	add.ftz.f32 	%f1354, %f195, 0f3F800000;
	setp.leu.ftz.f32 	%p158, %f194, 0f3C23D70A;
	@%p158 bra 	$L__BB0_251;

	add.ftz.f32 	%f1181, %f194, 0f3F800000;
	div.approx.ftz.f32 	%f1354, %f1354, %f1181;

$L__BB0_251:
	mov.f32 	%f1183, 0f42C80000;
	min.ftz.f32 	%f1184, %f1354, %f1183;
	mov.f32 	%f1185, 0f3DCCCCCD;
	max.ftz.f32 	%f1186, %f1185, %f1184;
	fma.rn.ftz.f32 	%f469, %f1186, %f1264, %f209;
	setp.leu.ftz.f32 	%p159, %f469, 0f2EDBE6FF;
	mov.f32 	%f1355, 0f00000000;
	@%p159 bra 	$L__BB0_253;

	div.approx.ftz.f32 	%f1355, %f209, %f469;

$L__BB0_253:
	mov.f32 	%f1187, 0f3F800000;
	sub.ftz.f32 	%f1188, %f1187, %f1355;
	mov.f32 	%f1189, 0f2EDBE6FF;
	max.ftz.f32 	%f1190, %f1189, %f1188;
	lg2.approx.ftz.f32 	%f1191, %f1190;
	mul.ftz.f32 	%f1192, %f1191, 0f3F317218;
	fma.rn.ftz.f32 	%f472, %f1263, %f1192, %f465;
	add.ftz.f32 	%f1356, %f197, 0f3F800000;
	setp.leu.ftz.f32 	%p160, %f196, 0f3C23D70A;
	@%p160 bra 	$L__BB0_255;

	add.ftz.f32 	%f1193, %f196, 0f3F800000;
	div.approx.ftz.f32 	%f1356, %f1356, %f1193;

$L__BB0_255:
	mov.f32 	%f1195, 0f42C80000;
	min.ftz.f32 	%f1196, %f1356, %f1195;
	mov.f32 	%f1197, 0f3DCCCCCD;
	max.ftz.f32 	%f1198, %f1197, %f1196;
	fma.rn.ftz.f32 	%f476, %f1198, %f1262, %f209;
	setp.leu.ftz.f32 	%p161, %f476, 0f2EDBE6FF;
	mov.f32 	%f1357, 0f00000000;
	@%p161 bra 	$L__BB0_257;

	div.approx.ftz.f32 	%f1357, %f209, %f476;

$L__BB0_257:
	mov.f32 	%f1199, 0f3F800000;
	sub.ftz.f32 	%f1200, %f1199, %f1357;
	mov.f32 	%f1201, 0f2EDBE6FF;
	max.ftz.f32 	%f1202, %f1201, %f1200;
	lg2.approx.ftz.f32 	%f1203, %f1202;
	mul.ftz.f32 	%f1204, %f1203, 0f3F317218;
	fma.rn.ftz.f32 	%f479, %f1261, %f1204, %f472;
	add.ftz.f32 	%f1358, %f199, 0f3F800000;
	setp.leu.ftz.f32 	%p162, %f198, 0f3C23D70A;
	@%p162 bra 	$L__BB0_259;

	add.ftz.f32 	%f1205, %f198, 0f3F800000;
	div.approx.ftz.f32 	%f1358, %f1358, %f1205;

$L__BB0_259:
	mov.f32 	%f1207, 0f42C80000;
	min.ftz.f32 	%f1208, %f1358, %f1207;
	mov.f32 	%f1209, 0f3DCCCCCD;
	max.ftz.f32 	%f1210, %f1209, %f1208;
	fma.rn.ftz.f32 	%f483, %f1210, %f1260, %f209;
	setp.leu.ftz.f32 	%p163, %f483, 0f2EDBE6FF;
	mov.f32 	%f1359, 0f00000000;
	@%p163 bra 	$L__BB0_261;

	div.approx.ftz.f32 	%f1359, %f209, %f483;

$L__BB0_261:
	mov.f32 	%f1211, 0f3F800000;
	sub.ftz.f32 	%f1212, %f1211, %f1359;
	mov.f32 	%f1213, 0f2EDBE6FF;
	max.ftz.f32 	%f1214, %f1213, %f1212;
	lg2.approx.ftz.f32 	%f1215, %f1214;
	mul.ftz.f32 	%f1216, %f1215, 0f3F317218;
	fma.rn.ftz.f32 	%f1360, %f1259, %f1216, %f479;

$L__BB0_262:
	mul.ftz.f32 	%f1217, %f1360, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1218, %f1217;
	mov.f32 	%f1219, 0f3F800000;
	sub.ftz.f32 	%f1361, %f1219, %f1218;

$L__BB0_263:
	setp.leu.ftz.f32 	%p164, %f1361, 0f322BCC77;
	@%p164 bra 	$L__BB0_265;

	cvt.ftz.f64.f32 	%fd79, %f180;
	mul.f64 	%fd80, %fd11, %fd79;
	cvt.ftz.f64.f32 	%fd81, %f1361;
	fma.rn.f64 	%fd206, %fd80, %fd81, %fd206;

$L__BB0_265:
	add.s32 	%r194, %r194, 10;
	add.s64 	%rd86, %rd86, %rd10;
	add.s32 	%r195, %r195, 1;
	setp.lt.s32 	%p165, %r195, %r57;
	@%p165 bra 	$L__BB0_88;

$L__BB0_266:
	add.s32 	%r193, %r193, 32;
	setp.gt.s32 	%p166, %r3, %r193;
	setp.lt.s32 	%p167, %r193, %r59;
	and.pred  	%p168, %p166, %p167;
	@%p168 bra 	$L__BB0_85;

$L__BB0_267:
	// begin inline asm
	mov.b64 {%r135,%r136}, %fd206;
	// end inline asm
	mov.u32 	%r155, 2;
	mov.u32 	%r156, 31;
	mov.u32 	%r157, 16;
	mov.u32 	%r158, -1;
	shfl.sync.down.b32 	%r138|%p169, %r136, %r157, %r156, %r158;
	shfl.sync.down.b32 	%r137|%p170, %r135, %r157, %r156, %r158;
	// begin inline asm
	mov.b64 %fd83, {%r137,%r138};
	// end inline asm
	add.f64 	%fd84, %fd206, %fd83;
	// begin inline asm
	mov.b64 {%r139,%r140}, %fd84;
	// end inline asm
	mov.u32 	%r159, 8;
	shfl.sync.down.b32 	%r142|%p171, %r140, %r159, %r156, %r158;
	shfl.sync.down.b32 	%r141|%p172, %r139, %r159, %r156, %r158;
	// begin inline asm
	mov.b64 %fd85, {%r141,%r142};
	// end inline asm
	add.f64 	%fd86, %fd84, %fd85;
	// begin inline asm
	mov.b64 {%r143,%r144}, %fd86;
	// end inline asm
	mov.u32 	%r160, 4;
	shfl.sync.down.b32 	%r146|%p173, %r144, %r160, %r156, %r158;
	shfl.sync.down.b32 	%r145|%p174, %r143, %r160, %r156, %r158;
	// begin inline asm
	mov.b64 %fd87, {%r145,%r146};
	// end inline asm
	add.f64 	%fd88, %fd86, %fd87;
	// begin inline asm
	mov.b64 {%r147,%r148}, %fd88;
	// end inline asm
	shfl.sync.down.b32 	%r150|%p175, %r148, %r155, %r156, %r158;
	shfl.sync.down.b32 	%r149|%p176, %r147, %r155, %r156, %r158;
	// begin inline asm
	mov.b64 %fd89, {%r149,%r150};
	// end inline asm
	add.f64 	%fd90, %fd88, %fd89;
	// begin inline asm
	mov.b64 {%r151,%r152}, %fd90;
	// end inline asm
	mov.u32 	%r161, 1;
	shfl.sync.down.b32 	%r154|%p177, %r152, %r161, %r156, %r158;
	shfl.sync.down.b32 	%r153|%p178, %r151, %r161, %r156, %r158;
	// begin inline asm
	mov.b64 %fd91, {%r153,%r154};
	// end inline asm
	add.f64 	%fd17, %fd90, %fd91;
	setp.ne.s32 	%p179, %r16, 0;
	@%p179 bra 	$L__BB0_269;

	sub.f64 	%fd92, %fd58, %fd17;
	mov.f64 	%fd93, 0d0000000000000000;
	max.f64 	%fd94, %fd93, %fd92;
	add.f64 	%fd208, %fd208, %fd94;

$L__BB0_269:
	add.s32 	%r192, %r192, 8;
	setp.lt.s32 	%p180, %r192, %r57;
	@%p180 bra 	$L__BB0_81;

$L__BB0_270:
	setp.ne.s32 	%p181, %r16, 0;
	@%p181 bra 	$L__BB0_272;

	st.shared.f64 	[%r17], %fd208;

$L__BB0_272:
	setp.ne.s32 	%p182, %r4, 0;
	barrier.sync 	0;
	@%p182 bra 	$L__BB0_276;

	ld.shared.f64 	%fd95, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums];
	add.f64 	%fd96, %fd95, 0d0000000000000000;
	ld.shared.f64 	%fd97, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+8];
	add.f64 	%fd98, %fd96, %fd97;
	ld.shared.f64 	%fd99, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+16];
	add.f64 	%fd100, %fd98, %fd99;
	ld.shared.f64 	%fd101, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+24];
	add.f64 	%fd102, %fd100, %fd101;
	ld.shared.f64 	%fd103, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+32];
	add.f64 	%fd104, %fd102, %fd103;
	ld.shared.f64 	%fd105, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+40];
	add.f64 	%fd106, %fd104, %fd105;
	ld.shared.f64 	%fd107, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+48];
	add.f64 	%fd108, %fd106, %fd107;
	ld.shared.f64 	%fd109, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+56];
	add.f64 	%fd210, %fd108, %fd109;
	setp.gtu.f64 	%p183, %fd210, 0d0000000000000000;
	@%p183 bra 	$L__BB0_275;

	st.local.u32 	[%rd11], %r191;
	st.local.f64 	[%rd11+8], %fd210;
	mov.u64 	%rd76, $str;
	cvta.global.u64 	%rd77, %rd76;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd77;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd63;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r162, [retval0+0];
	} // callseq 0
	mov.f64 	%fd210, 0d3FB999999999999A;

$L__BB0_275:
	shl.b32 	%r163, %r191, 3;
	mov.u32 	%r164, _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk;
	add.s32 	%r165, %r164, %r163;
	st.shared.f64 	[%r165], %fd210;

$L__BB0_276:
	barrier.sync 	0;
	add.s32 	%r191, %r191, 1;
	setp.lt.u32 	%p184, %r191, 75;
	@%p184 bra 	$L__BB0_79;

	setp.gt.s32 	%p185, %r4, 74;
	mov.f64 	%fd225, 0dC202A05F20000000;
	mov.f64 	%fd224, 0d4202A05F20000000;
	@%p185 bra 	$L__BB0_294;

	max.s32 	%r166, %r4, -181;
	add.s32 	%r167, %r166, 255;
	sub.s32 	%r31, %r167, %r4;
	shr.u32 	%r168, %r31, 8;
	add.s32 	%r169, %r168, 1;
	and.b32  	%r199, %r169, 3;
	setp.eq.s32 	%p186, %r199, 0;
	mov.f64 	%fd224, 0d4202A05F20000000;
	mov.f64 	%fd225, 0dC202A05F20000000;
	mov.u32 	%r200, %r4;
	@%p186 bra 	$L__BB0_283;

	shl.b32 	%r170, %r4, 3;
	mov.u32 	%r171, _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk;
	add.s32 	%r197, %r171, %r170;
	mov.u32 	%r172, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r196, %r172, %r170;
	mov.f64 	%fd224, 0d4202A05F20000000;
	mov.f64 	%fd225, 0dC202A05F20000000;
	mov.u32 	%r200, %r4;

$L__BB0_280:
	.pragma "nounroll";
	ld.shared.f64 	%fd25, [%r197];
	setp.leu.f64 	%p187, %fd25, 0d3FB999999999999A;
	mov.f64 	%fd213, 0d0000000000000000;
	@%p187 bra 	$L__BB0_282;

	ld.shared.f64 	%fd119, [%r196];
	sub.f64 	%fd120, %fd58, %fd119;
	mov.f64 	%fd121, 0d0000000000000000;
	max.f64 	%fd122, %fd121, %fd120;
	div.rn.f64 	%fd213, %fd122, %fd25;

$L__BB0_282:
	min.f64 	%fd224, %fd224, %fd213;
	max.f64 	%fd225, %fd225, %fd213;
	add.s32 	%r200, %r200, 256;
	add.s32 	%r197, %r197, 2048;
	add.s32 	%r196, %r196, 2048;
	add.s32 	%r199, %r199, -1;
	setp.ne.s32 	%p188, %r199, 0;
	@%p188 bra 	$L__BB0_280;

$L__BB0_283:
	setp.lt.u32 	%p189, %r31, 768;
	@%p189 bra 	$L__BB0_294;

	add.s32 	%r201, %r200, -1024;
	shl.b32 	%r173, %r200, 3;
	mov.u32 	%r174, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r202, %r174, %r173;
	mov.u32 	%r175, _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk;
	add.s32 	%r203, %r175, %r173;

$L__BB0_285:
	ld.shared.f64 	%fd36, [%r203];
	setp.leu.f64 	%p190, %fd36, 0d3FB999999999999A;
	mov.f64 	%fd221, 0d0000000000000000;
	mov.f64 	%fd220, %fd221;
	@%p190 bra 	$L__BB0_287;

	ld.shared.f64 	%fd124, [%r202];
	sub.f64 	%fd125, %fd58, %fd124;
	mov.f64 	%fd126, 0d0000000000000000;
	max.f64 	%fd127, %fd126, %fd125;
	div.rn.f64 	%fd220, %fd127, %fd36;

$L__BB0_287:
	min.f64 	%fd39, %fd224, %fd220;
	max.f64 	%fd40, %fd225, %fd220;
	ld.shared.f64 	%fd41, [%r203+2048];
	setp.leu.f64 	%p191, %fd41, 0d3FB999999999999A;
	@%p191 bra 	$L__BB0_289;

	ld.shared.f64 	%fd129, [%r202+2048];
	sub.f64 	%fd130, %fd58, %fd129;
	mov.f64 	%fd131, 0d0000000000000000;
	max.f64 	%fd132, %fd131, %fd130;
	div.rn.f64 	%fd221, %fd132, %fd41;

$L__BB0_289:
	min.f64 	%fd44, %fd39, %fd221;
	max.f64 	%fd45, %fd40, %fd221;
	ld.shared.f64 	%fd46, [%r203+4096];
	setp.leu.f64 	%p192, %fd46, 0d3FB999999999999A;
	mov.f64 	%fd223, 0d0000000000000000;
	mov.f64 	%fd222, %fd223;
	@%p192 bra 	$L__BB0_291;

	ld.shared.f64 	%fd134, [%r202+4096];
	sub.f64 	%fd135, %fd58, %fd134;
	mov.f64 	%fd136, 0d0000000000000000;
	max.f64 	%fd137, %fd136, %fd135;
	div.rn.f64 	%fd222, %fd137, %fd46;

$L__BB0_291:
	min.f64 	%fd49, %fd44, %fd222;
	max.f64 	%fd50, %fd45, %fd222;
	ld.shared.f64 	%fd51, [%r203+6144];
	setp.leu.f64 	%p193, %fd51, 0d3FB999999999999A;
	@%p193 bra 	$L__BB0_293;

	ld.shared.f64 	%fd139, [%r202+6144];
	sub.f64 	%fd140, %fd58, %fd139;
	mov.f64 	%fd141, 0d0000000000000000;
	max.f64 	%fd142, %fd141, %fd140;
	div.rn.f64 	%fd223, %fd142, %fd51;

$L__BB0_293:
	add.s32 	%r203, %r203, 8192;
	add.s32 	%r202, %r202, 8192;
	min.f64 	%fd224, %fd49, %fd223;
	max.f64 	%fd225, %fd50, %fd223;
	add.s32 	%r201, %r201, 1024;
	setp.lt.s32 	%p194, %r201, -949;
	@%p194 bra 	$L__BB0_285;

$L__BB0_294:
	shl.b32 	%r176, %r4, 3;
	mov.u32 	%r177, _ZZ24mega_fused_vasil_fluxnetE8smem_min;
	add.s32 	%r55, %r177, %r176;
	st.shared.f64 	[%r55], %fd224;
	mov.u32 	%r178, _ZZ24mega_fused_vasil_fluxnetE8smem_max;
	add.s32 	%r56, %r178, %r176;
	st.shared.f64 	[%r56], %fd225;
	barrier.sync 	0;
	setp.gt.u32 	%p195, %r4, 127;
	@%p195 bra 	$L__BB0_296;

	ld.shared.f64 	%fd143, [%r55];
	ld.shared.f64 	%fd144, [%r55+1024];
	min.f64 	%fd145, %fd143, %fd144;
	st.shared.f64 	[%r55], %fd145;
	ld.shared.f64 	%fd146, [%r56+1024];
	ld.shared.f64 	%fd147, [%r56];
	max.f64 	%fd148, %fd147, %fd146;
	st.shared.f64 	[%r56], %fd148;

$L__BB0_296:
	barrier.sync 	0;
	setp.gt.u32 	%p196, %r4, 63;
	@%p196 bra 	$L__BB0_298;

	ld.shared.f64 	%fd149, [%r55];
	ld.shared.f64 	%fd150, [%r55+512];
	min.f64 	%fd151, %fd149, %fd150;
	st.shared.f64 	[%r55], %fd151;
	ld.shared.f64 	%fd152, [%r56+512];
	ld.shared.f64 	%fd153, [%r56];
	max.f64 	%fd154, %fd153, %fd152;
	st.shared.f64 	[%r56], %fd154;

$L__BB0_298:
	barrier.sync 	0;
	setp.gt.u32 	%p197, %r4, 31;
	@%p197 bra 	$L__BB0_300;

	ld.shared.f64 	%fd155, [%r55];
	ld.shared.f64 	%fd156, [%r55+256];
	min.f64 	%fd157, %fd155, %fd156;
	st.shared.f64 	[%r55], %fd157;
	ld.shared.f64 	%fd158, [%r56+256];
	ld.shared.f64 	%fd159, [%r56];
	max.f64 	%fd160, %fd159, %fd158;
	st.shared.f64 	[%r56], %fd160;

$L__BB0_300:
	barrier.sync 	0;
	setp.gt.u32 	%p198, %r4, 15;
	@%p198 bra 	$L__BB0_302;

	ld.shared.f64 	%fd161, [%r55];
	ld.shared.f64 	%fd162, [%r55+128];
	min.f64 	%fd163, %fd161, %fd162;
	st.shared.f64 	[%r55], %fd163;
	ld.shared.f64 	%fd164, [%r56+128];
	ld.shared.f64 	%fd165, [%r56];
	max.f64 	%fd166, %fd165, %fd164;
	st.shared.f64 	[%r56], %fd166;

$L__BB0_302:
	barrier.sync 	0;
	setp.gt.u32 	%p199, %r4, 7;
	@%p199 bra 	$L__BB0_304;

	ld.shared.f64 	%fd167, [%r55];
	ld.shared.f64 	%fd168, [%r55+64];
	min.f64 	%fd169, %fd167, %fd168;
	st.shared.f64 	[%r55], %fd169;
	ld.shared.f64 	%fd170, [%r56+64];
	ld.shared.f64 	%fd171, [%r56];
	max.f64 	%fd172, %fd171, %fd170;
	st.shared.f64 	[%r56], %fd172;

$L__BB0_304:
	barrier.sync 	0;
	setp.gt.u32 	%p200, %r4, 3;
	@%p200 bra 	$L__BB0_306;

	ld.shared.f64 	%fd173, [%r55];
	ld.shared.f64 	%fd174, [%r55+32];
	min.f64 	%fd175, %fd173, %fd174;
	st.shared.f64 	[%r55], %fd175;
	ld.shared.f64 	%fd176, [%r56+32];
	ld.shared.f64 	%fd177, [%r56];
	max.f64 	%fd178, %fd177, %fd176;
	st.shared.f64 	[%r56], %fd178;

$L__BB0_306:
	barrier.sync 	0;
	setp.gt.u32 	%p201, %r4, 1;
	@%p201 bra 	$L__BB0_308;

	ld.shared.f64 	%fd179, [%r55];
	ld.shared.f64 	%fd180, [%r55+16];
	min.f64 	%fd181, %fd179, %fd180;
	st.shared.f64 	[%r55], %fd181;
	ld.shared.f64 	%fd182, [%r56+16];
	ld.shared.f64 	%fd183, [%r56];
	max.f64 	%fd184, %fd183, %fd182;
	st.shared.f64 	[%r56], %fd184;

$L__BB0_308:
	barrier.sync 	0;
	@%p182 bra 	$L__BB0_310;

	ld.shared.f64 	%fd185, [%r55];
	ld.shared.f64 	%fd186, [_ZZ24mega_fused_vasil_fluxnetE8smem_min+8];
	min.f64 	%fd187, %fd185, %fd186;
	st.shared.f64 	[%r55], %fd187;
	ld.shared.f64 	%fd188, [_ZZ24mega_fused_vasil_fluxnetE8smem_max+8];
	ld.shared.f64 	%fd189, [%r56];
	max.f64 	%fd190, %fd189, %fd188;
	st.shared.f64 	[%r56], %fd190;

$L__BB0_310:
	barrier.sync 	0;
	@%p182 bra 	$L__BB0_314;
	bra.uni 	$L__BB0_311;

$L__BB0_314:
	ret;

$L__BB0_311:
	ld.param.f32 	%f1224, [mega_fused_vasil_fluxnet_param_8];
	ld.param.f32 	%f1223, [mega_fused_vasil_fluxnet_param_7];
	ld.shared.f64 	%fd191, [_ZZ24mega_fused_vasil_fluxnetE8smem_min];
	cvt.ftz.f64.f32 	%fd192, %f1223;
	add.f64 	%fd193, %fd192, 0d3FF0000000000000;
	cvt.ftz.f64.f32 	%fd194, %f1224;
	add.f64 	%fd195, %fd194, 0d3FF0000000000000;
	ld.shared.f64 	%fd196, [_ZZ24mega_fused_vasil_fluxnetE8smem_max];
	setp.gt.f64 	%p204, %fd196, %fd193;
	setp.lt.f64 	%p205, %fd191, %fd195;
	selp.b16 	%rs9, -1, 0, %p205;
	selp.b16 	%rs2, 1, %rs9, %p204;
	setp.eq.s16 	%p206, %rs2, 0;
	@%p206 bra 	$L__BB0_314;

	cvt.u16.u8 	%rs11, %rs3;
	ld.param.u64 	%rd83, [mega_fused_vasil_fluxnet_param_10];
	cvta.to.global.u64 	%rd82, %rd83;
	atom.global.add.u32 	%r179, [%rd82], 1;
	and.b16  	%rs10, %rs2, 255;
	setp.ne.s16 	%p207, %rs10, %rs11;
	@%p207 bra 	$L__BB0_314;

	ld.param.u64 	%rd85, [mega_fused_vasil_fluxnet_param_9];
	cvta.to.global.u64 	%rd84, %rd85;
	atom.global.add.u32 	%r180, [%rd84], 1;
	bra.uni 	$L__BB0_314;

}
	// .globl	reset_counters
.visible .entry reset_counters(
	.param .u64 reset_counters_param_0,
	.param .u64 reset_counters_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [reset_counters_param_0];
	ld.param.u64 	%rd2, [reset_counters_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	or.b32  	%r3, %r1, %r2;
	setp.ne.s32 	%p1, %r3, 0;
	@%p1 bra 	$L__BB1_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r4, 0;
	st.global.u32 	[%rd3], %r4;
	cvta.to.global.u64 	%rd4, %rd2;
	st.global.u32 	[%rd4], %r4;

$L__BB1_2:
	ret;

}
	// .globl	get_accuracy
.visible .entry get_accuracy(
	.param .u64 get_accuracy_param_0,
	.param .u64 get_accuracy_param_1,
	.param .u64 get_accuracy_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [get_accuracy_param_0];
	ld.param.u64 	%rd2, [get_accuracy_param_1];
	ld.param.u64 	%rd3, [get_accuracy_param_2];
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	or.b32  	%r4, %r3, %r2;
	setp.ne.s32 	%p1, %r4, 0;
	@%p1 bra 	$L__BB2_4;

	cvta.to.global.u64 	%rd4, %rd2;
	ld.global.u32 	%r1, [%rd4];
	setp.eq.s32 	%p2, %r1, 0;
	mov.f32 	%f6, 0f00000000;
	@%p2 bra 	$L__BB2_3;

	cvta.to.global.u64 	%rd5, %rd1;
	ld.global.u32 	%r5, [%rd5];
	cvt.rn.f32.u32 	%f4, %r5;
	cvt.rn.f32.u32 	%f5, %r1;
	div.approx.ftz.f32 	%f6, %f4, %f5;

$L__BB2_3:
	cvta.to.global.u64 	%rd6, %rd3;
	st.global.f32 	[%rd6], %f6;

$L__BB2_4:
	ret;

}

