
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd
# Thu Apr 12 16:21:28 2012
# Target Board:  Custom
# Family:    spartan6
# Device:    xc6slx16
# Package:   csg324
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT fpga_0_MCB_DDR2_zio = fpga_0_MCB_DDR2_zio, DIR = IO
 PORT fpga_0_MCB_DDR2_rzq = fpga_0_MCB_DDR2_rzq, DIR = IO
 PORT MCB_DDR2_dram_we_n = MCB_DDR2_dram_we_n, DIR = O
 PORT MCB_DDR2_dram_udqs_n = MCB_DDR2_dram_udqs_n, DIR = IO
 PORT MCB_DDR2_dram_udqs = MCB_DDR2_dram_udqs, DIR = IO
 PORT MCB_DDR2_dram_udm = MCB_DDR2_dram_udm, DIR = O
 PORT MCB_DDR2_dram_ras_n = MCB_DDR2_dram_ras_n, DIR = O
 PORT MCB_DDR2_dram_odt = MCB_DDR2_dram_odt, DIR = O
 PORT MCB_DDR2_dram_ldm = MCB_DDR2_dram_ldm, DIR = O
 PORT MCB_DDR2_dram_dqs_n = MCB_DDR2_dram_dqs_n, DIR = IO
 PORT MCB_DDR2_dram_dqs = MCB_DDR2_dram_dqs, DIR = IO
 PORT MCB_DDR2_dram_dq = MCB_DDR2_dram_dq, DIR = IO, VEC = [15:0]
 PORT MCB_DDR2_dram_clk_n = MCB_DDR2_dram_clk_n, DIR = O
 PORT MCB_DDR2_dram_clk = MCB_DDR2_dram_clk, DIR = O
 PORT MCB_DDR2_dram_cke = MCB_DDR2_dram_cke, DIR = O
 PORT MCB_DDR2_dram_cas_n = MCB_DDR2_dram_cas_n, DIR = O
 PORT MCB_DDR2_dram_ba = MCB_DDR2_dram_ba, DIR = O, VEC = [1:0]
 PORT MCB_DDR2_dram_addr = MCB_DDR2_dram_addr, DIR = O, VEC = [12:0]
 PORT DIP_Switches_GPIO_IO_I_pin = DIP_Switches_GPIO_IO_I, DIR = I, VEC = [3:0]
 PORT Push_Buttons_GPIO_IO_I_pin = Push_Buttons_GPIO_IO_I, DIR = I, VEC = [3:0]
 PORT LEDS_GPIO_IO_O_pin = LEDS_GPIO_IO_O, DIR = O, VEC = [7:0]
 PORT fpga_0_SPI_FLASH_SS_pin = fpga_0_SPI_FLASH_SS, DIR = IO
 PORT fpga_0_SPI_FLASH_SCK_pin = fpga_0_SPI_FLASH_SCK, DIR = IO
 PORT fpga_0_SPI_FLASH_MOSI_pin = fpga_0_SPI_FLASH_MOSI, DIR = IO
 PORT fpga_0_SPI_FLASH_MISO_pin = fpga_0_SPI_FLASH_MISO, DIR = IO
 PORT fpga_0_RS232_TX_pin = fpga_0_RS232_TX, DIR = O
 PORT fpga_0_RS232_RX_pin = fpga_0_RS232_RX, DIR = I
 PORT axi_emc_0_Mem_A_pin = axi_emc_0_Mem_A, DIR = O, VEC = [31:0]
 PORT axi_emc_0_Mem_DQ_pin = axi_emc_0_Mem_DQ, DIR = IO, VEC = [15:0]
 PORT axi_emc_0_Mem_BE_pin = axi_emc_0_Mem_BE, DIR = O, VEC = [1:0]
 PORT axi_emc_0_Mem_CE_pin = axi_emc_0_Mem_CE, DIR = O
 PORT axi_emc_0_Mem_WE_pin = axi_emc_0_Mem_WE, DIR = O
 PORT axi_emc_0_Mem_OE_pin = axi_emc_0_Mem_OE, DIR = O
 PORT axi_powerlink_0_ap_asyncIrq_pin = axi_powerlink_0_ap_asyncIrq, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH
 PORT axi_powerlink_0_ap_syncIrq_pin = axi_powerlink_0_ap_syncIrq, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_50_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = sys_rst_s
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_BASEADDR = 0x74800000
 PARAMETER C_HIGHADDR = 0x7480ffff
 BUS_INTERFACE S_AXI = axi4lite_1
 BUS_INTERFACE MBDEBUG_0 = debug_module_MBDEBUG_0
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 50000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = PLL0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT RST = sys_rst_s
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKOUT3 = clk_50_0000MHzPLL0
 PORT CLKIN = CLK_S
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_1
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_50_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_1
 PARAMETER HW_VER = 1.03.a
 PORT interconnect_aclk = clk_50_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_intc
 PARAMETER INSTANCE = ap_intc
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_1
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT Irq = ap_INTERRUPT
 PORT Intr = axi_powerlink_0_ap_asyncIrq & axi_powerlink_0_ap_syncIrq
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ap_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ap_i_bram_ctrl
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00002000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = ap_ilmb
 BUS_INTERFACE BRAM_PORT = ap_i_bram_ctrl_BRAM_PORT
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ap_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ap_d_bram_ctrl
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00002000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = ap_dlmb
 BUS_INTERFACE BRAM_PORT = ap_d_bram_ctrl_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = ap_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ap_d_bram_ctrl_BRAM_PORT
 BUS_INTERFACE PORTB = ap_i_bram_ctrl_BRAM_PORT
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = boot_i_bram_ctrl
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00000fff
 BUS_INTERFACE SLMB = ap_ilmb
 BUS_INTERFACE BRAM_PORT = boot_i_bram_ctrl_BRAM_PORT
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = boot_d_bram_ctrl
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00000fff
 BUS_INTERFACE SLMB = ap_dlmb
 BUS_INTERFACE BRAM_PORT = boot_d_bram_ctrl_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = boot_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = boot_d_bram_ctrl_BRAM_PORT
 BUS_INTERFACE PORTB = boot_i_bram_ctrl_BRAM_PORT
END

BEGIN microblaze
 PARAMETER INSTANCE = ap
 PARAMETER HW_VER = 8.20.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 0
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x20000000
 PARAMETER C_ICACHE_HIGHADDR = 0x27ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 2048
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x20000000
 PARAMETER C_DCACHE_HIGHADDR = 0x27ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 2048
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 PARAMETER C_AREA_OPTIMIZED = 1
 PARAMETER C_USE_HW_MUL = 0
 PARAMETER C_NUMBER_OF_PC_BRK = 1
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 0
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 0
 BUS_INTERFACE M_AXI_DP = axi4lite_1
 BUS_INTERFACE M_AXI_IP = axi4lite_1
 BUS_INTERFACE DLMB = ap_dlmb
 BUS_INTERFACE ILMB = ap_ilmb
 BUS_INTERFACE M_AXI_DC = axi4_1
 BUS_INTERFACE M_AXI_IC = axi4_1
 BUS_INTERFACE DEBUG = debug_module_MBDEBUG_0
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_50_0000MHzPLL0
 PORT INTERRUPT = ap_INTERRUPT
END

BEGIN axi_spi
 PARAMETER INSTANCE = SPI_FLASH
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x40a00000
 PARAMETER C_HIGHADDR = 0x40a0ffff
 PARAMETER C_SCK_RATIO = 8
 BUS_INTERFACE S_AXI = axi4lite_1
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT SPISEL = net_vcc
 PORT SS = fpga_0_SPI_FLASH_SS
 PORT SCK = fpga_0_SPI_FLASH_SCK
 PORT MOSI = fpga_0_SPI_FLASH_MOSI
 PORT MISO = fpga_0_SPI_FLASH_MISO
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_1
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT TX = fpga_0_RS232_TX
 PORT RX = fpga_0_RS232_RX
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_MCB_RZQ_LOC = N4
 PARAMETER C_MCB_ZIO_LOC = P4
 PARAMETER C_MEM_TYPE = DDR2
 PARAMETER C_MEM_PARTNO = MT47H32M16XX-25E-IT
 PARAMETER C_MEM_DDR2_RTT = 50OHMS
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_MEM_BANKADDR_WIDTH = 2
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = ap.M_AXI_IC & ap.M_AXI_DC
 PARAMETER C_S0_AXI_BASEADDR = 0x20000000
 PARAMETER C_S0_AXI_HIGHADDR = 0x27ffffff
 BUS_INTERFACE S0_AXI = axi4_1
 PORT s0_axi_aclk = clk_50_0000MHzPLL0
 PORT zio = fpga_0_MCB_DDR2_zio
 PORT sysclk_2x = clk_600_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT rzq = fpga_0_MCB_DDR2_rzq
 PORT mcbx_dram_we_n = MCB_DDR2_dram_we_n
 PORT mcbx_dram_udqs_n = MCB_DDR2_dram_udqs_n
 PORT mcbx_dram_udqs = MCB_DDR2_dram_udqs
 PORT mcbx_dram_udm = MCB_DDR2_dram_udm
 PORT mcbx_dram_ras_n = MCB_DDR2_dram_ras_n
 PORT mcbx_dram_odt = MCB_DDR2_dram_odt
 PORT mcbx_dram_ldm = MCB_DDR2_dram_ldm
 PORT mcbx_dram_dqs_n = MCB_DDR2_dram_dqs_n
 PORT mcbx_dram_dqs = MCB_DDR2_dram_dqs
 PORT mcbx_dram_dq = MCB_DDR2_dram_dq
 PORT mcbx_dram_clk_n = MCB_DDR2_dram_clk_n
 PORT mcbx_dram_clk = MCB_DDR2_dram_clk
 PORT mcbx_dram_cke = MCB_DDR2_dram_cke
 PORT mcbx_dram_cas_n = MCB_DDR2_dram_cas_n
 PORT mcbx_dram_ba = MCB_DDR2_dram_ba
 PORT mcbx_dram_addr = MCB_DDR2_dram_addr
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
 PORT ui_clk = clk_50_0000MHzPLL0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = AP_Output
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_1
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT GPIO_IO_O = LEDS_GPIO_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = AP_Input
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_1
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT GPIO_IO_I = Push_Buttons_GPIO_IO_I & DIP_Switches_GPIO_IO_I
END

BEGIN axi_emc
 PARAMETER INSTANCE = axi_emc_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_S_AXI_MEM_PROTOCOL = axi4lite
 PARAMETER C_S_AXI_MEM_ID_WIDTH = 1
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_MEM0_TYPE = 1
 PARAMETER C_TCEDV_PS_MEM_0 = 80000
 PARAMETER C_TAVDV_PS_MEM_0 = 80000
 PARAMETER C_THZCE_PS_MEM_0 = 40000
 PARAMETER C_THZOE_PS_MEM_0 = 40000
 PARAMETER C_TWC_PS_MEM_0 = 40000
 PARAMETER C_TWP_PS_MEM_0 = 40000
 PARAMETER C_TWPH_PS_MEM_0 = 40000
 PARAMETER C_TLZWE_PS_MEM_0 = 40000
 PARAMETER C_INTERCONNECT_S_AXI_MEM_IS_ACLK_ASYNC = 1
 PARAMETER C_S_AXI_MEM0_BASEADDR = 0x76000000
 PARAMETER C_S_AXI_MEM0_HIGHADDR = 0x7600ffff
 BUS_INTERFACE S_AXI_MEM = axi4lite_1
 PORT RdClk = clk_50_0000MHzPLL0
 PORT Mem_A = axi_emc_0_Mem_A
 PORT Mem_DQ = axi_emc_0_Mem_DQ
 PORT Mem_BEN = axi_emc_0_Mem_BEN
 PORT Mem_CEN = axi_emc_0_Mem_CEN
 PORT Mem_WEN = axi_emc_0_Mem_WEN
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT Mem_OEN = axi_emc_0_Mem_OEN
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = util_vector_logic_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = xor
 PARAMETER C_SIZE = 5
 PORT Op1 = axi_emc_0_Mem_BEN & axi_emc_0_Mem_CEN & axi_emc_0_Mem_WEN & axi_emc_0_Mem_OEN
 PORT Op2 = 0b11111
 PORT Res = axi_emc_0_Mem_BE & axi_emc_0_Mem_CE & axi_emc_0_Mem_WE & axi_emc_0_Mem_OE
END

