
---------- Begin Simulation Statistics ----------
final_tick                                28658749000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256696                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846916                       # Number of bytes of host memory used
host_op_rate                                   260592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   973.91                       # Real time elapsed on the host
host_tick_rate                               29426355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000000                       # Number of instructions simulated
sim_ops                                     253794176                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028659                       # Number of seconds simulated
sim_ticks                                 28658749000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.994607                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                32930827                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             32932603                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            164699                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          51571635                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              223                       # Number of indirect misses.
system.cpu.branchPred.lookups                52179137                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  290021                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 145558173                       # number of cc regfile reads
system.cpu.cc_regfile_writes                146181293                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            164311                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   48707355                       # Number of branches committed
system.cpu.commit.bw_lim_events              21840720                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9161335                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            250000334                       # Number of instructions committed
system.cpu.commit.committedOps              253794510                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     56065235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.526772                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.281584                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3755990      6.70%      6.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13967219     24.91%     31.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8668367     15.46%     47.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       977742      1.74%     48.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       394606      0.70%     49.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        59157      0.11%     49.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1852676      3.30%     52.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4548758      8.11%     61.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     21840720     38.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     56065235                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               285846                       # Number of function calls committed.
system.cpu.commit.int_insts                 206123565                       # Number of committed integer instructions.
system.cpu.commit.loads                      64939688                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        174141525     68.62%     68.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6671      0.00%     68.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              384      0.00%     68.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.00%     68.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          16376      0.01%     68.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.00%     68.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         22517      0.01%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        22517      0.01%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        64939688     25.59%     94.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14630282      5.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         253794510                       # Class of committed instruction
system.cpu.commit.refs                       79569970                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1048379                       # Number of committed Vector instructions.
system.cpu.committedInsts                   250000000                       # Number of Instructions Simulated
system.cpu.committedOps                     253794176                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.229270                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.229270                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2268830                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   396                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             32559067                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              265743959                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8686635                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  44758519                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 164649                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1438                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1390190                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    52179137                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   8229047                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      48778356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 18701                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      264681659                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  330074                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.910353                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8325401                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           33220863                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        4.617816                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           57268823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.688671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.361869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10376255     18.12%     18.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7015213     12.25%     30.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4516393      7.89%     38.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1994219      3.48%     41.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1172905      2.05%     43.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2619201      4.57%     48.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2348617      4.10%     52.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3203490      5.59%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 24022530     41.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             57268823                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           48677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               244371                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 49659134                       # Number of branches executed
system.cpu.iew.exec_nop                           457                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.531182                       # Inst execution rate
system.cpu.iew.exec_refs                     81718377                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14684478                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1039884                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              67202492                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6477                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14799936                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           262956181                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              67033899                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            290095                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             259716014                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2114                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 164649                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2189                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            12812                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       489991                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2262802                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       169641                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            317                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        65574                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         178797                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 331939126                       # num instructions consuming a value
system.cpu.iew.wb_count                     258688663                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.556219                       # average fanout of values written-back
system.cpu.iew.wb_producers                 184630955                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.513258                       # insts written-back per cycle
system.cpu.iew.wb_sent                      258918138                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                319854550                       # number of integer regfile reads
system.cpu.int_regfile_writes               195313096                       # number of integer regfile writes
system.cpu.ipc                               4.361670                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         4.361670                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             178006188     68.46%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6678      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   415      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               16376      0.01%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22519      0.01%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22519      0.01%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2072      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2086      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             67221459     25.85%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14695365      5.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              260006115                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2738226                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010531                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1787630     65.28%     65.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     65.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1835      0.07%     65.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  190      0.01%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 5      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    2      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 480251     17.54%     82.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                468307     17.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              261461215                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          577693222                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    257639975                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         271066774                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  262955653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 260006115                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9161520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6335                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8171821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      57268823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.540099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.126444                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2700072      4.71%      4.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1425909      2.49%      7.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6215444     10.85%     18.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11806825     20.62%     38.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3813164      6.66%     45.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6820885     11.91%     57.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            12998335     22.70%     79.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8523760     14.88%     94.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2964429      5.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        57268823                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.536243                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                1283113                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            2332386                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1048688                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           1050785                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             27879                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2179                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             67202492                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14799936                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               155152084                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  71882                       # number of misc regfile writes
system.cpu.numCycles                         57317500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1042225                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             334097295                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 594396                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  9421350                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1324                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             479388564                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              264790595                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           350044016                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  45353453                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  33652                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 164649                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1281094                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 15946696                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        325717859                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6052                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                304                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6341481                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             72                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          1111442                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    297179996                       # The number of ROB reads
system.cpu.rob.rob_writes                   527115488                       # The number of ROB writes
system.cpu.timesIdled                             438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  1110182                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   96687                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1952                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                707                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           707                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        89920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1951                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1951    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1951                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2245500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7417500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           606                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        51200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  89984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1952                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1951     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1952                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             976000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1473000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            909000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                800                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1405                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               605                       # number of overall misses
system.l2.overall_misses::.cpu.data               800                       # number of overall misses
system.l2.overall_misses::total                  1405                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48093000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     61674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        109767500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48093000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     61674500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       109767500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              606                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1406                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             606                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1406                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999289                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999289                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79492.561983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77093.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78126.334520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79492.561983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77093.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78126.334520                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42042501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53674001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     95716502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42042501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53674001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     95716502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999289                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69491.737190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67092.501250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68125.624199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69491.737190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67092.501250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68125.624199                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75747.851003                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75747.851003                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45891501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45891501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65747.136103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65747.136103                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48093000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48093000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          606                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            606                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79492.561983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79492.561983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42042501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42042501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69491.737190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69491.737190                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8802500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8802500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86299.019608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86299.019608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76299.019608                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76299.019608                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10385000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10385000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19020.146520                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19020.146520                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1400.655341                       # Cycle average of tags in use
system.l2.tags.total_refs                        1406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000712                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       602.934437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       797.720905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.036800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.085489                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1405                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.085754                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     32637                       # Number of tag accesses
system.l2.tags.data_accesses                    32637                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1405                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1351071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1786540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3137611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1351071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1351071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1351071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1786540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3137611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10120                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11687500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                38031250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8318.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27068.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1153                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.825397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.554443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.740693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           74     29.37%     29.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61     24.21%     53.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41     16.27%     69.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.17%     73.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.57%     76.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.78%     79.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.78%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.19%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           42     16.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          252                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  89920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9066337500                       # Total gap between requests
system.mem_ctrls.avgGap                    6452909.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1351070.837041770341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1786539.949807299534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17144750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20886500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28338.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26108.12                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5804820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2261875200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        446086560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10629308160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13344069825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.619411                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27629635000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    956800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     72314000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1149540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4226880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2261875200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        485190270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10596378720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13349431605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.806501                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27543598500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    956800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    158350500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      8228251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8228251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8228251                       # number of overall hits
system.cpu.icache.overall_hits::total         8228251                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            796                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::total           796                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61073499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61073499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61073499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61073499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8229047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8229047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8229047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8229047                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76725.501256                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76725.501256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76725.501256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76725.501256                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          833                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   104.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          606                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          606                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          606                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49015499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49015499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49015499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49015499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80883.661716                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80883.661716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80883.661716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80883.661716                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8228251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8228251                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           796                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61073499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61073499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8229047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8229047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76725.501256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76725.501256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          606                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          606                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49015499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49015499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80883.661716                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80883.661716                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           603.933638                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8228857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               606                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13578.971947                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.933638                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.147445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.147445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          606                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          606                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.147949                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32916794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32916794                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81153047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81153047                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81153070                       # number of overall hits
system.cpu.dcache.overall_hits::total        81153070                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7941                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7941                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7943                       # number of overall misses
system.cpu.dcache.overall_misses::total          7943                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    528713484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    528713484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    528713484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    528713484                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     81160988                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     81160988                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     81161013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     81161013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000098                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66580.214583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66580.214583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66563.450082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66563.450082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11834                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               616                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.211039                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data         6597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6597                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6597                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     79638555                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79638555                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     79801055                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79801055                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59254.877232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59254.877232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59287.559435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59287.559435                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     66530516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66530516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16875500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16875500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     66530751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     66530751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71810.638298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71810.638298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8795500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8795500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        87955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        87955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14622512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14622512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    494403925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    494403925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14629673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14629673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69041.184890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69041.184890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     53953996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53953996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77187.404864                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77187.404864                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17434059                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17434059                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31989.099083                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31989.099083                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16889059                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16889059                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30989.099083                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30989.099083                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1343.083194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81154518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          60293.104012                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1343.083194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.327901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.327901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.328613                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         649290266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        649290266                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28658749000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  28658749000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
