module d_ff(
    input logic d,
    input logic clk,
    output logic q
);
    always @(posedge clk) begin
        q <= d;  // On rising clock edge, set q to d
    end
endmodule
