<dec f='linux-4.18.y/include/linux/clk-provider.h' l='445' type='struct clk_hw * clk_hw_register_divider_table(struct device * dev, const char * name, const char * parent_name, unsigned long flags, void * reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table * table, spinlock_t * lock)'/>
<def f='linux-4.18.y/drivers/clk/clk-divider.c' l='598' ll='606' type='struct clk_hw * clk_hw_register_divider_table(struct device * dev, const char * name, const char * parent_name, unsigned long flags, void * reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table * table, spinlock_t * lock)'/>
<dec f='linux-4.18.y/drivers/clk/clk-divider.c' l='607' type='struct clk_hw * clk_hw_register_divider_table(struct device * , const char * , const char * , unsigned long , void * , u8 , u8 , u8 , const struct clk_div_table * , spinlock_t * )'/>
<use f='linux-4.18.y/drivers/clk/clk-divider.c' l='607' c='clk_hw_register_divider_table'/>
<use f='linux-4.18.y/drivers/clk/clk-divider.c' l='607' u='a'/>
<use f='linux-4.18.y/drivers/clk/clk-divider.c' l='607' u='a'/>
<doc f='linux-4.18.y/drivers/clk/clk-divider.c' l='584'>/**
 * clk_hw_register_divider_table - register a table based divider clock with
 * the clock framework
 * @dev: device registering this clock
 * @name: name of this clock
 * @parent_name: name of clock&apos;s parent
 * @flags: framework-specific flags
 * @reg: register address to adjust divider
 * @shift: number of bits to shift the bitfield
 * @width: width of the bitfield
 * @clk_divider_flags: divider-specific flags for this clock
 * @table: array of divider/value pairs ending with a div set to 0
 * @lock: shared register lock for this clock
 */</doc>
